
Thread_Coap_Generic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e534  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ae4  0800e674  0800e674  0001e674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f158  0800f158  0001f158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f160  0800f160  0001f160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800f164  0800f164  0001f164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000008c  20000008  0800f168  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 SYSTEM_DRIVER_CONTEXT 00000011  20000094  0800f1f4  00020094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          000018fc  200000a8  0800f205  000200a8  2**2
                  ALLOC
  9 ._user_heap_stack 00002804  200019a4  0800f205  000219a4  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY
 11 MAPPING_TABLE 00000028  20030000  20030000  00030000  2**2
                  ALLOC
 12 MB_MEM1       000000c0  20030028  20030028  00030000  2**2
                  ALLOC
 13 MB_MEM2       00000b82  200300e8  200300e8  00030000  2**2
                  ALLOC
 14 .debug_info   00035d1a  00000000  00000000  000200d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00007008  00000000  00000000  00055def  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002d98  00000000  00000000  0005cdf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00002aa0  00000000  00000000  0005fb90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00031dc1  00000000  00000000  00062630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00038455  00000000  00000000  000943f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001139ee  00000000  00000000  000cc846  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  001e0234  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000c4e0  00000000  00000000  001e0284  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200000a8 	.word	0x200000a8
 800015c:	00000000 	.word	0x00000000
 8000160:	0800e65c 	.word	0x0800e65c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000ac 	.word	0x200000ac
 800017c:	0800e65c 	.word	0x0800e65c

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <strlen>:
 8000194:	4603      	mov	r3, r0
 8000196:	f813 2b01 	ldrb.w	r2, [r3], #1
 800019a:	2a00      	cmp	r2, #0
 800019c:	d1fb      	bne.n	8000196 <strlen+0x2>
 800019e:	1a18      	subs	r0, r3, r0
 80001a0:	3801      	subs	r0, #1
 80001a2:	4770      	bx	lr
	...

080001b0 <memchr>:
 80001b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001b4:	2a10      	cmp	r2, #16
 80001b6:	db2b      	blt.n	8000210 <memchr+0x60>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	d008      	beq.n	80001d0 <memchr+0x20>
 80001be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001c2:	3a01      	subs	r2, #1
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d02d      	beq.n	8000224 <memchr+0x74>
 80001c8:	f010 0f07 	tst.w	r0, #7
 80001cc:	b342      	cbz	r2, 8000220 <memchr+0x70>
 80001ce:	d1f6      	bne.n	80001be <memchr+0xe>
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
 80001d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001da:	f022 0407 	bic.w	r4, r2, #7
 80001de:	f07f 0700 	mvns.w	r7, #0
 80001e2:	2300      	movs	r3, #0
 80001e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001e8:	3c08      	subs	r4, #8
 80001ea:	ea85 0501 	eor.w	r5, r5, r1
 80001ee:	ea86 0601 	eor.w	r6, r6, r1
 80001f2:	fa85 f547 	uadd8	r5, r5, r7
 80001f6:	faa3 f587 	sel	r5, r3, r7
 80001fa:	fa86 f647 	uadd8	r6, r6, r7
 80001fe:	faa5 f687 	sel	r6, r5, r7
 8000202:	b98e      	cbnz	r6, 8000228 <memchr+0x78>
 8000204:	d1ee      	bne.n	80001e4 <memchr+0x34>
 8000206:	bcf0      	pop	{r4, r5, r6, r7}
 8000208:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800020c:	f002 0207 	and.w	r2, r2, #7
 8000210:	b132      	cbz	r2, 8000220 <memchr+0x70>
 8000212:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000216:	3a01      	subs	r2, #1
 8000218:	ea83 0301 	eor.w	r3, r3, r1
 800021c:	b113      	cbz	r3, 8000224 <memchr+0x74>
 800021e:	d1f8      	bne.n	8000212 <memchr+0x62>
 8000220:	2000      	movs	r0, #0
 8000222:	4770      	bx	lr
 8000224:	3801      	subs	r0, #1
 8000226:	4770      	bx	lr
 8000228:	2d00      	cmp	r5, #0
 800022a:	bf06      	itte	eq
 800022c:	4635      	moveq	r5, r6
 800022e:	3803      	subeq	r0, #3
 8000230:	3807      	subne	r0, #7
 8000232:	f015 0f01 	tst.w	r5, #1
 8000236:	d107      	bne.n	8000248 <memchr+0x98>
 8000238:	3001      	adds	r0, #1
 800023a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800023e:	bf02      	ittt	eq
 8000240:	3001      	addeq	r0, #1
 8000242:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000246:	3001      	addeq	r0, #1
 8000248:	bcf0      	pop	{r4, r5, r6, r7}
 800024a:	3801      	subs	r0, #1
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop

08000250 <__aeabi_uldivmod>:
 8000250:	b953      	cbnz	r3, 8000268 <__aeabi_uldivmod+0x18>
 8000252:	b94a      	cbnz	r2, 8000268 <__aeabi_uldivmod+0x18>
 8000254:	2900      	cmp	r1, #0
 8000256:	bf08      	it	eq
 8000258:	2800      	cmpeq	r0, #0
 800025a:	bf1c      	itt	ne
 800025c:	f04f 31ff 	movne.w	r1, #4294967295
 8000260:	f04f 30ff 	movne.w	r0, #4294967295
 8000264:	f000 b974 	b.w	8000550 <__aeabi_idiv0>
 8000268:	f1ad 0c08 	sub.w	ip, sp, #8
 800026c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000270:	f000 f806 	bl	8000280 <__udivmoddi4>
 8000274:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000278:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800027c:	b004      	add	sp, #16
 800027e:	4770      	bx	lr

08000280 <__udivmoddi4>:
 8000280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000284:	9d08      	ldr	r5, [sp, #32]
 8000286:	4604      	mov	r4, r0
 8000288:	468e      	mov	lr, r1
 800028a:	2b00      	cmp	r3, #0
 800028c:	d14d      	bne.n	800032a <__udivmoddi4+0xaa>
 800028e:	428a      	cmp	r2, r1
 8000290:	4694      	mov	ip, r2
 8000292:	d969      	bls.n	8000368 <__udivmoddi4+0xe8>
 8000294:	fab2 f282 	clz	r2, r2
 8000298:	b152      	cbz	r2, 80002b0 <__udivmoddi4+0x30>
 800029a:	fa01 f302 	lsl.w	r3, r1, r2
 800029e:	f1c2 0120 	rsb	r1, r2, #32
 80002a2:	fa20 f101 	lsr.w	r1, r0, r1
 80002a6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002aa:	ea41 0e03 	orr.w	lr, r1, r3
 80002ae:	4094      	lsls	r4, r2
 80002b0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002b4:	0c21      	lsrs	r1, r4, #16
 80002b6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ba:	fa1f f78c 	uxth.w	r7, ip
 80002be:	fb08 e316 	mls	r3, r8, r6, lr
 80002c2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002c6:	fb06 f107 	mul.w	r1, r6, r7
 80002ca:	4299      	cmp	r1, r3
 80002cc:	d90a      	bls.n	80002e4 <__udivmoddi4+0x64>
 80002ce:	eb1c 0303 	adds.w	r3, ip, r3
 80002d2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002d6:	f080 811f 	bcs.w	8000518 <__udivmoddi4+0x298>
 80002da:	4299      	cmp	r1, r3
 80002dc:	f240 811c 	bls.w	8000518 <__udivmoddi4+0x298>
 80002e0:	3e02      	subs	r6, #2
 80002e2:	4463      	add	r3, ip
 80002e4:	1a5b      	subs	r3, r3, r1
 80002e6:	b2a4      	uxth	r4, r4
 80002e8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002ec:	fb08 3310 	mls	r3, r8, r0, r3
 80002f0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002f4:	fb00 f707 	mul.w	r7, r0, r7
 80002f8:	42a7      	cmp	r7, r4
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x92>
 80002fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000300:	f100 33ff 	add.w	r3, r0, #4294967295
 8000304:	f080 810a 	bcs.w	800051c <__udivmoddi4+0x29c>
 8000308:	42a7      	cmp	r7, r4
 800030a:	f240 8107 	bls.w	800051c <__udivmoddi4+0x29c>
 800030e:	4464      	add	r4, ip
 8000310:	3802      	subs	r0, #2
 8000312:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000316:	1be4      	subs	r4, r4, r7
 8000318:	2600      	movs	r6, #0
 800031a:	b11d      	cbz	r5, 8000324 <__udivmoddi4+0xa4>
 800031c:	40d4      	lsrs	r4, r2
 800031e:	2300      	movs	r3, #0
 8000320:	e9c5 4300 	strd	r4, r3, [r5]
 8000324:	4631      	mov	r1, r6
 8000326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800032a:	428b      	cmp	r3, r1
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0xc2>
 800032e:	2d00      	cmp	r5, #0
 8000330:	f000 80ef 	beq.w	8000512 <__udivmoddi4+0x292>
 8000334:	2600      	movs	r6, #0
 8000336:	e9c5 0100 	strd	r0, r1, [r5]
 800033a:	4630      	mov	r0, r6
 800033c:	4631      	mov	r1, r6
 800033e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000342:	fab3 f683 	clz	r6, r3
 8000346:	2e00      	cmp	r6, #0
 8000348:	d14a      	bne.n	80003e0 <__udivmoddi4+0x160>
 800034a:	428b      	cmp	r3, r1
 800034c:	d302      	bcc.n	8000354 <__udivmoddi4+0xd4>
 800034e:	4282      	cmp	r2, r0
 8000350:	f200 80f9 	bhi.w	8000546 <__udivmoddi4+0x2c6>
 8000354:	1a84      	subs	r4, r0, r2
 8000356:	eb61 0303 	sbc.w	r3, r1, r3
 800035a:	2001      	movs	r0, #1
 800035c:	469e      	mov	lr, r3
 800035e:	2d00      	cmp	r5, #0
 8000360:	d0e0      	beq.n	8000324 <__udivmoddi4+0xa4>
 8000362:	e9c5 4e00 	strd	r4, lr, [r5]
 8000366:	e7dd      	b.n	8000324 <__udivmoddi4+0xa4>
 8000368:	b902      	cbnz	r2, 800036c <__udivmoddi4+0xec>
 800036a:	deff      	udf	#255	; 0xff
 800036c:	fab2 f282 	clz	r2, r2
 8000370:	2a00      	cmp	r2, #0
 8000372:	f040 8092 	bne.w	800049a <__udivmoddi4+0x21a>
 8000376:	eba1 010c 	sub.w	r1, r1, ip
 800037a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800037e:	fa1f fe8c 	uxth.w	lr, ip
 8000382:	2601      	movs	r6, #1
 8000384:	0c20      	lsrs	r0, r4, #16
 8000386:	fbb1 f3f7 	udiv	r3, r1, r7
 800038a:	fb07 1113 	mls	r1, r7, r3, r1
 800038e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000392:	fb0e f003 	mul.w	r0, lr, r3
 8000396:	4288      	cmp	r0, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0x12c>
 800039a:	eb1c 0101 	adds.w	r1, ip, r1
 800039e:	f103 38ff 	add.w	r8, r3, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x12a>
 80003a4:	4288      	cmp	r0, r1
 80003a6:	f200 80cb 	bhi.w	8000540 <__udivmoddi4+0x2c0>
 80003aa:	4643      	mov	r3, r8
 80003ac:	1a09      	subs	r1, r1, r0
 80003ae:	b2a4      	uxth	r4, r4
 80003b0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003b4:	fb07 1110 	mls	r1, r7, r0, r1
 80003b8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003bc:	fb0e fe00 	mul.w	lr, lr, r0
 80003c0:	45a6      	cmp	lr, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x156>
 80003c4:	eb1c 0404 	adds.w	r4, ip, r4
 80003c8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003cc:	d202      	bcs.n	80003d4 <__udivmoddi4+0x154>
 80003ce:	45a6      	cmp	lr, r4
 80003d0:	f200 80bb 	bhi.w	800054a <__udivmoddi4+0x2ca>
 80003d4:	4608      	mov	r0, r1
 80003d6:	eba4 040e 	sub.w	r4, r4, lr
 80003da:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003de:	e79c      	b.n	800031a <__udivmoddi4+0x9a>
 80003e0:	f1c6 0720 	rsb	r7, r6, #32
 80003e4:	40b3      	lsls	r3, r6
 80003e6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ea:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ee:	fa20 f407 	lsr.w	r4, r0, r7
 80003f2:	fa01 f306 	lsl.w	r3, r1, r6
 80003f6:	431c      	orrs	r4, r3
 80003f8:	40f9      	lsrs	r1, r7
 80003fa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003fe:	fa00 f306 	lsl.w	r3, r0, r6
 8000402:	fbb1 f8f9 	udiv	r8, r1, r9
 8000406:	0c20      	lsrs	r0, r4, #16
 8000408:	fa1f fe8c 	uxth.w	lr, ip
 800040c:	fb09 1118 	mls	r1, r9, r8, r1
 8000410:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000414:	fb08 f00e 	mul.w	r0, r8, lr
 8000418:	4288      	cmp	r0, r1
 800041a:	fa02 f206 	lsl.w	r2, r2, r6
 800041e:	d90b      	bls.n	8000438 <__udivmoddi4+0x1b8>
 8000420:	eb1c 0101 	adds.w	r1, ip, r1
 8000424:	f108 3aff 	add.w	sl, r8, #4294967295
 8000428:	f080 8088 	bcs.w	800053c <__udivmoddi4+0x2bc>
 800042c:	4288      	cmp	r0, r1
 800042e:	f240 8085 	bls.w	800053c <__udivmoddi4+0x2bc>
 8000432:	f1a8 0802 	sub.w	r8, r8, #2
 8000436:	4461      	add	r1, ip
 8000438:	1a09      	subs	r1, r1, r0
 800043a:	b2a4      	uxth	r4, r4
 800043c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000440:	fb09 1110 	mls	r1, r9, r0, r1
 8000444:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000448:	fb00 fe0e 	mul.w	lr, r0, lr
 800044c:	458e      	cmp	lr, r1
 800044e:	d908      	bls.n	8000462 <__udivmoddi4+0x1e2>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f100 34ff 	add.w	r4, r0, #4294967295
 8000458:	d26c      	bcs.n	8000534 <__udivmoddi4+0x2b4>
 800045a:	458e      	cmp	lr, r1
 800045c:	d96a      	bls.n	8000534 <__udivmoddi4+0x2b4>
 800045e:	3802      	subs	r0, #2
 8000460:	4461      	add	r1, ip
 8000462:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000466:	fba0 9402 	umull	r9, r4, r0, r2
 800046a:	eba1 010e 	sub.w	r1, r1, lr
 800046e:	42a1      	cmp	r1, r4
 8000470:	46c8      	mov	r8, r9
 8000472:	46a6      	mov	lr, r4
 8000474:	d356      	bcc.n	8000524 <__udivmoddi4+0x2a4>
 8000476:	d053      	beq.n	8000520 <__udivmoddi4+0x2a0>
 8000478:	b15d      	cbz	r5, 8000492 <__udivmoddi4+0x212>
 800047a:	ebb3 0208 	subs.w	r2, r3, r8
 800047e:	eb61 010e 	sbc.w	r1, r1, lr
 8000482:	fa01 f707 	lsl.w	r7, r1, r7
 8000486:	fa22 f306 	lsr.w	r3, r2, r6
 800048a:	40f1      	lsrs	r1, r6
 800048c:	431f      	orrs	r7, r3
 800048e:	e9c5 7100 	strd	r7, r1, [r5]
 8000492:	2600      	movs	r6, #0
 8000494:	4631      	mov	r1, r6
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	f1c2 0320 	rsb	r3, r2, #32
 800049e:	40d8      	lsrs	r0, r3
 80004a0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004a4:	fa21 f303 	lsr.w	r3, r1, r3
 80004a8:	4091      	lsls	r1, r2
 80004aa:	4301      	orrs	r1, r0
 80004ac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004b0:	fa1f fe8c 	uxth.w	lr, ip
 80004b4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004b8:	fb07 3610 	mls	r6, r7, r0, r3
 80004bc:	0c0b      	lsrs	r3, r1, #16
 80004be:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004c2:	fb00 f60e 	mul.w	r6, r0, lr
 80004c6:	429e      	cmp	r6, r3
 80004c8:	fa04 f402 	lsl.w	r4, r4, r2
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x260>
 80004ce:	eb1c 0303 	adds.w	r3, ip, r3
 80004d2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004d6:	d22f      	bcs.n	8000538 <__udivmoddi4+0x2b8>
 80004d8:	429e      	cmp	r6, r3
 80004da:	d92d      	bls.n	8000538 <__udivmoddi4+0x2b8>
 80004dc:	3802      	subs	r0, #2
 80004de:	4463      	add	r3, ip
 80004e0:	1b9b      	subs	r3, r3, r6
 80004e2:	b289      	uxth	r1, r1
 80004e4:	fbb3 f6f7 	udiv	r6, r3, r7
 80004e8:	fb07 3316 	mls	r3, r7, r6, r3
 80004ec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004f0:	fb06 f30e 	mul.w	r3, r6, lr
 80004f4:	428b      	cmp	r3, r1
 80004f6:	d908      	bls.n	800050a <__udivmoddi4+0x28a>
 80004f8:	eb1c 0101 	adds.w	r1, ip, r1
 80004fc:	f106 38ff 	add.w	r8, r6, #4294967295
 8000500:	d216      	bcs.n	8000530 <__udivmoddi4+0x2b0>
 8000502:	428b      	cmp	r3, r1
 8000504:	d914      	bls.n	8000530 <__udivmoddi4+0x2b0>
 8000506:	3e02      	subs	r6, #2
 8000508:	4461      	add	r1, ip
 800050a:	1ac9      	subs	r1, r1, r3
 800050c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000510:	e738      	b.n	8000384 <__udivmoddi4+0x104>
 8000512:	462e      	mov	r6, r5
 8000514:	4628      	mov	r0, r5
 8000516:	e705      	b.n	8000324 <__udivmoddi4+0xa4>
 8000518:	4606      	mov	r6, r0
 800051a:	e6e3      	b.n	80002e4 <__udivmoddi4+0x64>
 800051c:	4618      	mov	r0, r3
 800051e:	e6f8      	b.n	8000312 <__udivmoddi4+0x92>
 8000520:	454b      	cmp	r3, r9
 8000522:	d2a9      	bcs.n	8000478 <__udivmoddi4+0x1f8>
 8000524:	ebb9 0802 	subs.w	r8, r9, r2
 8000528:	eb64 0e0c 	sbc.w	lr, r4, ip
 800052c:	3801      	subs	r0, #1
 800052e:	e7a3      	b.n	8000478 <__udivmoddi4+0x1f8>
 8000530:	4646      	mov	r6, r8
 8000532:	e7ea      	b.n	800050a <__udivmoddi4+0x28a>
 8000534:	4620      	mov	r0, r4
 8000536:	e794      	b.n	8000462 <__udivmoddi4+0x1e2>
 8000538:	4640      	mov	r0, r8
 800053a:	e7d1      	b.n	80004e0 <__udivmoddi4+0x260>
 800053c:	46d0      	mov	r8, sl
 800053e:	e77b      	b.n	8000438 <__udivmoddi4+0x1b8>
 8000540:	3b02      	subs	r3, #2
 8000542:	4461      	add	r1, ip
 8000544:	e732      	b.n	80003ac <__udivmoddi4+0x12c>
 8000546:	4630      	mov	r0, r6
 8000548:	e709      	b.n	800035e <__udivmoddi4+0xde>
 800054a:	4464      	add	r4, ip
 800054c:	3802      	subs	r0, #2
 800054e:	e742      	b.n	80003d6 <__udivmoddi4+0x156>

08000550 <__aeabi_idiv0>:
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <sensirion_common_generate_crc>:

    tmp.u32_value = sensirion_bytes_to_uint32_t(bytes);
    return tmp.float32;
}

uint8_t sensirion_common_generate_crc(const uint8_t* data, uint16_t count) {
 8000554:	b480      	push	{r7}
 8000556:	b085      	sub	sp, #20
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
 800055c:	460b      	mov	r3, r1
 800055e:	807b      	strh	r3, [r7, #2]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 8000560:	23ff      	movs	r3, #255	; 0xff
 8000562:	737b      	strb	r3, [r7, #13]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8000564:	2300      	movs	r3, #0
 8000566:	81fb      	strh	r3, [r7, #14]
 8000568:	e021      	b.n	80005ae <sensirion_common_generate_crc+0x5a>
        crc ^= (data[current_byte]);
 800056a:	89fb      	ldrh	r3, [r7, #14]
 800056c:	687a      	ldr	r2, [r7, #4]
 800056e:	4413      	add	r3, r2
 8000570:	781a      	ldrb	r2, [r3, #0]
 8000572:	7b7b      	ldrb	r3, [r7, #13]
 8000574:	4053      	eors	r3, r2
 8000576:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8000578:	2308      	movs	r3, #8
 800057a:	733b      	strb	r3, [r7, #12]
 800057c:	e011      	b.n	80005a2 <sensirion_common_generate_crc+0x4e>
            if (crc & 0x80)
 800057e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000582:	2b00      	cmp	r3, #0
 8000584:	da07      	bge.n	8000596 <sensirion_common_generate_crc+0x42>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8000586:	7b7b      	ldrb	r3, [r7, #13]
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	b25b      	sxtb	r3, r3
 800058c:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8000590:	b25b      	sxtb	r3, r3
 8000592:	737b      	strb	r3, [r7, #13]
 8000594:	e002      	b.n	800059c <sensirion_common_generate_crc+0x48>
            else
                crc = (crc << 1);
 8000596:	7b7b      	ldrb	r3, [r7, #13]
 8000598:	005b      	lsls	r3, r3, #1
 800059a:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 800059c:	7b3b      	ldrb	r3, [r7, #12]
 800059e:	3b01      	subs	r3, #1
 80005a0:	733b      	strb	r3, [r7, #12]
 80005a2:	7b3b      	ldrb	r3, [r7, #12]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d1ea      	bne.n	800057e <sensirion_common_generate_crc+0x2a>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 80005a8:	89fb      	ldrh	r3, [r7, #14]
 80005aa:	3301      	adds	r3, #1
 80005ac:	81fb      	strh	r3, [r7, #14]
 80005ae:	89fa      	ldrh	r2, [r7, #14]
 80005b0:	887b      	ldrh	r3, [r7, #2]
 80005b2:	429a      	cmp	r2, r3
 80005b4:	d3d9      	bcc.n	800056a <sensirion_common_generate_crc+0x16>
        }
    }
    return crc;
 80005b6:	7b7b      	ldrb	r3, [r7, #13]
}
 80005b8:	4618      	mov	r0, r3
 80005ba:	3714      	adds	r7, #20
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr

080005c4 <sensirion_common_check_crc>:

int8_t sensirion_common_check_crc(const uint8_t* data, uint16_t count,
                                  uint8_t checksum) {
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
 80005cc:	460b      	mov	r3, r1
 80005ce:	807b      	strh	r3, [r7, #2]
 80005d0:	4613      	mov	r3, r2
 80005d2:	707b      	strb	r3, [r7, #1]
    if (sensirion_common_generate_crc(data, count) != checksum)
 80005d4:	887b      	ldrh	r3, [r7, #2]
 80005d6:	4619      	mov	r1, r3
 80005d8:	6878      	ldr	r0, [r7, #4]
 80005da:	f7ff ffbb 	bl	8000554 <sensirion_common_generate_crc>
 80005de:	4603      	mov	r3, r0
 80005e0:	461a      	mov	r2, r3
 80005e2:	787b      	ldrb	r3, [r7, #1]
 80005e4:	4293      	cmp	r3, r2
 80005e6:	d002      	beq.n	80005ee <sensirion_common_check_crc+0x2a>
        return STATUS_FAIL;
 80005e8:	f04f 33ff 	mov.w	r3, #4294967295
 80005ec:	e000      	b.n	80005f0 <sensirion_common_check_crc+0x2c>
    return NO_ERROR;
 80005ee:	2300      	movs	r3, #0
}
 80005f0:	4618      	mov	r0, r3
 80005f2:	3708      	adds	r7, #8
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <sensirion_i2c_read_words_as_bytes>:
    }
    return idx;
}

int16_t sensirion_i2c_read_words_as_bytes(uint8_t address, uint8_t* data,
                                          uint16_t num_words) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b096      	sub	sp, #88	; 0x58
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	4603      	mov	r3, r0
 8000600:	6039      	str	r1, [r7, #0]
 8000602:	71fb      	strb	r3, [r7, #7]
 8000604:	4613      	mov	r3, r2
 8000606:	80bb      	strh	r3, [r7, #4]
    int16_t ret;
    uint16_t i, j;
    uint16_t size = num_words * (SENSIRION_WORD_SIZE + CRC8_LEN);
 8000608:	88bb      	ldrh	r3, [r7, #4]
 800060a:	461a      	mov	r2, r3
 800060c:	0052      	lsls	r2, r2, #1
 800060e:	4413      	add	r3, r2
 8000610:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
    uint16_t word_buf[SENSIRION_MAX_BUFFER_WORDS];
    uint8_t* const buf8 = (uint8_t*)word_buf;
 8000614:	f107 0308 	add.w	r3, r7, #8
 8000618:	64fb      	str	r3, [r7, #76]	; 0x4c

    ret = sensirion_i2c_read(address, buf8, size);
 800061a:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8000622:	4618      	mov	r0, r3
 8000624:	f000 f8a2 	bl	800076c <sensirion_i2c_read>
 8000628:	4603      	mov	r3, r0
 800062a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
    if (ret != NO_ERROR)
 800062e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8000632:	2b00      	cmp	r3, #0
 8000634:	d002      	beq.n	800063c <sensirion_i2c_read_words_as_bytes+0x44>
        return ret;
 8000636:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800063a:	e047      	b.n	80006cc <sensirion_i2c_read_words_as_bytes+0xd4>

    /* check the CRC for each word */
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 800063c:	2300      	movs	r3, #0
 800063e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8000642:	2300      	movs	r3, #0
 8000644:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 8000648:	e039      	b.n	80006be <sensirion_i2c_read_words_as_bytes+0xc6>

        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 800064a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800064e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000650:	18d0      	adds	r0, r2, r3
                                         buf8[i + SENSIRION_WORD_SIZE]);
 8000652:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000656:	3302      	adds	r3, #2
 8000658:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800065a:	4413      	add	r3, r2
        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	461a      	mov	r2, r3
 8000660:	2102      	movs	r1, #2
 8000662:	f7ff ffaf 	bl	80005c4 <sensirion_common_check_crc>
 8000666:	4603      	mov	r3, r0
 8000668:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
        if (ret != NO_ERROR)
 800066c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8000670:	2b00      	cmp	r3, #0
 8000672:	d002      	beq.n	800067a <sensirion_i2c_read_words_as_bytes+0x82>
            return ret;
 8000674:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8000678:	e028      	b.n	80006cc <sensirion_i2c_read_words_as_bytes+0xd4>

        data[j++] = buf8[i];
 800067a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800067e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000680:	441a      	add	r2, r3
 8000682:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8000686:	1c59      	adds	r1, r3, #1
 8000688:	f8a7 1054 	strh.w	r1, [r7, #84]	; 0x54
 800068c:	4619      	mov	r1, r3
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	440b      	add	r3, r1
 8000692:	7812      	ldrb	r2, [r2, #0]
 8000694:	701a      	strb	r2, [r3, #0]
        data[j++] = buf8[i + 1];
 8000696:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800069a:	3301      	adds	r3, #1
 800069c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800069e:	441a      	add	r2, r3
 80006a0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80006a4:	1c59      	adds	r1, r3, #1
 80006a6:	f8a7 1054 	strh.w	r1, [r7, #84]	; 0x54
 80006aa:	4619      	mov	r1, r3
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	440b      	add	r3, r1
 80006b0:	7812      	ldrb	r2, [r2, #0]
 80006b2:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 80006b4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80006b8:	3303      	adds	r3, #3
 80006ba:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80006be:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 80006c2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80006c6:	429a      	cmp	r2, r3
 80006c8:	d3bf      	bcc.n	800064a <sensirion_i2c_read_words_as_bytes+0x52>
    }

    return NO_ERROR;
 80006ca:	2300      	movs	r3, #0
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	3758      	adds	r7, #88	; 0x58
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <sensirion_i2c_read_words>:

int16_t sensirion_i2c_read_words(uint8_t address, uint16_t* data_words,
                                 uint16_t num_words) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b084      	sub	sp, #16
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	6039      	str	r1, [r7, #0]
 80006de:	71fb      	strb	r3, [r7, #7]
 80006e0:	4613      	mov	r3, r2
 80006e2:	80bb      	strh	r3, [r7, #4]
    int16_t ret;
    uint8_t i;
    const uint8_t* word_bytes;

    ret = sensirion_i2c_read_words_as_bytes(address, (uint8_t*)data_words,
 80006e4:	88ba      	ldrh	r2, [r7, #4]
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	6839      	ldr	r1, [r7, #0]
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff ff84 	bl	80005f8 <sensirion_i2c_read_words_as_bytes>
 80006f0:	4603      	mov	r3, r0
 80006f2:	81bb      	strh	r3, [r7, #12]
                                            num_words);
    if (ret != NO_ERROR)
 80006f4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d002      	beq.n	8000702 <sensirion_i2c_read_words+0x2e>
        return ret;
 80006fc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000700:	e020      	b.n	8000744 <sensirion_i2c_read_words+0x70>

    for (i = 0; i < num_words; ++i) {
 8000702:	2300      	movs	r3, #0
 8000704:	73fb      	strb	r3, [r7, #15]
 8000706:	e017      	b.n	8000738 <sensirion_i2c_read_words+0x64>
        word_bytes = (uint8_t*)&data_words[i];
 8000708:	7bfb      	ldrb	r3, [r7, #15]
 800070a:	005b      	lsls	r3, r3, #1
 800070c:	683a      	ldr	r2, [r7, #0]
 800070e:	4413      	add	r3, r2
 8000710:	60bb      	str	r3, [r7, #8]
        data_words[i] = ((uint16_t)word_bytes[0] << 8) | word_bytes[1];
 8000712:	68bb      	ldr	r3, [r7, #8]
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	021b      	lsls	r3, r3, #8
 8000718:	b21a      	sxth	r2, r3
 800071a:	68bb      	ldr	r3, [r7, #8]
 800071c:	3301      	adds	r3, #1
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	b21b      	sxth	r3, r3
 8000722:	4313      	orrs	r3, r2
 8000724:	b219      	sxth	r1, r3
 8000726:	7bfb      	ldrb	r3, [r7, #15]
 8000728:	005b      	lsls	r3, r3, #1
 800072a:	683a      	ldr	r2, [r7, #0]
 800072c:	4413      	add	r3, r2
 800072e:	b28a      	uxth	r2, r1
 8000730:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < num_words; ++i) {
 8000732:	7bfb      	ldrb	r3, [r7, #15]
 8000734:	3301      	adds	r3, #1
 8000736:	73fb      	strb	r3, [r7, #15]
 8000738:	7bfb      	ldrb	r3, [r7, #15]
 800073a:	b29b      	uxth	r3, r3
 800073c:	88ba      	ldrh	r2, [r7, #4]
 800073e:	429a      	cmp	r2, r3
 8000740:	d8e2      	bhi.n	8000708 <sensirion_i2c_read_words+0x34>
    }

    return NO_ERROR;
 8000742:	2300      	movs	r3, #0
}
 8000744:	4618      	mov	r0, r3
 8000746:	3710      	adds	r7, #16
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}

0800074c <sensirion_i2c_init>:

/**
 * Initialize all hard- and software components that are needed for the I2C
 * communication.
 */
void sensirion_i2c_init(I2C_HandleTypeDef* i2c_handle) {
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
	i2c = i2c_handle;
 8000754:	4a04      	ldr	r2, [pc, #16]	; (8000768 <sensirion_i2c_init+0x1c>)
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	6013      	str	r3, [r2, #0]
}
 800075a:	bf00      	nop
 800075c:	370c      	adds	r7, #12
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	200000c4 	.word	0x200000c4

0800076c <sensirion_i2c_read>:
 * @param address 7-bit I2C address to read from
 * @param data    pointer to the buffer where the data is to be stored
 * @param count   number of bytes to read from I2C and store in the buffer
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_read(uint8_t address, uint8_t* data, uint16_t count) {
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af02      	add	r7, sp, #8
 8000772:	4603      	mov	r3, r0
 8000774:	6039      	str	r1, [r7, #0]
 8000776:	71fb      	strb	r3, [r7, #7]
 8000778:	4613      	mov	r3, r2
 800077a:	80bb      	strh	r3, [r7, #4]
	return (int8_t)HAL_I2C_Master_Receive(i2c, (uint16_t)(address<<1), (uint8_t*)data, count,5);
 800077c:	4b08      	ldr	r3, [pc, #32]	; (80007a0 <sensirion_i2c_read+0x34>)
 800077e:	6818      	ldr	r0, [r3, #0]
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	b29b      	uxth	r3, r3
 8000784:	005b      	lsls	r3, r3, #1
 8000786:	b299      	uxth	r1, r3
 8000788:	88bb      	ldrh	r3, [r7, #4]
 800078a:	2205      	movs	r2, #5
 800078c:	9200      	str	r2, [sp, #0]
 800078e:	683a      	ldr	r2, [r7, #0]
 8000790:	f004 fc88 	bl	80050a4 <HAL_I2C_Master_Receive>
 8000794:	4603      	mov	r3, r0
 8000796:	b25b      	sxtb	r3, r3
}
 8000798:	4618      	mov	r0, r3
 800079a:	3708      	adds	r7, #8
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	200000c4 	.word	0x200000c4

080007a4 <sensirion_i2c_write>:
 * @param data    pointer to the buffer containing the data to write
 * @param count   number of bytes to read from the buffer and send over I2C
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_write(uint8_t address, const uint8_t* data,
                           uint16_t count) {
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b084      	sub	sp, #16
 80007a8:	af02      	add	r7, sp, #8
 80007aa:	4603      	mov	r3, r0
 80007ac:	6039      	str	r1, [r7, #0]
 80007ae:	71fb      	strb	r3, [r7, #7]
 80007b0:	4613      	mov	r3, r2
 80007b2:	80bb      	strh	r3, [r7, #4]
	return (int8_t)HAL_I2C_Master_Transmit(i2c, (uint16_t)(address<<1), (uint8_t*)data, count,5);
 80007b4:	4b08      	ldr	r3, [pc, #32]	; (80007d8 <sensirion_i2c_write+0x34>)
 80007b6:	6818      	ldr	r0, [r3, #0]
 80007b8:	79fb      	ldrb	r3, [r7, #7]
 80007ba:	b29b      	uxth	r3, r3
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	b299      	uxth	r1, r3
 80007c0:	88bb      	ldrh	r3, [r7, #4]
 80007c2:	2205      	movs	r2, #5
 80007c4:	9200      	str	r2, [sp, #0]
 80007c6:	683a      	ldr	r2, [r7, #0]
 80007c8:	f004 fb78 	bl	8004ebc <HAL_I2C_Master_Transmit>
 80007cc:	4603      	mov	r3, r0
 80007ce:	b25b      	sxtb	r3, r3
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	3708      	adds	r7, #8
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	200000c4 	.word	0x200000c4

080007dc <sht4x_measure>:
        return ret;
    sensirion_sleep_usec(sht4x_cmd_measure_delay_us);
    return sht4x_read(temperature, humidity);
}

int16_t sht4x_measure(void) {
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
    return sensirion_i2c_write(SHT4X_ADDRESS, &sht4x_cmd_measure, 1);
 80007e0:	2201      	movs	r2, #1
 80007e2:	4904      	ldr	r1, [pc, #16]	; (80007f4 <sht4x_measure+0x18>)
 80007e4:	2044      	movs	r0, #68	; 0x44
 80007e6:	f7ff ffdd 	bl	80007a4 <sensirion_i2c_write>
 80007ea:	4603      	mov	r3, r0
 80007ec:	b21b      	sxth	r3, r3
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	20000008 	.word	0x20000008

080007f8 <sht4x_read>:

int16_t sht4x_read(int32_t* temperature, int32_t* humidity) {
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
 8000800:	6039      	str	r1, [r7, #0]
    uint16_t words[2];
    int16_t ret = sensirion_i2c_read_words(SHT4X_ADDRESS, words,
 8000802:	f107 0308 	add.w	r3, r7, #8
 8000806:	2202      	movs	r2, #2
 8000808:	4619      	mov	r1, r3
 800080a:	2044      	movs	r0, #68	; 0x44
 800080c:	f7ff ff62 	bl	80006d4 <sensirion_i2c_read_words>
 8000810:	4603      	mov	r3, r0
 8000812:	81fb      	strh	r3, [r7, #14]
     * formulas for conversion of the sensor signals, optimized for fixed point
     * algebra:
     * Temperature = 175 * S_T / 65535 - 45
     * Relative Humidity = 125 * (S_RH / 65535) - 6
     */
    *temperature = ((21875 * (int32_t)words[0]) >> 13) - 45000;
 8000814:	893b      	ldrh	r3, [r7, #8]
 8000816:	461a      	mov	r2, r3
 8000818:	f245 5373 	movw	r3, #21875	; 0x5573
 800081c:	fb02 f303 	mul.w	r3, r2, r3
 8000820:	135b      	asrs	r3, r3, #13
 8000822:	f5a3 432f 	sub.w	r3, r3, #44800	; 0xaf00
 8000826:	3bc8      	subs	r3, #200	; 0xc8
 8000828:	687a      	ldr	r2, [r7, #4]
 800082a:	6013      	str	r3, [r2, #0]
    *humidity = ((15625 * (int32_t)words[1]) >> 13) - 6000;
 800082c:	897b      	ldrh	r3, [r7, #10]
 800082e:	461a      	mov	r2, r3
 8000830:	f643 5309 	movw	r3, #15625	; 0x3d09
 8000834:	fb02 f303 	mul.w	r3, r2, r3
 8000838:	135b      	asrs	r3, r3, #13
 800083a:	f5a3 53bb 	sub.w	r3, r3, #5984	; 0x1760
 800083e:	3b10      	subs	r3, #16
 8000840:	683a      	ldr	r2, [r7, #0]
 8000842:	6013      	str	r3, [r2, #0]

    return ret;
 8000844:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8000848:	4618      	mov	r0, r3
 800084a:	3710      	adds	r7, #16
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}

08000850 <sht4x_enable_low_power_mode>:
    uint32_t serial;

    return sht4x_read_serial(&serial);
}

void sht4x_enable_low_power_mode(uint8_t enable_low_power_mode) {
 8000850:	b480      	push	{r7}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
 8000856:	4603      	mov	r3, r0
 8000858:	71fb      	strb	r3, [r7, #7]
    if (enable_low_power_mode) {
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d007      	beq.n	8000870 <sht4x_enable_low_power_mode+0x20>
        sht4x_cmd_measure = SHT4X_CMD_MEASURE_LPM;
 8000860:	4b0a      	ldr	r3, [pc, #40]	; (800088c <sht4x_enable_low_power_mode+0x3c>)
 8000862:	22e0      	movs	r2, #224	; 0xe0
 8000864:	701a      	strb	r2, [r3, #0]
        sht4x_cmd_measure_delay_us = SHT4X_MEASUREMENT_DURATION_LPM_USEC;
 8000866:	4b0a      	ldr	r3, [pc, #40]	; (8000890 <sht4x_enable_low_power_mode+0x40>)
 8000868:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800086c:	801a      	strh	r2, [r3, #0]
    } else {
        sht4x_cmd_measure = SHT4X_CMD_MEASURE_HPM;
        sht4x_cmd_measure_delay_us = SHT4X_MEASUREMENT_DURATION_USEC;
    }
}
 800086e:	e006      	b.n	800087e <sht4x_enable_low_power_mode+0x2e>
        sht4x_cmd_measure = SHT4X_CMD_MEASURE_HPM;
 8000870:	4b06      	ldr	r3, [pc, #24]	; (800088c <sht4x_enable_low_power_mode+0x3c>)
 8000872:	22fd      	movs	r2, #253	; 0xfd
 8000874:	701a      	strb	r2, [r3, #0]
        sht4x_cmd_measure_delay_us = SHT4X_MEASUREMENT_DURATION_USEC;
 8000876:	4b06      	ldr	r3, [pc, #24]	; (8000890 <sht4x_enable_low_power_mode+0x40>)
 8000878:	f242 7210 	movw	r2, #10000	; 0x2710
 800087c:	801a      	strh	r2, [r3, #0]
}
 800087e:	bf00      	nop
 8000880:	370c      	adds	r7, #12
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	20000008 	.word	0x20000008
 8000890:	2000000a 	.word	0x2000000a

08000894 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000894:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000896:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000898:	3304      	adds	r3, #4

0800089a <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800089a:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800089c:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800089e:	d3f9      	bcc.n	8000894 <CopyDataInit>
  bx lr
 80008a0:	4770      	bx	lr

080008a2 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80008a2:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80008a4:	3004      	adds	r0, #4

080008a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80008a6:	4288      	cmp	r0, r1
  bcc FillZerobss
 80008a8:	d3fb      	bcc.n	80008a2 <FillZerobss>
  bx lr
 80008aa:	4770      	bx	lr

080008ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008ac:	480c      	ldr	r0, [pc, #48]	; (80008e0 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 80008ae:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008b0:	f003 f9f6 	bl	8003ca0 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80008b4:	480b      	ldr	r0, [pc, #44]	; (80008e4 <LoopForever+0x8>)
 80008b6:	490c      	ldr	r1, [pc, #48]	; (80008e8 <LoopForever+0xc>)
 80008b8:	4a0c      	ldr	r2, [pc, #48]	; (80008ec <LoopForever+0x10>)
 80008ba:	2300      	movs	r3, #0
 80008bc:	f7ff ffed 	bl	800089a <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80008c0:	480b      	ldr	r0, [pc, #44]	; (80008f0 <LoopForever+0x14>)
 80008c2:	490c      	ldr	r1, [pc, #48]	; (80008f4 <LoopForever+0x18>)
 80008c4:	2300      	movs	r3, #0
 80008c6:	f7ff ffee 	bl	80008a6 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80008ca:	480b      	ldr	r0, [pc, #44]	; (80008f8 <LoopForever+0x1c>)
 80008cc:	490b      	ldr	r1, [pc, #44]	; (80008fc <LoopForever+0x20>)
 80008ce:	2300      	movs	r3, #0
 80008d0:	f7ff ffe9 	bl	80008a6 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80008d4:	f00c fcde 	bl	800d294 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 80008d8:	f002 fbd4 	bl	8003084 <main>

080008dc <LoopForever>:

LoopForever:
  b LoopForever
 80008dc:	e7fe      	b.n	80008dc <LoopForever>
 80008de:	0000      	.short	0x0000
  ldr   r0, =_estack
 80008e0:	20024000 	.word	0x20024000
  INIT_DATA _sdata, _edata, _sidata
 80008e4:	20000008 	.word	0x20000008
 80008e8:	20000094 	.word	0x20000094
 80008ec:	0800f168 	.word	0x0800f168
  INIT_BSS _sbss, _ebss
 80008f0:	200000a8 	.word	0x200000a8
 80008f4:	200019a4 	.word	0x200019a4
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80008f8:	200300e8 	.word	0x200300e8
 80008fc:	20030c6a 	.word	0x20030c6a

08000900 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000900:	e7fe      	b.n	8000900 <ADC1_IRQHandler>

08000902 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000902:	b580      	push	{r7, lr}
 8000904:	b086      	sub	sp, #24
 8000906:	af00      	add	r7, sp, #0
 8000908:	60f8      	str	r0, [r7, #12]
 800090a:	60b9      	str	r1, [r7, #8]
 800090c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800090e:	2300      	movs	r3, #0
 8000910:	617b      	str	r3, [r7, #20]
 8000912:	e00a      	b.n	800092a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000914:	f3af 8000 	nop.w
 8000918:	4601      	mov	r1, r0
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	1c5a      	adds	r2, r3, #1
 800091e:	60ba      	str	r2, [r7, #8]
 8000920:	b2ca      	uxtb	r2, r1
 8000922:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	3301      	adds	r3, #1
 8000928:	617b      	str	r3, [r7, #20]
 800092a:	697a      	ldr	r2, [r7, #20]
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	429a      	cmp	r2, r3
 8000930:	dbf0      	blt.n	8000914 <_read+0x12>
  }

  return len;
 8000932:	687b      	ldr	r3, [r7, #4]
}
 8000934:	4618      	mov	r0, r3
 8000936:	3718      	adds	r7, #24
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}

0800093c <_close>:
  }
  return len;
}

int _close(int file)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000944:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000948:	4618      	mov	r0, r3
 800094a:	370c      	adds	r7, #12
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr

08000954 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000954:	b480      	push	{r7}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000964:	605a      	str	r2, [r3, #4]
  return 0;
 8000966:	2300      	movs	r3, #0
}
 8000968:	4618      	mov	r0, r3
 800096a:	370c      	adds	r7, #12
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr

08000974 <_isatty>:

int _isatty(int file)
{
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800097c:	2301      	movs	r3, #1
}
 800097e:	4618      	mov	r0, r3
 8000980:	370c      	adds	r7, #12
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr

0800098a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800098a:	b480      	push	{r7}
 800098c:	b085      	sub	sp, #20
 800098e:	af00      	add	r7, sp, #0
 8000990:	60f8      	str	r0, [r7, #12]
 8000992:	60b9      	str	r1, [r7, #8]
 8000994:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000996:	2300      	movs	r3, #0
}
 8000998:	4618      	mov	r0, r3
 800099a:	3714      	adds	r7, #20
 800099c:	46bd      	mov	sp, r7
 800099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a2:	4770      	bx	lr

080009a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009ac:	4a14      	ldr	r2, [pc, #80]	; (8000a00 <_sbrk+0x5c>)
 80009ae:	4b15      	ldr	r3, [pc, #84]	; (8000a04 <_sbrk+0x60>)
 80009b0:	1ad3      	subs	r3, r2, r3
 80009b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009b8:	4b13      	ldr	r3, [pc, #76]	; (8000a08 <_sbrk+0x64>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d102      	bne.n	80009c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009c0:	4b11      	ldr	r3, [pc, #68]	; (8000a08 <_sbrk+0x64>)
 80009c2:	4a12      	ldr	r2, [pc, #72]	; (8000a0c <_sbrk+0x68>)
 80009c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009c6:	4b10      	ldr	r3, [pc, #64]	; (8000a08 <_sbrk+0x64>)
 80009c8:	681a      	ldr	r2, [r3, #0]
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	4413      	add	r3, r2
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	429a      	cmp	r2, r3
 80009d2:	d207      	bcs.n	80009e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009d4:	f00c fc58 	bl	800d288 <__errno>
 80009d8:	4603      	mov	r3, r0
 80009da:	220c      	movs	r2, #12
 80009dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009de:	f04f 33ff 	mov.w	r3, #4294967295
 80009e2:	e009      	b.n	80009f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009e4:	4b08      	ldr	r3, [pc, #32]	; (8000a08 <_sbrk+0x64>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009ea:	4b07      	ldr	r3, [pc, #28]	; (8000a08 <_sbrk+0x64>)
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4413      	add	r3, r2
 80009f2:	4a05      	ldr	r2, [pc, #20]	; (8000a08 <_sbrk+0x64>)
 80009f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009f6:	68fb      	ldr	r3, [r7, #12]
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3718      	adds	r7, #24
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20024000 	.word	0x20024000
 8000a04:	00002000 	.word	0x00002000
 8000a08:	200000c8 	.word	0x200000c8
 8000a0c:	200019a8 	.word	0x200019a8

08000a10 <otCoapSendResponse>:
 * @retval OT_ERROR_NONE     Successfully enqueued the CoAP response message.
 * @retval OT_ERROR_NO_BUFS  Insufficient buffers available to send the CoAP response.
 *
 */
static inline otError otCoapSendResponse(otInstance *aInstance, otMessage *aMessage, const otMessageInfo *aMessageInfo)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b084      	sub	sp, #16
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	60f8      	str	r0, [r7, #12]
 8000a18:	60b9      	str	r1, [r7, #8]
 8000a1a:	607a      	str	r2, [r7, #4]
    // NOLINTNEXTLINE(modernize-use-nullptr)
    return otCoapSendResponseWithParameters(aInstance, aMessage, aMessageInfo, NULL);
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	687a      	ldr	r2, [r7, #4]
 8000a20:	68b9      	ldr	r1, [r7, #8]
 8000a22:	68f8      	ldr	r0, [r7, #12]
 8000a24:	f009 fe16 	bl	800a654 <otCoapSendResponseWithParameters>
 8000a28:	4603      	mov	r3, r0
}
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	3710      	adds	r7, #16
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
	...

08000a34 <APP_THREAD_Init>:
const uint8_t device_type = 1;

/* Functions Definition ------------------------------------------------------*/

void APP_THREAD_Init( void )
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN APP_THREAD_INIT_1 */

  /* USER CODE END APP_THREAD_INIT_1 */
	UTIL_LPM_SetStopMode(1 << CFG_LPM_APP_THREAD, UTIL_LPM_DISABLE);
 8000a3a:	2101      	movs	r1, #1
 8000a3c:	2002      	movs	r0, #2
 8000a3e:	f00b fd05 	bl	800c44c <UTIL_LPM_SetStopMode>
  SHCI_CmdStatus_t ThreadInitStatus;

  /* Check the compatibility with the Coprocessor Wireless Firmware loaded */
  APP_THREAD_CheckWirelessFirmwareInfo();
 8000a42:	f000 fa1b 	bl	8000e7c <APP_THREAD_CheckWirelessFirmwareInfo>
#if (CFG_USB_INTERFACE_ENABLE != 0)
  VCP_Init(&VcpTxBuffer[0], &VcpRxBuffer[0]);
#endif /* (CFG_USB_INTERFACE_ENABLE != 0) */

  /* Register cmdbuffer */
  APP_THREAD_RegisterCmdBuffer(&ThreadOtCmdBuffer);
 8000a46:	481d      	ldr	r0, [pc, #116]	; (8000abc <APP_THREAD_Init+0x88>)
 8000a48:	f000 fc38 	bl	80012bc <APP_THREAD_RegisterCmdBuffer>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_THREAD, UTIL_LPM_DISABLE);
 8000a4c:	2101      	movs	r1, #1
 8000a4e:	2002      	movs	r0, #2
 8000a50:	f00b fd2c 	bl	800c4ac <UTIL_LPM_SetOffMode>

  /* Init config buffer and call TL_THREAD_Init */
  APP_THREAD_TL_THREAD_INIT();
 8000a54:	f000 fd58 	bl	8001508 <APP_THREAD_TL_THREAD_INIT>

  /* Configure UART for sending CLI command from M4 */
  APP_THREAD_Init_UART_CLI();
 8000a58:	f000 fd3e 	bl	80014d8 <APP_THREAD_Init_UART_CLI>

  /* Send Thread start system cmd to M0 */
  ThreadInitStatus = SHCI_C2_THREAD_Init();
 8000a5c:	f00a fe78 	bl	800b750 <SHCI_C2_THREAD_Init>
 8000a60:	4603      	mov	r3, r0
 8000a62:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ThreadInitStatus);

  /* Register task */
  /* Create the different tasks */
  UTIL_SEQ_RegTask( 1<<(uint32_t)CFG_TASK_MSG_FROM_M0_TO_M4, UTIL_SEQ_RFU, APP_THREAD_ProcessMsgM0ToM4);
 8000a64:	4a16      	ldr	r2, [pc, #88]	; (8000ac0 <APP_THREAD_Init+0x8c>)
 8000a66:	2100      	movs	r1, #0
 8000a68:	2001      	movs	r0, #1
 8000a6a:	f00b fe4b 	bl	800c704 <UTIL_SEQ_RegTask>

  /* USER CODE BEGIN INIT TASKS */
  APP_THREAD_SetSleepyEndDeviceMode();
 8000a6e:	f000 f8e7 	bl	8000c40 <APP_THREAD_SetSleepyEndDeviceMode>
  /* Initialize and configure the Thread device*/
  APP_THREAD_DeviceConfig();
 8000a72:	f000 f939 	bl	8000ce8 <APP_THREAD_DeviceConfig>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000a76:	2201      	movs	r2, #1
 8000a78:	2102      	movs	r1, #2
 8000a7a:	4812      	ldr	r0, [pc, #72]	; (8000ac4 <APP_THREAD_Init+0x90>)
 8000a7c:	f004 f916 	bl	8004cac <HAL_GPIO_WritePin>
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &coapMessageTimerId, hw_ts_Repeated, APP_THREAD_SendCoapMsg);
 8000a80:	4b11      	ldr	r3, [pc, #68]	; (8000ac8 <APP_THREAD_Init+0x94>)
 8000a82:	2201      	movs	r2, #1
 8000a84:	4911      	ldr	r1, [pc, #68]	; (8000acc <APP_THREAD_Init+0x98>)
 8000a86:	2000      	movs	r0, #0
 8000a88:	f001 ffda 	bl	8002a40 <HW_TS_Create>
  HW_TS_Start(coapMessageTimerId, coapMessageIntervalMs);
 8000a8c:	4b0f      	ldr	r3, [pc, #60]	; (8000acc <APP_THREAD_Init+0x98>)
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	f642 0205 	movw	r2, #10245	; 0x2805
 8000a94:	4611      	mov	r1, r2
 8000a96:	4618      	mov	r0, r3
 8000a98:	f002 f8d0 	bl	8002c3c <HW_TS_Start>
  //APP_THREAD_InitPayloadWrite();

  otLinkGetFactoryAssignedIeeeEui64(NULL, &eui64);
 8000a9c:	490c      	ldr	r1, [pc, #48]	; (8000ad0 <APP_THREAD_Init+0x9c>)
 8000a9e:	2000      	movs	r0, #0
 8000aa0:	f009 ff1b 	bl	800a8da <otLinkGetFactoryAssignedIeeeEui64>
  UTIL_LPM_SetStopMode(1 << CFG_LPM_APP_THREAD, UTIL_LPM_ENABLE);
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	2002      	movs	r0, #2
 8000aa8:	f00b fcd0 	bl	800c44c <UTIL_LPM_SetStopMode>

  /* Allow the 802_15_4 IP to enter in low power mode */
  SHCI_C2_RADIO_AllowLowPower(THREAD_IP,TRUE);
 8000aac:	2101      	movs	r1, #1
 8000aae:	2001      	movs	r0, #1
 8000ab0:	f00a fe7a 	bl	800b7a8 <SHCI_C2_RADIO_AllowLowPower>
}
 8000ab4:	bf00      	nop
 8000ab6:	3708      	adds	r7, #8
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	200300e8 	.word	0x200300e8
 8000ac0:	0800159d 	.word	0x0800159d
 8000ac4:	48000800 	.word	0x48000800
 8000ac8:	080010e1 	.word	0x080010e1
 8000acc:	200002e4 	.word	0x200002e4
 8000ad0:	20000418 	.word	0x20000418

08000ad4 <APP_THREAD_Error>:
  * @param  ErrId :
  * @param  ErrCode
  * @retval None
  */
void APP_THREAD_Error(uint32_t ErrId, uint32_t ErrCode)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
 8000adc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN APP_THREAD_Error_1 */

  /* USER CODE END APP_THREAD_Error_1 */
  switch(ErrId)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	2b16      	cmp	r3, #22
 8000ae2:	f200 8081 	bhi.w	8000be8 <APP_THREAD_Error+0x114>
 8000ae6:	a201      	add	r2, pc, #4	; (adr r2, 8000aec <APP_THREAD_Error+0x18>)
 8000ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aec:	08000b49 	.word	0x08000b49
 8000af0:	08000b53 	.word	0x08000b53
 8000af4:	08000b5d 	.word	0x08000b5d
 8000af8:	08000b67 	.word	0x08000b67
 8000afc:	08000b71 	.word	0x08000b71
 8000b00:	08000b7b 	.word	0x08000b7b
 8000b04:	08000b85 	.word	0x08000b85
 8000b08:	08000b8f 	.word	0x08000b8f
 8000b0c:	08000ba3 	.word	0x08000ba3
 8000b10:	08000bad 	.word	0x08000bad
 8000b14:	08000bb7 	.word	0x08000bb7
 8000b18:	08000bc1 	.word	0x08000bc1
 8000b1c:	08000be9 	.word	0x08000be9
 8000b20:	08000bcb 	.word	0x08000bcb
 8000b24:	08000bd5 	.word	0x08000bd5
 8000b28:	08000be9 	.word	0x08000be9
 8000b2c:	08000be9 	.word	0x08000be9
 8000b30:	08000be9 	.word	0x08000be9
 8000b34:	08000be9 	.word	0x08000be9
 8000b38:	08000be9 	.word	0x08000be9
 8000b3c:	08000bdf 	.word	0x08000bdf
 8000b40:	08000be9 	.word	0x08000be9
 8000b44:	08000b99 	.word	0x08000b99
  {
  case ERR_REC_MULTI_MSG_FROM_M0 :
    APP_THREAD_TraceError("ERROR : ERR_REC_MULTI_MSG_FROM_M0 ", ErrCode);
 8000b48:	6839      	ldr	r1, [r7, #0]
 8000b4a:	482c      	ldr	r0, [pc, #176]	; (8000bfc <APP_THREAD_Error+0x128>)
 8000b4c:	f000 f982 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000b50:	e04f      	b.n	8000bf2 <APP_THREAD_Error+0x11e>
  case ERR_THREAD_SET_STATE_CB :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_STATE_CB ",ErrCode);
 8000b52:	6839      	ldr	r1, [r7, #0]
 8000b54:	482a      	ldr	r0, [pc, #168]	; (8000c00 <APP_THREAD_Error+0x12c>)
 8000b56:	f000 f97d 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000b5a:	e04a      	b.n	8000bf2 <APP_THREAD_Error+0x11e>
  case ERR_THREAD_SET_CHANNEL :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_CHANNEL ",ErrCode);
 8000b5c:	6839      	ldr	r1, [r7, #0]
 8000b5e:	4829      	ldr	r0, [pc, #164]	; (8000c04 <APP_THREAD_Error+0x130>)
 8000b60:	f000 f978 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000b64:	e045      	b.n	8000bf2 <APP_THREAD_Error+0x11e>
  case ERR_THREAD_SET_PANID :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_PANID ",ErrCode);
 8000b66:	6839      	ldr	r1, [r7, #0]
 8000b68:	4827      	ldr	r0, [pc, #156]	; (8000c08 <APP_THREAD_Error+0x134>)
 8000b6a:	f000 f973 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000b6e:	e040      	b.n	8000bf2 <APP_THREAD_Error+0x11e>
  case ERR_THREAD_IPV6_ENABLE :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_IPV6_ENABLE ",ErrCode);
 8000b70:	6839      	ldr	r1, [r7, #0]
 8000b72:	4826      	ldr	r0, [pc, #152]	; (8000c0c <APP_THREAD_Error+0x138>)
 8000b74:	f000 f96e 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000b78:	e03b      	b.n	8000bf2 <APP_THREAD_Error+0x11e>
  case ERR_THREAD_START :
    APP_THREAD_TraceError("ERROR: ERR_THREAD_START ", ErrCode);
 8000b7a:	6839      	ldr	r1, [r7, #0]
 8000b7c:	4824      	ldr	r0, [pc, #144]	; (8000c10 <APP_THREAD_Error+0x13c>)
 8000b7e:	f000 f969 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000b82:	e036      	b.n	8000bf2 <APP_THREAD_Error+0x11e>
  case ERR_THREAD_ERASE_PERSISTENT_INFO :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_ERASE_PERSISTENT_INFO ",ErrCode);
 8000b84:	6839      	ldr	r1, [r7, #0]
 8000b86:	4823      	ldr	r0, [pc, #140]	; (8000c14 <APP_THREAD_Error+0x140>)
 8000b88:	f000 f964 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000b8c:	e031      	b.n	8000bf2 <APP_THREAD_Error+0x11e>
  case ERR_THREAD_SET_NETWORK_KEY :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_NETWORK_KEY ",ErrCode);
 8000b8e:	6839      	ldr	r1, [r7, #0]
 8000b90:	4821      	ldr	r0, [pc, #132]	; (8000c18 <APP_THREAD_Error+0x144>)
 8000b92:	f000 f95f 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000b96:	e02c      	b.n	8000bf2 <APP_THREAD_Error+0x11e>
  case ERR_THREAD_CHECK_WIRELESS :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_CHECK_WIRELESS ",ErrCode);
 8000b98:	6839      	ldr	r1, [r7, #0]
 8000b9a:	4820      	ldr	r0, [pc, #128]	; (8000c1c <APP_THREAD_Error+0x148>)
 8000b9c:	f000 f95a 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000ba0:	e027      	b.n	8000bf2 <APP_THREAD_Error+0x11e>
  /* USER CODE BEGIN APP_THREAD_Error_2 */
  case ERR_THREAD_COAP_START :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_COAP_START ",ErrCode);
 8000ba2:	6839      	ldr	r1, [r7, #0]
 8000ba4:	481e      	ldr	r0, [pc, #120]	; (8000c20 <APP_THREAD_Error+0x14c>)
 8000ba6:	f000 f955 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000baa:	e022      	b.n	8000bf2 <APP_THREAD_Error+0x11e>
  case ERR_THREAD_COAP_ADD_RESSOURCE :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_COAP_ADD_RESSOURCE ",ErrCode);
 8000bac:	6839      	ldr	r1, [r7, #0]
 8000bae:	481d      	ldr	r0, [pc, #116]	; (8000c24 <APP_THREAD_Error+0x150>)
 8000bb0:	f000 f950 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000bb4:	e01d      	b.n	8000bf2 <APP_THREAD_Error+0x11e>
  case ERR_THREAD_MESSAGE_READ :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_MESSAGE_READ ",ErrCode);
 8000bb6:	6839      	ldr	r1, [r7, #0]
 8000bb8:	481b      	ldr	r0, [pc, #108]	; (8000c28 <APP_THREAD_Error+0x154>)
 8000bba:	f000 f94b 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000bbe:	e018      	b.n	8000bf2 <APP_THREAD_Error+0x11e>
  case ERR_THREAD_COAP_SEND_RESPONSE :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_COAP_SEND_RESPONSE ",ErrCode);
 8000bc0:	6839      	ldr	r1, [r7, #0]
 8000bc2:	481a      	ldr	r0, [pc, #104]	; (8000c2c <APP_THREAD_Error+0x158>)
 8000bc4:	f000 f946 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000bc8:	e013      	b.n	8000bf2 <APP_THREAD_Error+0x11e>
  case ERR_THREAD_COAP_APPEND :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_COAP_APPEND ",ErrCode);
 8000bca:	6839      	ldr	r1, [r7, #0]
 8000bcc:	4818      	ldr	r0, [pc, #96]	; (8000c30 <APP_THREAD_Error+0x15c>)
 8000bce:	f000 f941 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000bd2:	e00e      	b.n	8000bf2 <APP_THREAD_Error+0x11e>
  case ERR_THREAD_COAP_SEND_REQUEST :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_COAP_SEND_REQUEST ",ErrCode);
 8000bd4:	6839      	ldr	r1, [r7, #0]
 8000bd6:	4817      	ldr	r0, [pc, #92]	; (8000c34 <APP_THREAD_Error+0x160>)
 8000bd8:	f000 f93c 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000bdc:	e009      	b.n	8000bf2 <APP_THREAD_Error+0x11e>
  case ERR_THREAD_MSG_COMPARE_FAILED:
    APP_THREAD_TraceError("ERROR : ERR_THREAD_MSG_COMPARE_FAILED ",ErrCode);
 8000bde:	6839      	ldr	r1, [r7, #0]
 8000be0:	4815      	ldr	r0, [pc, #84]	; (8000c38 <APP_THREAD_Error+0x164>)
 8000be2:	f000 f937 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000be6:	e004      	b.n	8000bf2 <APP_THREAD_Error+0x11e>
  /* USER CODE END APP_THREAD_Error_2 */
  default :
    APP_THREAD_TraceError("ERROR Unknown ", 0);
 8000be8:	2100      	movs	r1, #0
 8000bea:	4814      	ldr	r0, [pc, #80]	; (8000c3c <APP_THREAD_Error+0x168>)
 8000bec:	f000 f932 	bl	8000e54 <APP_THREAD_TraceError>
    break;
 8000bf0:	bf00      	nop
  }
}
 8000bf2:	bf00      	nop
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	0800e680 	.word	0x0800e680
 8000c00:	0800e6a4 	.word	0x0800e6a4
 8000c04:	0800e6c8 	.word	0x0800e6c8
 8000c08:	0800e6e8 	.word	0x0800e6e8
 8000c0c:	0800e708 	.word	0x0800e708
 8000c10:	0800e728 	.word	0x0800e728
 8000c14:	0800e744 	.word	0x0800e744
 8000c18:	0800e770 	.word	0x0800e770
 8000c1c:	0800e794 	.word	0x0800e794
 8000c20:	0800e7b8 	.word	0x0800e7b8
 8000c24:	0800e7d8 	.word	0x0800e7d8
 8000c28:	0800e800 	.word	0x0800e800
 8000c2c:	0800e824 	.word	0x0800e824
 8000c30:	0800e84c 	.word	0x0800e84c
 8000c34:	0800e86c 	.word	0x0800e86c
 8000c38:	0800e894 	.word	0x0800e894
 8000c3c:	0800e8bc 	.word	0x0800e8bc

08000c40 <APP_THREAD_SetSleepyEndDeviceMode>:
 *
 * @param None
 * @retval None
 */
void APP_THREAD_SetSleepyEndDeviceMode(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
  otError   error = OT_ERROR_NONE;
 8000c46:	2300      	movs	r3, #0
 8000c48:	71fb      	strb	r3, [r7, #7]

  /* Set the pool period to 5 sec. It means that when the device will enter
   * in 'sleepy end device' mode, it will send an ACK_Request every 5 sec.
   * This message will act as keep alive message.
   */
  otLinkSetPollPeriod(NULL, 2000);
 8000c4a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000c4e:	2000      	movs	r0, #0
 8000c50:	f009 fe9f 	bl	800a992 <otLinkSetPollPeriod>

  /* Set the sleepy end device mode */
  OT_LinkMode.mRxOnWhenIdle = 0;
 8000c54:	4a22      	ldr	r2, [pc, #136]	; (8000ce0 <APP_THREAD_SetSleepyEndDeviceMode+0xa0>)
 8000c56:	7813      	ldrb	r3, [r2, #0]
 8000c58:	f36f 0300 	bfc	r3, #0, #1
 8000c5c:	7013      	strb	r3, [r2, #0]
  OT_LinkMode.mDeviceType = 0;
 8000c5e:	4a20      	ldr	r2, [pc, #128]	; (8000ce0 <APP_THREAD_SetSleepyEndDeviceMode+0xa0>)
 8000c60:	7813      	ldrb	r3, [r2, #0]
 8000c62:	f36f 0341 	bfc	r3, #1, #1
 8000c66:	7013      	strb	r3, [r2, #0]
  OT_LinkMode.mNetworkData = 1U;
 8000c68:	4a1d      	ldr	r2, [pc, #116]	; (8000ce0 <APP_THREAD_SetSleepyEndDeviceMode+0xa0>)
 8000c6a:	7813      	ldrb	r3, [r2, #0]
 8000c6c:	f043 0304 	orr.w	r3, r3, #4
 8000c70:	7013      	strb	r3, [r2, #0]

  error = otThreadSetLinkMode(NULL,OT_LinkMode);
 8000c72:	4b1b      	ldr	r3, [pc, #108]	; (8000ce0 <APP_THREAD_SetSleepyEndDeviceMode+0xa0>)
 8000c74:	7819      	ldrb	r1, [r3, #0]
 8000c76:	2000      	movs	r0, #0
 8000c78:	f00a ffc6 	bl	800bc08 <otThreadSetLinkMode>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	71fb      	strb	r3, [r7, #7]
  if (error != OT_ERROR_NONE)
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d004      	beq.n	8000c90 <APP_THREAD_SetSleepyEndDeviceMode+0x50>
    APP_THREAD_Error(ERR_THREAD_LINK_MODE,error);
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	4619      	mov	r1, r3
 8000c8a:	2011      	movs	r0, #17
 8000c8c:	f7ff ff22 	bl	8000ad4 <APP_THREAD_Error>
   * to modify its mode to MTD.
   * As a result, you need to first detach from the network before switching from FTD to MTD at runtime,
   * then reattach.
   *
   */
  if (sleepyEndDeviceFlag == FALSE)
 8000c90:	4b14      	ldr	r3, [pc, #80]	; (8000ce4 <APP_THREAD_SetSleepyEndDeviceMode+0xa4>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d11e      	bne.n	8000cd6 <APP_THREAD_SetSleepyEndDeviceMode+0x96>
  {
    error = otThreadSetEnabled(NULL, false);
 8000c98:	2100      	movs	r1, #0
 8000c9a:	2000      	movs	r0, #0
 8000c9c:	f00a ff84 	bl	800bba8 <otThreadSetEnabled>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	71fb      	strb	r3, [r7, #7]
    if (error != OT_ERROR_NONE)
 8000ca4:	79fb      	ldrb	r3, [r7, #7]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d004      	beq.n	8000cb4 <APP_THREAD_SetSleepyEndDeviceMode+0x74>
      APP_THREAD_Error(ERR_THREAD_LINK_MODE,error);
 8000caa:	79fb      	ldrb	r3, [r7, #7]
 8000cac:	4619      	mov	r1, r3
 8000cae:	2011      	movs	r0, #17
 8000cb0:	f7ff ff10 	bl	8000ad4 <APP_THREAD_Error>
    error = otThreadSetEnabled(NULL, true);
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	f00a ff76 	bl	800bba8 <otThreadSetEnabled>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	71fb      	strb	r3, [r7, #7]
    if (error != OT_ERROR_NONE)
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d004      	beq.n	8000cd0 <APP_THREAD_SetSleepyEndDeviceMode+0x90>
      APP_THREAD_Error(ERR_THREAD_LINK_MODE,error);
 8000cc6:	79fb      	ldrb	r3, [r7, #7]
 8000cc8:	4619      	mov	r1, r3
 8000cca:	2011      	movs	r0, #17
 8000ccc:	f7ff ff02 	bl	8000ad4 <APP_THREAD_Error>
    sleepyEndDeviceFlag = TRUE;
 8000cd0:	4b04      	ldr	r3, [pc, #16]	; (8000ce4 <APP_THREAD_SetSleepyEndDeviceMode+0xa4>)
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	601a      	str	r2, [r3, #0]
  }

}
 8000cd6:	bf00      	nop
 8000cd8:	3708      	adds	r7, #8
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	200000cc 	.word	0x200000cc
 8000ce4:	200000d0 	.word	0x200000d0

08000ce8 <APP_THREAD_DeviceConfig>:
 * @brief Thread initialization.
 * @param  None
 * @retval None
 */
static void APP_THREAD_DeviceConfig(void)
{
 8000ce8:	b590      	push	{r4, r7, lr}
 8000cea:	b087      	sub	sp, #28
 8000cec:	af00      	add	r7, sp, #0
  otError error;
  otNetworkKey networkKey = {{0xb3, 0x08, 0x8e, 0x0c, 0x4c, 0x97, 0x70, 0xa9,
 8000cee:	4b42      	ldr	r3, [pc, #264]	; (8000df8 <APP_THREAD_DeviceConfig+0x110>)
 8000cf0:	1d3c      	adds	r4, r7, #4
 8000cf2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cf4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
          0xca, 0x86, 0x85, 0xab, 0x99, 0xda, 0xc9, 0x51}};

  error = otInstanceErasePersistentInfo(NULL);
 8000cf8:	2000      	movs	r0, #0
 8000cfa:	f009 fd65 	bl	800a7c8 <otInstanceErasePersistentInfo>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	75fb      	strb	r3, [r7, #23]
  if (error != OT_ERROR_NONE)
 8000d02:	7dfb      	ldrb	r3, [r7, #23]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d004      	beq.n	8000d12 <APP_THREAD_DeviceConfig+0x2a>
  {
    APP_THREAD_Error(ERR_THREAD_ERASE_PERSISTENT_INFO,error);
 8000d08:	7dfb      	ldrb	r3, [r7, #23]
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	2006      	movs	r0, #6
 8000d0e:	f7ff fee1 	bl	8000ad4 <APP_THREAD_Error>
  }
  otInstanceFinalize(NULL);
 8000d12:	2000      	movs	r0, #0
 8000d14:	f009 fcfc 	bl	800a710 <otInstanceFinalize>
  otInstanceInitSingle();
 8000d18:	f009 fcd3 	bl	800a6c2 <otInstanceInitSingle>
  error = otSetStateChangedCallback(NULL, APP_THREAD_StateNotif, NULL);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4937      	ldr	r1, [pc, #220]	; (8000dfc <APP_THREAD_DeviceConfig+0x114>)
 8000d20:	2000      	movs	r0, #0
 8000d22:	f009 fd1b 	bl	800a75c <otSetStateChangedCallback>
 8000d26:	4603      	mov	r3, r0
 8000d28:	75fb      	strb	r3, [r7, #23]
  if (error != OT_ERROR_NONE)
 8000d2a:	7dfb      	ldrb	r3, [r7, #23]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d004      	beq.n	8000d3a <APP_THREAD_DeviceConfig+0x52>
  {
    APP_THREAD_Error(ERR_THREAD_SET_STATE_CB,error);
 8000d30:	7dfb      	ldrb	r3, [r7, #23]
 8000d32:	4619      	mov	r1, r3
 8000d34:	2001      	movs	r0, #1
 8000d36:	f7ff fecd 	bl	8000ad4 <APP_THREAD_Error>
  }
  error = otLinkSetChannel(NULL, C_CHANNEL_NB);
 8000d3a:	210e      	movs	r1, #14
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	f009 fd9c 	bl	800a87a <otLinkSetChannel>
 8000d42:	4603      	mov	r3, r0
 8000d44:	75fb      	strb	r3, [r7, #23]
  if (error != OT_ERROR_NONE)
 8000d46:	7dfb      	ldrb	r3, [r7, #23]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d004      	beq.n	8000d56 <APP_THREAD_DeviceConfig+0x6e>
  {
    APP_THREAD_Error(ERR_THREAD_SET_CHANNEL,error);
 8000d4c:	7dfb      	ldrb	r3, [r7, #23]
 8000d4e:	4619      	mov	r1, r3
 8000d50:	2002      	movs	r0, #2
 8000d52:	f7ff febf 	bl	8000ad4 <APP_THREAD_Error>
  }
  error = otLinkSetPanId(NULL, C_PANID);
 8000d56:	f241 1111 	movw	r1, #4369	; 0x1111
 8000d5a:	2000      	movs	r0, #0
 8000d5c:	f009 fde9 	bl	800a932 <otLinkSetPanId>
 8000d60:	4603      	mov	r3, r0
 8000d62:	75fb      	strb	r3, [r7, #23]
  if (error != OT_ERROR_NONE)
 8000d64:	7dfb      	ldrb	r3, [r7, #23]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d004      	beq.n	8000d74 <APP_THREAD_DeviceConfig+0x8c>
  {
    APP_THREAD_Error(ERR_THREAD_SET_PANID,error);
 8000d6a:	7dfb      	ldrb	r3, [r7, #23]
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	2003      	movs	r0, #3
 8000d70:	f7ff feb0 	bl	8000ad4 <APP_THREAD_Error>
  }
  error = otThreadSetNetworkKey(NULL, &networkKey);
 8000d74:	1d3b      	adds	r3, r7, #4
 8000d76:	4619      	mov	r1, r3
 8000d78:	2000      	movs	r0, #0
 8000d7a:	f00a ff86 	bl	800bc8a <otThreadSetNetworkKey>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	75fb      	strb	r3, [r7, #23]
  if (error != OT_ERROR_NONE)
 8000d82:	7dfb      	ldrb	r3, [r7, #23]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d004      	beq.n	8000d92 <APP_THREAD_DeviceConfig+0xaa>
  {
    APP_THREAD_Error(ERR_THREAD_SET_NETWORK_KEY,error);
 8000d88:	7dfb      	ldrb	r3, [r7, #23]
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	2007      	movs	r0, #7
 8000d8e:	f7ff fea1 	bl	8000ad4 <APP_THREAD_Error>
  }
  error = otIp6SetEnabled(NULL, true);
 8000d92:	2101      	movs	r1, #1
 8000d94:	2000      	movs	r0, #0
 8000d96:	f009 fd40 	bl	800a81a <otIp6SetEnabled>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	75fb      	strb	r3, [r7, #23]
  if (error != OT_ERROR_NONE)
 8000d9e:	7dfb      	ldrb	r3, [r7, #23]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d004      	beq.n	8000dae <APP_THREAD_DeviceConfig+0xc6>
  {
    APP_THREAD_Error(ERR_THREAD_IPV6_ENABLE,error);
 8000da4:	7dfb      	ldrb	r3, [r7, #23]
 8000da6:	4619      	mov	r1, r3
 8000da8:	2004      	movs	r0, #4
 8000daa:	f7ff fe93 	bl	8000ad4 <APP_THREAD_Error>
  }
  error = otThreadSetEnabled(NULL, true);
 8000dae:	2101      	movs	r1, #1
 8000db0:	2000      	movs	r0, #0
 8000db2:	f00a fef9 	bl	800bba8 <otThreadSetEnabled>
 8000db6:	4603      	mov	r3, r0
 8000db8:	75fb      	strb	r3, [r7, #23]
  if (error != OT_ERROR_NONE)
 8000dba:	7dfb      	ldrb	r3, [r7, #23]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d004      	beq.n	8000dca <APP_THREAD_DeviceConfig+0xe2>
  {
    APP_THREAD_Error(ERR_THREAD_START,error);
 8000dc0:	7dfb      	ldrb	r3, [r7, #23]
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	2005      	movs	r0, #5
 8000dc6:	f7ff fe85 	bl	8000ad4 <APP_THREAD_Error>
  }
  /* USER CODE BEGIN DEVICECONFIG */
  /* Start the COAP server */
  error = otCoapStart(NULL, OT_DEFAULT_COAP_PORT);
 8000dca:	f241 6133 	movw	r1, #5683	; 0x1633
 8000dce:	2000      	movs	r0, #0
 8000dd0:	f009 fbe4 	bl	800a59c <otCoapStart>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	75fb      	strb	r3, [r7, #23]
  if (error != OT_ERROR_NONE)
 8000dd8:	7dfb      	ldrb	r3, [r7, #23]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d004      	beq.n	8000de8 <APP_THREAD_DeviceConfig+0x100>
  {
    APP_THREAD_Error(ERR_THREAD_COAP_START,error);
 8000dde:	7dfb      	ldrb	r3, [r7, #23]
 8000de0:	4619      	mov	r1, r3
 8000de2:	2008      	movs	r0, #8
 8000de4:	f7ff fe76 	bl	8000ad4 <APP_THREAD_Error>
  }
  /* Add COAP resources */
  otCoapAddResource(NULL, &OT_Ressource);
 8000de8:	4905      	ldr	r1, [pc, #20]	; (8000e00 <APP_THREAD_DeviceConfig+0x118>)
 8000dea:	2000      	movs	r0, #0
 8000dec:	f009 fc06 	bl	800a5fc <otCoapAddResource>

  /* USER CODE END DEVICECONFIG */
}
 8000df0:	bf00      	nop
 8000df2:	371c      	adds	r7, #28
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd90      	pop	{r4, r7, pc}
 8000df8:	0800e8cc 	.word	0x0800e8cc
 8000dfc:	08000e05 	.word	0x08000e05
 8000e00:	2000000c 	.word	0x2000000c

08000e04 <APP_THREAD_StateNotif>:
 *         aContext: Context
 *
 * @retval None
 */
static void APP_THREAD_StateNotif(uint32_t NotifFlags, void *pContext)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	6039      	str	r1, [r7, #0]

  /* USER CODE BEGIN APP_THREAD_STATENOTIF */
  
  /* USER CODE END APP_THREAD_STATENOTIF */

  if ((NotifFlags & (uint32_t)OT_CHANGED_THREAD_ROLE) == (uint32_t)OT_CHANGED_THREAD_ROLE)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	f003 0304 	and.w	r3, r3, #4
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d016      	beq.n	8000e46 <APP_THREAD_StateNotif+0x42>
  {
    switch (otThreadGetDeviceRole(NULL))
 8000e18:	2000      	movs	r0, #0
 8000e1a:	f00a ff65 	bl	800bce8 <otThreadGetDeviceRole>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b04      	cmp	r3, #4
 8000e22:	d812      	bhi.n	8000e4a <APP_THREAD_StateNotif+0x46>
 8000e24:	a201      	add	r2, pc, #4	; (adr r2, 8000e2c <APP_THREAD_StateNotif+0x28>)
 8000e26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e2a:	bf00      	nop
 8000e2c:	08000e4b 	.word	0x08000e4b
 8000e30:	08000e4b 	.word	0x08000e4b
 8000e34:	08000e41 	.word	0x08000e41
 8000e38:	08000e4b 	.word	0x08000e4b
 8000e3c:	08000e4b 	.word	0x08000e4b
       /* USER CODE BEGIN OT_DEVICE_ROLE_DETACHED */

       break;
    case OT_DEVICE_ROLE_CHILD:
       /* USER CODE BEGIN OT_DEVICE_ROLE_CHILD */
    	APP_THREAD_SetSleepyEndDeviceMode();
 8000e40:	f7ff fefe 	bl	8000c40 <APP_THREAD_SetSleepyEndDeviceMode>
       break;
 8000e44:	e002      	b.n	8000e4c <APP_THREAD_StateNotif+0x48>
    default:
       /* USER CODE BEGIN DEFAULT */
       /* USER CODE END DEFAULT */
       break;
    }
  }
 8000e46:	bf00      	nop
 8000e48:	e000      	b.n	8000e4c <APP_THREAD_StateNotif+0x48>
       break;
 8000e4a:	bf00      	nop
}
 8000e4c:	bf00      	nop
 8000e4e:	3708      	adds	r7, #8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <APP_THREAD_TraceError>:
  * @param  pMess  : Message associated to the error.
  * @param  ErrCode: Error code associated to the module (OpenThread or other module if any)
  * @retval None
  */
static void APP_THREAD_TraceError(const char * pMess, uint32_t ErrCode)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af02      	add	r7, sp, #8
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TRACE_ERROR */
  APP_DBG("**** Fatal error = %s (Err = %d)", pMess, ErrCode);
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	9300      	str	r3, [sp, #0]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4a04      	ldr	r2, [pc, #16]	; (8000e78 <APP_THREAD_TraceError+0x24>)
 8000e66:	2101      	movs	r1, #1
 8000e68:	2000      	movs	r0, #0
 8000e6a:	f002 fe79 	bl	8003b60 <logApplication>

  /* USER CODE END TRACE_ERROR */
}
 8000e6e:	bf00      	nop
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	0800e8dc 	.word	0x0800e8dc

08000e7c <APP_THREAD_CheckWirelessFirmwareInfo>:
 *        and display associated information
 * @param  None
 * @retval None
 */
static void APP_THREAD_CheckWirelessFirmwareInfo(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b088      	sub	sp, #32
 8000e80:	af02      	add	r7, sp, #8
  WirelessFwInfo_t wireless_info_instance;
  WirelessFwInfo_t* p_wireless_info = &wireless_info_instance;
 8000e82:	1d3b      	adds	r3, r7, #4
 8000e84:	617b      	str	r3, [r7, #20]

  if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 8000e86:	6978      	ldr	r0, [r7, #20]
 8000e88:	f00a fcac 	bl	800b7e4 <SHCI_GetWirelessFwInfo>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d004      	beq.n	8000e9c <APP_THREAD_CheckWirelessFirmwareInfo+0x20>
  {
    APP_THREAD_Error((uint32_t)ERR_THREAD_CHECK_WIRELESS, (uint32_t)ERR_INTERFACE_FATAL);
 8000e92:	2101      	movs	r1, #1
 8000e94:	2016      	movs	r0, #22
 8000e96:	f7ff fe1d 	bl	8000ad4 <APP_THREAD_Error>
      APP_THREAD_Error((uint32_t)ERR_THREAD_CHECK_WIRELESS, (uint32_t)ERR_INTERFACE_FATAL);
      break;
    }
    APP_DBG("**********************************************************");
  }
}
 8000e9a:	e07c      	b.n	8000f96 <APP_THREAD_CheckWirelessFirmwareInfo+0x11a>
    APP_DBG("*****************WIRELESS COPROCESSOR FW*******************");
 8000e9c:	4a40      	ldr	r2, [pc, #256]	; (8000fa0 <APP_THREAD_CheckWirelessFirmwareInfo+0x124>)
 8000e9e:	2101      	movs	r1, #1
 8000ea0:	2000      	movs	r0, #0
 8000ea2:	f002 fe5d 	bl	8003b60 <logApplication>
    APP_DBG("STACK VERSION ID = %d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	4619      	mov	r1, r3
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	785b      	ldrb	r3, [r3, #1]
 8000eb0:	461a      	mov	r2, r3
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	789b      	ldrb	r3, [r3, #2]
 8000eb6:	9301      	str	r3, [sp, #4]
 8000eb8:	9200      	str	r2, [sp, #0]
 8000eba:	460b      	mov	r3, r1
 8000ebc:	4a39      	ldr	r2, [pc, #228]	; (8000fa4 <APP_THREAD_CheckWirelessFirmwareInfo+0x128>)
 8000ebe:	2101      	movs	r1, #1
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	f002 fe4d 	bl	8003b60 <logApplication>
    APP_DBG("Version release type: %d", p_wireless_info->VersionReleaseType);
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	791b      	ldrb	r3, [r3, #4]
 8000eca:	4a37      	ldr	r2, [pc, #220]	; (8000fa8 <APP_THREAD_CheckWirelessFirmwareInfo+0x12c>)
 8000ecc:	2101      	movs	r1, #1
 8000ece:	2000      	movs	r0, #0
 8000ed0:	f002 fe46 	bl	8003b60 <logApplication>
    APP_DBG("Version branch type: %d", p_wireless_info->VersionBranch);
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	78db      	ldrb	r3, [r3, #3]
 8000ed8:	4a34      	ldr	r2, [pc, #208]	; (8000fac <APP_THREAD_CheckWirelessFirmwareInfo+0x130>)
 8000eda:	2101      	movs	r1, #1
 8000edc:	2000      	movs	r0, #0
 8000ede:	f002 fe3f 	bl	8003b60 <logApplication>
    APP_DBG("FUS VERSION ID = %d.%d.%d", p_wireless_info->FusVersionMajor, p_wireless_info->FusVersionMinor, p_wireless_info->FusVersionSub);
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	7a9b      	ldrb	r3, [r3, #10]
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	7adb      	ldrb	r3, [r3, #11]
 8000eec:	461a      	mov	r2, r3
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	7b1b      	ldrb	r3, [r3, #12]
 8000ef2:	9301      	str	r3, [sp, #4]
 8000ef4:	9200      	str	r2, [sp, #0]
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	4a2d      	ldr	r2, [pc, #180]	; (8000fb0 <APP_THREAD_CheckWirelessFirmwareInfo+0x134>)
 8000efa:	2101      	movs	r1, #1
 8000efc:	2000      	movs	r0, #0
 8000efe:	f002 fe2f 	bl	8003b60 <logApplication>
    APP_DBG("Stack type: %d", p_wireless_info->StackType);
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	7a5b      	ldrb	r3, [r3, #9]
 8000f06:	4a2b      	ldr	r2, [pc, #172]	; (8000fb4 <APP_THREAD_CheckWirelessFirmwareInfo+0x138>)
 8000f08:	2101      	movs	r1, #1
 8000f0a:	2000      	movs	r0, #0
 8000f0c:	f002 fe28 	bl	8003b60 <logApplication>
    APP_DBG("MEMSIZE flash: %d", p_wireless_info->MemorySizeFlash);
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	7a1b      	ldrb	r3, [r3, #8]
 8000f14:	4a28      	ldr	r2, [pc, #160]	; (8000fb8 <APP_THREAD_CheckWirelessFirmwareInfo+0x13c>)
 8000f16:	2101      	movs	r1, #1
 8000f18:	2000      	movs	r0, #0
 8000f1a:	f002 fe21 	bl	8003b60 <logApplication>
    APP_DBG("MEMSIZE sram1: %d", p_wireless_info->MemorySizeSram1);
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	79db      	ldrb	r3, [r3, #7]
 8000f22:	4a26      	ldr	r2, [pc, #152]	; (8000fbc <APP_THREAD_CheckWirelessFirmwareInfo+0x140>)
 8000f24:	2101      	movs	r1, #1
 8000f26:	2000      	movs	r0, #0
 8000f28:	f002 fe1a 	bl	8003b60 <logApplication>
    APP_DBG("MEMSIZE sram2a: %d", p_wireless_info->MemorySizeSram2A);
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	799b      	ldrb	r3, [r3, #6]
 8000f30:	4a23      	ldr	r2, [pc, #140]	; (8000fc0 <APP_THREAD_CheckWirelessFirmwareInfo+0x144>)
 8000f32:	2101      	movs	r1, #1
 8000f34:	2000      	movs	r0, #0
 8000f36:	f002 fe13 	bl	8003b60 <logApplication>
    APP_DBG("MEMSIZE sram2b: %d", p_wireless_info->MemorySizeSram2B);
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	795b      	ldrb	r3, [r3, #5]
 8000f3e:	4a21      	ldr	r2, [pc, #132]	; (8000fc4 <APP_THREAD_CheckWirelessFirmwareInfo+0x148>)
 8000f40:	2101      	movs	r1, #1
 8000f42:	2000      	movs	r0, #0
 8000f44:	f002 fe0c 	bl	8003b60 <logApplication>
    switch(p_wireless_info->StackType)
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	7a5b      	ldrb	r3, [r3, #9]
 8000f4c:	2b50      	cmp	r3, #80	; 0x50
 8000f4e:	d012      	beq.n	8000f76 <APP_THREAD_CheckWirelessFirmwareInfo+0xfa>
 8000f50:	2b50      	cmp	r3, #80	; 0x50
 8000f52:	dc16      	bgt.n	8000f82 <APP_THREAD_CheckWirelessFirmwareInfo+0x106>
 8000f54:	2b10      	cmp	r3, #16
 8000f56:	d002      	beq.n	8000f5e <APP_THREAD_CheckWirelessFirmwareInfo+0xe2>
 8000f58:	2b11      	cmp	r3, #17
 8000f5a:	d006      	beq.n	8000f6a <APP_THREAD_CheckWirelessFirmwareInfo+0xee>
 8000f5c:	e011      	b.n	8000f82 <APP_THREAD_CheckWirelessFirmwareInfo+0x106>
      APP_DBG("FW Type : Thread FTD");
 8000f5e:	4a1a      	ldr	r2, [pc, #104]	; (8000fc8 <APP_THREAD_CheckWirelessFirmwareInfo+0x14c>)
 8000f60:	2101      	movs	r1, #1
 8000f62:	2000      	movs	r0, #0
 8000f64:	f002 fdfc 	bl	8003b60 <logApplication>
      break;
 8000f68:	e010      	b.n	8000f8c <APP_THREAD_CheckWirelessFirmwareInfo+0x110>
      APP_DBG("FW Type : Thread MTD");
 8000f6a:	4a18      	ldr	r2, [pc, #96]	; (8000fcc <APP_THREAD_CheckWirelessFirmwareInfo+0x150>)
 8000f6c:	2101      	movs	r1, #1
 8000f6e:	2000      	movs	r0, #0
 8000f70:	f002 fdf6 	bl	8003b60 <logApplication>
      break;
 8000f74:	e00a      	b.n	8000f8c <APP_THREAD_CheckWirelessFirmwareInfo+0x110>
      APP_DBG("FW Type : Static Concurrent Mode BLE/Thread");
 8000f76:	4a16      	ldr	r2, [pc, #88]	; (8000fd0 <APP_THREAD_CheckWirelessFirmwareInfo+0x154>)
 8000f78:	2101      	movs	r1, #1
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	f002 fdf0 	bl	8003b60 <logApplication>
      break;
 8000f80:	e004      	b.n	8000f8c <APP_THREAD_CheckWirelessFirmwareInfo+0x110>
      APP_THREAD_Error((uint32_t)ERR_THREAD_CHECK_WIRELESS, (uint32_t)ERR_INTERFACE_FATAL);
 8000f82:	2101      	movs	r1, #1
 8000f84:	2016      	movs	r0, #22
 8000f86:	f7ff fda5 	bl	8000ad4 <APP_THREAD_Error>
      break;
 8000f8a:	bf00      	nop
    APP_DBG("**********************************************************");
 8000f8c:	4a11      	ldr	r2, [pc, #68]	; (8000fd4 <APP_THREAD_CheckWirelessFirmwareInfo+0x158>)
 8000f8e:	2101      	movs	r1, #1
 8000f90:	2000      	movs	r0, #0
 8000f92:	f002 fde5 	bl	8003b60 <logApplication>
}
 8000f96:	bf00      	nop
 8000f98:	3718      	adds	r7, #24
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	0800e900 	.word	0x0800e900
 8000fa4:	0800e93c 	.word	0x0800e93c
 8000fa8:	0800e958 	.word	0x0800e958
 8000fac:	0800e974 	.word	0x0800e974
 8000fb0:	0800e98c 	.word	0x0800e98c
 8000fb4:	0800e9a8 	.word	0x0800e9a8
 8000fb8:	0800e9b8 	.word	0x0800e9b8
 8000fbc:	0800e9cc 	.word	0x0800e9cc
 8000fc0:	0800e9e0 	.word	0x0800e9e0
 8000fc4:	0800e9f4 	.word	0x0800e9f4
 8000fc8:	0800ea08 	.word	0x0800ea08
 8000fcc:	0800ea20 	.word	0x0800ea20
 8000fd0:	0800ea38 	.word	0x0800ea38
 8000fd4:	0800ea64 	.word	0x0800ea64

08000fd8 <APP_THREAD_CoapPermissionsRequestHandler>:
 * @retval None
 */
static void APP_THREAD_CoapPermissionsRequestHandler(void *pContext,
		otMessage *pMessage, const otMessageInfo *pMessageInfo)

{
 8000fd8:	b590      	push	{r4, r7, lr}
 8000fda:	b089      	sub	sp, #36	; 0x24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	60b9      	str	r1, [r7, #8]
 8000fe2:	607a      	str	r2, [r7, #4]

  
  APP_DBG(" **********************************************************************************"
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	4a38      	ldr	r2, [pc, #224]	; (80010c8 <APP_THREAD_CoapPermissionsRequestHandler+0xf0>)
 8000fe8:	2101      	movs	r1, #1
 8000fea:	2000      	movs	r0, #0
 8000fec:	f002 fdb8 	bl	8003b60 <logApplication>
		  "******************************************************************************"
		  "***********************************************************************",pContext);
  /* USER CODE BEGIN APP_THREAD_CoapRequestHandler */
  //GPIO_PinOutSet(IP_LED_PORT, IP_LED_PIN);
  //printIPv6Addr(&aMessageInfo->mPeerAddr);
  brAddr = pMessageInfo->mPeerAddr;
 8000ff0:	4a36      	ldr	r2, [pc, #216]	; (80010cc <APP_THREAD_CoapPermissionsRequestHandler+0xf4>)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4614      	mov	r4, r2
 8000ff6:	3310      	adds	r3, #16
 8000ff8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ffa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  otError error = OT_ERROR_NONE;
 8000ffe:	2300      	movs	r3, #0
 8001000:	77fb      	strb	r3, [r7, #31]
  otMessage *responseMessage;
  otCoapCode responseCode = OT_COAP_CODE_CHANGED;
 8001002:	2344      	movs	r3, #68	; 0x44
 8001004:	77bb      	strb	r3, [r7, #30]
  otCoapCode messageCode = otCoapMessageGetCode(pMessage);
 8001006:	68b8      	ldr	r0, [r7, #8]
 8001008:	f009 f9d2 	bl	800a3b0 <otCoapMessageGetCode>
 800100c:	4603      	mov	r3, r0
 800100e:	777b      	strb	r3, [r7, #29]

  responseMessage = otCoapNewMessage((otInstance*) pContext, NULL);
 8001010:	2100      	movs	r1, #0
 8001012:	68f8      	ldr	r0, [r7, #12]
 8001014:	f009 f864 	bl	800a0e0 <otCoapNewMessage>
 8001018:	61b8      	str	r0, [r7, #24]

  otCoapMessageInitResponse(responseMessage, pMessage,
 800101a:	7fbb      	ldrb	r3, [r7, #30]
 800101c:	2202      	movs	r2, #2
 800101e:	68b9      	ldr	r1, [r7, #8]
 8001020:	69b8      	ldr	r0, [r7, #24]
 8001022:	f009 f8c0 	bl	800a1a6 <otCoapMessageInitResponse>
                            OT_COAP_TYPE_ACKNOWLEDGMENT, responseCode);
  otCoapMessageSetToken(responseMessage, otCoapMessageGetToken(pMessage),
 8001026:	68b8      	ldr	r0, [r7, #8]
 8001028:	f009 fa4e 	bl	800a4c8 <otCoapMessageGetToken>
 800102c:	4604      	mov	r4, r0
 800102e:	68b8      	ldr	r0, [r7, #8]
 8001030:	f009 fa1c 	bl	800a46c <otCoapMessageGetTokenLength>
 8001034:	4603      	mov	r3, r0
 8001036:	461a      	mov	r2, r3
 8001038:	4621      	mov	r1, r4
 800103a:	69b8      	ldr	r0, [r7, #24]
 800103c:	f009 f8f1 	bl	800a222 <otCoapMessageSetToken>
                        otCoapMessageGetTokenLength(pMessage));
  otCoapMessageSetPayloadMarker(responseMessage);
 8001040:	69b8      	ldr	r0, [r7, #24]
 8001042:	f009 f987 	bl	800a354 <otCoapMessageSetPayloadMarker>


  uint16_t offset = otMessageGetOffset(pMessage);
 8001046:	68b8      	ldr	r0, [r7, #8]
 8001048:	f009 fcff 	bl	800aa4a <otMessageGetOffset>
 800104c:	4603      	mov	r3, r0
 800104e:	82fb      	strh	r3, [r7, #22]
  otMessageRead(pMessage, offset, resource_name, sizeof(resource_name)-1);
 8001050:	8af9      	ldrh	r1, [r7, #22]
 8001052:	231f      	movs	r3, #31
 8001054:	4a1e      	ldr	r2, [pc, #120]	; (80010d0 <APP_THREAD_CoapPermissionsRequestHandler+0xf8>)
 8001056:	68b8      	ldr	r0, [r7, #8]
 8001058:	f009 fd60 	bl	800ab1c <otMessageRead>
  //otCliOutputFormat("Unique resource ID: %s\n", resource_name);

  if (OT_COAP_CODE_GET == messageCode)
 800105c:	7f7b      	ldrb	r3, [r7, #29]
 800105e:	2b01      	cmp	r3, #1
 8001060:	d10e      	bne.n	8001080 <APP_THREAD_CoapPermissionsRequestHandler+0xa8>
  {

      error = otMessageAppend(responseMessage, "ack", 3);
 8001062:	2203      	movs	r2, #3
 8001064:	491b      	ldr	r1, [pc, #108]	; (80010d4 <APP_THREAD_CoapPermissionsRequestHandler+0xfc>)
 8001066:	69b8      	ldr	r0, [r7, #24]
 8001068:	f009 fd1f 	bl	800aaaa <otMessageAppend>
 800106c:	4603      	mov	r3, r0
 800106e:	77fb      	strb	r3, [r7, #31]
      error = otCoapSendResponse((otInstance*) pContext, responseMessage,
 8001070:	687a      	ldr	r2, [r7, #4]
 8001072:	69b9      	ldr	r1, [r7, #24]
 8001074:	68f8      	ldr	r0, [r7, #12]
 8001076:	f7ff fccb 	bl	8000a10 <otCoapSendResponse>
 800107a:	4603      	mov	r3, r0
 800107c:	77fb      	strb	r3, [r7, #31]
 800107e:	e011      	b.n	80010a4 <APP_THREAD_CoapPermissionsRequestHandler+0xcc>
                                 pMessageInfo);
  }
  else
  {
      error = otMessageAppend(responseMessage, "nack", 4);
 8001080:	2204      	movs	r2, #4
 8001082:	4915      	ldr	r1, [pc, #84]	; (80010d8 <APP_THREAD_CoapPermissionsRequestHandler+0x100>)
 8001084:	69b8      	ldr	r0, [r7, #24]
 8001086:	f009 fd10 	bl	800aaaa <otMessageAppend>
 800108a:	4603      	mov	r3, r0
 800108c:	77fb      	strb	r3, [r7, #31]
      otCoapMessageSetCode(responseMessage, OT_COAP_CODE_METHOD_NOT_ALLOWED);
 800108e:	2185      	movs	r1, #133	; 0x85
 8001090:	69b8      	ldr	r0, [r7, #24]
 8001092:	f009 f9bb 	bl	800a40c <otCoapMessageSetCode>
      error = otCoapSendResponse((otInstance*) pContext, responseMessage,
 8001096:	687a      	ldr	r2, [r7, #4]
 8001098:	69b9      	ldr	r1, [r7, #24]
 800109a:	68f8      	ldr	r0, [r7, #12]
 800109c:	f7ff fcb8 	bl	8000a10 <otCoapSendResponse>
 80010a0:	4603      	mov	r3, r0
 80010a2:	77fb      	strb	r3, [r7, #31]
                                 pMessageInfo);
  }

  if (error != OT_ERROR_NONE && responseMessage != NULL)
 80010a4:	7ffb      	ldrb	r3, [r7, #31]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d005      	beq.n	80010b6 <APP_THREAD_CoapPermissionsRequestHandler+0xde>
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d002      	beq.n	80010b6 <APP_THREAD_CoapPermissionsRequestHandler+0xde>
  {
      otMessageFree(responseMessage);
 80010b0:	69b8      	ldr	r0, [r7, #24]
 80010b2:	f009 fc9d 	bl	800a9f0 <otMessageFree>
  }


  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2102      	movs	r1, #2
 80010ba:	4808      	ldr	r0, [pc, #32]	; (80010dc <APP_THREAD_CoapPermissionsRequestHandler+0x104>)
 80010bc:	f003 fdf6 	bl	8004cac <HAL_GPIO_WritePin>
}
 80010c0:	bf00      	nop
 80010c2:	3724      	adds	r7, #36	; 0x24
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd90      	pop	{r4, r7, pc}
 80010c8:	0800eb88 	.word	0x0800eb88
 80010cc:	20000408 	.word	0x20000408
 80010d0:	200003e8 	.word	0x200003e8
 80010d4:	0800ed5c 	.word	0x0800ed5c
 80010d8:	0800ed60 	.word	0x0800ed60
 80010dc:	48000800 	.word	0x48000800

080010e0 <APP_THREAD_SendCoapMsg>:
/**
 * @brief Task associated to the push button.
 * @param  None
 * @retval None
 */
static void APP_THREAD_SendCoapMsg(char *buf, bool require_ack) {
 80010e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010e2:	b0a5      	sub	sp, #148	; 0x94
 80010e4:	af0c      	add	r7, sp, #48	; 0x30
 80010e6:	6178      	str	r0, [r7, #20]
 80010e8:	460b      	mov	r3, r1
 80010ea:	74fb      	strb	r3, [r7, #19]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80010ec:	2201      	movs	r2, #1
 80010ee:	2102      	movs	r1, #2
 80010f0:	4869      	ldr	r0, [pc, #420]	; (8001298 <APP_THREAD_SendCoapMsg+0x1b8>)
 80010f2:	f003 fddb 	bl	8004cac <HAL_GPIO_WritePin>
	int8_t rssi;
	otThreadGetParentLastRssi(NULL, &rssi);
 80010f6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80010fa:	4619      	mov	r1, r3
 80010fc:	2000      	movs	r0, #0
 80010fe:	f00a fe1c 	bl	800bd3a <otThreadGetParentLastRssi>
	sht4x_read(&sensor_data.temp_main, &sensor_data.humidity);
 8001102:	4966      	ldr	r1, [pc, #408]	; (800129c <APP_THREAD_SendCoapMsg+0x1bc>)
 8001104:	4866      	ldr	r0, [pc, #408]	; (80012a0 <APP_THREAD_SendCoapMsg+0x1c0>)
 8001106:	f7ff fb77 	bl	80007f8 <sht4x_read>
	 * opt_buf (uint32_t): light levels in lux
	 * vdd_meas (uint32_t): supply voltage in mV
	 * rssi (int8_t): last rssi from parent
	 * appCoapSendTxCtr (uint32_t): total CoAP transmissions
	 */
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%d", device_type,
 800110a:	2301      	movs	r3, #1
 800110c:	469e      	mov	lr, r3
			eui64.m8[0], eui64.m8[1], eui64.m8[02], eui64.m8[3], eui64.m8[4],
 800110e:	4b65      	ldr	r3, [pc, #404]	; (80012a4 <APP_THREAD_SendCoapMsg+0x1c4>)
 8001110:	781b      	ldrb	r3, [r3, #0]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%d", device_type,
 8001112:	4619      	mov	r1, r3
			eui64.m8[0], eui64.m8[1], eui64.m8[02], eui64.m8[3], eui64.m8[4],
 8001114:	4b63      	ldr	r3, [pc, #396]	; (80012a4 <APP_THREAD_SendCoapMsg+0x1c4>)
 8001116:	785b      	ldrb	r3, [r3, #1]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%d", device_type,
 8001118:	4618      	mov	r0, r3
			eui64.m8[0], eui64.m8[1], eui64.m8[02], eui64.m8[3], eui64.m8[4],
 800111a:	4b62      	ldr	r3, [pc, #392]	; (80012a4 <APP_THREAD_SendCoapMsg+0x1c4>)
 800111c:	789b      	ldrb	r3, [r3, #2]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%d", device_type,
 800111e:	461c      	mov	r4, r3
			eui64.m8[0], eui64.m8[1], eui64.m8[02], eui64.m8[3], eui64.m8[4],
 8001120:	4b60      	ldr	r3, [pc, #384]	; (80012a4 <APP_THREAD_SendCoapMsg+0x1c4>)
 8001122:	78db      	ldrb	r3, [r3, #3]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%d", device_type,
 8001124:	461d      	mov	r5, r3
			eui64.m8[0], eui64.m8[1], eui64.m8[02], eui64.m8[3], eui64.m8[4],
 8001126:	4b5f      	ldr	r3, [pc, #380]	; (80012a4 <APP_THREAD_SendCoapMsg+0x1c4>)
 8001128:	791b      	ldrb	r3, [r3, #4]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%d", device_type,
 800112a:	461e      	mov	r6, r3
			eui64.m8[5], eui64.m8[6], eui64.m8[7], sensor_data.temp_main,
 800112c:	4b5d      	ldr	r3, [pc, #372]	; (80012a4 <APP_THREAD_SendCoapMsg+0x1c4>)
 800112e:	795b      	ldrb	r3, [r3, #5]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%d", device_type,
 8001130:	60fb      	str	r3, [r7, #12]
			eui64.m8[5], eui64.m8[6], eui64.m8[7], sensor_data.temp_main,
 8001132:	4b5c      	ldr	r3, [pc, #368]	; (80012a4 <APP_THREAD_SendCoapMsg+0x1c4>)
 8001134:	799b      	ldrb	r3, [r3, #6]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%d", device_type,
 8001136:	60bb      	str	r3, [r7, #8]
			eui64.m8[5], eui64.m8[6], eui64.m8[7], sensor_data.temp_main,
 8001138:	4b5a      	ldr	r3, [pc, #360]	; (80012a4 <APP_THREAD_SendCoapMsg+0x1c4>)
 800113a:	79db      	ldrb	r3, [r3, #7]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%d", device_type,
 800113c:	607b      	str	r3, [r7, #4]
 800113e:	4b57      	ldr	r3, [pc, #348]	; (800129c <APP_THREAD_SendCoapMsg+0x1bc>)
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	4a56      	ldr	r2, [pc, #344]	; (800129c <APP_THREAD_SendCoapMsg+0x1bc>)
 8001144:	6812      	ldr	r2, [r2, #0]
 8001146:	603a      	str	r2, [r7, #0]
 8001148:	f997 c054 	ldrsb.w	ip, [r7, #84]	; 0x54
 800114c:	4662      	mov	r2, ip
 800114e:	920a      	str	r2, [sp, #40]	; 0x28
 8001150:	683a      	ldr	r2, [r7, #0]
 8001152:	9209      	str	r2, [sp, #36]	; 0x24
 8001154:	9308      	str	r3, [sp, #32]
 8001156:	687a      	ldr	r2, [r7, #4]
 8001158:	9207      	str	r2, [sp, #28]
 800115a:	68ba      	ldr	r2, [r7, #8]
 800115c:	9206      	str	r2, [sp, #24]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	9305      	str	r3, [sp, #20]
 8001162:	9604      	str	r6, [sp, #16]
 8001164:	9503      	str	r5, [sp, #12]
 8001166:	9402      	str	r4, [sp, #8]
 8001168:	9001      	str	r0, [sp, #4]
 800116a:	9100      	str	r1, [sp, #0]
 800116c:	4673      	mov	r3, lr
 800116e:	4a4e      	ldr	r2, [pc, #312]	; (80012a8 <APP_THREAD_SendCoapMsg+0x1c8>)
 8001170:	21fe      	movs	r1, #254	; 0xfe
 8001172:	484e      	ldr	r0, [pc, #312]	; (80012ac <APP_THREAD_SendCoapMsg+0x1cc>)
 8001174:	f00c f8e0 	bl	800d338 <sniprintf>
			sensor_data.humidity, rssi);
	buf = tmp_tx_buf;
 8001178:	4b4c      	ldr	r3, [pc, #304]	; (80012ac <APP_THREAD_SendCoapMsg+0x1cc>)
 800117a:	617b      	str	r3, [r7, #20]
	APP_DBG("In appthread handler temp:%d hum:%d", sensor_data.temp_main, sensor_data.humidity);
 800117c:	4b47      	ldr	r3, [pc, #284]	; (800129c <APP_THREAD_SendCoapMsg+0x1bc>)
 800117e:	685a      	ldr	r2, [r3, #4]
 8001180:	4b46      	ldr	r3, [pc, #280]	; (800129c <APP_THREAD_SendCoapMsg+0x1bc>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	4613      	mov	r3, r2
 8001188:	4a49      	ldr	r2, [pc, #292]	; (80012b0 <APP_THREAD_SendCoapMsg+0x1d0>)
 800118a:	2101      	movs	r1, #1
 800118c:	2000      	movs	r0, #0
 800118e:	f002 fce7 	bl	8003b60 <logApplication>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 8001192:	2101      	movs	r1, #1
 8001194:	4840      	ldr	r0, [pc, #256]	; (8001298 <APP_THREAD_SendCoapMsg+0x1b8>)
 8001196:	f003 fda1 	bl	8004cdc <HAL_GPIO_TogglePin>
	otError error = OT_ERROR_NONE;
 800119a:	2300      	movs	r3, #0
 800119c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	otMessage *message = NULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	65bb      	str	r3, [r7, #88]	; 0x58
	otMessageInfo messageInfo;
	uint16_t payloadLength = 0;
 80011a4:	2300      	movs	r3, #0
 80011a6:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

	// Default parameters
	otCoapType coapType =
			require_ack ?
					OT_COAP_TYPE_CONFIRMABLE : OT_COAP_TYPE_NON_CONFIRMABLE;
 80011aa:	7cfb      	ldrb	r3, [r7, #19]
 80011ac:	f083 0301 	eor.w	r3, r3, #1
 80011b0:	b2db      	uxtb	r3, r3
	otCoapType coapType =
 80011b2:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
	otIp6Address coapDestinationIp = brAddr;
 80011b6:	4b3f      	ldr	r3, [pc, #252]	; (80012b4 <APP_THREAD_SendCoapMsg+0x1d4>)
 80011b8:	f107 0418 	add.w	r4, r7, #24
 80011bc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011be:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	message = otCoapNewMessage(NULL, NULL);
 80011c2:	2100      	movs	r1, #0
 80011c4:	2000      	movs	r0, #0
 80011c6:	f008 ff8b 	bl	800a0e0 <otCoapNewMessage>
 80011ca:	65b8      	str	r0, [r7, #88]	; 0x58

	otCoapMessageInit(message, coapType, OT_COAP_CODE_PUT);
 80011cc:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80011d0:	2203      	movs	r2, #3
 80011d2:	4619      	mov	r1, r3
 80011d4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80011d6:	f008 ffb1 	bl	800a13c <otCoapMessageInit>
	otCoapMessageGenerateToken(message, OT_COAP_DEFAULT_TOKEN_LENGTH);
 80011da:	2102      	movs	r1, #2
 80011dc:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80011de:	f009 f857 	bl	800a290 <otCoapMessageGenerateToken>
	error = otCoapMessageAppendUriPathOptions(message, resource_name);
 80011e2:	4935      	ldr	r1, [pc, #212]	; (80012b8 <APP_THREAD_SendCoapMsg+0x1d8>)
 80011e4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80011e6:	f009 f883 	bl	800a2f0 <otCoapMessageAppendUriPathOptions>
 80011ea:	4603      	mov	r3, r0
 80011ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	payloadLength = strlen(buf);
 80011f0:	6978      	ldr	r0, [r7, #20]
 80011f2:	f7fe ffcf 	bl	8000194 <strlen>
 80011f6:	4603      	mov	r3, r0
 80011f8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

	if (payloadLength > 0) {
 80011fc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001200:	2b00      	cmp	r3, #0
 8001202:	d005      	beq.n	8001210 <APP_THREAD_SendCoapMsg+0x130>
		error = otCoapMessageSetPayloadMarker(message);
 8001204:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001206:	f009 f8a5 	bl	800a354 <otCoapMessageSetPayloadMarker>
 800120a:	4603      	mov	r3, r0
 800120c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	}

	// Embed content into message if given
	if (payloadLength > 0) {
 8001210:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001214:	2b00      	cmp	r3, #0
 8001216:	d009      	beq.n	800122c <APP_THREAD_SendCoapMsg+0x14c>
		error = otMessageAppend(message, buf, payloadLength);
 8001218:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800121c:	461a      	mov	r2, r3
 800121e:	6979      	ldr	r1, [r7, #20]
 8001220:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001222:	f009 fc42 	bl	800aaaa <otMessageAppend>
 8001226:	4603      	mov	r3, r0
 8001228:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	memset(&messageInfo, 0, sizeof(messageInfo));
 800122c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001230:	222c      	movs	r2, #44	; 0x2c
 8001232:	2100      	movs	r1, #0
 8001234:	4618      	mov	r0, r3
 8001236:	f00c f85f 	bl	800d2f8 <memset>
	messageInfo.mPeerAddr = coapDestinationIp;
 800123a:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800123e:	f107 0318 	add.w	r3, r7, #24
 8001242:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001244:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	messageInfo.mPeerPort = OT_DEFAULT_COAP_PORT;
 8001248:	f241 6333 	movw	r3, #5683	; 0x1633
 800124c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	error = otCoapSendRequestWithParameters(NULL, message, &messageInfo, NULL,
 8001250:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001254:	2300      	movs	r3, #0
 8001256:	9301      	str	r3, [sp, #4]
 8001258:	2300      	movs	r3, #0
 800125a:	9300      	str	r3, [sp, #0]
 800125c:	2300      	movs	r3, #0
 800125e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001260:	2000      	movs	r0, #0
 8001262:	f009 f95e 	bl	800a522 <otCoapSendRequestWithParameters>
 8001266:	4603      	mov	r3, r0
 8001268:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			NULL,
			NULL);

	if ((error != OT_ERROR_NONE) && (message != NULL)) {
 800126c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001270:	2b00      	cmp	r3, #0
 8001272:	d005      	beq.n	8001280 <APP_THREAD_SendCoapMsg+0x1a0>
 8001274:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001276:	2b00      	cmp	r3, #0
 8001278:	d002      	beq.n	8001280 <APP_THREAD_SendCoapMsg+0x1a0>
		otMessageFree(message);
 800127a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800127c:	f009 fbb8 	bl	800a9f0 <otMessageFree>
	}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8001280:	2200      	movs	r2, #0
 8001282:	2102      	movs	r1, #2
 8001284:	4804      	ldr	r0, [pc, #16]	; (8001298 <APP_THREAD_SendCoapMsg+0x1b8>)
 8001286:	f003 fd11 	bl	8004cac <HAL_GPIO_WritePin>
	sht4x_measure();
 800128a:	f7ff faa7 	bl	80007dc <sht4x_measure>
}
 800128e:	bf00      	nop
 8001290:	3764      	adds	r7, #100	; 0x64
 8001292:	46bd      	mov	sp, r7
 8001294:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001296:	bf00      	nop
 8001298:	48000800 	.word	0x48000800
 800129c:	20000774 	.word	0x20000774
 80012a0:	20000778 	.word	0x20000778
 80012a4:	20000418 	.word	0x20000418
 80012a8:	0800ee38 	.word	0x0800ee38
 80012ac:	200002e8 	.word	0x200002e8
 80012b0:	0800ee58 	.word	0x0800ee58
 80012b4:	20000408 	.word	0x20000408
 80012b8:	200003e8 	.word	0x200003e8

080012bc <APP_THREAD_RegisterCmdBuffer>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void APP_THREAD_RegisterCmdBuffer(TL_CmdPacket_t* p_buffer)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  p_thread_otcmdbuffer = p_buffer;
 80012c4:	4a04      	ldr	r2, [pc, #16]	; (80012d8 <APP_THREAD_RegisterCmdBuffer+0x1c>)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6013      	str	r3, [r2, #0]
}
 80012ca:	bf00      	nop
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	200002d8 	.word	0x200002d8

080012dc <THREAD_Get_OTCmdPayloadBuffer>:

Thread_OT_Cmd_Request_t* THREAD_Get_OTCmdPayloadBuffer(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  return (Thread_OT_Cmd_Request_t*)p_thread_otcmdbuffer->cmdserial.cmd.payload;
 80012e0:	4b03      	ldr	r3, [pc, #12]	; (80012f0 <THREAD_Get_OTCmdPayloadBuffer+0x14>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	330c      	adds	r3, #12
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr
 80012f0:	200002d8 	.word	0x200002d8

080012f4 <THREAD_Get_OTCmdRspPayloadBuffer>:

Thread_OT_Cmd_Request_t* THREAD_Get_OTCmdRspPayloadBuffer(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  return (Thread_OT_Cmd_Request_t*)((TL_EvtPacket_t *)p_thread_otcmdbuffer)->evtserial.evt.payload;
 80012f8:	4b03      	ldr	r3, [pc, #12]	; (8001308 <THREAD_Get_OTCmdRspPayloadBuffer+0x14>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	330b      	adds	r3, #11
}
 80012fe:	4618      	mov	r0, r3
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	200002d8 	.word	0x200002d8

0800130c <THREAD_Get_NotificationPayloadBuffer>:

Thread_OT_Cmd_Request_t* THREAD_Get_NotificationPayloadBuffer(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  return (Thread_OT_Cmd_Request_t*)(p_thread_notif_M0_to_M4)->evtserial.evt.payload;
 8001310:	4b03      	ldr	r3, [pc, #12]	; (8001320 <THREAD_Get_NotificationPayloadBuffer+0x14>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	330b      	adds	r3, #11
}
 8001316:	4618      	mov	r0, r3
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr
 8001320:	200002dc 	.word	0x200002dc

08001324 <Ot_Cmd_Transfer_Common>:

static void Ot_Cmd_Transfer_Common(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0

  /* OpenThread OT command cmdcode range 0x280 .. 0x3DF = 352 */
  p_thread_otcmdbuffer->cmdserial.cmd.cmdcode = 0x280U;
 800132a:	4b0f      	ldr	r3, [pc, #60]	; (8001368 <Ot_Cmd_Transfer_Common+0x44>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	2200      	movs	r2, #0
 8001330:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001334:	725a      	strb	r2, [r3, #9]
 8001336:	2200      	movs	r2, #0
 8001338:	f042 0202 	orr.w	r2, r2, #2
 800133c:	729a      	strb	r2, [r3, #10]
  /* Size = otCmdBuffer->Size (Number of OT cmd arguments : 1 arg = 32bits so multiply by 4 to get size in bytes)
   * + ID (4 bytes) + Size (4 bytes) */
  uint32_t l_size = ((Thread_OT_Cmd_Request_t*)(p_thread_otcmdbuffer->cmdserial.cmd.payload))->Size * 4U + 8U;
 800133e:	4b0a      	ldr	r3, [pc, #40]	; (8001368 <Ot_Cmd_Transfer_Common+0x44>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	330c      	adds	r3, #12
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	3302      	adds	r3, #2
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	607b      	str	r3, [r7, #4]
  p_thread_otcmdbuffer->cmdserial.cmd.plen = l_size;
 800134c:	4b06      	ldr	r3, [pc, #24]	; (8001368 <Ot_Cmd_Transfer_Common+0x44>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	687a      	ldr	r2, [r7, #4]
 8001352:	b2d2      	uxtb	r2, r2
 8001354:	72da      	strb	r2, [r3, #11]

  TL_OT_SendCmd();
 8001356:	f00a fe37 	bl	800bfc8 <TL_OT_SendCmd>

  /* Wait completion of cmd */
  Wait_Getting_Ack_From_M0();
 800135a:	f000 f834 	bl	80013c6 <Wait_Getting_Ack_From_M0>

}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	200002d8 	.word	0x200002d8

0800136c <Ot_Cmd_Transfer>:
 *
 * @param   None
 * @return  None
 */
void Ot_Cmd_Transfer(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  Ot_Cmd_Transfer_Common();
 8001370:	f7ff ffd8 	bl	8001324 <Ot_Cmd_Transfer_Common>
}
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}

08001378 <TL_OT_CmdEvtReceived>:
 *
 * @param   Otbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_OT_CmdEvtReceived( TL_EvtPacket_t * Otbuffer )
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Otbuffer);

  Receive_Ack_From_M0();
 8001380:	f000 f828 	bl	80013d4 <Receive_Ack_From_M0>

  /* Does not allow OpenThread M0 to M4 notification */
  g_ot_notification_allowed = 0U;
 8001384:	4b03      	ldr	r3, [pc, #12]	; (8001394 <TL_OT_CmdEvtReceived+0x1c>)
 8001386:	2200      	movs	r2, #0
 8001388:	701a      	strb	r2, [r3, #0]
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	20000424 	.word	0x20000424

08001398 <TL_THREAD_NotReceived>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_THREAD_NotReceived( TL_EvtPacket_t * Notbuffer )
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  p_thread_notif_M0_to_M4 = Notbuffer;
 80013a0:	4a04      	ldr	r2, [pc, #16]	; (80013b4 <TL_THREAD_NotReceived+0x1c>)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6013      	str	r3, [r2, #0]

  Receive_Notification_From_M0();
 80013a6:	f000 f81d 	bl	80013e4 <Receive_Notification_From_M0>
}
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	200002dc 	.word	0x200002dc

080013b8 <Pre_OtCmdProcessing>:
  *         pending before sending a new ot command.
  * @param  None
  * @retval None
  */
void Pre_OtCmdProcessing(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  UTIL_SEQ_WaitEvt(EVENT_SYNCHRO_BYPASS_IDLE);
 80013bc:	2004      	movs	r0, #4
 80013be:	f00b fa0f 	bl	800c7e0 <UTIL_SEQ_WaitEvt>
}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <Wait_Getting_Ack_From_M0>:
  *
  * @param  None
  * @retval None
  */
static void Wait_Getting_Ack_From_M0(void)
{
 80013c6:	b580      	push	{r7, lr}
 80013c8:	af00      	add	r7, sp, #0
  UTIL_SEQ_WaitEvt(EVENT_ACK_FROM_M0_EVT);
 80013ca:	2002      	movs	r0, #2
 80013cc:	f00b fa08 	bl	800c7e0 <UTIL_SEQ_WaitEvt>
}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <Receive_Ack_From_M0>:
  *         This function is called under interrupt.
  * @param  None
  * @retval None
  */
static void Receive_Ack_From_M0(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetEvt(EVENT_ACK_FROM_M0_EVT);
 80013d8:	2002      	movs	r0, #2
 80013da:	f00b f9e1 	bl	800c7a0 <UTIL_SEQ_SetEvt>
}
 80013de:	bf00      	nop
 80013e0:	bd80      	pop	{r7, pc}
	...

080013e4 <Receive_Notification_From_M0>:
  *         This function is called under interrupt.
  * @param  None
  * @retval None
  */
static void Receive_Notification_From_M0(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  CptReceiveMsgFromM0++;
 80013e8:	4b05      	ldr	r3, [pc, #20]	; (8001400 <Receive_Notification_From_M0+0x1c>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	3301      	adds	r3, #1
 80013ee:	4a04      	ldr	r2, [pc, #16]	; (8001400 <Receive_Notification_From_M0+0x1c>)
 80013f0:	6013      	str	r3, [r2, #0]
  UTIL_SEQ_SetTask(TASK_MSG_FROM_M0_TO_M4,CFG_SCH_PRIO_0);
 80013f2:	2100      	movs	r1, #0
 80013f4:	2001      	movs	r0, #1
 80013f6:	f00b f9a7 	bl	800c748 <UTIL_SEQ_SetTask>
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	200002e0 	.word	0x200002e0

08001404 <RxCpltCallback>:

#if (CFG_USB_INTERFACE_ENABLE != 0)
#else
#if (CFG_FULL_LOW_POWER == 0)
static void RxCpltCallback(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* Filling buffer and wait for '\r' char */
  if (indexReceiveChar < C_SIZE_CMD_STRING)
 8001408:	4b11      	ldr	r3, [pc, #68]	; (8001450 <RxCpltCallback+0x4c>)
 800140a:	881b      	ldrh	r3, [r3, #0]
 800140c:	b29b      	uxth	r3, r3
 800140e:	2bff      	cmp	r3, #255	; 0xff
 8001410:	d816      	bhi.n	8001440 <RxCpltCallback+0x3c>
  {
    CommandString[indexReceiveChar++] = aRxBuffer[0];
 8001412:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <RxCpltCallback+0x4c>)
 8001414:	881b      	ldrh	r3, [r3, #0]
 8001416:	b29b      	uxth	r3, r3
 8001418:	1c5a      	adds	r2, r3, #1
 800141a:	b291      	uxth	r1, r2
 800141c:	4a0c      	ldr	r2, [pc, #48]	; (8001450 <RxCpltCallback+0x4c>)
 800141e:	8011      	strh	r1, [r2, #0]
 8001420:	461a      	mov	r2, r3
 8001422:	4b0c      	ldr	r3, [pc, #48]	; (8001454 <RxCpltCallback+0x50>)
 8001424:	7819      	ldrb	r1, [r3, #0]
 8001426:	4b0c      	ldr	r3, [pc, #48]	; (8001458 <RxCpltCallback+0x54>)
 8001428:	5499      	strb	r1, [r3, r2]
    if (aRxBuffer[0] == '\r')
 800142a:	4b0a      	ldr	r3, [pc, #40]	; (8001454 <RxCpltCallback+0x50>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b0d      	cmp	r3, #13
 8001430:	d106      	bne.n	8001440 <RxCpltCallback+0x3c>
    {
      CptReceiveCmdFromUser = 1U;
 8001432:	4b0a      	ldr	r3, [pc, #40]	; (800145c <RxCpltCallback+0x58>)
 8001434:	2201      	movs	r2, #1
 8001436:	801a      	strh	r2, [r3, #0]

      /* UART task scheduling*/
      UTIL_SEQ_SetTask(1U << CFG_TASK_SEND_CLI_TO_M0, CFG_SCH_PRIO_0);
 8001438:	2100      	movs	r1, #0
 800143a:	2002      	movs	r0, #2
 800143c:	f00b f984 	bl	800c748 <UTIL_SEQ_SetTask>
    }
  }

  /* Once a character has been sent, put back the device in reception mode */
  HW_UART_Receive_IT(CFG_CLI_UART, aRxBuffer, 1U, RxCpltCallback);
 8001440:	4b07      	ldr	r3, [pc, #28]	; (8001460 <RxCpltCallback+0x5c>)
 8001442:	2201      	movs	r2, #1
 8001444:	4903      	ldr	r1, [pc, #12]	; (8001454 <RxCpltCallback+0x50>)
 8001446:	2002      	movs	r0, #2
 8001448:	f001 fc8c 	bl	8002d64 <HW_UART_Receive_IT>
}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	200002d4 	.word	0x200002d4
 8001454:	200000d4 	.word	0x200000d4
 8001458:	200001d4 	.word	0x200001d4
 800145c:	200002d6 	.word	0x200002d6
 8001460:	08001405 	.word	0x08001405

08001464 <Send_CLI_To_M0>:
 * @brief Process sends receive CLI command to M0.
 * @param  None
 * @retval None
 */
static void Send_CLI_To_M0(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  memset(ThreadCliCmdBuffer.cmdserial.cmd.payload, 0x0U, 255U);
 8001468:	22ff      	movs	r2, #255	; 0xff
 800146a:	2100      	movs	r1, #0
 800146c:	4812      	ldr	r0, [pc, #72]	; (80014b8 <Send_CLI_To_M0+0x54>)
 800146e:	f00b ff43 	bl	800d2f8 <memset>
  memcpy(ThreadCliCmdBuffer.cmdserial.cmd.payload, CommandString, indexReceiveChar);
 8001472:	4b12      	ldr	r3, [pc, #72]	; (80014bc <Send_CLI_To_M0+0x58>)
 8001474:	881b      	ldrh	r3, [r3, #0]
 8001476:	b29b      	uxth	r3, r3
 8001478:	461a      	mov	r2, r3
 800147a:	4911      	ldr	r1, [pc, #68]	; (80014c0 <Send_CLI_To_M0+0x5c>)
 800147c:	480e      	ldr	r0, [pc, #56]	; (80014b8 <Send_CLI_To_M0+0x54>)
 800147e:	f00b ff2d 	bl	800d2dc <memcpy>
  ThreadCliCmdBuffer.cmdserial.cmd.plen = indexReceiveChar;
 8001482:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <Send_CLI_To_M0+0x58>)
 8001484:	881b      	ldrh	r3, [r3, #0]
 8001486:	b29b      	uxth	r3, r3
 8001488:	b2da      	uxtb	r2, r3
 800148a:	4b0e      	ldr	r3, [pc, #56]	; (80014c4 <Send_CLI_To_M0+0x60>)
 800148c:	72da      	strb	r2, [r3, #11]
  ThreadCliCmdBuffer.cmdserial.cmd.cmdcode = 0x0;
 800148e:	4b0d      	ldr	r3, [pc, #52]	; (80014c4 <Send_CLI_To_M0+0x60>)
 8001490:	2200      	movs	r2, #0
 8001492:	725a      	strb	r2, [r3, #9]
 8001494:	2200      	movs	r2, #0
 8001496:	729a      	strb	r2, [r3, #10]

  /* Clear receive buffer, character counter and command complete */
  CptReceiveCmdFromUser = 0;
 8001498:	4b0b      	ldr	r3, [pc, #44]	; (80014c8 <Send_CLI_To_M0+0x64>)
 800149a:	2200      	movs	r2, #0
 800149c:	801a      	strh	r2, [r3, #0]
  indexReceiveChar = 0;
 800149e:	4b07      	ldr	r3, [pc, #28]	; (80014bc <Send_CLI_To_M0+0x58>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	801a      	strh	r2, [r3, #0]
  memset(CommandString, 0, C_SIZE_CMD_STRING);
 80014a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014a8:	2100      	movs	r1, #0
 80014aa:	4805      	ldr	r0, [pc, #20]	; (80014c0 <Send_CLI_To_M0+0x5c>)
 80014ac:	f00b ff24 	bl	800d2f8 <memset>

  TL_CLI_SendCmd();
 80014b0:	f00a fd98 	bl	800bfe4 <TL_CLI_SendCmd>
}
 80014b4:	bf00      	nop
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	2003030c 	.word	0x2003030c
 80014bc:	200002d4 	.word	0x200002d4
 80014c0:	200001d4 	.word	0x200001d4
 80014c4:	20030300 	.word	0x20030300
 80014c8:	200002d6 	.word	0x200002d6

080014cc <Send_CLI_Ack_For_OT>:
 * @brief Send notification for CLI TL Channel.
 * @param  None
 * @retval None
 */
static void Send_CLI_Ack_For_OT(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0

  /* Notify M0 that characters have been sent to UART */
  TL_THREAD_CliSendAck();
 80014d0:	f00a fda4 	bl	800c01c <TL_THREAD_CliSendAck>

}
 80014d4:	bf00      	nop
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <APP_THREAD_Init_UART_CLI>:
 * @brief Perform initialization of CLI UART interface.
 * @param  None
 * @retval None
 */
void APP_THREAD_Init_UART_CLI(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
#if (CFG_FULL_LOW_POWER == 0)
  UTIL_SEQ_RegTask( 1<<CFG_TASK_SEND_CLI_TO_M0, UTIL_SEQ_RFU,Send_CLI_To_M0);
 80014dc:	4a07      	ldr	r2, [pc, #28]	; (80014fc <APP_THREAD_Init_UART_CLI+0x24>)
 80014de:	2100      	movs	r1, #0
 80014e0:	2002      	movs	r0, #2
 80014e2:	f00b f90f 	bl	800c704 <UTIL_SEQ_RegTask>
#endif /* (CFG_FULL_LOW_POWER == 0) */

#if (CFG_USB_INTERFACE_ENABLE != 0)
#else
#if (CFG_FULL_LOW_POWER == 0)
  MX_LPUART1_UART_Init();
 80014e6:	f001 fedb 	bl	80032a0 <MX_LPUART1_UART_Init>
  HW_UART_Receive_IT(CFG_CLI_UART, aRxBuffer, 1, RxCpltCallback);
 80014ea:	4b05      	ldr	r3, [pc, #20]	; (8001500 <APP_THREAD_Init_UART_CLI+0x28>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	4905      	ldr	r1, [pc, #20]	; (8001504 <APP_THREAD_Init_UART_CLI+0x2c>)
 80014f0:	2002      	movs	r0, #2
 80014f2:	f001 fc37 	bl	8002d64 <HW_UART_Receive_IT>
#endif /* (CFG_FULL_LOW_POWER == 0) */
#endif /* (CFG_USB_INTERFACE_ENABLE != 0) */
}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	08001465 	.word	0x08001465
 8001500:	08001405 	.word	0x08001405
 8001504:	200000d4 	.word	0x200000d4

08001508 <APP_THREAD_TL_THREAD_INIT>:
 * @brief Perform initialization of TL for THREAD.
 * @param  None
 * @retval None
 */
void APP_THREAD_TL_THREAD_INIT(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  ThreadConfigBuffer.p_ThreadOtCmdRspBuffer = (uint8_t*)&ThreadOtCmdBuffer;
 800150c:	4b08      	ldr	r3, [pc, #32]	; (8001530 <APP_THREAD_TL_THREAD_INIT+0x28>)
 800150e:	4a09      	ldr	r2, [pc, #36]	; (8001534 <APP_THREAD_TL_THREAD_INIT+0x2c>)
 8001510:	601a      	str	r2, [r3, #0]
  ThreadConfigBuffer.p_ThreadNotAckBuffer = (uint8_t*)ThreadNotifRspEvtBuffer;
 8001512:	4b07      	ldr	r3, [pc, #28]	; (8001530 <APP_THREAD_TL_THREAD_INIT+0x28>)
 8001514:	4a08      	ldr	r2, [pc, #32]	; (8001538 <APP_THREAD_TL_THREAD_INIT+0x30>)
 8001516:	609a      	str	r2, [r3, #8]
  ThreadConfigBuffer.p_ThreadCliRspBuffer = (uint8_t*)&ThreadCliCmdBuffer;
 8001518:	4b05      	ldr	r3, [pc, #20]	; (8001530 <APP_THREAD_TL_THREAD_INIT+0x28>)
 800151a:	4a08      	ldr	r2, [pc, #32]	; (800153c <APP_THREAD_TL_THREAD_INIT+0x34>)
 800151c:	605a      	str	r2, [r3, #4]
  ThreadConfigBuffer.p_ThreadCliNotBuffer = (uint8_t*)&ThreadCliNotBuffer;
 800151e:	4b04      	ldr	r3, [pc, #16]	; (8001530 <APP_THREAD_TL_THREAD_INIT+0x28>)
 8001520:	4a07      	ldr	r2, [pc, #28]	; (8001540 <APP_THREAD_TL_THREAD_INIT+0x38>)
 8001522:	60da      	str	r2, [r3, #12]

  TL_THREAD_Init( &ThreadConfigBuffer );
 8001524:	4802      	ldr	r0, [pc, #8]	; (8001530 <APP_THREAD_TL_THREAD_INIT+0x28>)
 8001526:	f00a fd2f 	bl	800bf88 <TL_THREAD_Init>
}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20030028 	.word	0x20030028
 8001534:	200300e8 	.word	0x200300e8
 8001538:	200301f4 	.word	0x200301f4
 800153c:	20030300 	.word	0x20030300
 8001540:	2003040c 	.word	0x2003040c

08001544 <TL_THREAD_CliNotReceived>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_THREAD_CliNotReceived( TL_EvtPacket_t * Notbuffer )
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  TL_CmdPacket_t* l_CliBuffer = (TL_CmdPacket_t*)Notbuffer;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	60fb      	str	r3, [r7, #12]
  uint8_t l_size = l_CliBuffer->cmdserial.cmd.plen;
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	7adb      	ldrb	r3, [r3, #11]
 8001554:	72fb      	strb	r3, [r7, #11]

  /* WORKAROUND: if string to output is "> " then respond directly to M0 and do not output it */
  if (strcmp((const char *)l_CliBuffer->cmdserial.cmd.payload, "> ") != 0)
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	330c      	adds	r3, #12
 800155a:	490b      	ldr	r1, [pc, #44]	; (8001588 <TL_THREAD_CliNotReceived+0x44>)
 800155c:	4618      	mov	r0, r3
 800155e:	f7fe fe0f 	bl	8000180 <strcmp>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d009      	beq.n	800157c <TL_THREAD_CliNotReceived+0x38>
  {
    /* Write to CLI UART */
#if (CFG_USB_INTERFACE_ENABLE != 0)
    VCP_SendData( l_CliBuffer->cmdserial.cmd.payload, l_size, HostTxCb);
#else
    HW_UART_Transmit_IT(CFG_CLI_UART, l_CliBuffer->cmdserial.cmd.payload, l_size, HostTxCb);
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	f103 010c 	add.w	r1, r3, #12
 800156e:	7afb      	ldrb	r3, [r7, #11]
 8001570:	b29a      	uxth	r2, r3
 8001572:	4b06      	ldr	r3, [pc, #24]	; (800158c <TL_THREAD_CliNotReceived+0x48>)
 8001574:	2002      	movs	r0, #2
 8001576:	f001 fc2f 	bl	8002dd8 <HW_UART_Transmit_IT>
  }
  else
  {
    Send_CLI_Ack_For_OT();
  }
}
 800157a:	e001      	b.n	8001580 <TL_THREAD_CliNotReceived+0x3c>
    Send_CLI_Ack_For_OT();
 800157c:	f7ff ffa6 	bl	80014cc <Send_CLI_Ack_For_OT>
}
 8001580:	bf00      	nop
 8001582:	3710      	adds	r7, #16
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	0800ee94 	.word	0x0800ee94
 800158c:	08001591 	.word	0x08001591

08001590 <HostTxCb>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void HostTxCb(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  Send_CLI_Ack_For_OT();
 8001594:	f7ff ff9a 	bl	80014cc <Send_CLI_Ack_For_OT>
}
 8001598:	bf00      	nop
 800159a:	bd80      	pop	{r7, pc}

0800159c <APP_THREAD_ProcessMsgM0ToM4>:
 * @brief Process the messages coming from the M0.
 * @param  None
 * @retval None
 */
void APP_THREAD_ProcessMsgM0ToM4(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  if (CptReceiveMsgFromM0 != 0)
 80015a0:	4b09      	ldr	r3, [pc, #36]	; (80015c8 <APP_THREAD_ProcessMsgM0ToM4+0x2c>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d00d      	beq.n	80015c4 <APP_THREAD_ProcessMsgM0ToM4+0x28>
  {
    /* If CptReceiveMsgFromM0 is > 1. it means that we did not serve all the events from the radio */
    if (CptReceiveMsgFromM0 > 1U)
 80015a8:	4b07      	ldr	r3, [pc, #28]	; (80015c8 <APP_THREAD_ProcessMsgM0ToM4+0x2c>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d904      	bls.n	80015ba <APP_THREAD_ProcessMsgM0ToM4+0x1e>
    {
      APP_THREAD_Error(ERR_REC_MULTI_MSG_FROM_M0, 0);
 80015b0:	2100      	movs	r1, #0
 80015b2:	2000      	movs	r0, #0
 80015b4:	f7ff fa8e 	bl	8000ad4 <APP_THREAD_Error>
 80015b8:	e001      	b.n	80015be <APP_THREAD_ProcessMsgM0ToM4+0x22>
    }
    else
    {
      OpenThread_CallBack_Processing();
 80015ba:	f009 faef 	bl	800ab9c <OpenThread_CallBack_Processing>
    }
    /* Reset counter */
    CptReceiveMsgFromM0 = 0;
 80015be:	4b02      	ldr	r3, [pc, #8]	; (80015c8 <APP_THREAD_ProcessMsgM0ToM4+0x2c>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
  }
}
 80015c4:	bf00      	nop
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	200002e0 	.word	0x200002e0

080015cc <LL_PWR_EnableBootC2>:
  * @brief  Boot CPU2 after reset or wakeup from stop or standby modes
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 80015d0:	4b05      	ldr	r3, [pc, #20]	; (80015e8 <LL_PWR_EnableBootC2+0x1c>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	4a04      	ldr	r2, [pc, #16]	; (80015e8 <LL_PWR_EnableBootC2+0x1c>)
 80015d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015da:	60d3      	str	r3, [r2, #12]
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	58000400 	.word	0x58000400

080015ec <LL_C2_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_40
  *         @arg @ref LL_EXTI_LINE_41
  * @retval None
  */
__STATIC_INLINE void LL_C2_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 80015f4:	4b06      	ldr	r3, [pc, #24]	; (8001610 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80015f6:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80015fa:	4905      	ldr	r1, [pc, #20]	; (8001610 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	4313      	orrs	r3, r2
 8001600:	f8c1 30d4 	str.w	r3, [r1, #212]	; 0xd4
}
 8001604:	bf00      	nop
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr
 8001610:	58000800 	.word	0x58000800

08001614 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800161c:	4b05      	ldr	r3, [pc, #20]	; (8001634 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800161e:	6a1a      	ldr	r2, [r3, #32]
 8001620:	4904      	ldr	r1, [pc, #16]	; (8001634 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4313      	orrs	r3, r2
 8001626:	620b      	str	r3, [r1, #32]
}
 8001628:	bf00      	nop
 800162a:	370c      	adds	r7, #12
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr
 8001634:	58000800 	.word	0x58000800

08001638 <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001640:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001644:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001646:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4313      	orrs	r3, r2
 800164e:	650b      	str	r3, [r1, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8001650:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001654:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4013      	ands	r3, r2
 800165a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800165c:	68fb      	ldr	r3, [r7, #12]
}
 800165e:	bf00      	nop
 8001660:	3714      	adds	r7, #20
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 800166a:	b480      	push	{r7}
 800166c:	b085      	sub	sp, #20
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 8001672:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001676:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800167a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4313      	orrs	r3, r2
 8001682:	f8c1 3150 	str.w	r3, [r1, #336]	; 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 8001686:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800168a:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4013      	ands	r3, r2
 8001692:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001694:	68fb      	ldr	r3, [r7, #12]
}
 8001696:	bf00      	nop
 8001698:	3714      	adds	r7, #20
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr

080016a2 <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 80016a2:	b480      	push	{r7}
 80016a4:	b083      	sub	sp, #12
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	601a      	str	r2, [r3, #0]
}
 80016b6:	bf00      	nop
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 80016c2:	b480      	push	{r7}
 80016c4:	b083      	sub	sp, #12
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f043 0201 	orr.w	r2, r3, #1
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	601a      	str	r2, [r3, #0]
}
 80016d6:	bf00      	nop
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr

080016e2 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80016e2:	b480      	push	{r7}
 80016e4:	b083      	sub	sp, #12
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
 80016ea:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	685a      	ldr	r2, [r3, #4]
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	041b      	lsls	r3, r3, #16
 80016f4:	43db      	mvns	r3, r3
 80016f6:	401a      	ands	r2, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	605a      	str	r2, [r3, #4]
}
 80016fc:	bf00      	nop
 80016fe:	370c      	adds	r7, #12
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr

08001708 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685a      	ldr	r2, [r3, #4]
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	041b      	lsls	r3, r3, #16
 800171a:	431a      	orrs	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	605a      	str	r2, [r3, #4]
}
 8001720:	bf00      	nop
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685a      	ldr	r2, [r3, #4]
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	43db      	mvns	r3, r3
 800173e:	401a      	ands	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	605a      	str	r2, [r3, #4]
}
 8001744:	bf00      	nop
 8001746:	370c      	adds	r7, #12
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr

08001750 <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	685a      	ldr	r2, [r3, #4]
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	431a      	orrs	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	605a      	str	r2, [r3, #4]
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
 800177a:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	683a      	ldr	r2, [r7, #0]
 8001780:	609a      	str	r2, [r3, #8]
}
 8001782:	bf00      	nop
 8001784:	370c      	adds	r7, #12
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr

0800178e <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800178e:	b480      	push	{r7}
 8001790:	b083      	sub	sp, #12
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
 8001796:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	041a      	lsls	r2, r3, #16
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	609a      	str	r2, [r3, #8]
}
 80017a0:	bf00      	nop
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	68da      	ldr	r2, [r3, #12]
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	4013      	ands	r3, r2
 80017be:	683a      	ldr	r2, [r7, #0]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d101      	bne.n	80017c8 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 80017c4:	2301      	movs	r3, #1
 80017c6:	e000      	b.n	80017ca <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr

080017d6 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 80017d6:	b480      	push	{r7}
 80017d8:	b083      	sub	sp, #12
 80017da:	af00      	add	r7, sp, #0
 80017dc:	6078      	str	r0, [r7, #4]
 80017de:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	69da      	ldr	r2, [r3, #28]
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	4013      	ands	r3, r2
 80017e8:	683a      	ldr	r2, [r7, #0]
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d101      	bne.n	80017f2 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 80017ee:	2301      	movs	r3, #1
 80017f0:	e000      	b.n	80017f4 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 80017f2:	2300      	movs	r3, #0
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8001804:	2102      	movs	r1, #2
 8001806:	482a      	ldr	r0, [pc, #168]	; (80018b0 <HW_IPCC_Rx_Handler+0xb0>)
 8001808:	f7ff ffe5 	bl	80017d6 <LL_C2_IPCC_IsActiveFlag_CHx>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d009      	beq.n	8001826 <HW_IPCC_Rx_Handler+0x26>
 8001812:	4b27      	ldr	r3, [pc, #156]	; (80018b0 <HW_IPCC_Rx_Handler+0xb0>)
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	43db      	mvns	r3, r3
 8001818:	f003 0302 	and.w	r3, r3, #2
 800181c:	2b00      	cmp	r3, #0
 800181e:	d002      	beq.n	8001826 <HW_IPCC_Rx_Handler+0x26>
  {
      HW_IPCC_SYS_EvtHandler();
 8001820:	f000 f8f8 	bl	8001a14 <HW_IPCC_SYS_EvtHandler>
 8001824:	e041      	b.n	80018aa <HW_IPCC_Rx_Handler+0xaa>
  {
    HW_IPCC_MAC_802_15_4_NotEvtHandler();
  }
#endif /* MAC_802_15_4_WB */
#ifdef THREAD_WB
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ))
 8001826:	2104      	movs	r1, #4
 8001828:	4821      	ldr	r0, [pc, #132]	; (80018b0 <HW_IPCC_Rx_Handler+0xb0>)
 800182a:	f7ff ffd4 	bl	80017d6 <LL_C2_IPCC_IsActiveFlag_CHx>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d009      	beq.n	8001848 <HW_IPCC_Rx_Handler+0x48>
 8001834:	4b1e      	ldr	r3, [pc, #120]	; (80018b0 <HW_IPCC_Rx_Handler+0xb0>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	43db      	mvns	r3, r3
 800183a:	f003 0304 	and.w	r3, r3, #4
 800183e:	2b00      	cmp	r3, #0
 8001840:	d002      	beq.n	8001848 <HW_IPCC_Rx_Handler+0x48>
  {
    HW_IPCC_THREAD_NotEvtHandler();
 8001842:	f000 f941 	bl	8001ac8 <HW_IPCC_THREAD_NotEvtHandler>
 8001846:	e030      	b.n	80018aa <HW_IPCC_Rx_Handler+0xaa>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ))
 8001848:	2110      	movs	r1, #16
 800184a:	4819      	ldr	r0, [pc, #100]	; (80018b0 <HW_IPCC_Rx_Handler+0xb0>)
 800184c:	f7ff ffc3 	bl	80017d6 <LL_C2_IPCC_IsActiveFlag_CHx>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d009      	beq.n	800186a <HW_IPCC_Rx_Handler+0x6a>
 8001856:	4b16      	ldr	r3, [pc, #88]	; (80018b0 <HW_IPCC_Rx_Handler+0xb0>)
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	43db      	mvns	r3, r3
 800185c:	f003 0310 	and.w	r3, r3, #16
 8001860:	2b00      	cmp	r3, #0
 8001862:	d002      	beq.n	800186a <HW_IPCC_Rx_Handler+0x6a>
  {
    HW_IPCC_THREAD_CliNotEvtHandler();
 8001864:	f000 f93c 	bl	8001ae0 <HW_IPCC_THREAD_CliNotEvtHandler>
 8001868:	e01f      	b.n	80018aa <HW_IPCC_Rx_Handler+0xaa>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800186a:	2101      	movs	r1, #1
 800186c:	4810      	ldr	r0, [pc, #64]	; (80018b0 <HW_IPCC_Rx_Handler+0xb0>)
 800186e:	f7ff ffb2 	bl	80017d6 <LL_C2_IPCC_IsActiveFlag_CHx>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d008      	beq.n	800188a <HW_IPCC_Rx_Handler+0x8a>
 8001878:	4b0d      	ldr	r3, [pc, #52]	; (80018b0 <HW_IPCC_Rx_Handler+0xb0>)
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f003 0301 	and.w	r3, r3, #1
 8001880:	2b00      	cmp	r3, #0
 8001882:	d102      	bne.n	800188a <HW_IPCC_Rx_Handler+0x8a>
  {
    HW_IPCC_BLE_EvtHandler();
 8001884:	f000 f88a 	bl	800199c <HW_IPCC_BLE_EvtHandler>
 8001888:	e00f      	b.n	80018aa <HW_IPCC_Rx_Handler+0xaa>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800188a:	2108      	movs	r1, #8
 800188c:	4808      	ldr	r0, [pc, #32]	; (80018b0 <HW_IPCC_Rx_Handler+0xb0>)
 800188e:	f7ff ffa2 	bl	80017d6 <LL_C2_IPCC_IsActiveFlag_CHx>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d009      	beq.n	80018ac <HW_IPCC_Rx_Handler+0xac>
 8001898:	4b05      	ldr	r3, [pc, #20]	; (80018b0 <HW_IPCC_Rx_Handler+0xb0>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	43db      	mvns	r3, r3
 800189e:	f003 0308 	and.w	r3, r3, #8
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d002      	beq.n	80018ac <HW_IPCC_Rx_Handler+0xac>
  {
    HW_IPCC_TRACES_EvtHandler();
 80018a6:	f000 f967 	bl	8001b78 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 80018aa:	bf00      	nop
 80018ac:	bf00      	nop
}
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	58000c00 	.word	0x58000c00

080018b4 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 80018b8:	2102      	movs	r1, #2
 80018ba:	4822      	ldr	r0, [pc, #136]	; (8001944 <HW_IPCC_Tx_Handler+0x90>)
 80018bc:	f7ff ff76 	bl	80017ac <LL_C1_IPCC_IsActiveFlag_CHx>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d109      	bne.n	80018da <HW_IPCC_Tx_Handler+0x26>
 80018c6:	4b1f      	ldr	r3, [pc, #124]	; (8001944 <HW_IPCC_Tx_Handler+0x90>)
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	43db      	mvns	r3, r3
 80018cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d002      	beq.n	80018da <HW_IPCC_Tx_Handler+0x26>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 80018d4:	f000 f892 	bl	80019fc <HW_IPCC_SYS_CmdEvtHandler>
 80018d8:	e031      	b.n	800193e <HW_IPCC_Tx_Handler+0x8a>
  {
    HW_IPCC_MAC_802_15_4_CmdEvtHandler();
  }
#endif /* MAC_802_15_4_WB */
#ifdef THREAD_WB
  else if (HW_IPCC_TX_PENDING( HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ))
 80018da:	2104      	movs	r1, #4
 80018dc:	4819      	ldr	r0, [pc, #100]	; (8001944 <HW_IPCC_Tx_Handler+0x90>)
 80018de:	f7ff ff65 	bl	80017ac <LL_C1_IPCC_IsActiveFlag_CHx>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d109      	bne.n	80018fc <HW_IPCC_Tx_Handler+0x48>
 80018e8:	4b16      	ldr	r3, [pc, #88]	; (8001944 <HW_IPCC_Tx_Handler+0x90>)
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	43db      	mvns	r3, r3
 80018ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d002      	beq.n	80018fc <HW_IPCC_Tx_Handler+0x48>
  {
    HW_IPCC_OT_CmdEvtHandler();
 80018f6:	f000 f8db 	bl	8001ab0 <HW_IPCC_OT_CmdEvtHandler>
 80018fa:	e020      	b.n	800193e <HW_IPCC_Tx_Handler+0x8a>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 80018fc:	2108      	movs	r1, #8
 80018fe:	4811      	ldr	r0, [pc, #68]	; (8001944 <HW_IPCC_Tx_Handler+0x90>)
 8001900:	f7ff ff54 	bl	80017ac <LL_C1_IPCC_IsActiveFlag_CHx>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d109      	bne.n	800191e <HW_IPCC_Tx_Handler+0x6a>
 800190a:	4b0e      	ldr	r3, [pc, #56]	; (8001944 <HW_IPCC_Tx_Handler+0x90>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	43db      	mvns	r3, r3
 8001910:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001914:	2b00      	cmp	r3, #0
 8001916:	d002      	beq.n	800191e <HW_IPCC_Tx_Handler+0x6a>
  {
    HW_IPCC_MM_FreeBufHandler();
 8001918:	f000 f910 	bl	8001b3c <HW_IPCC_MM_FreeBufHandler>
 800191c:	e00f      	b.n	800193e <HW_IPCC_Tx_Handler+0x8a>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800191e:	2120      	movs	r1, #32
 8001920:	4808      	ldr	r0, [pc, #32]	; (8001944 <HW_IPCC_Tx_Handler+0x90>)
 8001922:	f7ff ff43 	bl	80017ac <LL_C1_IPCC_IsActiveFlag_CHx>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d109      	bne.n	8001940 <HW_IPCC_Tx_Handler+0x8c>
 800192c:	4b05      	ldr	r3, [pc, #20]	; (8001944 <HW_IPCC_Tx_Handler+0x90>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	43db      	mvns	r3, r3
 8001932:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d002      	beq.n	8001940 <HW_IPCC_Tx_Handler+0x8c>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800193a:	f000 f83b 	bl	80019b4 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800193e:	bf00      	nop
 8001940:	bf00      	nop
}
 8001942:	bd80      	pop	{r7, pc}
 8001944:	58000c00 	.word	0x58000c00

08001948 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800194c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001950:	f7ff fe8b 	bl	800166a <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8001954:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001958:	f7ff fe5c 	bl	8001614 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800195c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001960:	f7ff fe44 	bl	80015ec <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8001964:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8001966:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8001968:	f7ff fe30 	bl	80015cc <LL_PWR_EnableBootC2>

  return;
 800196c:	bf00      	nop
}
 800196e:	bd80      	pop	{r7, pc}

08001970 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8001974:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001978:	f7ff fe5e 	bl	8001638 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800197c:	4806      	ldr	r0, [pc, #24]	; (8001998 <HW_IPCC_Init+0x28>)
 800197e:	f7ff fea0 	bl	80016c2 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8001982:	4805      	ldr	r0, [pc, #20]	; (8001998 <HW_IPCC_Init+0x28>)
 8001984:	f7ff fe8d 	bl	80016a2 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8001988:	202c      	movs	r0, #44	; 0x2c
 800198a:	f002 fbe6 	bl	800415a <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800198e:	202d      	movs	r0, #45	; 0x2d
 8001990:	f002 fbe3 	bl	800415a <HAL_NVIC_EnableIRQ>

  return;
 8001994:	bf00      	nop
}
 8001996:	bd80      	pop	{r7, pc}
 8001998:	58000c00 	.word	0x58000c00

0800199c <HW_IPCC_BLE_EvtHandler>:

  return;
}

static void HW_IPCC_BLE_EvtHandler( void )
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 80019a0:	f00a fa3a 	bl	800be18 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80019a4:	2101      	movs	r1, #1
 80019a6:	4802      	ldr	r0, [pc, #8]	; (80019b0 <HW_IPCC_BLE_EvtHandler+0x14>)
 80019a8:	f7ff fee3 	bl	8001772 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80019ac:	bf00      	nop
}
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	58000c00 	.word	0x58000c00

080019b4 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 80019b8:	2120      	movs	r1, #32
 80019ba:	4803      	ldr	r0, [pc, #12]	; (80019c8 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 80019bc:	f7ff fea4 	bl	8001708 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 80019c0:	f00a fa5a 	bl	800be78 <HW_IPCC_BLE_AclDataAckNot>

  return;
 80019c4:	bf00      	nop
}
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	58000c00 	.word	0x58000c00

080019cc <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 80019d0:	2102      	movs	r1, #2
 80019d2:	4802      	ldr	r0, [pc, #8]	; (80019dc <HW_IPCC_SYS_Init+0x10>)
 80019d4:	f7ff feaa 	bl	800172c <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80019d8:	bf00      	nop
}
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	58000c00 	.word	0x58000c00

080019e0 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80019e4:	2102      	movs	r1, #2
 80019e6:	4804      	ldr	r0, [pc, #16]	; (80019f8 <HW_IPCC_SYS_SendCmd+0x18>)
 80019e8:	f7ff fed1 	bl	800178e <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80019ec:	2102      	movs	r1, #2
 80019ee:	4802      	ldr	r0, [pc, #8]	; (80019f8 <HW_IPCC_SYS_SendCmd+0x18>)
 80019f0:	f7ff fe77 	bl	80016e2 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 80019f4:	bf00      	nop
}
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	58000c00 	.word	0x58000c00

080019fc <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8001a00:	2102      	movs	r1, #2
 8001a02:	4803      	ldr	r0, [pc, #12]	; (8001a10 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 8001a04:	f7ff fe80 	bl	8001708 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 8001a08:	f00a fa86 	bl	800bf18 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8001a0c:	bf00      	nop
}
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	58000c00 	.word	0x58000c00

08001a14 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8001a18:	f00a fa94 	bl	800bf44 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8001a1c:	2102      	movs	r1, #2
 8001a1e:	4802      	ldr	r0, [pc, #8]	; (8001a28 <HW_IPCC_SYS_EvtHandler+0x14>)
 8001a20:	f7ff fea7 	bl	8001772 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8001a24:	bf00      	nop
}
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	58000c00 	.word	0x58000c00

08001a2c <HW_IPCC_THREAD_Init>:
/******************************************************************************
 * THREAD
 ******************************************************************************/
#ifdef THREAD_WB
void HW_IPCC_THREAD_Init( void )
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8001a30:	2104      	movs	r1, #4
 8001a32:	4804      	ldr	r0, [pc, #16]	; (8001a44 <HW_IPCC_THREAD_Init+0x18>)
 8001a34:	f7ff fe7a 	bl	800172c <LL_C1_IPCC_EnableReceiveChannel>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8001a38:	2110      	movs	r1, #16
 8001a3a:	4802      	ldr	r0, [pc, #8]	; (8001a44 <HW_IPCC_THREAD_Init+0x18>)
 8001a3c:	f7ff fe76 	bl	800172c <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001a40:	bf00      	nop
}
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	58000c00 	.word	0x58000c00

08001a48 <HW_IPCC_OT_SendCmd>:

void HW_IPCC_OT_SendCmd( void )
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL );
 8001a4c:	2104      	movs	r1, #4
 8001a4e:	4804      	ldr	r0, [pc, #16]	; (8001a60 <HW_IPCC_OT_SendCmd+0x18>)
 8001a50:	f7ff fe9d 	bl	800178e <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL );
 8001a54:	2104      	movs	r1, #4
 8001a56:	4802      	ldr	r0, [pc, #8]	; (8001a60 <HW_IPCC_OT_SendCmd+0x18>)
 8001a58:	f7ff fe43 	bl	80016e2 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8001a5c:	bf00      	nop
}
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	58000c00 	.word	0x58000c00

08001a64 <HW_IPCC_CLI_SendCmd>:

void HW_IPCC_CLI_SendCmd( void )
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_THREAD_CLI_CMD_CHANNEL );
 8001a68:	2110      	movs	r1, #16
 8001a6a:	4802      	ldr	r0, [pc, #8]	; (8001a74 <HW_IPCC_CLI_SendCmd+0x10>)
 8001a6c:	f7ff fe8f 	bl	800178e <LL_C1_IPCC_SetFlag_CHx>

  return;
 8001a70:	bf00      	nop
}
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	58000c00 	.word	0x58000c00

08001a78 <HW_IPCC_THREAD_SendAck>:

void HW_IPCC_THREAD_SendAck( void )
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8001a7c:	2104      	movs	r1, #4
 8001a7e:	4804      	ldr	r0, [pc, #16]	; (8001a90 <HW_IPCC_THREAD_SendAck+0x18>)
 8001a80:	f7ff fe77 	bl	8001772 <LL_C1_IPCC_ClearFlag_CHx>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8001a84:	2104      	movs	r1, #4
 8001a86:	4802      	ldr	r0, [pc, #8]	; (8001a90 <HW_IPCC_THREAD_SendAck+0x18>)
 8001a88:	f7ff fe50 	bl	800172c <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001a8c:	bf00      	nop
}
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	58000c00 	.word	0x58000c00

08001a94 <HW_IPCC_THREAD_CliSendAck>:

void HW_IPCC_THREAD_CliSendAck( void )
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8001a98:	2110      	movs	r1, #16
 8001a9a:	4804      	ldr	r0, [pc, #16]	; (8001aac <HW_IPCC_THREAD_CliSendAck+0x18>)
 8001a9c:	f7ff fe69 	bl	8001772 <LL_C1_IPCC_ClearFlag_CHx>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8001aa0:	2110      	movs	r1, #16
 8001aa2:	4802      	ldr	r0, [pc, #8]	; (8001aac <HW_IPCC_THREAD_CliSendAck+0x18>)
 8001aa4:	f7ff fe42 	bl	800172c <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001aa8:	bf00      	nop
}
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	58000c00 	.word	0x58000c00

08001ab0 <HW_IPCC_OT_CmdEvtHandler>:

static void HW_IPCC_OT_CmdEvtHandler( void )
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL );
 8001ab4:	2104      	movs	r1, #4
 8001ab6:	4803      	ldr	r0, [pc, #12]	; (8001ac4 <HW_IPCC_OT_CmdEvtHandler+0x14>)
 8001ab8:	f7ff fe26 	bl	8001708 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_OT_CmdEvtNot();
 8001abc:	f00a fabc 	bl	800c038 <HW_IPCC_OT_CmdEvtNot>

  return;
 8001ac0:	bf00      	nop
}
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	58000c00 	.word	0x58000c00

08001ac8 <HW_IPCC_THREAD_NotEvtHandler>:

static void HW_IPCC_THREAD_NotEvtHandler( void )
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8001acc:	2104      	movs	r1, #4
 8001ace:	4803      	ldr	r0, [pc, #12]	; (8001adc <HW_IPCC_THREAD_NotEvtHandler+0x14>)
 8001ad0:	f7ff fe3e 	bl	8001750 <LL_C1_IPCC_DisableReceiveChannel>

  HW_IPCC_THREAD_EvtNot();
 8001ad4:	f00a fabc 	bl	800c050 <HW_IPCC_THREAD_EvtNot>

  return;
 8001ad8:	bf00      	nop
}
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	58000c00 	.word	0x58000c00

08001ae0 <HW_IPCC_THREAD_CliNotEvtHandler>:

static void HW_IPCC_THREAD_CliNotEvtHandler( void )
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8001ae4:	2110      	movs	r1, #16
 8001ae6:	4803      	ldr	r0, [pc, #12]	; (8001af4 <HW_IPCC_THREAD_CliNotEvtHandler+0x14>)
 8001ae8:	f7ff fe32 	bl	8001750 <LL_C1_IPCC_DisableReceiveChannel>

  HW_IPCC_THREAD_CliEvtNot();
 8001aec:	f00a fabc 	bl	800c068 <HW_IPCC_THREAD_CliEvtNot>

  return;
 8001af0:	bf00      	nop
}
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	58000c00 	.word	0x58000c00

08001af8 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8001b00:	2108      	movs	r1, #8
 8001b02:	480c      	ldr	r0, [pc, #48]	; (8001b34 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8001b04:	f7ff fe52 	bl	80017ac <LL_C1_IPCC_IsActiveFlag_CHx>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d007      	beq.n	8001b1e <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 8001b0e:	4a0a      	ldr	r2, [pc, #40]	; (8001b38 <HW_IPCC_MM_SendFreeBuf+0x40>)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001b14:	2108      	movs	r1, #8
 8001b16:	4807      	ldr	r0, [pc, #28]	; (8001b34 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8001b18:	f7ff fde3 	bl	80016e2 <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 8001b1c:	e006      	b.n	8001b2c <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001b22:	2108      	movs	r1, #8
 8001b24:	4803      	ldr	r0, [pc, #12]	; (8001b34 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8001b26:	f7ff fe32 	bl	800178e <LL_C1_IPCC_SetFlag_CHx>
  return;
 8001b2a:	bf00      	nop
}
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	58000c00 	.word	0x58000c00
 8001b38:	20000420 	.word	0x20000420

08001b3c <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001b40:	2108      	movs	r1, #8
 8001b42:	4806      	ldr	r0, [pc, #24]	; (8001b5c <HW_IPCC_MM_FreeBufHandler+0x20>)
 8001b44:	f7ff fde0 	bl	8001708 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 8001b48:	4b05      	ldr	r3, [pc, #20]	; (8001b60 <HW_IPCC_MM_FreeBufHandler+0x24>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001b4e:	2108      	movs	r1, #8
 8001b50:	4802      	ldr	r0, [pc, #8]	; (8001b5c <HW_IPCC_MM_FreeBufHandler+0x20>)
 8001b52:	f7ff fe1c 	bl	800178e <LL_C1_IPCC_SetFlag_CHx>

  return;
 8001b56:	bf00      	nop
}
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	58000c00 	.word	0x58000c00
 8001b60:	20000420 	.word	0x20000420

08001b64 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8001b68:	2108      	movs	r1, #8
 8001b6a:	4802      	ldr	r0, [pc, #8]	; (8001b74 <HW_IPCC_TRACES_Init+0x10>)
 8001b6c:	f7ff fdde 	bl	800172c <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001b70:	bf00      	nop
}
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	58000c00 	.word	0x58000c00

08001b78 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8001b7c:	f00a fb06 	bl	800c18c <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8001b80:	2108      	movs	r1, #8
 8001b82:	4802      	ldr	r0, [pc, #8]	; (8001b8c <HW_IPCC_TRACES_EvtHandler+0x14>)
 8001b84:	f7ff fdf5 	bl	8001772 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8001b88:	bf00      	nop
}
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	58000c00 	.word	0x58000c00

08001b90 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8001b98:	4b07      	ldr	r3, [pc, #28]	; (8001bb8 <LL_C2_PWR_SetPowerMode+0x28>)
 8001b9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b9e:	f023 0207 	bic.w	r2, r3, #7
 8001ba2:	4905      	ldr	r1, [pc, #20]	; (8001bb8 <LL_C2_PWR_SetPowerMode+0x28>)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8001bac:	bf00      	nop
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr
 8001bb8:	58000400 	.word	0x58000400

08001bbc <LL_EXTI_EnableIT_32_63>:
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001bc4:	4b06      	ldr	r3, [pc, #24]	; (8001be0 <LL_EXTI_EnableIT_32_63+0x24>)
 8001bc6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8001bca:	4905      	ldr	r1, [pc, #20]	; (8001be0 <LL_EXTI_EnableIT_32_63+0x24>)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001bd4:	bf00      	nop
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr
 8001be0:	58000800 	.word	0x58000800

08001be4 <LL_C2_EXTI_EnableIT_32_63>:
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2IMR2, ExtiLine);
 8001bec:	4b06      	ldr	r3, [pc, #24]	; (8001c08 <LL_C2_EXTI_EnableIT_32_63+0x24>)
 8001bee:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8001bf2:	4905      	ldr	r1, [pc, #20]	; (8001c08 <LL_C2_EXTI_EnableIT_32_63+0x24>)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	f8c1 30d0 	str.w	r3, [r1, #208]	; 0xd0
}
 8001bfc:	bf00      	nop
 8001bfe:	370c      	adds	r7, #12
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr
 8001c08:	58000800 	.word	0x58000800

08001c0c <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8001c14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c18:	4a0a      	ldr	r2, [pc, #40]	; (8001c44 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8001c1a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8001c1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c22:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001c26:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	021b      	lsls	r3, r3, #8
 8001c2e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c32:	4313      	orrs	r3, r2
 8001c34:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
}
 8001c38:	bf00      	nop
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	cafecafe 	.word	0xcafecafe

08001c48 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001c50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001c5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	608b      	str	r3, [r1, #8]
}
 8001c64:	bf00      	nop
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr

08001c70 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	22ff      	movs	r2, #255	; 0xff
 8001c7c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b083      	sub	sp, #12
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	22ca      	movs	r2, #202	; 0xca
 8001c96:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2253      	movs	r2, #83	; 0x53
 8001c9c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr

08001caa <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8001caa:	b480      	push	{r7}
 8001cac:	b083      	sub	sp, #12
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
 8001cb2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f023 0207 	bic.w	r2, r3, #7
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	431a      	orrs	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <MX_APPE_Config>:
static void Button_Init( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001cd4:	4b04      	ldr	r3, [pc, #16]	; (8001ce8 <MX_APPE_Config+0x18>)
 8001cd6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001cda:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8001cdc:	f000 f83e 	bl	8001d5c <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8001ce0:	f000 f843 	bl	8001d6a <Config_HSE>

  return;
 8001ce4:	bf00      	nop
}
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	58004000 	.word	0x58004000

08001cec <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8001cf0:	f000 f84f 	bl	8001d92 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8001cf4:	f000 f868 	bl	8001dc8 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8001cf8:	4908      	ldr	r1, [pc, #32]	; (8001d1c <MX_APPE_Init+0x30>)
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	f000 fdc6 	bl	800288c <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  Init_Debug();
 8001d00:	f000 f81c 	bl	8001d3c <Init_Debug>
  UTIL_LPM_SetStopMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8001d04:	2101      	movs	r1, #1
 8001d06:	2001      	movs	r0, #1
 8001d08:	f00a fba0 	bl	800c44c <UTIL_LPM_SetStopMode>
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8001d0c:	2101      	movs	r1, #1
 8001d0e:	2001      	movs	r0, #1
 8001d10:	f00a fbcc 	bl	800c4ac <UTIL_LPM_SetOffMode>
//  Led_Init();
 // Button_Init();

  
/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8001d14:	f000 f866 	bl	8001de4 <appe_Tl_Init>
   * This system event is received with APPE_SysUserEvtRx()
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */
   return;
 8001d18:	bf00      	nop
}
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	20000750 	.word	0x20000750

08001d20 <Init_Smps>:

void Init_Smps(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8001d24:	bf00      	nop
}
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <Init_Exti>:

void Init_Exti(void)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8001d32:	2050      	movs	r0, #80	; 0x50
 8001d34:	f7ff ff42 	bl	8001bbc <LL_EXTI_EnableIT_32_63>

  return;
 8001d38:	bf00      	nop
}
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <Init_Debug>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Init_Debug(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8001d40:	f002 f89a 	bl	8003e78 <HAL_DBGMCU_EnableDBGSleepMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8001d44:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001d48:	f7ff ff38 	bl	8001bbc <LL_EXTI_EnableIT_32_63>
  LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8001d4c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001d50:	f7ff ff48 	bl	8001be4 <LL_C2_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if (CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8001d54:	f00a fac2 	bl	800c2dc <DbgTraceInit>
#endif /* CFG_DEBUG_TRACE != 0 */

  return;
 8001d58:	bf00      	nop
}
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <Reset_Device>:
static void Reset_Device(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8001d60:	bf00      	nop
}
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr

08001d6a <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b082      	sub	sp, #8
 8001d6e:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8001d70:	2000      	movs	r0, #0
 8001d72:	f00a fb31 	bl	800c3d8 <OTP_Read>
 8001d76:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d005      	beq.n	8001d8a <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	799b      	ldrb	r3, [r3, #6]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7ff ff42 	bl	8001c0c <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8001d88:	bf00      	nop
 8001d8a:	bf00      	nop
}
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <System_Init>:

static void System_Init(void)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	af00      	add	r7, sp, #0
  Init_Smps();
 8001d96:	f7ff ffc3 	bl	8001d20 <Init_Smps>

  Init_Exti();
 8001d9a:	f7ff ffc8 	bl	8001d2e <Init_Exti>

  Init_Rtc();
 8001d9e:	f000 f803 	bl	8001da8 <Init_Rtc>

  return;
 8001da2:	bf00      	nop
}
 8001da4:	bd80      	pop	{r7, pc}
	...

08001da8 <Init_Rtc>:

static void Init_Rtc(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8001dac:	4805      	ldr	r0, [pc, #20]	; (8001dc4 <Init_Rtc+0x1c>)
 8001dae:	f7ff ff6c 	bl	8001c8a <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8001db2:	2100      	movs	r1, #0
 8001db4:	4803      	ldr	r0, [pc, #12]	; (8001dc4 <Init_Rtc+0x1c>)
 8001db6:	f7ff ff78 	bl	8001caa <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8001dba:	4802      	ldr	r0, [pc, #8]	; (8001dc4 <Init_Rtc+0x1c>)
 8001dbc:	f7ff ff58 	bl	8001c70 <LL_RTC_EnableWriteProtection>

  return;
 8001dc0:	bf00      	nop
}
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40002800 	.word	0x40002800

08001dc8 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8001dcc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001dd0:	f7ff ff3a 	bl	8001c48 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8001dd4:	f00a fb28 	bl	800c428 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8001dd8:	2004      	movs	r0, #4
 8001dda:	f7ff fed9 	bl	8001b90 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8001dde:	bf00      	nop
}
 8001de0:	bd80      	pop	{r7, pc}
	...

08001de4 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b088      	sub	sp, #32
 8001de8:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8001dea:	f009 ffdb 	bl	800bda4 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT, UTIL_SEQ_RFU, shci_user_evt_proc);
 8001dee:	4a11      	ldr	r2, [pc, #68]	; (8001e34 <appe_Tl_Init+0x50>)
 8001df0:	2100      	movs	r1, #0
 8001df2:	2004      	movs	r0, #4
 8001df4:	f00a fc86 	bl	800c704 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8001df8:	4b0f      	ldr	r3, [pc, #60]	; (8001e38 <appe_Tl_Init+0x54>)
 8001dfa:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001dfc:	4b0f      	ldr	r3, [pc, #60]	; (8001e3c <appe_Tl_Init+0x58>)
 8001dfe:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8001e00:	463b      	mov	r3, r7
 8001e02:	4619      	mov	r1, r3
 8001e04:	480e      	ldr	r0, [pc, #56]	; (8001e40 <appe_Tl_Init+0x5c>)
 8001e06:	f009 fd9b 	bl	800b940 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = 0;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8001e0e:	4b0d      	ldr	r3, [pc, #52]	; (8001e44 <appe_Tl_Init+0x60>)
 8001e10:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8001e12:	4b0d      	ldr	r3, [pc, #52]	; (8001e48 <appe_Tl_Init+0x64>)
 8001e14:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8001e16:	f240 533c 	movw	r3, #1340	; 0x53c
 8001e1a:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8001e1c:	f107 0308 	add.w	r3, r7, #8
 8001e20:	4618      	mov	r0, r3
 8001e22:	f00a f92d 	bl	800c080 <TL_MM_Init>

  TL_Enable();
 8001e26:	f009 ffb7 	bl	800bd98 <TL_Enable>

  return;
 8001e2a:	bf00      	nop
}
 8001e2c:	3720      	adds	r7, #32
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	0800b979 	.word	0x0800b979
 8001e38:	20030a54 	.word	0x20030a54
 8001e3c:	08001e4d 	.word	0x08001e4d
 8001e40:	08001e63 	.word	0x08001e63
 8001e44:	20030b60 	.word	0x20030b60
 8001e48:	20030518 	.word	0x20030518

08001e4c <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8001e56:	bf00      	nop
}
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b084      	sub	sp, #16
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	330b      	adds	r3, #11
 8001e70:	60fb      	str	r3, [r7, #12]

  switch(p_sys_event->subevtcode)
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	881b      	ldrh	r3, [r3, #0]
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	f5b3 4f12 	cmp.w	r3, #37376	; 0x9200
 8001e7c:	d004      	beq.n	8001e88 <APPE_SysUserEvtRx+0x26>
 8001e7e:	f249 2201 	movw	r2, #37377	; 0x9201
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d003      	beq.n	8001e8e <APPE_SysUserEvtRx+0x2c>
         break;
     case SHCI_SUB_EVT_ERROR_NOTIF:
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
         break;
     default:
         break;
 8001e86:	e008      	b.n	8001e9a <APPE_SysUserEvtRx+0x38>
         APPE_SysEvtReadyProcessing();
 8001e88:	f000 f834 	bl	8001ef4 <APPE_SysEvtReadyProcessing>
         break;
 8001e8c:	e005      	b.n	8001e9a <APPE_SysUserEvtRx+0x38>
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	789b      	ldrb	r3, [r3, #2]
 8001e92:	4618      	mov	r0, r3
 8001e94:	f000 f806 	bl	8001ea4 <APPE_SysEvtError>
         break;
 8001e98:	bf00      	nop
  }
  return;
 8001e9a:	bf00      	nop
}
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
	...

08001ea4 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(SCHI_SystemErrCode_t ErrorCode)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	71fb      	strb	r3, [r7, #7]
  switch(ErrorCode)
 8001eae:	79fb      	ldrb	r3, [r7, #7]
 8001eb0:	2b7d      	cmp	r3, #125	; 0x7d
 8001eb2:	d002      	beq.n	8001eba <APPE_SysEvtError+0x16>
 8001eb4:	2b7e      	cmp	r3, #126	; 0x7e
 8001eb6:	d006      	beq.n	8001ec6 <APPE_SysEvtError+0x22>
 8001eb8:	e00b      	b.n	8001ed2 <APPE_SysEvtError+0x2e>
  {
  case ERR_THREAD_LLD_FATAL_ERROR:
       APP_DBG("** ERR_THREAD : LLD_FATAL_ERROR \n");
 8001eba:	4a0b      	ldr	r2, [pc, #44]	; (8001ee8 <APPE_SysEvtError+0x44>)
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	2000      	movs	r0, #0
 8001ec0:	f001 fe4e 	bl	8003b60 <logApplication>
       break;
 8001ec4:	e00c      	b.n	8001ee0 <APPE_SysEvtError+0x3c>
  case ERR_THREAD_UNKNOWN_CMD:
       APP_DBG("** ERR_THREAD : UNKNOWN_CMD \n");
 8001ec6:	4a09      	ldr	r2, [pc, #36]	; (8001eec <APPE_SysEvtError+0x48>)
 8001ec8:	2101      	movs	r1, #1
 8001eca:	2000      	movs	r0, #0
 8001ecc:	f001 fe48 	bl	8003b60 <logApplication>
       break;
 8001ed0:	e006      	b.n	8001ee0 <APPE_SysEvtError+0x3c>
  default:
       APP_DBG("** ERR_THREAD : ErroCode=%d \n",ErrorCode);
 8001ed2:	79fb      	ldrb	r3, [r7, #7]
 8001ed4:	4a06      	ldr	r2, [pc, #24]	; (8001ef0 <APPE_SysEvtError+0x4c>)
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	2000      	movs	r0, #0
 8001eda:	f001 fe41 	bl	8003b60 <logApplication>
       break;
 8001ede:	bf00      	nop
  }
  return;
 8001ee0:	bf00      	nop
}
 8001ee2:	3708      	adds	r7, #8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	0800ee98 	.word	0x0800ee98
 8001eec:	0800eebc 	.word	0x0800eebc
 8001ef0:	0800eedc 	.word	0x0800eedc

08001ef4 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* Traces channel initialization */
  TL_TRACES_Init();
 8001ef8:	f00a f936 	bl	800c168 <TL_TRACES_Init>

  APP_THREAD_Init();
 8001efc:	f7fe fd9a 	bl	8000a34 <APP_THREAD_Init>
  UTIL_LPM_SetStopMode(1 << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8001f00:	2100      	movs	r1, #0
 8001f02:	2001      	movs	r0, #1
 8001f04:	f00a faa2 	bl	800c44c <UTIL_LPM_SetStopMode>
  UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8001f08:	2100      	movs	r1, #0
 8001f0a:	2001      	movs	r0, #1
 8001f0c:	f00a face 	bl	800c4ac <UTIL_LPM_SetOffMode>
  return;
 8001f10:	bf00      	nop
}
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <MX_APPE_Process>:
    __WFI();
  }
}

void MX_APPE_Process(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001f18:	f04f 30ff 	mov.w	r0, #4294967295
 8001f1c:	f00a faf6 	bl	800c50c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8001f20:	bf00      	nop
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8001f28:	bf00      	nop
}
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
  switch(evt_waited_bm)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d003      	beq.n	8001f4c <UTIL_SEQ_EvtIdle+0x18>
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	2b04      	cmp	r3, #4
 8001f48:	d00c      	beq.n	8001f64 <UTIL_SEQ_EvtIdle+0x30>
 8001f4a:	e012      	b.n	8001f72 <UTIL_SEQ_EvtIdle+0x3e>
  {
  case EVENT_ACK_FROM_M0_EVT:
    if (g_ot_notification_allowed == 1U)
 8001f4c:	4b0d      	ldr	r3, [pc, #52]	; (8001f84 <UTIL_SEQ_EvtIdle+0x50>)
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d103      	bne.n	8001f5c <UTIL_SEQ_EvtIdle+0x28>
    {
      /* Some OT API send M0 to M4 notifications so allow notifications when waiting for OT Cmd response */
      UTIL_SEQ_Run(TASK_MSG_FROM_M0_TO_M4);
 8001f54:	2001      	movs	r0, #1
 8001f56:	f00a fad9 	bl	800c50c <UTIL_SEQ_Run>
    else
    {
      /* Does not allow other tasks when waiting for OT Cmd response */
      UTIL_SEQ_Run(0);
    }
    break;
 8001f5a:	e00f      	b.n	8001f7c <UTIL_SEQ_EvtIdle+0x48>
      UTIL_SEQ_Run(0);
 8001f5c:	2000      	movs	r0, #0
 8001f5e:	f00a fad5 	bl	800c50c <UTIL_SEQ_Run>
    break;
 8001f62:	e00b      	b.n	8001f7c <UTIL_SEQ_EvtIdle+0x48>
  case EVENT_SYNCHRO_BYPASS_IDLE:
    UTIL_SEQ_SetEvt(EVENT_SYNCHRO_BYPASS_IDLE);
 8001f64:	2004      	movs	r0, #4
 8001f66:	f00a fc1b 	bl	800c7a0 <UTIL_SEQ_SetEvt>
    /* Run only the task CFG_TASK_MSG_FROM_M0_TO_M4 */
    UTIL_SEQ_Run(TASK_MSG_FROM_M0_TO_M4);
 8001f6a:	2001      	movs	r0, #1
 8001f6c:	f00a face 	bl	800c50c <UTIL_SEQ_Run>
    break;
 8001f70:	e004      	b.n	8001f7c <UTIL_SEQ_EvtIdle+0x48>
  default :
    /* default case */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001f72:	f04f 30ff 	mov.w	r0, #4294967295
 8001f76:	f00a fac9 	bl	800c50c <UTIL_SEQ_Run>
    break;
 8001f7a:	bf00      	nop
  }
}
 8001f7c:	bf00      	nop
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	20000424 	.word	0x20000424

08001f88 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  UNUSED(pdata);
  UTIL_SEQ_SetTask(1U << CFG_TASK_SYSTEM_HCI_ASYNCH_EVT, CFG_SCH_PRIO_0);
 8001f90:	2100      	movs	r1, #0
 8001f92:	2004      	movs	r0, #4
 8001f94:	f00a fbd8 	bl	800c748 <UTIL_SEQ_SetTask>
  return;
 8001f98:	bf00      	nop
}
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  UNUSED(flag);
  UTIL_SEQ_SetEvt(1U << CFG_EVT_SYSTEM_HCI_CMD_EVT_RESP);
 8001fa8:	2001      	movs	r0, #1
 8001faa:	f00a fbf9 	bl	800c7a0 <UTIL_SEQ_SetEvt>
  return;
 8001fae:	bf00      	nop
}
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b082      	sub	sp, #8
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
  UNUSED(timeout);
  UTIL_SEQ_WaitEvt(1U << CFG_EVT_SYSTEM_HCI_CMD_EVT_RESP);
 8001fbe:	2001      	movs	r0, #1
 8001fc0:	f00a fc0e 	bl	800c7e0 <UTIL_SEQ_WaitEvt>
  return;
 8001fc4:	bf00      	nop
}
 8001fc6:	3708      	adds	r7, #8
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <TL_TRACES_EvtReceived>:

/* Received trace buffer from M0 */
void TL_TRACES_EvtReceived(TL_EvtPacket_t * hcievt)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
#if (CFG_DEBUG_TRACE != 0)
  /* Call write/print function using DMA from dbg_trace */
  /* - Cast to TL_AsynchEvt_t* to get "real" payload (without Sub Evt code 2bytes),
     - (-2) to size to remove Sub Evt Code */
  DbgTraceWrite(1U, (const unsigned char *) ((TL_AsynchEvt_t *)(hcievt->evtserial.evt.payload))->payload, hcievt->evtserial.evt.plen - 2U);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	330b      	adds	r3, #11
 8001fd8:	1c99      	adds	r1, r3, #2
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	7a9b      	ldrb	r3, [r3, #10]
 8001fde:	3b02      	subs	r3, #2
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	2001      	movs	r0, #1
 8001fe4:	f00a f9a0 	bl	800c328 <DbgTraceWrite>
#endif /* CFG_DEBUG_TRACE != 0 */
  /* Release buffer */
  TL_MM_EvtDone(hcievt);
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f00a f885 	bl	800c0f8 <TL_MM_EvtDone>
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <DbgOutputInit>:
  * @param  None
  * @retval None
  */
#if (CFG_DEBUG_TRACE != 0)
void DbgOutputInit(void)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	af00      	add	r7, sp, #0
#ifdef CFG_DEBUG_TRACE_UART
	MX_LPUART1_UART_Init();
 8001ffa:	f001 f951 	bl	80032a0 <MX_LPUART1_UART_Init>
  return;
 8001ffe:	bf00      	nop
#endif /* CFG_DEBUG_TRACE_UART */
}
 8002000:	bd80      	pop	{r7, pc}

08002002 <DbgOutputTraces>:
  * @param  size : size
  * @param  call-back :
  * @retval None
  */
void DbgOutputTraces(uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b084      	sub	sp, #16
 8002006:	af00      	add	r7, sp, #0
 8002008:	60f8      	str	r0, [r7, #12]
 800200a:	460b      	mov	r3, r1
 800200c:	607a      	str	r2, [r7, #4]
 800200e:	817b      	strh	r3, [r7, #10]
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8002010:	897a      	ldrh	r2, [r7, #10]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	68f9      	ldr	r1, [r7, #12]
 8002016:	2002      	movs	r0, #2
 8002018:	f000 ff18 	bl	8002e4c <HW_UART_Transmit_DMA>

  return;
 800201c:	bf00      	nop
}
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <HAL_GPIO_EXTI_Callback>:
  * @brief This function manage the Push button action
  * @param  GPIO_Pin : GPIO pin which has been activated
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	4603      	mov	r3, r0
 800202c:	80fb      	strh	r3, [r7, #6]
  APP_DBG("*** HAL_GPIO_EXTI_Callback  GPIO_Pin = %d ****", GPIO_Pin);
 800202e:	88fb      	ldrh	r3, [r7, #6]
 8002030:	4a0b      	ldr	r2, [pc, #44]	; (8002060 <HAL_GPIO_EXTI_Callback+0x3c>)
 8002032:	2101      	movs	r1, #1
 8002034:	2000      	movs	r0, #0
 8002036:	f001 fd93 	bl	8003b60 <logApplication>
  switch(GPIO_Pin)
 800203a:	88fb      	ldrh	r3, [r7, #6]
 800203c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002040:	d003      	beq.n	800204a <HAL_GPIO_EXTI_Callback+0x26>
 8002042:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002046:	d005      	beq.n	8002054 <HAL_GPIO_EXTI_Callback+0x30>
        break;
     case BUTTON_USER2_PIN: /* SW button 2 */
        break;

     default:
        break;
 8002048:	e005      	b.n	8002056 <HAL_GPIO_EXTI_Callback+0x32>
        UTIL_SEQ_SetTask(TASK_COAP_MSG_BUTTON,CFG_SCH_PRIO_1);
 800204a:	2101      	movs	r1, #1
 800204c:	2008      	movs	r0, #8
 800204e:	f00a fb7b 	bl	800c748 <UTIL_SEQ_SetTask>
        break;
 8002052:	e000      	b.n	8002056 <HAL_GPIO_EXTI_Callback+0x32>
        break;
 8002054:	bf00      	nop
  }
}
 8002056:	bf00      	nop
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	0800eefc 	.word	0x0800eefc

08002064 <LL_EXTI_EnableIT_0_31>:
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800206c:	4b06      	ldr	r3, [pc, #24]	; (8002088 <LL_EXTI_EnableIT_0_31+0x24>)
 800206e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002072:	4905      	ldr	r1, [pc, #20]	; (8002088 <LL_EXTI_EnableIT_0_31+0x24>)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4313      	orrs	r3, r2
 8002078:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 800207c:	bf00      	nop
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr
 8002088:	58000800 	.word	0x58000800

0800208c <LL_EXTI_EnableRisingTrig_0_31>:
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8002094:	4b05      	ldr	r3, [pc, #20]	; (80020ac <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	4904      	ldr	r1, [pc, #16]	; (80020ac <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4313      	orrs	r3, r2
 800209e:	600b      	str	r3, [r1, #0]
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr
 80020ac:	58000800 	.word	0x58000800

080020b0 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80020b6:	4b0d      	ldr	r3, [pc, #52]	; (80020ec <ReadRtcSsrValue+0x3c>)
 80020b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80020be:	4b0b      	ldr	r3, [pc, #44]	; (80020ec <ReadRtcSsrValue+0x3c>)
 80020c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c2:	b29b      	uxth	r3, r3
 80020c4:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 80020c6:	e005      	b.n	80020d4 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80020cc:	4b07      	ldr	r3, [pc, #28]	; (80020ec <ReadRtcSsrValue+0x3c>)
 80020ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 80020d4:	687a      	ldr	r2, [r7, #4]
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d1f5      	bne.n	80020c8 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 80020dc:	683b      	ldr	r3, [r7, #0]
}
 80020de:	4618      	mov	r0, r3
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	40002800 	.word	0x40002800

080020f0 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4603      	mov	r3, r0
 80020f8:	460a      	mov	r2, r1
 80020fa:	71fb      	strb	r3, [r7, #7]
 80020fc:	4613      	mov	r3, r2
 80020fe:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8002100:	79ba      	ldrb	r2, [r7, #6]
 8002102:	491d      	ldr	r1, [pc, #116]	; (8002178 <LinkTimerAfter+0x88>)
 8002104:	4613      	mov	r3, r2
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	4413      	add	r3, r2
 800210a:	00db      	lsls	r3, r3, #3
 800210c:	440b      	add	r3, r1
 800210e:	3315      	adds	r3, #21
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002114:	7bfb      	ldrb	r3, [r7, #15]
 8002116:	2b06      	cmp	r3, #6
 8002118:	d009      	beq.n	800212e <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 800211a:	7bfa      	ldrb	r2, [r7, #15]
 800211c:	4916      	ldr	r1, [pc, #88]	; (8002178 <LinkTimerAfter+0x88>)
 800211e:	4613      	mov	r3, r2
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	4413      	add	r3, r2
 8002124:	00db      	lsls	r3, r3, #3
 8002126:	440b      	add	r3, r1
 8002128:	3314      	adds	r3, #20
 800212a:	79fa      	ldrb	r2, [r7, #7]
 800212c:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 800212e:	79fa      	ldrb	r2, [r7, #7]
 8002130:	4911      	ldr	r1, [pc, #68]	; (8002178 <LinkTimerAfter+0x88>)
 8002132:	4613      	mov	r3, r2
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	4413      	add	r3, r2
 8002138:	00db      	lsls	r3, r3, #3
 800213a:	440b      	add	r3, r1
 800213c:	3315      	adds	r3, #21
 800213e:	7bfa      	ldrb	r2, [r7, #15]
 8002140:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8002142:	79fa      	ldrb	r2, [r7, #7]
 8002144:	490c      	ldr	r1, [pc, #48]	; (8002178 <LinkTimerAfter+0x88>)
 8002146:	4613      	mov	r3, r2
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	4413      	add	r3, r2
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	440b      	add	r3, r1
 8002150:	3314      	adds	r3, #20
 8002152:	79ba      	ldrb	r2, [r7, #6]
 8002154:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8002156:	79ba      	ldrb	r2, [r7, #6]
 8002158:	4907      	ldr	r1, [pc, #28]	; (8002178 <LinkTimerAfter+0x88>)
 800215a:	4613      	mov	r3, r2
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	4413      	add	r3, r2
 8002160:	00db      	lsls	r3, r3, #3
 8002162:	440b      	add	r3, r1
 8002164:	3315      	adds	r3, #21
 8002166:	79fa      	ldrb	r2, [r7, #7]
 8002168:	701a      	strb	r2, [r3, #0]

  return;
 800216a:	bf00      	nop
}
 800216c:	3714      	adds	r7, #20
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	20000428 	.word	0x20000428

0800217c <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	4603      	mov	r3, r0
 8002184:	460a      	mov	r2, r1
 8002186:	71fb      	strb	r3, [r7, #7]
 8002188:	4613      	mov	r3, r2
 800218a:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 800218c:	4b29      	ldr	r3, [pc, #164]	; (8002234 <LinkTimerBefore+0xb8>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	b2db      	uxtb	r3, r3
 8002192:	79ba      	ldrb	r2, [r7, #6]
 8002194:	429a      	cmp	r2, r3
 8002196:	d032      	beq.n	80021fe <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8002198:	79ba      	ldrb	r2, [r7, #6]
 800219a:	4927      	ldr	r1, [pc, #156]	; (8002238 <LinkTimerBefore+0xbc>)
 800219c:	4613      	mov	r3, r2
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	4413      	add	r3, r2
 80021a2:	00db      	lsls	r3, r3, #3
 80021a4:	440b      	add	r3, r1
 80021a6:	3314      	adds	r3, #20
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 80021ac:	7bfa      	ldrb	r2, [r7, #15]
 80021ae:	4922      	ldr	r1, [pc, #136]	; (8002238 <LinkTimerBefore+0xbc>)
 80021b0:	4613      	mov	r3, r2
 80021b2:	005b      	lsls	r3, r3, #1
 80021b4:	4413      	add	r3, r2
 80021b6:	00db      	lsls	r3, r3, #3
 80021b8:	440b      	add	r3, r1
 80021ba:	3315      	adds	r3, #21
 80021bc:	79fa      	ldrb	r2, [r7, #7]
 80021be:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 80021c0:	79fa      	ldrb	r2, [r7, #7]
 80021c2:	491d      	ldr	r1, [pc, #116]	; (8002238 <LinkTimerBefore+0xbc>)
 80021c4:	4613      	mov	r3, r2
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	4413      	add	r3, r2
 80021ca:	00db      	lsls	r3, r3, #3
 80021cc:	440b      	add	r3, r1
 80021ce:	3315      	adds	r3, #21
 80021d0:	79ba      	ldrb	r2, [r7, #6]
 80021d2:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 80021d4:	79fa      	ldrb	r2, [r7, #7]
 80021d6:	4918      	ldr	r1, [pc, #96]	; (8002238 <LinkTimerBefore+0xbc>)
 80021d8:	4613      	mov	r3, r2
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	4413      	add	r3, r2
 80021de:	00db      	lsls	r3, r3, #3
 80021e0:	440b      	add	r3, r1
 80021e2:	3314      	adds	r3, #20
 80021e4:	7bfa      	ldrb	r2, [r7, #15]
 80021e6:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80021e8:	79ba      	ldrb	r2, [r7, #6]
 80021ea:	4913      	ldr	r1, [pc, #76]	; (8002238 <LinkTimerBefore+0xbc>)
 80021ec:	4613      	mov	r3, r2
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	4413      	add	r3, r2
 80021f2:	00db      	lsls	r3, r3, #3
 80021f4:	440b      	add	r3, r1
 80021f6:	3314      	adds	r3, #20
 80021f8:	79fa      	ldrb	r2, [r7, #7]
 80021fa:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 80021fc:	e014      	b.n	8002228 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 80021fe:	79fa      	ldrb	r2, [r7, #7]
 8002200:	490d      	ldr	r1, [pc, #52]	; (8002238 <LinkTimerBefore+0xbc>)
 8002202:	4613      	mov	r3, r2
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	4413      	add	r3, r2
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	440b      	add	r3, r1
 800220c:	3315      	adds	r3, #21
 800220e:	79ba      	ldrb	r2, [r7, #6]
 8002210:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8002212:	79ba      	ldrb	r2, [r7, #6]
 8002214:	4908      	ldr	r1, [pc, #32]	; (8002238 <LinkTimerBefore+0xbc>)
 8002216:	4613      	mov	r3, r2
 8002218:	005b      	lsls	r3, r3, #1
 800221a:	4413      	add	r3, r2
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	440b      	add	r3, r1
 8002220:	3314      	adds	r3, #20
 8002222:	79fa      	ldrb	r2, [r7, #7]
 8002224:	701a      	strb	r2, [r3, #0]
  return;
 8002226:	bf00      	nop
}
 8002228:	3714      	adds	r7, #20
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	200004b8 	.word	0x200004b8
 8002238:	20000428 	.word	0x20000428

0800223c <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	4603      	mov	r3, r0
 8002244:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002246:	4b4e      	ldr	r3, [pc, #312]	; (8002380 <linkTimer+0x144>)
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	b2db      	uxtb	r3, r3
 800224c:	2b06      	cmp	r3, #6
 800224e:	d118      	bne.n	8002282 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8002250:	4b4b      	ldr	r3, [pc, #300]	; (8002380 <linkTimer+0x144>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	b2da      	uxtb	r2, r3
 8002256:	4b4b      	ldr	r3, [pc, #300]	; (8002384 <linkTimer+0x148>)
 8002258:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 800225a:	4a49      	ldr	r2, [pc, #292]	; (8002380 <linkTimer+0x144>)
 800225c:	79fb      	ldrb	r3, [r7, #7]
 800225e:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8002260:	79fa      	ldrb	r2, [r7, #7]
 8002262:	4949      	ldr	r1, [pc, #292]	; (8002388 <linkTimer+0x14c>)
 8002264:	4613      	mov	r3, r2
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	4413      	add	r3, r2
 800226a:	00db      	lsls	r3, r3, #3
 800226c:	440b      	add	r3, r1
 800226e:	3315      	adds	r3, #21
 8002270:	2206      	movs	r2, #6
 8002272:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002274:	4b45      	ldr	r3, [pc, #276]	; (800238c <linkTimer+0x150>)
 8002276:	f04f 32ff 	mov.w	r2, #4294967295
 800227a:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 800227c:	2300      	movs	r3, #0
 800227e:	81fb      	strh	r3, [r7, #14]
 8002280:	e078      	b.n	8002374 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8002282:	f000 f909 	bl	8002498 <ReturnTimeElapsed>
 8002286:	4603      	mov	r3, r0
 8002288:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 800228a:	79fa      	ldrb	r2, [r7, #7]
 800228c:	493e      	ldr	r1, [pc, #248]	; (8002388 <linkTimer+0x14c>)
 800228e:	4613      	mov	r3, r2
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	4413      	add	r3, r2
 8002294:	00db      	lsls	r3, r3, #3
 8002296:	440b      	add	r3, r1
 8002298:	3308      	adds	r3, #8
 800229a:	6819      	ldr	r1, [r3, #0]
 800229c:	89fb      	ldrh	r3, [r7, #14]
 800229e:	79fa      	ldrb	r2, [r7, #7]
 80022a0:	4419      	add	r1, r3
 80022a2:	4839      	ldr	r0, [pc, #228]	; (8002388 <linkTimer+0x14c>)
 80022a4:	4613      	mov	r3, r2
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	4413      	add	r3, r2
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	4403      	add	r3, r0
 80022ae:	3308      	adds	r3, #8
 80022b0:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 80022b2:	79fa      	ldrb	r2, [r7, #7]
 80022b4:	4934      	ldr	r1, [pc, #208]	; (8002388 <linkTimer+0x14c>)
 80022b6:	4613      	mov	r3, r2
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	4413      	add	r3, r2
 80022bc:	00db      	lsls	r3, r3, #3
 80022be:	440b      	add	r3, r1
 80022c0:	3308      	adds	r3, #8
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 80022c6:	4b2e      	ldr	r3, [pc, #184]	; (8002380 <linkTimer+0x144>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	4619      	mov	r1, r3
 80022ce:	4a2e      	ldr	r2, [pc, #184]	; (8002388 <linkTimer+0x14c>)
 80022d0:	460b      	mov	r3, r1
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	440b      	add	r3, r1
 80022d6:	00db      	lsls	r3, r3, #3
 80022d8:	4413      	add	r3, r2
 80022da:	3308      	adds	r3, #8
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	68ba      	ldr	r2, [r7, #8]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d337      	bcc.n	8002354 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 80022e4:	4b26      	ldr	r3, [pc, #152]	; (8002380 <linkTimer+0x144>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 80022ea:	7b7a      	ldrb	r2, [r7, #13]
 80022ec:	4926      	ldr	r1, [pc, #152]	; (8002388 <linkTimer+0x14c>)
 80022ee:	4613      	mov	r3, r2
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	4413      	add	r3, r2
 80022f4:	00db      	lsls	r3, r3, #3
 80022f6:	440b      	add	r3, r1
 80022f8:	3315      	adds	r3, #21
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80022fe:	e013      	b.n	8002328 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8002300:	7b7a      	ldrb	r2, [r7, #13]
 8002302:	4921      	ldr	r1, [pc, #132]	; (8002388 <linkTimer+0x14c>)
 8002304:	4613      	mov	r3, r2
 8002306:	005b      	lsls	r3, r3, #1
 8002308:	4413      	add	r3, r2
 800230a:	00db      	lsls	r3, r3, #3
 800230c:	440b      	add	r3, r1
 800230e:	3315      	adds	r3, #21
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8002314:	7b7a      	ldrb	r2, [r7, #13]
 8002316:	491c      	ldr	r1, [pc, #112]	; (8002388 <linkTimer+0x14c>)
 8002318:	4613      	mov	r3, r2
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	4413      	add	r3, r2
 800231e:	00db      	lsls	r3, r3, #3
 8002320:	440b      	add	r3, r1
 8002322:	3315      	adds	r3, #21
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8002328:	7b3b      	ldrb	r3, [r7, #12]
 800232a:	2b06      	cmp	r3, #6
 800232c:	d00b      	beq.n	8002346 <linkTimer+0x10a>
 800232e:	7b3a      	ldrb	r2, [r7, #12]
 8002330:	4915      	ldr	r1, [pc, #84]	; (8002388 <linkTimer+0x14c>)
 8002332:	4613      	mov	r3, r2
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	4413      	add	r3, r2
 8002338:	00db      	lsls	r3, r3, #3
 800233a:	440b      	add	r3, r1
 800233c:	3308      	adds	r3, #8
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	68ba      	ldr	r2, [r7, #8]
 8002342:	429a      	cmp	r2, r3
 8002344:	d2dc      	bcs.n	8002300 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8002346:	7b7a      	ldrb	r2, [r7, #13]
 8002348:	79fb      	ldrb	r3, [r7, #7]
 800234a:	4611      	mov	r1, r2
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff fecf 	bl	80020f0 <LinkTimerAfter>
 8002352:	e00f      	b.n	8002374 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8002354:	4b0a      	ldr	r3, [pc, #40]	; (8002380 <linkTimer+0x144>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	b2da      	uxtb	r2, r3
 800235a:	79fb      	ldrb	r3, [r7, #7]
 800235c:	4611      	mov	r1, r2
 800235e:	4618      	mov	r0, r3
 8002360:	f7ff ff0c 	bl	800217c <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8002364:	4b06      	ldr	r3, [pc, #24]	; (8002380 <linkTimer+0x144>)
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	b2da      	uxtb	r2, r3
 800236a:	4b06      	ldr	r3, [pc, #24]	; (8002384 <linkTimer+0x148>)
 800236c:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 800236e:	4a04      	ldr	r2, [pc, #16]	; (8002380 <linkTimer+0x144>)
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8002374:	89fb      	ldrh	r3, [r7, #14]
}
 8002376:	4618      	mov	r0, r3
 8002378:	3710      	adds	r7, #16
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	200004b8 	.word	0x200004b8
 8002384:	200004b9 	.word	0x200004b9
 8002388:	20000428 	.word	0x20000428
 800238c:	200004bc 	.word	0x200004bc

08002390 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8002390:	b480      	push	{r7}
 8002392:	b085      	sub	sp, #20
 8002394:	af00      	add	r7, sp, #0
 8002396:	4603      	mov	r3, r0
 8002398:	460a      	mov	r2, r1
 800239a:	71fb      	strb	r3, [r7, #7]
 800239c:	4613      	mov	r3, r2
 800239e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 80023a0:	4b39      	ldr	r3, [pc, #228]	; (8002488 <UnlinkTimer+0xf8>)
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	79fa      	ldrb	r2, [r7, #7]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d111      	bne.n	80023d0 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 80023ac:	4b36      	ldr	r3, [pc, #216]	; (8002488 <UnlinkTimer+0xf8>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	b2da      	uxtb	r2, r3
 80023b2:	4b36      	ldr	r3, [pc, #216]	; (800248c <UnlinkTimer+0xfc>)
 80023b4:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 80023b6:	79fa      	ldrb	r2, [r7, #7]
 80023b8:	4935      	ldr	r1, [pc, #212]	; (8002490 <UnlinkTimer+0x100>)
 80023ba:	4613      	mov	r3, r2
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	4413      	add	r3, r2
 80023c0:	00db      	lsls	r3, r3, #3
 80023c2:	440b      	add	r3, r1
 80023c4:	3315      	adds	r3, #21
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	b2da      	uxtb	r2, r3
 80023ca:	4b2f      	ldr	r3, [pc, #188]	; (8002488 <UnlinkTimer+0xf8>)
 80023cc:	701a      	strb	r2, [r3, #0]
 80023ce:	e03e      	b.n	800244e <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 80023d0:	79fa      	ldrb	r2, [r7, #7]
 80023d2:	492f      	ldr	r1, [pc, #188]	; (8002490 <UnlinkTimer+0x100>)
 80023d4:	4613      	mov	r3, r2
 80023d6:	005b      	lsls	r3, r3, #1
 80023d8:	4413      	add	r3, r2
 80023da:	00db      	lsls	r3, r3, #3
 80023dc:	440b      	add	r3, r1
 80023de:	3314      	adds	r3, #20
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 80023e4:	79fa      	ldrb	r2, [r7, #7]
 80023e6:	492a      	ldr	r1, [pc, #168]	; (8002490 <UnlinkTimer+0x100>)
 80023e8:	4613      	mov	r3, r2
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	4413      	add	r3, r2
 80023ee:	00db      	lsls	r3, r3, #3
 80023f0:	440b      	add	r3, r1
 80023f2:	3315      	adds	r3, #21
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 80023f8:	79f9      	ldrb	r1, [r7, #7]
 80023fa:	7bfa      	ldrb	r2, [r7, #15]
 80023fc:	4824      	ldr	r0, [pc, #144]	; (8002490 <UnlinkTimer+0x100>)
 80023fe:	460b      	mov	r3, r1
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	440b      	add	r3, r1
 8002404:	00db      	lsls	r3, r3, #3
 8002406:	4403      	add	r3, r0
 8002408:	3315      	adds	r3, #21
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	b2d8      	uxtb	r0, r3
 800240e:	4920      	ldr	r1, [pc, #128]	; (8002490 <UnlinkTimer+0x100>)
 8002410:	4613      	mov	r3, r2
 8002412:	005b      	lsls	r3, r3, #1
 8002414:	4413      	add	r3, r2
 8002416:	00db      	lsls	r3, r3, #3
 8002418:	440b      	add	r3, r1
 800241a:	3315      	adds	r3, #21
 800241c:	4602      	mov	r2, r0
 800241e:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002420:	7bbb      	ldrb	r3, [r7, #14]
 8002422:	2b06      	cmp	r3, #6
 8002424:	d013      	beq.n	800244e <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8002426:	79f9      	ldrb	r1, [r7, #7]
 8002428:	7bba      	ldrb	r2, [r7, #14]
 800242a:	4819      	ldr	r0, [pc, #100]	; (8002490 <UnlinkTimer+0x100>)
 800242c:	460b      	mov	r3, r1
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	440b      	add	r3, r1
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	4403      	add	r3, r0
 8002436:	3314      	adds	r3, #20
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	b2d8      	uxtb	r0, r3
 800243c:	4914      	ldr	r1, [pc, #80]	; (8002490 <UnlinkTimer+0x100>)
 800243e:	4613      	mov	r3, r2
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	4413      	add	r3, r2
 8002444:	00db      	lsls	r3, r3, #3
 8002446:	440b      	add	r3, r1
 8002448:	3314      	adds	r3, #20
 800244a:	4602      	mov	r2, r0
 800244c:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 800244e:	79fa      	ldrb	r2, [r7, #7]
 8002450:	490f      	ldr	r1, [pc, #60]	; (8002490 <UnlinkTimer+0x100>)
 8002452:	4613      	mov	r3, r2
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	4413      	add	r3, r2
 8002458:	00db      	lsls	r3, r3, #3
 800245a:	440b      	add	r3, r1
 800245c:	330c      	adds	r3, #12
 800245e:	2201      	movs	r2, #1
 8002460:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8002462:	4b09      	ldr	r3, [pc, #36]	; (8002488 <UnlinkTimer+0xf8>)
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	b2db      	uxtb	r3, r3
 8002468:	2b06      	cmp	r3, #6
 800246a:	d107      	bne.n	800247c <UnlinkTimer+0xec>
 800246c:	79bb      	ldrb	r3, [r7, #6]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d104      	bne.n	800247c <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002472:	4b08      	ldr	r3, [pc, #32]	; (8002494 <UnlinkTimer+0x104>)
 8002474:	f04f 32ff 	mov.w	r2, #4294967295
 8002478:	601a      	str	r2, [r3, #0]
  }

  return;
 800247a:	bf00      	nop
 800247c:	bf00      	nop
}
 800247e:	3714      	adds	r7, #20
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr
 8002488:	200004b8 	.word	0x200004b8
 800248c:	200004b9 	.word	0x200004b9
 8002490:	20000428 	.word	0x20000428
 8002494:	200004bc 	.word	0x200004bc

08002498 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 800249e:	4b1a      	ldr	r3, [pc, #104]	; (8002508 <ReturnTimeElapsed+0x70>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024a6:	d026      	beq.n	80024f6 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 80024a8:	f7ff fe02 	bl	80020b0 <ReadRtcSsrValue>
 80024ac:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 80024ae:	4b16      	ldr	r3, [pc, #88]	; (8002508 <ReturnTimeElapsed+0x70>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d805      	bhi.n	80024c4 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 80024b8:	4b13      	ldr	r3, [pc, #76]	; (8002508 <ReturnTimeElapsed+0x70>)
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	607b      	str	r3, [r7, #4]
 80024c2:	e00a      	b.n	80024da <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 80024c4:	4b11      	ldr	r3, [pc, #68]	; (800250c <ReturnTimeElapsed+0x74>)
 80024c6:	881b      	ldrh	r3, [r3, #0]
 80024c8:	461a      	mov	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 80024d0:	4b0d      	ldr	r3, [pc, #52]	; (8002508 <ReturnTimeElapsed+0x70>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	683a      	ldr	r2, [r7, #0]
 80024d6:	4413      	add	r3, r2
 80024d8:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 80024da:	4b0d      	ldr	r3, [pc, #52]	; (8002510 <ReturnTimeElapsed+0x78>)
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	461a      	mov	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	fb02 f303 	mul.w	r3, r2, r3
 80024e6:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 80024e8:	4b0a      	ldr	r3, [pc, #40]	; (8002514 <ReturnTimeElapsed+0x7c>)
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	461a      	mov	r2, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	40d3      	lsrs	r3, r2
 80024f2:	607b      	str	r3, [r7, #4]
 80024f4:	e001      	b.n	80024fa <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 80024f6:	2300      	movs	r3, #0
 80024f8:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	b29b      	uxth	r3, r3
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3708      	adds	r7, #8
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	200004bc 	.word	0x200004bc
 800250c:	200004c4 	.word	0x200004c4
 8002510:	200004c2 	.word	0x200004c2
 8002514:	200004c1 	.word	0x200004c1

08002518 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	4603      	mov	r3, r0
 8002520:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8002522:	88fb      	ldrh	r3, [r7, #6]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d108      	bne.n	800253a <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002528:	f7ff fdc2 	bl	80020b0 <ReadRtcSsrValue>
 800252c:	4603      	mov	r3, r0
 800252e:	4a21      	ldr	r2, [pc, #132]	; (80025b4 <RestartWakeupCounter+0x9c>)
 8002530:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002532:	2003      	movs	r0, #3
 8002534:	f001 fe3d 	bl	80041b2 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8002538:	e039      	b.n	80025ae <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 800253a:	88fb      	ldrh	r3, [r7, #6]
 800253c:	2b01      	cmp	r3, #1
 800253e:	d803      	bhi.n	8002548 <RestartWakeupCounter+0x30>
 8002540:	4b1d      	ldr	r3, [pc, #116]	; (80025b8 <RestartWakeupCounter+0xa0>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	2b01      	cmp	r3, #1
 8002546:	d002      	beq.n	800254e <RestartWakeupCounter+0x36>
      Value -= 1;
 8002548:	88fb      	ldrh	r3, [r7, #6]
 800254a:	3b01      	subs	r3, #1
 800254c:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 800254e:	bf00      	nop
 8002550:	4b1a      	ldr	r3, [pc, #104]	; (80025bc <RestartWakeupCounter+0xa4>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	f003 0304 	and.w	r3, r3, #4
 800255a:	2b00      	cmp	r3, #0
 800255c:	d0f8      	beq.n	8002550 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800255e:	4b17      	ldr	r3, [pc, #92]	; (80025bc <RestartWakeupCounter+0xa4>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	b2da      	uxtb	r2, r3
 8002566:	4b15      	ldr	r3, [pc, #84]	; (80025bc <RestartWakeupCounter+0xa4>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800256e:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002570:	4b13      	ldr	r3, [pc, #76]	; (80025c0 <RestartWakeupCounter+0xa8>)
 8002572:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002576:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002578:	2003      	movs	r0, #3
 800257a:	f001 fe28 	bl	80041ce <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 800257e:	4b11      	ldr	r3, [pc, #68]	; (80025c4 <RestartWakeupCounter+0xac>)
 8002580:	695b      	ldr	r3, [r3, #20]
 8002582:	0c1b      	lsrs	r3, r3, #16
 8002584:	041b      	lsls	r3, r3, #16
 8002586:	88fa      	ldrh	r2, [r7, #6]
 8002588:	490e      	ldr	r1, [pc, #56]	; (80025c4 <RestartWakeupCounter+0xac>)
 800258a:	4313      	orrs	r3, r2
 800258c:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 800258e:	f7ff fd8f 	bl	80020b0 <ReadRtcSsrValue>
 8002592:	4603      	mov	r3, r0
 8002594:	4a07      	ldr	r2, [pc, #28]	; (80025b4 <RestartWakeupCounter+0x9c>)
 8002596:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8002598:	4b08      	ldr	r3, [pc, #32]	; (80025bc <RestartWakeupCounter+0xa4>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	4b07      	ldr	r3, [pc, #28]	; (80025bc <RestartWakeupCounter+0xa4>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80025a6:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 80025a8:	f3af 8000 	nop.w
  return ;
 80025ac:	bf00      	nop
}
 80025ae:	3708      	adds	r7, #8
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	200004bc 	.word	0x200004bc
 80025b8:	200004c1 	.word	0x200004c1
 80025bc:	20000750 	.word	0x20000750
 80025c0:	58000800 	.word	0x58000800
 80025c4:	40002800 	.word	0x40002800

080025c8 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80025ce:	4b45      	ldr	r3, [pc, #276]	; (80026e4 <RescheduleTimerList+0x11c>)
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025da:	d107      	bne.n	80025ec <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 80025dc:	bf00      	nop
 80025de:	4b42      	ldr	r3, [pc, #264]	; (80026e8 <RescheduleTimerList+0x120>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	f003 0304 	and.w	r3, r3, #4
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d1f8      	bne.n	80025de <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 80025ec:	4b3e      	ldr	r3, [pc, #248]	; (80026e8 <RescheduleTimerList+0x120>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689a      	ldr	r2, [r3, #8]
 80025f2:	4b3d      	ldr	r3, [pc, #244]	; (80026e8 <RescheduleTimerList+0x120>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025fa:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 80025fc:	4b3b      	ldr	r3, [pc, #236]	; (80026ec <RescheduleTimerList+0x124>)
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8002602:	7bfa      	ldrb	r2, [r7, #15]
 8002604:	493a      	ldr	r1, [pc, #232]	; (80026f0 <RescheduleTimerList+0x128>)
 8002606:	4613      	mov	r3, r2
 8002608:	005b      	lsls	r3, r3, #1
 800260a:	4413      	add	r3, r2
 800260c:	00db      	lsls	r3, r3, #3
 800260e:	440b      	add	r3, r1
 8002610:	3308      	adds	r3, #8
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8002616:	f7ff ff3f 	bl	8002498 <ReturnTimeElapsed>
 800261a:	4603      	mov	r3, r0
 800261c:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 800261e:	88fb      	ldrh	r3, [r7, #6]
 8002620:	68ba      	ldr	r2, [r7, #8]
 8002622:	429a      	cmp	r2, r3
 8002624:	d205      	bcs.n	8002632 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8002626:	2300      	movs	r3, #0
 8002628:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800262a:	4b32      	ldr	r3, [pc, #200]	; (80026f4 <RescheduleTimerList+0x12c>)
 800262c:	2201      	movs	r2, #1
 800262e:	701a      	strb	r2, [r3, #0]
 8002630:	e04d      	b.n	80026ce <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8002632:	88fb      	ldrh	r3, [r7, #6]
 8002634:	4a30      	ldr	r2, [pc, #192]	; (80026f8 <RescheduleTimerList+0x130>)
 8002636:	8812      	ldrh	r2, [r2, #0]
 8002638:	b292      	uxth	r2, r2
 800263a:	4413      	add	r3, r2
 800263c:	461a      	mov	r2, r3
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	4293      	cmp	r3, r2
 8002642:	d906      	bls.n	8002652 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8002644:	4b2c      	ldr	r3, [pc, #176]	; (80026f8 <RescheduleTimerList+0x130>)
 8002646:	881b      	ldrh	r3, [r3, #0]
 8002648:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 800264a:	4b2a      	ldr	r3, [pc, #168]	; (80026f4 <RescheduleTimerList+0x12c>)
 800264c:	2200      	movs	r2, #0
 800264e:	701a      	strb	r2, [r3, #0]
 8002650:	e03d      	b.n	80026ce <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	b29a      	uxth	r2, r3
 8002656:	88fb      	ldrh	r3, [r7, #6]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800265c:	4b25      	ldr	r3, [pc, #148]	; (80026f4 <RescheduleTimerList+0x12c>)
 800265e:	2201      	movs	r2, #1
 8002660:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002662:	e034      	b.n	80026ce <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8002664:	7bfa      	ldrb	r2, [r7, #15]
 8002666:	4922      	ldr	r1, [pc, #136]	; (80026f0 <RescheduleTimerList+0x128>)
 8002668:	4613      	mov	r3, r2
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	4413      	add	r3, r2
 800266e:	00db      	lsls	r3, r3, #3
 8002670:	440b      	add	r3, r1
 8002672:	3308      	adds	r3, #8
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	88fb      	ldrh	r3, [r7, #6]
 8002678:	429a      	cmp	r2, r3
 800267a:	d20a      	bcs.n	8002692 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 800267c:	7bfa      	ldrb	r2, [r7, #15]
 800267e:	491c      	ldr	r1, [pc, #112]	; (80026f0 <RescheduleTimerList+0x128>)
 8002680:	4613      	mov	r3, r2
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	4413      	add	r3, r2
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	440b      	add	r3, r1
 800268a:	3308      	adds	r3, #8
 800268c:	2200      	movs	r2, #0
 800268e:	601a      	str	r2, [r3, #0]
 8002690:	e013      	b.n	80026ba <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8002692:	7bfa      	ldrb	r2, [r7, #15]
 8002694:	4916      	ldr	r1, [pc, #88]	; (80026f0 <RescheduleTimerList+0x128>)
 8002696:	4613      	mov	r3, r2
 8002698:	005b      	lsls	r3, r3, #1
 800269a:	4413      	add	r3, r2
 800269c:	00db      	lsls	r3, r3, #3
 800269e:	440b      	add	r3, r1
 80026a0:	3308      	adds	r3, #8
 80026a2:	6819      	ldr	r1, [r3, #0]
 80026a4:	88fb      	ldrh	r3, [r7, #6]
 80026a6:	7bfa      	ldrb	r2, [r7, #15]
 80026a8:	1ac9      	subs	r1, r1, r3
 80026aa:	4811      	ldr	r0, [pc, #68]	; (80026f0 <RescheduleTimerList+0x128>)
 80026ac:	4613      	mov	r3, r2
 80026ae:	005b      	lsls	r3, r3, #1
 80026b0:	4413      	add	r3, r2
 80026b2:	00db      	lsls	r3, r3, #3
 80026b4:	4403      	add	r3, r0
 80026b6:	3308      	adds	r3, #8
 80026b8:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 80026ba:	7bfa      	ldrb	r2, [r7, #15]
 80026bc:	490c      	ldr	r1, [pc, #48]	; (80026f0 <RescheduleTimerList+0x128>)
 80026be:	4613      	mov	r3, r2
 80026c0:	005b      	lsls	r3, r3, #1
 80026c2:	4413      	add	r3, r2
 80026c4:	00db      	lsls	r3, r3, #3
 80026c6:	440b      	add	r3, r1
 80026c8:	3315      	adds	r3, #21
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80026ce:	7bfb      	ldrb	r3, [r7, #15]
 80026d0:	2b06      	cmp	r3, #6
 80026d2:	d1c7      	bne.n	8002664 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 80026d4:	89bb      	ldrh	r3, [r7, #12]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7ff ff1e 	bl	8002518 <RestartWakeupCounter>

  return ;
 80026dc:	bf00      	nop
}
 80026de:	3710      	adds	r7, #16
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	40002800 	.word	0x40002800
 80026e8:	20000750 	.word	0x20000750
 80026ec:	200004b8 	.word	0x200004b8
 80026f0:	20000428 	.word	0x20000428
 80026f4:	200004c0 	.word	0x200004c0
 80026f8:	200004c6 	.word	0x200004c6

080026fc <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b08a      	sub	sp, #40	; 0x28
 8002700:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002702:	f3ef 8310 	mrs	r3, PRIMASK
 8002706:	617b      	str	r3, [r7, #20]
  return(result);
 8002708:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800270a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800270c:	b672      	cpsid	i
}
 800270e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002710:	4b59      	ldr	r3, [pc, #356]	; (8002878 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	22ca      	movs	r2, #202	; 0xca
 8002716:	625a      	str	r2, [r3, #36]	; 0x24
 8002718:	4b57      	ldr	r3, [pc, #348]	; (8002878 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2253      	movs	r2, #83	; 0x53
 800271e:	625a      	str	r2, [r3, #36]	; 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8002720:	4b55      	ldr	r3, [pc, #340]	; (8002878 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	689a      	ldr	r2, [r3, #8]
 8002726:	4b54      	ldr	r3, [pc, #336]	; (8002878 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800272e:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8002730:	4b52      	ldr	r3, [pc, #328]	; (800287c <HW_TS_RTC_Wakeup_Handler+0x180>)
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8002738:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800273c:	4950      	ldr	r1, [pc, #320]	; (8002880 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800273e:	4613      	mov	r3, r2
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	4413      	add	r3, r2
 8002744:	00db      	lsls	r3, r3, #3
 8002746:	440b      	add	r3, r1
 8002748:	330c      	adds	r3, #12
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	b2db      	uxtb	r3, r3
 800274e:	2b02      	cmp	r3, #2
 8002750:	d16e      	bne.n	8002830 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8002752:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002756:	494a      	ldr	r1, [pc, #296]	; (8002880 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002758:	4613      	mov	r3, r2
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	4413      	add	r3, r2
 800275e:	00db      	lsls	r3, r3, #3
 8002760:	440b      	add	r3, r1
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8002766:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800276a:	4945      	ldr	r1, [pc, #276]	; (8002880 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800276c:	4613      	mov	r3, r2
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	4413      	add	r3, r2
 8002772:	00db      	lsls	r3, r3, #3
 8002774:	440b      	add	r3, r1
 8002776:	3310      	adds	r3, #16
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 800277c:	4b41      	ldr	r3, [pc, #260]	; (8002884 <HW_TS_RTC_Wakeup_Handler+0x188>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	b2db      	uxtb	r3, r3
 8002782:	2b00      	cmp	r3, #0
 8002784:	d04c      	beq.n	8002820 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8002786:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800278a:	493d      	ldr	r1, [pc, #244]	; (8002880 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800278c:	4613      	mov	r3, r2
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	4413      	add	r3, r2
 8002792:	00db      	lsls	r3, r3, #3
 8002794:	440b      	add	r3, r1
 8002796:	330d      	adds	r3, #13
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	b2db      	uxtb	r3, r3
 800279c:	2b01      	cmp	r3, #1
 800279e:	d124      	bne.n	80027ea <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 80027a0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80027a4:	2101      	movs	r1, #1
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7ff fdf2 	bl	8002390 <UnlinkTimer>
 80027ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ae:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	f383 8810 	msr	PRIMASK, r3
}
 80027b6:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 80027b8:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80027bc:	4930      	ldr	r1, [pc, #192]	; (8002880 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80027be:	4613      	mov	r3, r2
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	4413      	add	r3, r2
 80027c4:	00db      	lsls	r3, r3, #3
 80027c6:	440b      	add	r3, r1
 80027c8:	3304      	adds	r3, #4
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80027d0:	4611      	mov	r1, r2
 80027d2:	4618      	mov	r0, r3
 80027d4:	f000 fa32 	bl	8002c3c <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80027d8:	4b27      	ldr	r3, [pc, #156]	; (8002878 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	22ca      	movs	r2, #202	; 0xca
 80027de:	625a      	str	r2, [r3, #36]	; 0x24
 80027e0:	4b25      	ldr	r3, [pc, #148]	; (8002878 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2253      	movs	r2, #83	; 0x53
 80027e6:	625a      	str	r2, [r3, #36]	; 0x24
 80027e8:	e012      	b.n	8002810 <HW_TS_RTC_Wakeup_Handler+0x114>
 80027ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f383 8810 	msr	PRIMASK, r3
}
 80027f4:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 80027f6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80027fa:	4618      	mov	r0, r3
 80027fc:	f000 f99a 	bl	8002b34 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002800:	4b1d      	ldr	r3, [pc, #116]	; (8002878 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	22ca      	movs	r2, #202	; 0xca
 8002806:	625a      	str	r2, [r3, #36]	; 0x24
 8002808:	4b1b      	ldr	r3, [pc, #108]	; (8002878 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2253      	movs	r2, #83	; 0x53
 800280e:	625a      	str	r2, [r3, #36]	; 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8002810:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002814:	69fa      	ldr	r2, [r7, #28]
 8002816:	4619      	mov	r1, r3
 8002818:	69b8      	ldr	r0, [r7, #24]
 800281a:	f000 fa95 	bl	8002d48 <HW_TS_RTC_Int_AppNot>
 800281e:	e022      	b.n	8002866 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8002820:	f7ff fed2 	bl	80025c8 <RescheduleTimerList>
 8002824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002826:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	f383 8810 	msr	PRIMASK, r3
}
 800282e:	e01a      	b.n	8002866 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002830:	bf00      	nop
 8002832:	4b11      	ldr	r3, [pc, #68]	; (8002878 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	f003 0304 	and.w	r3, r3, #4
 800283c:	2b00      	cmp	r3, #0
 800283e:	d0f8      	beq.n	8002832 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002840:	4b0d      	ldr	r3, [pc, #52]	; (8002878 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	b2da      	uxtb	r2, r3
 8002848:	4b0b      	ldr	r3, [pc, #44]	; (8002878 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002850:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002852:	4b0d      	ldr	r3, [pc, #52]	; (8002888 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8002854:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002858:	60da      	str	r2, [r3, #12]
 800285a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800285c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	f383 8810 	msr	PRIMASK, r3
}
 8002864:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002866:	4b04      	ldr	r3, [pc, #16]	; (8002878 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	22ff      	movs	r2, #255	; 0xff
 800286c:	625a      	str	r2, [r3, #36]	; 0x24

  return;
 800286e:	bf00      	nop
}
 8002870:	3728      	adds	r7, #40	; 0x28
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	20000750 	.word	0x20000750
 800287c:	200004b8 	.word	0x200004b8
 8002880:	20000428 	.word	0x20000428
 8002884:	200004c0 	.word	0x200004c0
 8002888:	58000800 	.word	0x58000800

0800288c <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b088      	sub	sp, #32
 8002890:	af00      	add	r7, sp, #0
 8002892:	4603      	mov	r3, r0
 8002894:	6039      	str	r1, [r7, #0]
 8002896:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002898:	4b5e      	ldr	r3, [pc, #376]	; (8002a14 <HW_TS_Init+0x188>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	22ca      	movs	r2, #202	; 0xca
 800289e:	625a      	str	r2, [r3, #36]	; 0x24
 80028a0:	4b5c      	ldr	r3, [pc, #368]	; (8002a14 <HW_TS_Init+0x188>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2253      	movs	r2, #83	; 0x53
 80028a6:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80028a8:	4b5b      	ldr	r3, [pc, #364]	; (8002a18 <HW_TS_Init+0x18c>)
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	4a5a      	ldr	r2, [pc, #360]	; (8002a18 <HW_TS_Init+0x18c>)
 80028ae:	f043 0320 	orr.w	r3, r3, #32
 80028b2:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 80028b4:	4b58      	ldr	r3, [pc, #352]	; (8002a18 <HW_TS_Init+0x18c>)
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	f003 0307 	and.w	r3, r3, #7
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	f1c3 0304 	rsb	r3, r3, #4
 80028c4:	b2da      	uxtb	r2, r3
 80028c6:	4b55      	ldr	r3, [pc, #340]	; (8002a1c <HW_TS_Init+0x190>)
 80028c8:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 80028ca:	4b53      	ldr	r3, [pc, #332]	; (8002a18 <HW_TS_Init+0x18c>)
 80028cc:	691b      	ldr	r3, [r3, #16]
 80028ce:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80028d2:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 80028d6:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d8:	693a      	ldr	r2, [r7, #16]
 80028da:	fa92 f2a2 	rbit	r2, r2
 80028de:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80028e0:	68fa      	ldr	r2, [r7, #12]
 80028e2:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80028e4:	697a      	ldr	r2, [r7, #20]
 80028e6:	2a00      	cmp	r2, #0
 80028e8:	d101      	bne.n	80028ee <HW_TS_Init+0x62>
  {
    return 32U;
 80028ea:	2220      	movs	r2, #32
 80028ec:	e003      	b.n	80028f6 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 80028ee:	697a      	ldr	r2, [r7, #20]
 80028f0:	fab2 f282 	clz	r2, r2
 80028f4:	b2d2      	uxtb	r2, r2
 80028f6:	40d3      	lsrs	r3, r2
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	3301      	adds	r3, #1
 80028fc:	b2da      	uxtb	r2, r3
 80028fe:	4b48      	ldr	r3, [pc, #288]	; (8002a20 <HW_TS_Init+0x194>)
 8002900:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8002902:	4b45      	ldr	r3, [pc, #276]	; (8002a18 <HW_TS_Init+0x18c>)
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	b29b      	uxth	r3, r3
 8002908:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800290c:	b29b      	uxth	r3, r3
 800290e:	3301      	adds	r3, #1
 8002910:	b29a      	uxth	r2, r3
 8002912:	4b44      	ldr	r3, [pc, #272]	; (8002a24 <HW_TS_Init+0x198>)
 8002914:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8002916:	4b43      	ldr	r3, [pc, #268]	; (8002a24 <HW_TS_Init+0x198>)
 8002918:	881b      	ldrh	r3, [r3, #0]
 800291a:	3b01      	subs	r3, #1
 800291c:	4a40      	ldr	r2, [pc, #256]	; (8002a20 <HW_TS_Init+0x194>)
 800291e:	7812      	ldrb	r2, [r2, #0]
 8002920:	fb02 f303 	mul.w	r3, r2, r3
 8002924:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002928:	4a3c      	ldr	r2, [pc, #240]	; (8002a1c <HW_TS_Init+0x190>)
 800292a:	7812      	ldrb	r2, [r2, #0]
 800292c:	40d3      	lsrs	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002936:	4293      	cmp	r3, r2
 8002938:	d904      	bls.n	8002944 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 800293a:	4b3b      	ldr	r3, [pc, #236]	; (8002a28 <HW_TS_Init+0x19c>)
 800293c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002940:	801a      	strh	r2, [r3, #0]
 8002942:	e003      	b.n	800294c <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8002944:	69bb      	ldr	r3, [r7, #24]
 8002946:	b29a      	uxth	r2, r3
 8002948:	4b37      	ldr	r3, [pc, #220]	; (8002a28 <HW_TS_Init+0x19c>)
 800294a:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 800294c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002950:	f7ff fb9c 	bl	800208c <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002954:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002958:	f7ff fb84 	bl	8002064 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 800295c:	79fb      	ldrb	r3, [r7, #7]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d13d      	bne.n	80029de <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002962:	4b32      	ldr	r3, [pc, #200]	; (8002a2c <HW_TS_Init+0x1a0>)
 8002964:	2201      	movs	r2, #1
 8002966:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002968:	4b31      	ldr	r3, [pc, #196]	; (8002a30 <HW_TS_Init+0x1a4>)
 800296a:	f04f 32ff 	mov.w	r2, #4294967295
 800296e:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002970:	2300      	movs	r3, #0
 8002972:	77fb      	strb	r3, [r7, #31]
 8002974:	e00c      	b.n	8002990 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8002976:	7ffa      	ldrb	r2, [r7, #31]
 8002978:	492e      	ldr	r1, [pc, #184]	; (8002a34 <HW_TS_Init+0x1a8>)
 800297a:	4613      	mov	r3, r2
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	4413      	add	r3, r2
 8002980:	00db      	lsls	r3, r3, #3
 8002982:	440b      	add	r3, r1
 8002984:	330c      	adds	r3, #12
 8002986:	2200      	movs	r2, #0
 8002988:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 800298a:	7ffb      	ldrb	r3, [r7, #31]
 800298c:	3301      	adds	r3, #1
 800298e:	77fb      	strb	r3, [r7, #31]
 8002990:	7ffb      	ldrb	r3, [r7, #31]
 8002992:	2b05      	cmp	r3, #5
 8002994:	d9ef      	bls.n	8002976 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8002996:	4b28      	ldr	r3, [pc, #160]	; (8002a38 <HW_TS_Init+0x1ac>)
 8002998:	2206      	movs	r2, #6
 800299a:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 800299c:	4b1d      	ldr	r3, [pc, #116]	; (8002a14 <HW_TS_Init+0x188>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	689a      	ldr	r2, [r3, #8]
 80029a2:	4b1c      	ldr	r3, [pc, #112]	; (8002a14 <HW_TS_Init+0x188>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029aa:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 80029ac:	4b19      	ldr	r3, [pc, #100]	; (8002a14 <HW_TS_Init+0x188>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	b2da      	uxtb	r2, r3
 80029b4:	4b17      	ldr	r3, [pc, #92]	; (8002a14 <HW_TS_Init+0x188>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80029bc:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 80029be:	4b1f      	ldr	r3, [pc, #124]	; (8002a3c <HW_TS_Init+0x1b0>)
 80029c0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80029c4:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 80029c6:	2003      	movs	r0, #3
 80029c8:	f001 fc01 	bl	80041ce <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 80029cc:	4b11      	ldr	r3, [pc, #68]	; (8002a14 <HW_TS_Init+0x188>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	689a      	ldr	r2, [r3, #8]
 80029d2:	4b10      	ldr	r3, [pc, #64]	; (8002a14 <HW_TS_Init+0x188>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029da:	609a      	str	r2, [r3, #8]
 80029dc:	e009      	b.n	80029f2 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 80029de:	4b0d      	ldr	r3, [pc, #52]	; (8002a14 <HW_TS_Init+0x188>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d002      	beq.n	80029f2 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80029ec:	2003      	movs	r0, #3
 80029ee:	f001 fbe0 	bl	80041b2 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80029f2:	4b08      	ldr	r3, [pc, #32]	; (8002a14 <HW_TS_Init+0x188>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	22ff      	movs	r2, #255	; 0xff
 80029f8:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 80029fa:	2200      	movs	r2, #0
 80029fc:	2103      	movs	r1, #3
 80029fe:	2003      	movs	r0, #3
 8002a00:	f001 fb91 	bl	8004126 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002a04:	2003      	movs	r0, #3
 8002a06:	f001 fba8 	bl	800415a <HAL_NVIC_EnableIRQ>

  return;
 8002a0a:	bf00      	nop
}
 8002a0c:	3720      	adds	r7, #32
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	20000750 	.word	0x20000750
 8002a18:	40002800 	.word	0x40002800
 8002a1c:	200004c1 	.word	0x200004c1
 8002a20:	200004c2 	.word	0x200004c2
 8002a24:	200004c4 	.word	0x200004c4
 8002a28:	200004c6 	.word	0x200004c6
 8002a2c:	200004c0 	.word	0x200004c0
 8002a30:	200004bc 	.word	0x200004bc
 8002a34:	20000428 	.word	0x20000428
 8002a38:	200004b8 	.word	0x200004b8
 8002a3c:	58000800 	.word	0x58000800

08002a40 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b08b      	sub	sp, #44	; 0x2c
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	603b      	str	r3, [r7, #0]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8002a50:	2300      	movs	r3, #0
 8002a52:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a56:	f3ef 8310 	mrs	r3, PRIMASK
 8002a5a:	61fb      	str	r3, [r7, #28]
  return(result);
 8002a5c:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002a5e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8002a60:	b672      	cpsid	i
}
 8002a62:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002a64:	e004      	b.n	8002a70 <HW_TS_Create+0x30>
  {
    loop++;
 8002a66:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002a70:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002a74:	2b05      	cmp	r3, #5
 8002a76:	d80c      	bhi.n	8002a92 <HW_TS_Create+0x52>
 8002a78:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002a7c:	492c      	ldr	r1, [pc, #176]	; (8002b30 <HW_TS_Create+0xf0>)
 8002a7e:	4613      	mov	r3, r2
 8002a80:	005b      	lsls	r3, r3, #1
 8002a82:	4413      	add	r3, r2
 8002a84:	00db      	lsls	r3, r3, #3
 8002a86:	440b      	add	r3, r1
 8002a88:	330c      	adds	r3, #12
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d1e9      	bne.n	8002a66 <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002a92:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002a96:	2b06      	cmp	r3, #6
 8002a98:	d038      	beq.n	8002b0c <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8002a9a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002a9e:	4924      	ldr	r1, [pc, #144]	; (8002b30 <HW_TS_Create+0xf0>)
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	4413      	add	r3, r2
 8002aa6:	00db      	lsls	r3, r3, #3
 8002aa8:	440b      	add	r3, r1
 8002aaa:	330c      	adds	r3, #12
 8002aac:	2201      	movs	r2, #1
 8002aae:	701a      	strb	r2, [r3, #0]
 8002ab0:	6a3b      	ldr	r3, [r7, #32]
 8002ab2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	f383 8810 	msr	PRIMASK, r3
}
 8002aba:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8002abc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002ac0:	491b      	ldr	r1, [pc, #108]	; (8002b30 <HW_TS_Create+0xf0>)
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	4413      	add	r3, r2
 8002ac8:	00db      	lsls	r3, r3, #3
 8002aca:	440b      	add	r3, r1
 8002acc:	3310      	adds	r3, #16
 8002ace:	68fa      	ldr	r2, [r7, #12]
 8002ad0:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 8002ad2:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002ad6:	4916      	ldr	r1, [pc, #88]	; (8002b30 <HW_TS_Create+0xf0>)
 8002ad8:	4613      	mov	r3, r2
 8002ada:	005b      	lsls	r3, r3, #1
 8002adc:	4413      	add	r3, r2
 8002ade:	00db      	lsls	r3, r3, #3
 8002ae0:	440b      	add	r3, r1
 8002ae2:	330d      	adds	r3, #13
 8002ae4:	79fa      	ldrb	r2, [r7, #7]
 8002ae6:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8002ae8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002aec:	4910      	ldr	r1, [pc, #64]	; (8002b30 <HW_TS_Create+0xf0>)
 8002aee:	4613      	mov	r3, r2
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	4413      	add	r3, r2
 8002af4:	00db      	lsls	r3, r3, #3
 8002af6:	440b      	add	r3, r1
 8002af8:	683a      	ldr	r2, [r7, #0]
 8002afa:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002b02:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8002b04:	2300      	movs	r3, #0
 8002b06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002b0a:	e008      	b.n	8002b1e <HW_TS_Create+0xde>
 8002b0c:	6a3b      	ldr	r3, [r7, #32]
 8002b0e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	f383 8810 	msr	PRIMASK, r3
}
 8002b16:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return(localreturnstatus);
 8002b1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	372c      	adds	r7, #44	; 0x2c
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	20000428 	.word	0x20000428

08002b34 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b3e:	f3ef 8310 	mrs	r3, PRIMASK
 8002b42:	60fb      	str	r3, [r7, #12]
  return(result);
 8002b44:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002b46:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002b48:	b672      	cpsid	i
}
 8002b4a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002b4c:	2003      	movs	r0, #3
 8002b4e:	f001 fb12 	bl	8004176 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002b52:	4b34      	ldr	r3, [pc, #208]	; (8002c24 <HW_TS_Stop+0xf0>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	22ca      	movs	r2, #202	; 0xca
 8002b58:	625a      	str	r2, [r3, #36]	; 0x24
 8002b5a:	4b32      	ldr	r3, [pc, #200]	; (8002c24 <HW_TS_Stop+0xf0>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2253      	movs	r2, #83	; 0x53
 8002b60:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002b62:	79fa      	ldrb	r2, [r7, #7]
 8002b64:	4930      	ldr	r1, [pc, #192]	; (8002c28 <HW_TS_Stop+0xf4>)
 8002b66:	4613      	mov	r3, r2
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	4413      	add	r3, r2
 8002b6c:	00db      	lsls	r3, r3, #3
 8002b6e:	440b      	add	r3, r1
 8002b70:	330c      	adds	r3, #12
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d142      	bne.n	8002c00 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
 8002b7c:	2100      	movs	r1, #0
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7ff fc06 	bl	8002390 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002b84:	4b29      	ldr	r3, [pc, #164]	; (8002c2c <HW_TS_Stop+0xf8>)
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002b8a:	7cfb      	ldrb	r3, [r7, #19]
 8002b8c:	2b06      	cmp	r3, #6
 8002b8e:	d12f      	bne.n	8002bf0 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002b90:	4b27      	ldr	r3, [pc, #156]	; (8002c30 <HW_TS_Stop+0xfc>)
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b9c:	d107      	bne.n	8002bae <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8002b9e:	bf00      	nop
 8002ba0:	4b20      	ldr	r3, [pc, #128]	; (8002c24 <HW_TS_Stop+0xf0>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	f003 0304 	and.w	r3, r3, #4
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d1f8      	bne.n	8002ba0 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8002bae:	4b1d      	ldr	r3, [pc, #116]	; (8002c24 <HW_TS_Stop+0xf0>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	689a      	ldr	r2, [r3, #8]
 8002bb4:	4b1b      	ldr	r3, [pc, #108]	; (8002c24 <HW_TS_Stop+0xf0>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002bbc:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002bbe:	bf00      	nop
 8002bc0:	4b18      	ldr	r3, [pc, #96]	; (8002c24 <HW_TS_Stop+0xf0>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	f003 0304 	and.w	r3, r3, #4
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d0f8      	beq.n	8002bc0 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002bce:	4b15      	ldr	r3, [pc, #84]	; (8002c24 <HW_TS_Stop+0xf0>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	b2da      	uxtb	r2, r3
 8002bd6:	4b13      	ldr	r3, [pc, #76]	; (8002c24 <HW_TS_Stop+0xf0>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002bde:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002be0:	4b14      	ldr	r3, [pc, #80]	; (8002c34 <HW_TS_Stop+0x100>)
 8002be2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002be6:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002be8:	2003      	movs	r0, #3
 8002bea:	f001 faf0 	bl	80041ce <HAL_NVIC_ClearPendingIRQ>
 8002bee:	e007      	b.n	8002c00 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002bf0:	4b11      	ldr	r3, [pc, #68]	; (8002c38 <HW_TS_Stop+0x104>)
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	7cfa      	ldrb	r2, [r7, #19]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d001      	beq.n	8002c00 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8002bfc:	f7ff fce4 	bl	80025c8 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002c00:	4b08      	ldr	r3, [pc, #32]	; (8002c24 <HW_TS_Stop+0xf0>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	22ff      	movs	r2, #255	; 0xff
 8002c06:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002c08:	2003      	movs	r0, #3
 8002c0a:	f001 faa6 	bl	800415a <HAL_NVIC_EnableIRQ>
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	f383 8810 	msr	PRIMASK, r3
}
 8002c18:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8002c1a:	bf00      	nop
}
 8002c1c:	3718      	adds	r7, #24
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	20000750 	.word	0x20000750
 8002c28:	20000428 	.word	0x20000428
 8002c2c:	200004b8 	.word	0x200004b8
 8002c30:	40002800 	.word	0x40002800
 8002c34:	58000800 	.word	0x58000800
 8002c38:	200004b9 	.word	0x200004b9

08002c3c <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b086      	sub	sp, #24
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	4603      	mov	r3, r0
 8002c44:	6039      	str	r1, [r7, #0]
 8002c46:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002c48:	79fa      	ldrb	r2, [r7, #7]
 8002c4a:	493b      	ldr	r1, [pc, #236]	; (8002d38 <HW_TS_Start+0xfc>)
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	005b      	lsls	r3, r3, #1
 8002c50:	4413      	add	r3, r2
 8002c52:	00db      	lsls	r3, r3, #3
 8002c54:	440b      	add	r3, r1
 8002c56:	330c      	adds	r3, #12
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d103      	bne.n	8002c68 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002c60:	79fb      	ldrb	r3, [r7, #7]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7ff ff66 	bl	8002b34 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c68:	f3ef 8310 	mrs	r3, PRIMASK
 8002c6c:	60fb      	str	r3, [r7, #12]
  return(result);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002c70:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002c72:	b672      	cpsid	i
}
 8002c74:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002c76:	2003      	movs	r0, #3
 8002c78:	f001 fa7d 	bl	8004176 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002c7c:	4b2f      	ldr	r3, [pc, #188]	; (8002d3c <HW_TS_Start+0x100>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	22ca      	movs	r2, #202	; 0xca
 8002c82:	625a      	str	r2, [r3, #36]	; 0x24
 8002c84:	4b2d      	ldr	r3, [pc, #180]	; (8002d3c <HW_TS_Start+0x100>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2253      	movs	r2, #83	; 0x53
 8002c8a:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8002c8c:	79fa      	ldrb	r2, [r7, #7]
 8002c8e:	492a      	ldr	r1, [pc, #168]	; (8002d38 <HW_TS_Start+0xfc>)
 8002c90:	4613      	mov	r3, r2
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	4413      	add	r3, r2
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	440b      	add	r3, r1
 8002c9a:	330c      	adds	r3, #12
 8002c9c:	2202      	movs	r2, #2
 8002c9e:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8002ca0:	79fa      	ldrb	r2, [r7, #7]
 8002ca2:	4925      	ldr	r1, [pc, #148]	; (8002d38 <HW_TS_Start+0xfc>)
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	4413      	add	r3, r2
 8002caa:	00db      	lsls	r3, r3, #3
 8002cac:	440b      	add	r3, r1
 8002cae:	3308      	adds	r3, #8
 8002cb0:	683a      	ldr	r2, [r7, #0]
 8002cb2:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8002cb4:	79fa      	ldrb	r2, [r7, #7]
 8002cb6:	4920      	ldr	r1, [pc, #128]	; (8002d38 <HW_TS_Start+0xfc>)
 8002cb8:	4613      	mov	r3, r2
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	4413      	add	r3, r2
 8002cbe:	00db      	lsls	r3, r3, #3
 8002cc0:	440b      	add	r3, r1
 8002cc2:	3304      	adds	r3, #4
 8002cc4:	683a      	ldr	r2, [r7, #0]
 8002cc6:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8002cc8:	79fb      	ldrb	r3, [r7, #7]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff fab6 	bl	800223c <linkTimer>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8002cd4:	4b1a      	ldr	r3, [pc, #104]	; (8002d40 <HW_TS_Start+0x104>)
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002cda:	4b1a      	ldr	r3, [pc, #104]	; (8002d44 <HW_TS_Start+0x108>)
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	7c7a      	ldrb	r2, [r7, #17]
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d002      	beq.n	8002cec <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 8002ce6:	f7ff fc6f 	bl	80025c8 <RescheduleTimerList>
 8002cea:	e013      	b.n	8002d14 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8002cec:	79fa      	ldrb	r2, [r7, #7]
 8002cee:	4912      	ldr	r1, [pc, #72]	; (8002d38 <HW_TS_Start+0xfc>)
 8002cf0:	4613      	mov	r3, r2
 8002cf2:	005b      	lsls	r3, r3, #1
 8002cf4:	4413      	add	r3, r2
 8002cf6:	00db      	lsls	r3, r3, #3
 8002cf8:	440b      	add	r3, r1
 8002cfa:	3308      	adds	r3, #8
 8002cfc:	6819      	ldr	r1, [r3, #0]
 8002cfe:	8a7b      	ldrh	r3, [r7, #18]
 8002d00:	79fa      	ldrb	r2, [r7, #7]
 8002d02:	1ac9      	subs	r1, r1, r3
 8002d04:	480c      	ldr	r0, [pc, #48]	; (8002d38 <HW_TS_Start+0xfc>)
 8002d06:	4613      	mov	r3, r2
 8002d08:	005b      	lsls	r3, r3, #1
 8002d0a:	4413      	add	r3, r2
 8002d0c:	00db      	lsls	r3, r3, #3
 8002d0e:	4403      	add	r3, r0
 8002d10:	3308      	adds	r3, #8
 8002d12:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002d14:	4b09      	ldr	r3, [pc, #36]	; (8002d3c <HW_TS_Start+0x100>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	22ff      	movs	r2, #255	; 0xff
 8002d1a:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002d1c:	2003      	movs	r0, #3
 8002d1e:	f001 fa1c 	bl	800415a <HAL_NVIC_EnableIRQ>
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	f383 8810 	msr	PRIMASK, r3
}
 8002d2c:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8002d2e:	bf00      	nop
}
 8002d30:	3718      	adds	r7, #24
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	20000428 	.word	0x20000428
 8002d3c:	20000750 	.word	0x20000750
 8002d40:	200004b8 	.word	0x200004b8
 8002d44:	200004b9 	.word	0x200004b9

08002d48 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	60f8      	str	r0, [r7, #12]
 8002d50:	460b      	mov	r3, r1
 8002d52:	607a      	str	r2, [r7, #4]
 8002d54:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4798      	blx	r3

  return;
 8002d5a:	bf00      	nop
}
 8002d5c:	3710      	adds	r7, #16
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
	...

08002d64 <HW_UART_Receive_IT>:
    void (*HW_hlpuart1RxCb)(void);
    void (*HW_hlpuart1TxCb)(void);
#endif

void HW_UART_Receive_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60b9      	str	r1, [r7, #8]
 8002d6c:	607b      	str	r3, [r7, #4]
 8002d6e:	4603      	mov	r3, r0
 8002d70:	73fb      	strb	r3, [r7, #15]
 8002d72:	4613      	mov	r3, r2
 8002d74:	81bb      	strh	r3, [r7, #12]
    switch (hw_uart_id)
 8002d76:	7bfb      	ldrb	r3, [r7, #15]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d002      	beq.n	8002d82 <HW_UART_Receive_IT+0x1e>
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	d00d      	beq.n	8002d9c <HW_UART_Receive_IT+0x38>
            HW_UART_RX_IT(hlpuart1, LPUART1);
            break;
#endif

        default:
            break;
 8002d80:	e019      	b.n	8002db6 <HW_UART_Receive_IT+0x52>
            HW_UART_RX_IT(huart1, USART1);
 8002d82:	4a0f      	ldr	r2, [pc, #60]	; (8002dc0 <HW_UART_Receive_IT+0x5c>)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6013      	str	r3, [r2, #0]
 8002d88:	4b0e      	ldr	r3, [pc, #56]	; (8002dc4 <HW_UART_Receive_IT+0x60>)
 8002d8a:	4a0f      	ldr	r2, [pc, #60]	; (8002dc8 <HW_UART_Receive_IT+0x64>)
 8002d8c:	601a      	str	r2, [r3, #0]
 8002d8e:	89bb      	ldrh	r3, [r7, #12]
 8002d90:	461a      	mov	r2, r3
 8002d92:	68b9      	ldr	r1, [r7, #8]
 8002d94:	480b      	ldr	r0, [pc, #44]	; (8002dc4 <HW_UART_Receive_IT+0x60>)
 8002d96:	f004 ff2d 	bl	8007bf4 <HAL_UART_Receive_IT>
            break;
 8002d9a:	e00c      	b.n	8002db6 <HW_UART_Receive_IT+0x52>
            HW_UART_RX_IT(hlpuart1, LPUART1);
 8002d9c:	4a0b      	ldr	r2, [pc, #44]	; (8002dcc <HW_UART_Receive_IT+0x68>)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6013      	str	r3, [r2, #0]
 8002da2:	4b0b      	ldr	r3, [pc, #44]	; (8002dd0 <HW_UART_Receive_IT+0x6c>)
 8002da4:	4a0b      	ldr	r2, [pc, #44]	; (8002dd4 <HW_UART_Receive_IT+0x70>)
 8002da6:	601a      	str	r2, [r3, #0]
 8002da8:	89bb      	ldrh	r3, [r7, #12]
 8002daa:	461a      	mov	r2, r3
 8002dac:	68b9      	ldr	r1, [r7, #8]
 8002dae:	4808      	ldr	r0, [pc, #32]	; (8002dd0 <HW_UART_Receive_IT+0x6c>)
 8002db0:	f004 ff20 	bl	8007bf4 <HAL_UART_Receive_IT>
            break;
 8002db4:	bf00      	nop
    }

    return;
 8002db6:	bf00      	nop
}
 8002db8:	3710      	adds	r7, #16
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	200004c8 	.word	0x200004c8
 8002dc4:	200005a8 	.word	0x200005a8
 8002dc8:	40013800 	.word	0x40013800
 8002dcc:	200004d0 	.word	0x200004d0
 8002dd0:	20000514 	.word	0x20000514
 8002dd4:	40008000 	.word	0x40008000

08002dd8 <HW_UART_Transmit_IT>:

void HW_UART_Transmit_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size,  void (*cb)(void))
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60b9      	str	r1, [r7, #8]
 8002de0:	607b      	str	r3, [r7, #4]
 8002de2:	4603      	mov	r3, r0
 8002de4:	73fb      	strb	r3, [r7, #15]
 8002de6:	4613      	mov	r3, r2
 8002de8:	81bb      	strh	r3, [r7, #12]
    switch (hw_uart_id)
 8002dea:	7bfb      	ldrb	r3, [r7, #15]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d002      	beq.n	8002df6 <HW_UART_Transmit_IT+0x1e>
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d00d      	beq.n	8002e10 <HW_UART_Transmit_IT+0x38>
            HW_UART_TX_IT(hlpuart1, LPUART1);
            break;
#endif

        default:
            break;
 8002df4:	e019      	b.n	8002e2a <HW_UART_Transmit_IT+0x52>
            HW_UART_TX_IT(huart1, USART1);
 8002df6:	4a0f      	ldr	r2, [pc, #60]	; (8002e34 <HW_UART_Transmit_IT+0x5c>)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6013      	str	r3, [r2, #0]
 8002dfc:	4b0e      	ldr	r3, [pc, #56]	; (8002e38 <HW_UART_Transmit_IT+0x60>)
 8002dfe:	4a0f      	ldr	r2, [pc, #60]	; (8002e3c <HW_UART_Transmit_IT+0x64>)
 8002e00:	601a      	str	r2, [r3, #0]
 8002e02:	89bb      	ldrh	r3, [r7, #12]
 8002e04:	461a      	mov	r2, r3
 8002e06:	68b9      	ldr	r1, [r7, #8]
 8002e08:	480b      	ldr	r0, [pc, #44]	; (8002e38 <HW_UART_Transmit_IT+0x60>)
 8002e0a:	f004 fe5f 	bl	8007acc <HAL_UART_Transmit_IT>
            break;
 8002e0e:	e00c      	b.n	8002e2a <HW_UART_Transmit_IT+0x52>
            HW_UART_TX_IT(hlpuart1, LPUART1);
 8002e10:	4a0b      	ldr	r2, [pc, #44]	; (8002e40 <HW_UART_Transmit_IT+0x68>)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6013      	str	r3, [r2, #0]
 8002e16:	4b0b      	ldr	r3, [pc, #44]	; (8002e44 <HW_UART_Transmit_IT+0x6c>)
 8002e18:	4a0b      	ldr	r2, [pc, #44]	; (8002e48 <HW_UART_Transmit_IT+0x70>)
 8002e1a:	601a      	str	r2, [r3, #0]
 8002e1c:	89bb      	ldrh	r3, [r7, #12]
 8002e1e:	461a      	mov	r2, r3
 8002e20:	68b9      	ldr	r1, [r7, #8]
 8002e22:	4808      	ldr	r0, [pc, #32]	; (8002e44 <HW_UART_Transmit_IT+0x6c>)
 8002e24:	f004 fe52 	bl	8007acc <HAL_UART_Transmit_IT>
            break;
 8002e28:	bf00      	nop
    }

    return;
 8002e2a:	bf00      	nop
}
 8002e2c:	3710      	adds	r7, #16
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	200004cc 	.word	0x200004cc
 8002e38:	200005a8 	.word	0x200005a8
 8002e3c:	40013800 	.word	0x40013800
 8002e40:	200004d4 	.word	0x200004d4
 8002e44:	20000514 	.word	0x20000514
 8002e48:	40008000 	.word	0x40008000

08002e4c <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60b9      	str	r1, [r7, #8]
 8002e54:	607b      	str	r3, [r7, #4]
 8002e56:	4603      	mov	r3, r0
 8002e58:	73fb      	strb	r3, [r7, #15]
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 8002e62:	2300      	movs	r3, #0
 8002e64:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 8002e66:	7bfb      	ldrb	r3, [r7, #15]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d002      	beq.n	8002e72 <HW_UART_Transmit_DMA+0x26>
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d00f      	beq.n	8002e90 <HW_UART_Transmit_DMA+0x44>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 8002e70:	e01d      	b.n	8002eae <HW_UART_Transmit_DMA+0x62>
            HW_huart1TxCb = cb;
 8002e72:	4a1f      	ldr	r2, [pc, #124]	; (8002ef0 <HW_UART_Transmit_DMA+0xa4>)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 8002e78:	4b1e      	ldr	r3, [pc, #120]	; (8002ef4 <HW_UART_Transmit_DMA+0xa8>)
 8002e7a:	4a1f      	ldr	r2, [pc, #124]	; (8002ef8 <HW_UART_Transmit_DMA+0xac>)
 8002e7c:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 8002e7e:	89bb      	ldrh	r3, [r7, #12]
 8002e80:	461a      	mov	r2, r3
 8002e82:	68b9      	ldr	r1, [r7, #8]
 8002e84:	481b      	ldr	r0, [pc, #108]	; (8002ef4 <HW_UART_Transmit_DMA+0xa8>)
 8002e86:	f004 ff01 	bl	8007c8c <HAL_UART_Transmit_DMA>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	75fb      	strb	r3, [r7, #23]
            break;
 8002e8e:	e00e      	b.n	8002eae <HW_UART_Transmit_DMA+0x62>
            HW_hlpuart1TxCb = cb;
 8002e90:	4a1a      	ldr	r2, [pc, #104]	; (8002efc <HW_UART_Transmit_DMA+0xb0>)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6013      	str	r3, [r2, #0]
            hlpuart1.Instance = LPUART1;
 8002e96:	4b1a      	ldr	r3, [pc, #104]	; (8002f00 <HW_UART_Transmit_DMA+0xb4>)
 8002e98:	4a1a      	ldr	r2, [pc, #104]	; (8002f04 <HW_UART_Transmit_DMA+0xb8>)
 8002e9a:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 8002e9c:	89bb      	ldrh	r3, [r7, #12]
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	68b9      	ldr	r1, [r7, #8]
 8002ea2:	4817      	ldr	r0, [pc, #92]	; (8002f00 <HW_UART_Transmit_DMA+0xb4>)
 8002ea4:	f004 fef2 	bl	8007c8c <HAL_UART_Transmit_DMA>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	75fb      	strb	r3, [r7, #23]
            break;
 8002eac:	bf00      	nop
    }

    switch (hal_status)
 8002eae:	7dfb      	ldrb	r3, [r7, #23]
 8002eb0:	2b03      	cmp	r3, #3
 8002eb2:	d817      	bhi.n	8002ee4 <HW_UART_Transmit_DMA+0x98>
 8002eb4:	a201      	add	r2, pc, #4	; (adr r2, 8002ebc <HW_UART_Transmit_DMA+0x70>)
 8002eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eba:	bf00      	nop
 8002ebc:	08002ecd 	.word	0x08002ecd
 8002ec0:	08002ed3 	.word	0x08002ed3
 8002ec4:	08002ed9 	.word	0x08002ed9
 8002ec8:	08002edf 	.word	0x08002edf
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	75bb      	strb	r3, [r7, #22]
            break;
 8002ed0:	e009      	b.n	8002ee6 <HW_UART_Transmit_DMA+0x9a>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	75bb      	strb	r3, [r7, #22]
            break;
 8002ed6:	e006      	b.n	8002ee6 <HW_UART_Transmit_DMA+0x9a>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 8002ed8:	2302      	movs	r3, #2
 8002eda:	75bb      	strb	r3, [r7, #22]
            break;
 8002edc:	e003      	b.n	8002ee6 <HW_UART_Transmit_DMA+0x9a>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	75bb      	strb	r3, [r7, #22]
            break;
 8002ee2:	e000      	b.n	8002ee6 <HW_UART_Transmit_DMA+0x9a>

        default:
            break;
 8002ee4:	bf00      	nop
    }

    return hw_status;
 8002ee6:	7dbb      	ldrb	r3, [r7, #22]
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3718      	adds	r7, #24
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	200004cc 	.word	0x200004cc
 8002ef4:	200005a8 	.word	0x200005a8
 8002ef8:	40013800 	.word	0x40013800
 8002efc:	200004d4 	.word	0x200004d4
 8002f00:	20000514 	.word	0x20000514
 8002f04:	40008000 	.word	0x40008000

08002f08 <HAL_UART_RxCpltCallback>:

    return;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a0f      	ldr	r2, [pc, #60]	; (8002f54 <HAL_UART_RxCpltCallback+0x4c>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d00a      	beq.n	8002f30 <HAL_UART_RxCpltCallback+0x28>
 8002f1a:	4a0f      	ldr	r2, [pc, #60]	; (8002f58 <HAL_UART_RxCpltCallback+0x50>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d10f      	bne.n	8002f40 <HAL_UART_RxCpltCallback+0x38>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1RxCb)
 8002f20:	4b0e      	ldr	r3, [pc, #56]	; (8002f5c <HAL_UART_RxCpltCallback+0x54>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00d      	beq.n	8002f44 <HAL_UART_RxCpltCallback+0x3c>
            {
                HW_huart1RxCb();
 8002f28:	4b0c      	ldr	r3, [pc, #48]	; (8002f5c <HAL_UART_RxCpltCallback+0x54>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4798      	blx	r3
            }
            break;
 8002f2e:	e009      	b.n	8002f44 <HAL_UART_RxCpltCallback+0x3c>
#endif

#if (CFG_HW_LPUART1_ENABLED == 1)
        case (uint32_t)LPUART1:
            if(HW_hlpuart1RxCb)
 8002f30:	4b0b      	ldr	r3, [pc, #44]	; (8002f60 <HAL_UART_RxCpltCallback+0x58>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d007      	beq.n	8002f48 <HAL_UART_RxCpltCallback+0x40>
            {
                HW_hlpuart1RxCb();
 8002f38:	4b09      	ldr	r3, [pc, #36]	; (8002f60 <HAL_UART_RxCpltCallback+0x58>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4798      	blx	r3
            }
            break;
 8002f3e:	e003      	b.n	8002f48 <HAL_UART_RxCpltCallback+0x40>
#endif

        default:
            break;
 8002f40:	bf00      	nop
 8002f42:	e002      	b.n	8002f4a <HAL_UART_RxCpltCallback+0x42>
            break;
 8002f44:	bf00      	nop
 8002f46:	e000      	b.n	8002f4a <HAL_UART_RxCpltCallback+0x42>
            break;
 8002f48:	bf00      	nop
    }

    return;
 8002f4a:	bf00      	nop
}
 8002f4c:	3708      	adds	r7, #8
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	40008000 	.word	0x40008000
 8002f58:	40013800 	.word	0x40013800
 8002f5c:	200004c8 	.word	0x200004c8
 8002f60:	200004d0 	.word	0x200004d0

08002f64 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a0f      	ldr	r2, [pc, #60]	; (8002fb0 <HAL_UART_TxCpltCallback+0x4c>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d00a      	beq.n	8002f8c <HAL_UART_TxCpltCallback+0x28>
 8002f76:	4a0f      	ldr	r2, [pc, #60]	; (8002fb4 <HAL_UART_TxCpltCallback+0x50>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d10f      	bne.n	8002f9c <HAL_UART_TxCpltCallback+0x38>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 8002f7c:	4b0e      	ldr	r3, [pc, #56]	; (8002fb8 <HAL_UART_TxCpltCallback+0x54>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d00d      	beq.n	8002fa0 <HAL_UART_TxCpltCallback+0x3c>
            {
                HW_huart1TxCb();
 8002f84:	4b0c      	ldr	r3, [pc, #48]	; (8002fb8 <HAL_UART_TxCpltCallback+0x54>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4798      	blx	r3
            }
            break;
 8002f8a:	e009      	b.n	8002fa0 <HAL_UART_TxCpltCallback+0x3c>
#endif

#if (CFG_HW_LPUART1_ENABLED == 1)
        case (uint32_t)LPUART1:
            if(HW_hlpuart1TxCb)
 8002f8c:	4b0b      	ldr	r3, [pc, #44]	; (8002fbc <HAL_UART_TxCpltCallback+0x58>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d007      	beq.n	8002fa4 <HAL_UART_TxCpltCallback+0x40>
            {
                HW_hlpuart1TxCb();
 8002f94:	4b09      	ldr	r3, [pc, #36]	; (8002fbc <HAL_UART_TxCpltCallback+0x58>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4798      	blx	r3
            }
            break;
 8002f9a:	e003      	b.n	8002fa4 <HAL_UART_TxCpltCallback+0x40>
#endif

        default:
            break;
 8002f9c:	bf00      	nop
 8002f9e:	e002      	b.n	8002fa6 <HAL_UART_TxCpltCallback+0x42>
            break;
 8002fa0:	bf00      	nop
 8002fa2:	e000      	b.n	8002fa6 <HAL_UART_TxCpltCallback+0x42>
            break;
 8002fa4:	bf00      	nop
    }

    return;
 8002fa6:	bf00      	nop
}
 8002fa8:	3708      	adds	r7, #8
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	40008000 	.word	0x40008000
 8002fb4:	40013800 	.word	0x40013800
 8002fb8:	200004cc 	.word	0x200004cc
 8002fbc:	200004d4 	.word	0x200004d4

08002fc0 <LL_RCC_LSE_SetDriveCapability>:
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8002fc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fd0:	f023 0218 	bic.w	r2, r3, #24
 8002fd4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002fe0:	bf00      	nop
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr

08002fec <LL_AHB1_GRP1_EnableClock>:
{
 8002fec:	b480      	push	{r7}
 8002fee:	b085      	sub	sp, #20
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002ff4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ff8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002ffa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4313      	orrs	r3, r2
 8003002:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003004:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003008:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4013      	ands	r3, r2
 800300e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003010:	68fb      	ldr	r3, [r7, #12]
}
 8003012:	bf00      	nop
 8003014:	3714      	adds	r7, #20
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr

0800301e <LL_AHB2_GRP1_EnableClock>:
{
 800301e:	b480      	push	{r7}
 8003020:	b085      	sub	sp, #20
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003026:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800302a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800302c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	4313      	orrs	r3, r2
 8003034:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003036:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800303a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	4013      	ands	r3, r2
 8003040:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003042:	68fb      	ldr	r3, [r7, #12]
}
 8003044:	bf00      	nop
 8003046:	3714      	adds	r7, #20
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr

08003050 <LL_APB1_GRP1_EnableClock>:
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003058:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800305c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800305e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4313      	orrs	r3, r2
 8003066:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003068:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800306c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4013      	ands	r3, r2
 8003072:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003074:	68fb      	ldr	r3, [r7, #12]
}
 8003076:	bf00      	nop
 8003078:	3714      	adds	r7, #20
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
	...

08003084 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003088:	f000 fe70 	bl	8003d6c <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 800308c:	f7fe fe20 	bl	8001cd0 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003090:	f000 f81c 	bl	80030cc <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8003094:	f000 f876 	bl	8003184 <PeriphCommonClock_Config>

  /* IPCC initialisation */
   MX_IPCC_Init();
 8003098:	f000 f890 	bl	80031bc <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800309c:	f000 f9a2 	bl	80033e4 <MX_GPIO_Init>
  MX_DMA_Init();
 80030a0:	f000 f986 	bl	80033b0 <MX_DMA_Init>
  MX_RF_Init();
 80030a4:	f000 f948 	bl	8003338 <MX_RF_Init>
  MX_RTC_Init();
 80030a8:	f000 f94e 	bl	8003348 <MX_RTC_Init>
  MX_I2C1_Init();
 80030ac:	f000 f89a 	bl	80031e4 <MX_I2C1_Init>

      /*--[ Scanning Done ]--*/
  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 80030b0:	f7fe fe1c 	bl	8001cec <MX_APPE_Init>



   sensirion_i2c_init(&hi2c1);
 80030b4:	4804      	ldr	r0, [pc, #16]	; (80030c8 <main+0x44>)
 80030b6:	f7fd fb49 	bl	800074c <sensirion_i2c_init>

   sht4x_enable_low_power_mode(1);
 80030ba:	2001      	movs	r0, #1
 80030bc:	f7fd fbc8 	bl	8000850 <sht4x_enable_low_power_mode>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

    MX_APPE_Process();
 80030c0:	f7fe ff28 	bl	8001f14 <MX_APPE_Process>
 80030c4:	e7fc      	b.n	80030c0 <main+0x3c>
 80030c6:	bf00      	nop
 80030c8:	200006fc 	.word	0x200006fc

080030cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b09a      	sub	sp, #104	; 0x68
 80030d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80030d2:	f107 0320 	add.w	r3, r7, #32
 80030d6:	2248      	movs	r2, #72	; 0x48
 80030d8:	2100      	movs	r1, #0
 80030da:	4618      	mov	r0, r3
 80030dc:	f00a f90c 	bl	800d2f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80030e0:	1d3b      	adds	r3, r7, #4
 80030e2:	2200      	movs	r2, #0
 80030e4:	601a      	str	r2, [r3, #0]
 80030e6:	605a      	str	r2, [r3, #4]
 80030e8:	609a      	str	r2, [r3, #8]
 80030ea:	60da      	str	r2, [r3, #12]
 80030ec:	611a      	str	r2, [r3, #16]
 80030ee:	615a      	str	r2, [r3, #20]
 80030f0:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80030f2:	f002 fc75 	bl	80059e0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80030f6:	2000      	movs	r0, #0
 80030f8:	f7ff ff62 	bl	8002fc0 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80030fc:	4b20      	ldr	r3, [pc, #128]	; (8003180 <SystemClock_Config+0xb4>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003104:	4a1e      	ldr	r2, [pc, #120]	; (8003180 <SystemClock_Config+0xb4>)
 8003106:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800310a:	6013      	str	r3, [r2, #0]
 800310c:	4b1c      	ldr	r3, [pc, #112]	; (8003180 <SystemClock_Config+0xb4>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003114:	603b      	str	r3, [r7, #0]
 8003116:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8003118:	2307      	movs	r3, #7
 800311a:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800311c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003120:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003122:	2301      	movs	r3, #1
 8003124:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003126:	f44f 7380 	mov.w	r3, #256	; 0x100
 800312a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800312c:	2340      	movs	r3, #64	; 0x40
 800312e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003130:	2300      	movs	r3, #0
 8003132:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003134:	f107 0320 	add.w	r3, r7, #32
 8003138:	4618      	mov	r0, r3
 800313a:	f003 f863 	bl	8006204 <HAL_RCC_OscConfig>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d001      	beq.n	8003148 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8003144:	f000 f978 	bl	8003438 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8003148:	236f      	movs	r3, #111	; 0x6f
 800314a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800314c:	2302      	movs	r3, #2
 800314e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003150:	2300      	movs	r3, #0
 8003152:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003154:	2300      	movs	r3, #0
 8003156:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003158:	2300      	movs	r3, #0
 800315a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 800315c:	2300      	movs	r3, #0
 800315e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8003160:	2300      	movs	r3, #0
 8003162:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003164:	1d3b      	adds	r3, r7, #4
 8003166:	2101      	movs	r1, #1
 8003168:	4618      	mov	r0, r3
 800316a:	f003 fbbf 	bl	80068ec <HAL_RCC_ClockConfig>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d001      	beq.n	8003178 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8003174:	f000 f960 	bl	8003438 <Error_Handler>
  }
}
 8003178:	bf00      	nop
 800317a:	3768      	adds	r7, #104	; 0x68
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	58000400 	.word	0x58000400

08003184 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b094      	sub	sp, #80	; 0x50
 8003188:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800318a:	463b      	mov	r3, r7
 800318c:	2250      	movs	r2, #80	; 0x50
 800318e:	2100      	movs	r1, #0
 8003190:	4618      	mov	r0, r3
 8003192:	f00a f8b1 	bl	800d2f8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RFWAKEUP;
 8003196:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800319a:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 800319c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80031a0:	647b      	str	r3, [r7, #68]	; 0x44
  //PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 // PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031a2:	463b      	mov	r3, r7
 80031a4:	4618      	mov	r0, r3
 80031a6:	f003 ffde 	bl	8007166 <HAL_RCCEx_PeriphCLKConfig>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d001      	beq.n	80031b4 <PeriphCommonClock_Config+0x30>
  {
    Error_Handler();
 80031b0:	f000 f942 	bl	8003438 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 80031b4:	bf00      	nop
 80031b6:	3750      	adds	r7, #80	; 0x50
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}

080031bc <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 80031c0:	4b06      	ldr	r3, [pc, #24]	; (80031dc <MX_IPCC_Init+0x20>)
 80031c2:	4a07      	ldr	r2, [pc, #28]	; (80031e0 <MX_IPCC_Init+0x24>)
 80031c4:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 80031c6:	4805      	ldr	r0, [pc, #20]	; (80031dc <MX_IPCC_Init+0x20>)
 80031c8:	f002 fb84 	bl	80058d4 <HAL_IPCC_Init>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 80031d2:	f000 f931 	bl	8003438 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 80031d6:	bf00      	nop
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	200004d8 	.word	0x200004d8
 80031e0:	58000c00 	.word	0x58000c00

080031e4 <MX_I2C1_Init>:
/**
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void) {
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b086      	sub	sp, #24
 80031e8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	// Configure PB8 and PB9 as alternate function pins
	  __HAL_RCC_I2C1_CLK_ENABLE();
 80031ea:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80031ee:	f7ff ff2f 	bl	8003050 <LL_APB1_GRP1_EnableClock>
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80031f2:	2002      	movs	r0, #2
 80031f4:	f7ff ff13 	bl	800301e <LL_AHB2_GRP1_EnableClock>
	GPIO_InitTypeDef gpio_init;
	gpio_init.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 80031f8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80031fc:	607b      	str	r3, [r7, #4]
	gpio_init.Mode = GPIO_MODE_AF_OD;
 80031fe:	2312      	movs	r3, #18
 8003200:	60bb      	str	r3, [r7, #8]
	gpio_init.Pull = GPIO_PULLUP;
 8003202:	2301      	movs	r3, #1
 8003204:	60fb      	str	r3, [r7, #12]
	gpio_init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003206:	2303      	movs	r3, #3
 8003208:	613b      	str	r3, [r7, #16]
	gpio_init.Alternate = GPIO_AF4_I2C1;
 800320a:	2304      	movs	r3, #4
 800320c:	617b      	str	r3, [r7, #20]

	HAL_GPIO_Init(GPIOB, &gpio_init);
 800320e:	1d3b      	adds	r3, r7, #4
 8003210:	4619      	mov	r1, r3
 8003212:	4820      	ldr	r0, [pc, #128]	; (8003294 <MX_I2C1_Init+0xb0>)
 8003214:	f001 fbda 	bl	80049cc <HAL_GPIO_Init>
	 hi2c1.Instance = I2C1;
 8003218:	4b1f      	ldr	r3, [pc, #124]	; (8003298 <MX_I2C1_Init+0xb4>)
 800321a:	4a20      	ldr	r2, [pc, #128]	; (800329c <MX_I2C1_Init+0xb8>)
 800321c:	601a      	str	r2, [r3, #0]
	  hi2c1.Init.Timing = 0x00000E14;
 800321e:	4b1e      	ldr	r3, [pc, #120]	; (8003298 <MX_I2C1_Init+0xb4>)
 8003220:	f640 6214 	movw	r2, #3604	; 0xe14
 8003224:	605a      	str	r2, [r3, #4]
	  hi2c1.Init.OwnAddress1 = 0x00;
 8003226:	4b1c      	ldr	r3, [pc, #112]	; (8003298 <MX_I2C1_Init+0xb4>)
 8003228:	2200      	movs	r2, #0
 800322a:	609a      	str	r2, [r3, #8]
	  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800322c:	4b1a      	ldr	r3, [pc, #104]	; (8003298 <MX_I2C1_Init+0xb4>)
 800322e:	2201      	movs	r2, #1
 8003230:	60da      	str	r2, [r3, #12]
	  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003232:	4b19      	ldr	r3, [pc, #100]	; (8003298 <MX_I2C1_Init+0xb4>)
 8003234:	2200      	movs	r2, #0
 8003236:	611a      	str	r2, [r3, #16]
	  hi2c1.Init.OwnAddress2 = 0;
 8003238:	4b17      	ldr	r3, [pc, #92]	; (8003298 <MX_I2C1_Init+0xb4>)
 800323a:	2200      	movs	r2, #0
 800323c:	615a      	str	r2, [r3, #20]
	  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800323e:	4b16      	ldr	r3, [pc, #88]	; (8003298 <MX_I2C1_Init+0xb4>)
 8003240:	2200      	movs	r2, #0
 8003242:	619a      	str	r2, [r3, #24]
	  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003244:	4b14      	ldr	r3, [pc, #80]	; (8003298 <MX_I2C1_Init+0xb4>)
 8003246:	2200      	movs	r2, #0
 8003248:	61da      	str	r2, [r3, #28]
	  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800324a:	4b13      	ldr	r3, [pc, #76]	; (8003298 <MX_I2C1_Init+0xb4>)
 800324c:	2200      	movs	r2, #0
 800324e:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003250:	4811      	ldr	r0, [pc, #68]	; (8003298 <MX_I2C1_Init+0xb4>)
 8003252:	f001 fd99 	bl	8004d88 <HAL_I2C_Init>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d001      	beq.n	8003260 <MX_I2C1_Init+0x7c>
	  {
	    Error_Handler();
 800325c:	f000 f8ec 	bl	8003438 <Error_Handler>
	  }
	  /** Configure Analogue filter
	  */
	  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003260:	2100      	movs	r1, #0
 8003262:	480d      	ldr	r0, [pc, #52]	; (8003298 <MX_I2C1_Init+0xb4>)
 8003264:	f002 fa8c 	bl	8005780 <HAL_I2CEx_ConfigAnalogFilter>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <MX_I2C1_Init+0x8e>
	  {
	    Error_Handler();
 800326e:	f000 f8e3 	bl	8003438 <Error_Handler>
	  }
	  /** Configure Digital filter
	  */
	  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003272:	2100      	movs	r1, #0
 8003274:	4808      	ldr	r0, [pc, #32]	; (8003298 <MX_I2C1_Init+0xb4>)
 8003276:	f002 face 	bl	8005816 <HAL_I2CEx_ConfigDigitalFilter>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d001      	beq.n	8003284 <MX_I2C1_Init+0xa0>
	  {
	    Error_Handler();
 8003280:	f000 f8da 	bl	8003438 <Error_Handler>
	  }
	  /** I2C Enable Fast Mode Plus
	  */
	  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8003284:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003288:	f002 fb12 	bl	80058b0 <HAL_I2CEx_EnableFastModePlus>
}
 800328c:	bf00      	nop
 800328e:	3718      	adds	r7, #24
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	48000400 	.word	0x48000400
 8003298:	200006fc 	.word	0x200006fc
 800329c:	40005400 	.word	0x40005400

080032a0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_LPUART1_UART_Init(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80032a4:	4b22      	ldr	r3, [pc, #136]	; (8003330 <MX_LPUART1_UART_Init+0x90>)
 80032a6:	4a23      	ldr	r2, [pc, #140]	; (8003334 <MX_LPUART1_UART_Init+0x94>)
 80032a8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80032aa:	4b21      	ldr	r3, [pc, #132]	; (8003330 <MX_LPUART1_UART_Init+0x90>)
 80032ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80032b0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80032b2:	4b1f      	ldr	r3, [pc, #124]	; (8003330 <MX_LPUART1_UART_Init+0x90>)
 80032b4:	2200      	movs	r2, #0
 80032b6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80032b8:	4b1d      	ldr	r3, [pc, #116]	; (8003330 <MX_LPUART1_UART_Init+0x90>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80032be:	4b1c      	ldr	r3, [pc, #112]	; (8003330 <MX_LPUART1_UART_Init+0x90>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80032c4:	4b1a      	ldr	r3, [pc, #104]	; (8003330 <MX_LPUART1_UART_Init+0x90>)
 80032c6:	220c      	movs	r2, #12
 80032c8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032ca:	4b19      	ldr	r3, [pc, #100]	; (8003330 <MX_LPUART1_UART_Init+0x90>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80032d0:	4b17      	ldr	r3, [pc, #92]	; (8003330 <MX_LPUART1_UART_Init+0x90>)
 80032d2:	2200      	movs	r2, #0
 80032d4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80032d6:	4b16      	ldr	r3, [pc, #88]	; (8003330 <MX_LPUART1_UART_Init+0x90>)
 80032d8:	2200      	movs	r2, #0
 80032da:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80032dc:	4b14      	ldr	r3, [pc, #80]	; (8003330 <MX_LPUART1_UART_Init+0x90>)
 80032de:	2200      	movs	r2, #0
 80032e0:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80032e2:	4b13      	ldr	r3, [pc, #76]	; (8003330 <MX_LPUART1_UART_Init+0x90>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80032e8:	4811      	ldr	r0, [pc, #68]	; (8003330 <MX_LPUART1_UART_Init+0x90>)
 80032ea:	f004 fb9f 	bl	8007a2c <HAL_UART_Init>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d001      	beq.n	80032f8 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80032f4:	f000 f8a0 	bl	8003438 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80032f8:	2100      	movs	r1, #0
 80032fa:	480d      	ldr	r0, [pc, #52]	; (8003330 <MX_LPUART1_UART_Init+0x90>)
 80032fc:	f006 fe25 	bl	8009f4a <HAL_UARTEx_SetTxFifoThreshold>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d001      	beq.n	800330a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003306:	f000 f897 	bl	8003438 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800330a:	2100      	movs	r1, #0
 800330c:	4808      	ldr	r0, [pc, #32]	; (8003330 <MX_LPUART1_UART_Init+0x90>)
 800330e:	f006 fe5a 	bl	8009fc6 <HAL_UARTEx_SetRxFifoThreshold>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003318:	f000 f88e 	bl	8003438 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800331c:	4804      	ldr	r0, [pc, #16]	; (8003330 <MX_LPUART1_UART_Init+0x90>)
 800331e:	f006 fddb 	bl	8009ed8 <HAL_UARTEx_DisableFifoMode>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d001      	beq.n	800332c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003328:	f000 f886 	bl	8003438 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800332c:	bf00      	nop
 800332e:	bd80      	pop	{r7, pc}
 8003330:	20000514 	.word	0x20000514
 8003334:	40008000 	.word	0x40008000

08003338 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 800333c:	bf00      	nop
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
	...

08003348 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800334c:	4b16      	ldr	r3, [pc, #88]	; (80033a8 <MX_RTC_Init+0x60>)
 800334e:	4a17      	ldr	r2, [pc, #92]	; (80033ac <MX_RTC_Init+0x64>)
 8003350:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003352:	4b15      	ldr	r3, [pc, #84]	; (80033a8 <MX_RTC_Init+0x60>)
 8003354:	2200      	movs	r2, #0
 8003356:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8003358:	4b13      	ldr	r3, [pc, #76]	; (80033a8 <MX_RTC_Init+0x60>)
 800335a:	220f      	movs	r2, #15
 800335c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 800335e:	4b12      	ldr	r3, [pc, #72]	; (80033a8 <MX_RTC_Init+0x60>)
 8003360:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8003364:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003366:	4b10      	ldr	r3, [pc, #64]	; (80033a8 <MX_RTC_Init+0x60>)
 8003368:	2200      	movs	r2, #0
 800336a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800336c:	4b0e      	ldr	r3, [pc, #56]	; (80033a8 <MX_RTC_Init+0x60>)
 800336e:	2200      	movs	r2, #0
 8003370:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003372:	4b0d      	ldr	r3, [pc, #52]	; (80033a8 <MX_RTC_Init+0x60>)
 8003374:	2200      	movs	r2, #0
 8003376:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003378:	4b0b      	ldr	r3, [pc, #44]	; (80033a8 <MX_RTC_Init+0x60>)
 800337a:	2200      	movs	r2, #0
 800337c:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800337e:	480a      	ldr	r0, [pc, #40]	; (80033a8 <MX_RTC_Init+0x60>)
 8003380:	f004 f978 	bl	8007674 <HAL_RTC_Init>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <MX_RTC_Init+0x46>
  {
    Error_Handler();
 800338a:	f000 f855 	bl	8003438 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 800338e:	2200      	movs	r2, #0
 8003390:	2100      	movs	r1, #0
 8003392:	4805      	ldr	r0, [pc, #20]	; (80033a8 <MX_RTC_Init+0x60>)
 8003394:	f004 fa6e 	bl	8007874 <HAL_RTCEx_SetWakeUpTimer_IT>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d001      	beq.n	80033a2 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 800339e:	f000 f84b 	bl	8003438 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80033a2:	bf00      	nop
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	20000750 	.word	0x20000750
 80033ac:	40002800 	.word	0x40002800

080033b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80033b4:	2004      	movs	r0, #4
 80033b6:	f7ff fe19 	bl	8002fec <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80033ba:	2001      	movs	r0, #1
 80033bc:	f7ff fe16 	bl	8002fec <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80033c0:	2200      	movs	r2, #0
 80033c2:	2100      	movs	r1, #0
 80033c4:	200b      	movs	r0, #11
 80033c6:	f000 feae 	bl	8004126 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80033ca:	200b      	movs	r0, #11
 80033cc:	f000 fec5 	bl	800415a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80033d0:	2200      	movs	r2, #0
 80033d2:	2100      	movs	r1, #0
 80033d4:	200c      	movs	r0, #12
 80033d6:	f000 fea6 	bl	8004126 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80033da:	200c      	movs	r0, #12
 80033dc:	f000 febd 	bl	800415a <HAL_NVIC_EnableIRQ>

}
 80033e0:	bf00      	nop
 80033e2:	bd80      	pop	{r7, pc}

080033e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b086      	sub	sp, #24
 80033e8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033ea:	2004      	movs	r0, #4
 80033ec:	f7ff fe17 	bl	800301e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80033f0:	2001      	movs	r0, #1
 80033f2:	f7ff fe14 	bl	800301e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80033f6:	2002      	movs	r0, #2
 80033f8:	f7ff fe11 	bl	800301e <LL_AHB2_GRP1_EnableClock>
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 80033fc:	1d3b      	adds	r3, r7, #4
 80033fe:	2200      	movs	r2, #0
 8003400:	601a      	str	r2, [r3, #0]
 8003402:	605a      	str	r2, [r3, #4]
 8003404:	609a      	str	r2, [r3, #8]
 8003406:	60da      	str	r2, [r3, #12]
 8003408:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800340a:	2303      	movs	r3, #3
 800340c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800340e:	2301      	movs	r3, #1
 8003410:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003412:	2300      	movs	r3, #0
 8003414:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003416:	2300      	movs	r3, #0
 8003418:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800341a:	1d3b      	adds	r3, r7, #4
 800341c:	4619      	mov	r1, r3
 800341e:	4805      	ldr	r0, [pc, #20]	; (8003434 <MX_GPIO_Init+0x50>)
 8003420:	f001 fad4 	bl	80049cc <HAL_GPIO_Init>
  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_1);
 8003424:	2102      	movs	r1, #2
 8003426:	4803      	ldr	r0, [pc, #12]	; (8003434 <MX_GPIO_Init+0x50>)
 8003428:	f001 fc58 	bl	8004cdc <HAL_GPIO_TogglePin>

}
 800342c:	bf00      	nop
 800342e:	3718      	adds	r7, #24
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	48000800 	.word	0x48000800

08003438 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003438:	b480      	push	{r7}
 800343a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800343c:	bf00      	nop
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr

08003446 <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 8003446:	b480      	push	{r7}
 8003448:	b083      	sub	sp, #12
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800344e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003452:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003456:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800345a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4313      	orrs	r3, r2
 8003462:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003466:	bf00      	nop
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr

08003472 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8003472:	b480      	push	{r7}
 8003474:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8003476:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800347a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800347e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003482:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003486:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800348a:	bf00      	nop
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr

08003494 <LL_AHB2_GRP1_EnableClock>:
{
 8003494:	b480      	push	{r7}
 8003496:	b085      	sub	sp, #20
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800349c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80034a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80034ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4013      	ands	r3, r2
 80034b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80034b8:	68fb      	ldr	r3, [r7, #12]
}
 80034ba:	bf00      	nop
 80034bc:	3714      	adds	r7, #20
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr

080034c6 <LL_AHB3_GRP1_EnableClock>:
{
 80034c6:	b480      	push	{r7}
 80034c8:	b085      	sub	sp, #20
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80034ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80034d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4313      	orrs	r3, r2
 80034dc:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80034de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4013      	ands	r3, r2
 80034e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80034ea:	68fb      	ldr	r3, [r7, #12]
}
 80034ec:	bf00      	nop
 80034ee:	3714      	adds	r7, #20
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <LL_APB1_GRP1_EnableClock>:
{
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003500:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003504:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003506:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4313      	orrs	r3, r2
 800350e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003510:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003514:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4013      	ands	r3, r2
 800351a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800351c:	68fb      	ldr	r3, [r7, #12]
}
 800351e:	bf00      	nop
 8003520:	3714      	adds	r7, #20
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr

0800352a <LL_APB1_GRP2_EnableClock>:
{
 800352a:	b480      	push	{r7}
 800352c:	b085      	sub	sp, #20
 800352e:	af00      	add	r7, sp, #0
 8003530:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8003532:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003536:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003538:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4313      	orrs	r3, r2
 8003540:	65cb      	str	r3, [r1, #92]	; 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8003542:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003546:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	4013      	ands	r3, r2
 800354c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800354e:	68fb      	ldr	r3, [r7, #12]
}
 8003550:	bf00      	nop
 8003552:	3714      	adds	r7, #20
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <LL_APB2_GRP1_EnableClock>:
{
 800355c:	b480      	push	{r7}
 800355e:	b085      	sub	sp, #20
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003564:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003568:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800356a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4313      	orrs	r3, r2
 8003572:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003574:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003578:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4013      	ands	r3, r2
 800357e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003580:	68fb      	ldr	r3, [r7, #12]
}
 8003582:	bf00      	nop
 8003584:	3714      	adds	r7, #20
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr

0800358e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800358e:	b580      	push	{r7, lr}
 8003590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8003592:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003596:	f7ff ff96 	bl	80034c6 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_PVM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_PVM_IRQn, 0, 0);
 800359a:	2200      	movs	r2, #0
 800359c:	2100      	movs	r1, #0
 800359e:	2001      	movs	r0, #1
 80035a0:	f000 fdc1 	bl	8004126 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_PVM_IRQn);
 80035a4:	2001      	movs	r0, #1
 80035a6:	f000 fdd8 	bl	800415a <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 80035aa:	2200      	movs	r2, #0
 80035ac:	2100      	movs	r1, #0
 80035ae:	2004      	movs	r0, #4
 80035b0:	f000 fdb9 	bl	8004126 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 80035b4:	2004      	movs	r0, #4
 80035b6:	f000 fdd0 	bl	800415a <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80035ba:	2200      	movs	r2, #0
 80035bc:	2100      	movs	r1, #0
 80035be:	2005      	movs	r0, #5
 80035c0:	f000 fdb1 	bl	8004126 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80035c4:	2005      	movs	r0, #5
 80035c6:	f000 fdc8 	bl	800415a <HAL_NVIC_EnableIRQ>
  /* C2SEV_PWR_C2H_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(C2SEV_PWR_C2H_IRQn, 0, 0);
 80035ca:	2200      	movs	r2, #0
 80035cc:	2100      	movs	r1, #0
 80035ce:	2015      	movs	r0, #21
 80035d0:	f000 fda9 	bl	8004126 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(C2SEV_PWR_C2H_IRQn);
 80035d4:	2015      	movs	r0, #21
 80035d6:	f000 fdc0 	bl	800415a <HAL_NVIC_EnableIRQ>
  /* PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn, 0, 0);
 80035da:	2200      	movs	r2, #0
 80035dc:	2100      	movs	r1, #0
 80035de:	202b      	movs	r0, #43	; 0x2b
 80035e0:	f000 fda1 	bl	8004126 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn);
 80035e4:	202b      	movs	r0, #43	; 0x2b
 80035e6:	f000 fdb8 	bl	800415a <HAL_NVIC_EnableIRQ>
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 80035ea:	2200      	movs	r2, #0
 80035ec:	2100      	movs	r1, #0
 80035ee:	202e      	movs	r0, #46	; 0x2e
 80035f0:	f000 fd99 	bl	8004126 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 80035f4:	202e      	movs	r0, #46	; 0x2e
 80035f6:	f000 fdb0 	bl	800415a <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 80035fa:	2200      	movs	r2, #0
 80035fc:	2100      	movs	r1, #0
 80035fe:	2036      	movs	r0, #54	; 0x36
 8003600:	f000 fd91 	bl	8004126 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8003604:	2036      	movs	r0, #54	; 0x36
 8003606:	f000 fda8 	bl	800415a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800360a:	bf00      	nop
 800360c:	bd80      	pop	{r7, pc}
	...

08003610 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a0d      	ldr	r2, [pc, #52]	; (8003654 <HAL_IPCC_MspInit+0x44>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d113      	bne.n	800364a <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8003622:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003626:	f7ff ff4e 	bl	80034c6 <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 800362a:	2200      	movs	r2, #0
 800362c:	2100      	movs	r1, #0
 800362e:	202c      	movs	r0, #44	; 0x2c
 8003630:	f000 fd79 	bl	8004126 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8003634:	202c      	movs	r0, #44	; 0x2c
 8003636:	f000 fd90 	bl	800415a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 800363a:	2200      	movs	r2, #0
 800363c:	2100      	movs	r1, #0
 800363e:	202d      	movs	r0, #45	; 0x2d
 8003640:	f000 fd71 	bl	8004126 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8003644:	202d      	movs	r0, #45	; 0x2d
 8003646:	f000 fd88 	bl	800415a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 800364a:	bf00      	nop
 800364c:	3708      	adds	r7, #8
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	58000c00 	.word	0x58000c00

08003658 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b09c      	sub	sp, #112	; 0x70
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003660:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003664:	2200      	movs	r2, #0
 8003666:	601a      	str	r2, [r3, #0]
 8003668:	605a      	str	r2, [r3, #4]
 800366a:	609a      	str	r2, [r3, #8]
 800366c:	60da      	str	r2, [r3, #12]
 800366e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003670:	f107 030c 	add.w	r3, r7, #12
 8003674:	2250      	movs	r2, #80	; 0x50
 8003676:	2100      	movs	r1, #0
 8003678:	4618      	mov	r0, r3
 800367a:	f009 fe3d 	bl	800d2f8 <memset>
  if(huart->Instance==LPUART1)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a67      	ldr	r2, [pc, #412]	; (8003820 <HAL_UART_MspInit+0x1c8>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d156      	bne.n	8003736 <HAL_UART_MspInit+0xde>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003688:	2302      	movs	r3, #2
 800368a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800368c:	2300      	movs	r3, #0
 800368e:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003690:	f107 030c 	add.w	r3, r7, #12
 8003694:	4618      	mov	r0, r3
 8003696:	f003 fd66 	bl	8007166 <HAL_RCCEx_PeriphCLKConfig>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d001      	beq.n	80036a4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80036a0:	f7ff feca 	bl	8003438 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80036a4:	2001      	movs	r0, #1
 80036a6:	f7ff ff40 	bl	800352a <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036aa:	2001      	movs	r0, #1
 80036ac:	f7ff fef2 	bl	8003494 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80036b0:	230c      	movs	r3, #12
 80036b2:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036b4:	2302      	movs	r3, #2
 80036b6:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b8:	2300      	movs	r3, #0
 80036ba:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036bc:	2300      	movs	r3, #0
 80036be:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80036c0:	2308      	movs	r3, #8
 80036c2:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036c4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80036c8:	4619      	mov	r1, r3
 80036ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036ce:	f001 f97d 	bl	80049cc <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel1;
 80036d2:	4b54      	ldr	r3, [pc, #336]	; (8003824 <HAL_UART_MspInit+0x1cc>)
 80036d4:	4a54      	ldr	r2, [pc, #336]	; (8003828 <HAL_UART_MspInit+0x1d0>)
 80036d6:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 80036d8:	4b52      	ldr	r3, [pc, #328]	; (8003824 <HAL_UART_MspInit+0x1cc>)
 80036da:	2211      	movs	r2, #17
 80036dc:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80036de:	4b51      	ldr	r3, [pc, #324]	; (8003824 <HAL_UART_MspInit+0x1cc>)
 80036e0:	2210      	movs	r2, #16
 80036e2:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80036e4:	4b4f      	ldr	r3, [pc, #316]	; (8003824 <HAL_UART_MspInit+0x1cc>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80036ea:	4b4e      	ldr	r3, [pc, #312]	; (8003824 <HAL_UART_MspInit+0x1cc>)
 80036ec:	2280      	movs	r2, #128	; 0x80
 80036ee:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80036f0:	4b4c      	ldr	r3, [pc, #304]	; (8003824 <HAL_UART_MspInit+0x1cc>)
 80036f2:	2200      	movs	r2, #0
 80036f4:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80036f6:	4b4b      	ldr	r3, [pc, #300]	; (8003824 <HAL_UART_MspInit+0x1cc>)
 80036f8:	2200      	movs	r2, #0
 80036fa:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 80036fc:	4b49      	ldr	r3, [pc, #292]	; (8003824 <HAL_UART_MspInit+0x1cc>)
 80036fe:	2200      	movs	r2, #0
 8003700:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003702:	4b48      	ldr	r3, [pc, #288]	; (8003824 <HAL_UART_MspInit+0x1cc>)
 8003704:	2200      	movs	r2, #0
 8003706:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8003708:	4846      	ldr	r0, [pc, #280]	; (8003824 <HAL_UART_MspInit+0x1cc>)
 800370a:	f000 fd6f 	bl	80041ec <HAL_DMA_Init>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	d001      	beq.n	8003718 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8003714:	f7ff fe90 	bl	8003438 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	4a42      	ldr	r2, [pc, #264]	; (8003824 <HAL_UART_MspInit+0x1cc>)
 800371c:	67da      	str	r2, [r3, #124]	; 0x7c
 800371e:	4a41      	ldr	r2, [pc, #260]	; (8003824 <HAL_UART_MspInit+0x1cc>)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8003724:	2200      	movs	r2, #0
 8003726:	2100      	movs	r1, #0
 8003728:	2025      	movs	r0, #37	; 0x25
 800372a:	f000 fcfc 	bl	8004126 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800372e:	2025      	movs	r0, #37	; 0x25
 8003730:	f000 fd13 	bl	800415a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003734:	e06f      	b.n	8003816 <HAL_UART_MspInit+0x1be>
  else if(huart->Instance==USART1)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a3c      	ldr	r2, [pc, #240]	; (800382c <HAL_UART_MspInit+0x1d4>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d16a      	bne.n	8003816 <HAL_UART_MspInit+0x1be>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003740:	2301      	movs	r3, #1
 8003742:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003744:	2300      	movs	r3, #0
 8003746:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003748:	f107 030c 	add.w	r3, r7, #12
 800374c:	4618      	mov	r0, r3
 800374e:	f003 fd0a 	bl	8007166 <HAL_RCCEx_PeriphCLKConfig>
 8003752:	4603      	mov	r3, r0
 8003754:	2b00      	cmp	r3, #0
 8003756:	d001      	beq.n	800375c <HAL_UART_MspInit+0x104>
      Error_Handler();
 8003758:	f7ff fe6e 	bl	8003438 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800375c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003760:	f7ff fefc 	bl	800355c <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003764:	2001      	movs	r0, #1
 8003766:	f7ff fe95 	bl	8003494 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800376a:	2002      	movs	r0, #2
 800376c:	f7ff fe92 	bl	8003494 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003770:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003774:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003776:	2302      	movs	r3, #2
 8003778:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800377a:	2300      	movs	r3, #0
 800377c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800377e:	2300      	movs	r3, #0
 8003780:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003782:	2307      	movs	r3, #7
 8003784:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003786:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800378a:	4619      	mov	r1, r3
 800378c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003790:	f001 f91c 	bl	80049cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003794:	23c0      	movs	r3, #192	; 0xc0
 8003796:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003798:	2302      	movs	r3, #2
 800379a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800379c:	2300      	movs	r3, #0
 800379e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037a0:	2300      	movs	r3, #0
 80037a2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80037a4:	2307      	movs	r3, #7
 80037a6:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037a8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80037ac:	4619      	mov	r1, r3
 80037ae:	4820      	ldr	r0, [pc, #128]	; (8003830 <HAL_UART_MspInit+0x1d8>)
 80037b0:	f001 f90c 	bl	80049cc <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel2;
 80037b4:	4b1f      	ldr	r3, [pc, #124]	; (8003834 <HAL_UART_MspInit+0x1dc>)
 80037b6:	4a20      	ldr	r2, [pc, #128]	; (8003838 <HAL_UART_MspInit+0x1e0>)
 80037b8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80037ba:	4b1e      	ldr	r3, [pc, #120]	; (8003834 <HAL_UART_MspInit+0x1dc>)
 80037bc:	220f      	movs	r2, #15
 80037be:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037c0:	4b1c      	ldr	r3, [pc, #112]	; (8003834 <HAL_UART_MspInit+0x1dc>)
 80037c2:	2210      	movs	r2, #16
 80037c4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037c6:	4b1b      	ldr	r3, [pc, #108]	; (8003834 <HAL_UART_MspInit+0x1dc>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80037cc:	4b19      	ldr	r3, [pc, #100]	; (8003834 <HAL_UART_MspInit+0x1dc>)
 80037ce:	2280      	movs	r2, #128	; 0x80
 80037d0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037d2:	4b18      	ldr	r3, [pc, #96]	; (8003834 <HAL_UART_MspInit+0x1dc>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80037d8:	4b16      	ldr	r3, [pc, #88]	; (8003834 <HAL_UART_MspInit+0x1dc>)
 80037da:	2200      	movs	r2, #0
 80037dc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80037de:	4b15      	ldr	r3, [pc, #84]	; (8003834 <HAL_UART_MspInit+0x1dc>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80037e4:	4b13      	ldr	r3, [pc, #76]	; (8003834 <HAL_UART_MspInit+0x1dc>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80037ea:	4812      	ldr	r0, [pc, #72]	; (8003834 <HAL_UART_MspInit+0x1dc>)
 80037ec:	f000 fcfe 	bl	80041ec <HAL_DMA_Init>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <HAL_UART_MspInit+0x1a2>
      Error_Handler();
 80037f6:	f7ff fe1f 	bl	8003438 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a0d      	ldr	r2, [pc, #52]	; (8003834 <HAL_UART_MspInit+0x1dc>)
 80037fe:	67da      	str	r2, [r3, #124]	; 0x7c
 8003800:	4a0c      	ldr	r2, [pc, #48]	; (8003834 <HAL_UART_MspInit+0x1dc>)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003806:	2200      	movs	r2, #0
 8003808:	2100      	movs	r1, #0
 800380a:	2024      	movs	r0, #36	; 0x24
 800380c:	f000 fc8b 	bl	8004126 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003810:	2024      	movs	r0, #36	; 0x24
 8003812:	f000 fca2 	bl	800415a <HAL_NVIC_EnableIRQ>
}
 8003816:	bf00      	nop
 8003818:	3770      	adds	r7, #112	; 0x70
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	40008000 	.word	0x40008000
 8003824:	2000063c 	.word	0x2000063c
 8003828:	40020008 	.word	0x40020008
 800382c:	40013800 	.word	0x40013800
 8003830:	48000400 	.word	0x48000400
 8003834:	2000069c 	.word	0x2000069c
 8003838:	4002001c 	.word	0x4002001c

0800383c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b096      	sub	sp, #88	; 0x58
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003844:	f107 0308 	add.w	r3, r7, #8
 8003848:	2250      	movs	r2, #80	; 0x50
 800384a:	2100      	movs	r1, #0
 800384c:	4618      	mov	r0, r3
 800384e:	f009 fd53 	bl	800d2f8 <memset>
  if(hrtc->Instance==RTC)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a19      	ldr	r2, [pc, #100]	; (80038bc <HAL_RTC_MspInit+0x80>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d12b      	bne.n	80038b4 <HAL_RTC_MspInit+0x78>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 800385c:	f002 f8c0 	bl	80059e0 <HAL_PWR_EnableBkUpAccess>

    /**
     *  Write twice the value to flush the APB-AHB bridge
     *  This bit shall be written in the register before writing the next one
     */
    HAL_PWR_EnableBkUpAccess();
 8003860:	f002 f8be 	bl	80059e0 <HAL_PWR_EnableBkUpAccess>

    __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSE as RTC Input */
 8003864:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003868:	f7ff fded 	bl	8003446 <LL_RCC_SetRTCClockSource>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800386c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003870:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003872:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003876:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003878:	f107 0308 	add.w	r3, r7, #8
 800387c:	4618      	mov	r0, r3
 800387e:	f003 fc72 	bl	8007166 <HAL_RCCEx_PeriphCLKConfig>
 8003882:	4603      	mov	r3, r0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d001      	beq.n	800388c <HAL_RTC_MspInit+0x50>
    {
      Error_Handler();
 8003888:	f7ff fdd6 	bl	8003438 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800388c:	f7ff fdf1 	bl	8003472 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003890:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003894:	f7ff fe30 	bl	80034f8 <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8003898:	2200      	movs	r2, #0
 800389a:	2100      	movs	r1, #0
 800389c:	2003      	movs	r0, #3
 800389e:	f000 fc42 	bl	8004126 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80038a2:	2003      	movs	r0, #3
 80038a4:	f000 fc59 	bl	800415a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */
    
    MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, CFG_RTC_WUCKSEL_DIVIDER);
 80038a8:	4b04      	ldr	r3, [pc, #16]	; (80038bc <HAL_RTC_MspInit+0x80>)
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	4a03      	ldr	r2, [pc, #12]	; (80038bc <HAL_RTC_MspInit+0x80>)
 80038ae:	f023 0307 	bic.w	r3, r3, #7
 80038b2:	6093      	str	r3, [r2, #8]
  /* USER CODE END RTC_MspInit 1 */
  }

}
 80038b4:	bf00      	nop
 80038b6:	3758      	adds	r7, #88	; 0x58
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	40002800 	.word	0x40002800

080038c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038c0:	b480      	push	{r7}
 80038c2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80038c4:	bf00      	nop
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr

080038ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038ce:	b480      	push	{r7}
 80038d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038d2:	e7fe      	b.n	80038d2 <HardFault_Handler+0x4>

080038d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038d4:	b480      	push	{r7}
 80038d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038d8:	e7fe      	b.n	80038d8 <MemManage_Handler+0x4>

080038da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038da:	b480      	push	{r7}
 80038dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038de:	e7fe      	b.n	80038de <BusFault_Handler+0x4>

080038e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038e0:	b480      	push	{r7}
 80038e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038e4:	e7fe      	b.n	80038e4 <UsageFault_Handler+0x4>

080038e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038e6:	b480      	push	{r7}
 80038e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80038ea:	bf00      	nop
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr

080038f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038f4:	b480      	push	{r7}
 80038f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038f8:	bf00      	nop
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr

08003902 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003902:	b480      	push	{r7}
 8003904:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003906:	bf00      	nop
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr

08003910 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003914:	f000 fa84 	bl	8003e20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003918:	bf00      	nop
 800391a:	bd80      	pop	{r7, pc}

0800391c <PVD_PVM_IRQHandler>:

/**
  * @brief This function handles PVD/PVM0/PVM2 interrupts through EXTI lines 16/31/33.
  */
void PVD_PVM_IRQHandler(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_PVM_IRQn 0 */

  /* USER CODE END PVD_PVM_IRQn 0 */
  HAL_PWREx_PVD_PVM_IRQHandler();
 8003920:	f002 f8c4 	bl	8005aac <HAL_PWREx_PVD_PVM_IRQHandler>
  /* USER CODE BEGIN PVD_PVM_IRQn 1 */

  /* USER CODE END PVD_PVM_IRQn 1 */
}
 8003924:	bf00      	nop
 8003926:	bd80      	pop	{r7, pc}

08003928 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 800392c:	f7fe fee6 	bl	80026fc <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8003930:	bf00      	nop
 8003932:	bd80      	pop	{r7, pc}

08003934 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8003938:	f000 ff8a 	bl	8004850 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 800393c:	bf00      	nop
 800393e:	bd80      	pop	{r7, pc}

08003940 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8003944:	bf00      	nop
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
	...

08003950 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8003954:	4802      	ldr	r0, [pc, #8]	; (8003960 <DMA1_Channel1_IRQHandler+0x10>)
 8003956:	f000 fe2a 	bl	80045ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800395a:	bf00      	nop
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop
 8003960:	2000063c 	.word	0x2000063c

08003964 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003968:	4802      	ldr	r0, [pc, #8]	; (8003974 <DMA1_Channel2_IRQHandler+0x10>)
 800396a:	f000 fe20 	bl	80045ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800396e:	bf00      	nop
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	2000069c 	.word	0x2000069c

08003978 <C2SEV_PWR_C2H_IRQHandler>:

/**
  * @brief This function handles CPU2 SEV interrupt through EXTI line 40 and PWR CPU2 HOLD wake-up interrupt.
  */
void C2SEV_PWR_C2H_IRQHandler(void)
{
 8003978:	b480      	push	{r7}
 800397a:	af00      	add	r7, sp, #0

  /* USER CODE END C2SEV_PWR_C2H_IRQn 0 */
  /* USER CODE BEGIN C2SEV_PWR_C2H_IRQn 1 */

  /* USER CODE END C2SEV_PWR_C2H_IRQn 1 */
}
 800397c:	bf00      	nop
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
	...

08003988 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800398c:	4802      	ldr	r0, [pc, #8]	; (8003998 <USART1_IRQHandler+0x10>)
 800398e:	f004 f9fd 	bl	8007d8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003992:	bf00      	nop
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	200005a8 	.word	0x200005a8

0800399c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80039a0:	4802      	ldr	r0, [pc, #8]	; (80039ac <LPUART1_IRQHandler+0x10>)
 80039a2:	f004 f9f3 	bl	8007d8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80039a6:	bf00      	nop
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	20000514 	.word	0x20000514

080039b0 <PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler>:

/**
  * @brief This function handles PWR switching on the fly, end of BLE activity, end of 802.15.4 activity, end of critical radio phase interrupt.
  */
void PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler(void)
{
 80039b0:	b480      	push	{r7}
 80039b2:	af00      	add	r7, sp, #0

  /* USER CODE END PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn 0 */
  /* USER CODE BEGIN PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn 1 */

  /* USER CODE END PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn 1 */
}
 80039b4:	bf00      	nop
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr

080039be <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 80039be:	b580      	push	{r7, lr}
 80039c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 80039c2:	f7fd ff1d 	bl	8001800 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 80039c6:	bf00      	nop
 80039c8:	bd80      	pop	{r7, pc}

080039ca <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 80039ca:	b580      	push	{r7, lr}
 80039cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 80039ce:	f7fd ff71 	bl	80018b4 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 80039d2:	bf00      	nop
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 80039d6:	b580      	push	{r7, lr}
 80039d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 80039da:	f001 f9b1 	bl	8004d40 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 80039de:	bf00      	nop
 80039e0:	bd80      	pop	{r7, pc}

080039e2 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 80039e2:	b480      	push	{r7}
 80039e4:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 80039e6:	bf00      	nop
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr

080039f0 <EXTI15_10_IRQHandler>:
  * @brief  This function handles EXTI15_10_IRQ Handler.
  * @param  None
  * @retval None
  */
void EXTI15_10_IRQHandler(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_USER1_PIN);
 80039f4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80039f8:	f001 f98a 	bl	8004d10 <HAL_GPIO_EXTI_IRQHandler>
}
 80039fc:	bf00      	nop
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <logRegion>:
 *
 * @returns  String with a log level color value.
 */
static inline uint16_t logRegion(char *aLogString, uint16_t aMaxSize,
        appliLogRegion_t aLogRegion)
{
 8003a00:	b5b0      	push	{r4, r5, r7, lr}
 8003a02:	b08a      	sub	sp, #40	; 0x28
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	460b      	mov	r3, r1
 8003a0a:	807b      	strh	r3, [r7, #2]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	707b      	strb	r3, [r7, #1]
  char logRegionString[30U];

  switch (aLogRegion)
 8003a10:	787b      	ldrb	r3, [r7, #1]
 8003a12:	3b01      	subs	r3, #1
 8003a14:	2b04      	cmp	r3, #4
 8003a16:	d83e      	bhi.n	8003a96 <logRegion+0x96>
 8003a18:	a201      	add	r2, pc, #4	; (adr r2, 8003a20 <logRegion+0x20>)
 8003a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a1e:	bf00      	nop
 8003a20:	08003a35 	.word	0x08003a35
 8003a24:	08003a49 	.word	0x08003a49
 8003a28:	08003a5d 	.word	0x08003a5d
 8003a2c:	08003a6f 	.word	0x08003a6f
 8003a30:	08003a83 	.word	0x08003a83
  {
    case APPLI_LOG_REGION_GENERAL:
      strcpy(logRegionString, "[M4 APPLICATION]");
 8003a34:	f107 0308 	add.w	r3, r7, #8
 8003a38:	4a22      	ldr	r2, [pc, #136]	; (8003ac4 <logRegion+0xc4>)
 8003a3a:	461c      	mov	r4, r3
 8003a3c:	4615      	mov	r5, r2
 8003a3e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a40:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a42:	682b      	ldr	r3, [r5, #0]
 8003a44:	7023      	strb	r3, [r4, #0]
      break;
 8003a46:	e02f      	b.n	8003aa8 <logRegion+0xa8>
    case APPLI_LOG_REGION_OPENTHREAD_API:
      strcpy(logRegionString, "[M4 OPENTHREAD API]");
 8003a48:	f107 0308 	add.w	r3, r7, #8
 8003a4c:	4a1e      	ldr	r2, [pc, #120]	; (8003ac8 <logRegion+0xc8>)
 8003a4e:	461c      	mov	r4, r3
 8003a50:	4615      	mov	r5, r2
 8003a52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a56:	682b      	ldr	r3, [r5, #0]
 8003a58:	6023      	str	r3, [r4, #0]
      break;
 8003a5a:	e025      	b.n	8003aa8 <logRegion+0xa8>
    case APPLI_LOG_REGION_OT_API_LINK:
      strcpy(logRegionString, "[M4 LINK API]");
 8003a5c:	f107 0308 	add.w	r3, r7, #8
 8003a60:	4a1a      	ldr	r2, [pc, #104]	; (8003acc <logRegion+0xcc>)
 8003a62:	461c      	mov	r4, r3
 8003a64:	4613      	mov	r3, r2
 8003a66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a68:	c407      	stmia	r4!, {r0, r1, r2}
 8003a6a:	8023      	strh	r3, [r4, #0]
      break;
 8003a6c:	e01c      	b.n	8003aa8 <logRegion+0xa8>
    case APPLI_LOG_REGION_OT_API_INSTANCE:
      strcpy(logRegionString, "[M4 INSTANCE API]");
 8003a6e:	f107 0308 	add.w	r3, r7, #8
 8003a72:	4a17      	ldr	r2, [pc, #92]	; (8003ad0 <logRegion+0xd0>)
 8003a74:	461c      	mov	r4, r3
 8003a76:	4615      	mov	r5, r2
 8003a78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a7c:	682b      	ldr	r3, [r5, #0]
 8003a7e:	8023      	strh	r3, [r4, #0]
      break;
 8003a80:	e012      	b.n	8003aa8 <logRegion+0xa8>
    case APPLI_LOG_REGION_OT_API_MESSAGE:
      strcpy(logRegionString, "[M4 MESSAGE API]");
 8003a82:	f107 0308 	add.w	r3, r7, #8
 8003a86:	4a13      	ldr	r2, [pc, #76]	; (8003ad4 <logRegion+0xd4>)
 8003a88:	461c      	mov	r4, r3
 8003a8a:	4615      	mov	r5, r2
 8003a8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a90:	682b      	ldr	r3, [r5, #0]
 8003a92:	7023      	strb	r3, [r4, #0]
      break;
 8003a94:	e008      	b.n	8003aa8 <logRegion+0xa8>
    default:
      strcpy(logRegionString, "[M4]");
 8003a96:	f107 0308 	add.w	r3, r7, #8
 8003a9a:	4a0f      	ldr	r2, [pc, #60]	; (8003ad8 <logRegion+0xd8>)
 8003a9c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003aa0:	6018      	str	r0, [r3, #0]
 8003aa2:	3304      	adds	r3, #4
 8003aa4:	7019      	strb	r1, [r3, #0]
      break;
 8003aa6:	bf00      	nop
  }

  return snprintf(aLogString, aMaxSize, "%s ", logRegionString);
 8003aa8:	8879      	ldrh	r1, [r7, #2]
 8003aaa:	f107 0308 	add.w	r3, r7, #8
 8003aae:	4a0b      	ldr	r2, [pc, #44]	; (8003adc <logRegion+0xdc>)
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f009 fc41 	bl	800d338 <sniprintf>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	b29b      	uxth	r3, r3
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3728      	adds	r7, #40	; 0x28
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bdb0      	pop	{r4, r5, r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	0800ef2c 	.word	0x0800ef2c
 8003ac8:	0800ef40 	.word	0x0800ef40
 8003acc:	0800ef54 	.word	0x0800ef54
 8003ad0:	0800ef64 	.word	0x0800ef64
 8003ad4:	0800ef78 	.word	0x0800ef78
 8003ad8:	0800ef8c 	.word	0x0800ef8c
 8003adc:	0800ef94 	.word	0x0800ef94

08003ae0 <levelToString>:
 * @param[in]  aLogLevel The log level.
 *
 * @returns  String with a log level color value.
 */
static inline const char *levelToString(appliLogLevel_t aLogLevel)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	71fb      	strb	r3, [r7, #7]
  switch (aLogLevel)
 8003aea:	79fb      	ldrb	r3, [r7, #7]
 8003aec:	2b03      	cmp	r3, #3
 8003aee:	d00a      	beq.n	8003b06 <levelToString+0x26>
 8003af0:	2b03      	cmp	r3, #3
 8003af2:	dc0a      	bgt.n	8003b0a <levelToString+0x2a>
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d002      	beq.n	8003afe <levelToString+0x1e>
 8003af8:	2b02      	cmp	r3, #2
 8003afa:	d002      	beq.n	8003b02 <levelToString+0x22>
 8003afc:	e005      	b.n	8003b0a <levelToString+0x2a>
  {
  case LOG_LEVEL_CRIT:
    return RTT_COLOR_CODE_RED;
 8003afe:	4b06      	ldr	r3, [pc, #24]	; (8003b18 <levelToString+0x38>)
 8003b00:	e004      	b.n	8003b0c <levelToString+0x2c>

  case LOG_LEVEL_WARN:
    return RTT_COLOR_CODE_YELLOW;
 8003b02:	4b06      	ldr	r3, [pc, #24]	; (8003b1c <levelToString+0x3c>)
 8003b04:	e002      	b.n	8003b0c <levelToString+0x2c>

  case LOG_LEVEL_INFO:
    return RTT_COLOR_CODE_GREEN;
 8003b06:	4b06      	ldr	r3, [pc, #24]	; (8003b20 <levelToString+0x40>)
 8003b08:	e000      	b.n	8003b0c <levelToString+0x2c>

  case LOG_LEVEL_DEBG:
  default:
    return RTT_COLOR_CODE_DEFAULT;
 8003b0a:	4b06      	ldr	r3, [pc, #24]	; (8003b24 <levelToString+0x44>)
  }
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	370c      	adds	r7, #12
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr
 8003b18:	0800ef98 	.word	0x0800ef98
 8003b1c:	0800efa0 	.word	0x0800efa0
 8003b20:	0800efa8 	.word	0x0800efa8
 8003b24:	0800efb0 	.word	0x0800efb0

08003b28 <logLevel>:
 *
 * @returns  Number of bytes successfully written to the log buffer.
 */
static inline uint16_t logLevel(char *aLogString, uint16_t aMaxSize,
                                appliLogLevel_t aLogLevel)
{
 8003b28:	b590      	push	{r4, r7, lr}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	460b      	mov	r3, r1
 8003b32:	807b      	strh	r3, [r7, #2]
 8003b34:	4613      	mov	r3, r2
 8003b36:	707b      	strb	r3, [r7, #1]
  return snprintf(aLogString, aMaxSize, "%s", levelToString(aLogLevel));
 8003b38:	887c      	ldrh	r4, [r7, #2]
 8003b3a:	787b      	ldrb	r3, [r7, #1]
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f7ff ffcf 	bl	8003ae0 <levelToString>
 8003b42:	4603      	mov	r3, r0
 8003b44:	4a05      	ldr	r2, [pc, #20]	; (8003b5c <logLevel+0x34>)
 8003b46:	4621      	mov	r1, r4
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f009 fbf5 	bl	800d338 <sniprintf>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	b29b      	uxth	r3, r3
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	370c      	adds	r7, #12
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd90      	pop	{r4, r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	0800efb8 	.word	0x0800efb8

08003b60 <logApplication>:
 * @param[in]     aFormat     User string format.
 *
 * @returns  Number of bytes successfully written to the log buffer.
 */
void logApplication(appliLogLevel_t aLogLevel, appliLogRegion_t aLogRegion, const char *aFormat, ...)
{
 8003b60:	b40c      	push	{r2, r3}
 8003b62:	b580      	push	{r7, lr}
 8003b64:	b0c4      	sub	sp, #272	; 0x110
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	4602      	mov	r2, r0
 8003b6a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003b6e:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8003b72:	701a      	strb	r2, [r3, #0]
 8003b74:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003b78:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8003b7c:	460a      	mov	r2, r1
 8003b7e:	701a      	strb	r2, [r3, #0]
#if (CFG_DEBUG_TRACE != 0) /* Since the traces are disabled, there is nothing to print */
  uint16_t length = 0;
 8003b80:	2300      	movs	r3, #0
 8003b82:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
  length += logTimestamp(logString, LOG_PARSE_BUFFER_SIZE);
#endif

#if (LOG_RTT_COLOR_ENABLE == 1U)
  /* Add level information */
  length += logLevel(&logString[length], (LOG_PARSE_BUFFER_SIZE - length),
 8003b86:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8003b8a:	f107 020c 	add.w	r2, r7, #12
 8003b8e:	18d0      	adds	r0, r2, r3
 8003b90:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8003b94:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8003b98:	b299      	uxth	r1, r3
 8003b9a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003b9e:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	f7ff ffbf 	bl	8003b28 <logLevel>
 8003baa:	4603      	mov	r3, r0
 8003bac:	461a      	mov	r2, r3
 8003bae:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8003bb2:	4413      	add	r3, r2
 8003bb4:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
      aLogLevel);
#endif

#if (LOG_REGION_ENABLE == 1U)
  /* Add Region information */
  length += logRegion(&logString[length], (LOG_PARSE_BUFFER_SIZE - length),
 8003bb8:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8003bbc:	f107 020c 	add.w	r2, r7, #12
 8003bc0:	18d0      	adds	r0, r2, r3
 8003bc2:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8003bc6:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8003bca:	b299      	uxth	r1, r3
 8003bcc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003bd0:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	f7ff ff12 	bl	8003a00 <logRegion>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	461a      	mov	r2, r3
 8003be0:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8003be4:	4413      	add	r3, r2
 8003be6:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
      aLogRegion);
#endif

  /* Parse user string */
  va_list paramList;
  va_start(paramList, aFormat);
 8003bea:	f507 728e 	add.w	r2, r7, #284	; 0x11c
 8003bee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003bf2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003bf6:	601a      	str	r2, [r3, #0]
  length += vsnprintf(&logString[length], (LOG_PARSE_BUFFER_SIZE - length),
 8003bf8:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8003bfc:	f107 020c 	add.w	r2, r7, #12
 8003c00:	18d0      	adds	r0, r2, r3
 8003c02:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8003c06:	f5c3 7180 	rsb	r1, r3, #256	; 0x100
 8003c0a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003c0e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003c18:	f009 fbee 	bl	800d3f8 <vsniprintf>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	b29a      	uxth	r2, r3
 8003c20:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8003c24:	4413      	add	r3, r2
 8003c26:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
      aFormat, paramList);
  logString[length++] = '\r';
 8003c2a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8003c2e:	1c5a      	adds	r2, r3, #1
 8003c30:	f8a7 210e 	strh.w	r2, [r7, #270]	; 0x10e
 8003c34:	461a      	mov	r2, r3
 8003c36:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003c3a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003c3e:	210d      	movs	r1, #13
 8003c40:	5499      	strb	r1, [r3, r2]
  logString[length++] = '\n';
 8003c42:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8003c46:	1c5a      	adds	r2, r3, #1
 8003c48:	f8a7 210e 	strh.w	r2, [r7, #270]	; 0x10e
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003c52:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003c56:	210a      	movs	r1, #10
 8003c58:	5499      	strb	r1, [r3, r2]
  logString[length++] = 0;
 8003c5a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8003c5e:	1c5a      	adds	r2, r3, #1
 8003c60:	f8a7 210e 	strh.w	r2, [r7, #270]	; 0x10e
 8003c64:	461a      	mov	r2, r3
 8003c66:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003c6a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003c6e:	2100      	movs	r1, #0
 8003c70:	5499      	strb	r1, [r3, r2]
  va_end(paramList);

  if (aLogLevel <= APPLI_CONFIG_LOG_LEVEL)
 8003c72:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003c76:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	2b03      	cmp	r3, #3
 8003c7e:	d805      	bhi.n	8003c8c <logApplication+0x12c>
  {
    printf("%s", logString);
 8003c80:	f107 030c 	add.w	r3, r7, #12
 8003c84:	4619      	mov	r1, r3
 8003c86:	4805      	ldr	r0, [pc, #20]	; (8003c9c <logApplication+0x13c>)
 8003c88:	f009 fb3e 	bl	800d308 <iprintf>
  }else
  {
    /* Print nothing */
  }
#endif /* CFG_DEBUG_TRACE */
}
 8003c8c:	bf00      	nop
 8003c8e:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8003c92:	46bd      	mov	sp, r7
 8003c94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003c98:	b002      	add	sp, #8
 8003c9a:	4770      	bx	lr
 8003c9c:	0800efb8 	.word	0x0800efb8

08003ca0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8003ca4:	4b26      	ldr	r3, [pc, #152]	; (8003d40 <SystemInit+0xa0>)
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8003caa:	4b25      	ldr	r3, [pc, #148]	; (8003d40 <SystemInit+0xa0>)
 8003cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cb0:	4a23      	ldr	r2, [pc, #140]	; (8003d40 <SystemInit+0xa0>)
 8003cb2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003cb6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003cba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003cc4:	f043 0301 	orr.w	r3, r3, #1
 8003cc8:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8003cca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cce:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8003cd2:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8003cd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003cde:	4b19      	ldr	r3, [pc, #100]	; (8003d44 <SystemInit+0xa4>)
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8003ce4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ce8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003cf0:	f023 0305 	bic.w	r3, r3, #5
 8003cf4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003cf8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d04:	f023 0301 	bic.w	r3, r3, #1
 8003d08:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8003d0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d10:	4a0d      	ldr	r2, [pc, #52]	; (8003d48 <SystemInit+0xa8>)
 8003d12:	60da      	str	r2, [r3, #12]

  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8003d14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d18:	4a0b      	ldr	r2, [pc, #44]	; (8003d48 <SystemInit+0xa8>)
 8003d1a:	611a      	str	r2, [r3, #16]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003d1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d2a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003d2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d30:	2200      	movs	r2, #0
 8003d32:	619a      	str	r2, [r3, #24]
}
 8003d34:	bf00      	nop
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	e000ed00 	.word	0xe000ed00
 8003d44:	faf6fefb 	.word	0xfaf6fefb
 8003d48:	22041000 	.word	0x22041000

08003d4c <LL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8003d50:	4b05      	ldr	r3, [pc, #20]	; (8003d68 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	4a04      	ldr	r2, [pc, #16]	; (8003d68 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8003d56:	f043 0301 	orr.w	r3, r3, #1
 8003d5a:	6053      	str	r3, [r2, #4]
}
 8003d5c:	bf00      	nop
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop
 8003d68:	e0042000 	.word	0xe0042000

08003d6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003d72:	2300      	movs	r3, #0
 8003d74:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d76:	4b0c      	ldr	r3, [pc, #48]	; (8003da8 <HAL_Init+0x3c>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a0b      	ldr	r2, [pc, #44]	; (8003da8 <HAL_Init+0x3c>)
 8003d7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d80:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d82:	2003      	movs	r0, #3
 8003d84:	f000 f9c4 	bl	8004110 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003d88:	2000      	movs	r0, #0
 8003d8a:	f000 f80f 	bl	8003dac <HAL_InitTick>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d002      	beq.n	8003d9a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	71fb      	strb	r3, [r7, #7]
 8003d98:	e001      	b.n	8003d9e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003d9a:	f7ff fbf8 	bl	800358e <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003d9e:	79fb      	ldrb	r3, [r7, #7]
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3708      	adds	r7, #8
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	58004000 	.word	0x58004000

08003dac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003db4:	2300      	movs	r3, #0
 8003db6:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8003db8:	4b17      	ldr	r3, [pc, #92]	; (8003e18 <HAL_InitTick+0x6c>)
 8003dba:	781b      	ldrb	r3, [r3, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d024      	beq.n	8003e0a <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003dc0:	f002 ff40 	bl	8006c44 <HAL_RCC_GetHCLKFreq>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	4b14      	ldr	r3, [pc, #80]	; (8003e18 <HAL_InitTick+0x6c>)
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	4619      	mov	r1, r3
 8003dcc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003dd0:	fbb3 f3f1 	udiv	r3, r3, r1
 8003dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f000 f9de 	bl	800419a <HAL_SYSTICK_Config>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d10f      	bne.n	8003e04 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2b0f      	cmp	r3, #15
 8003de8:	d809      	bhi.n	8003dfe <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003dea:	2200      	movs	r2, #0
 8003dec:	6879      	ldr	r1, [r7, #4]
 8003dee:	f04f 30ff 	mov.w	r0, #4294967295
 8003df2:	f000 f998 	bl	8004126 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003df6:	4a09      	ldr	r2, [pc, #36]	; (8003e1c <HAL_InitTick+0x70>)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6013      	str	r3, [r2, #0]
 8003dfc:	e007      	b.n	8003e0e <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	73fb      	strb	r3, [r7, #15]
 8003e02:	e004      	b.n	8003e0e <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	73fb      	strb	r3, [r7, #15]
 8003e08:	e001      	b.n	8003e0e <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3710      	adds	r7, #16
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	20000024 	.word	0x20000024
 8003e1c:	20000020 	.word	0x20000020

08003e20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e20:	b480      	push	{r7}
 8003e22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003e24:	4b06      	ldr	r3, [pc, #24]	; (8003e40 <HAL_IncTick+0x20>)
 8003e26:	781b      	ldrb	r3, [r3, #0]
 8003e28:	461a      	mov	r2, r3
 8003e2a:	4b06      	ldr	r3, [pc, #24]	; (8003e44 <HAL_IncTick+0x24>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4413      	add	r3, r2
 8003e30:	4a04      	ldr	r2, [pc, #16]	; (8003e44 <HAL_IncTick+0x24>)
 8003e32:	6013      	str	r3, [r2, #0]
}
 8003e34:	bf00      	nop
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	20000024 	.word	0x20000024
 8003e44:	20000780 	.word	0x20000780

08003e48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	af00      	add	r7, sp, #0
  return uwTick;
 8003e4c:	4b03      	ldr	r3, [pc, #12]	; (8003e5c <HAL_GetTick+0x14>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	20000780 	.word	0x20000780

08003e60 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8003e60:	b480      	push	{r7}
 8003e62:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8003e64:	4b03      	ldr	r3, [pc, #12]	; (8003e74 <HAL_GetTickPrio+0x14>)
 8003e66:	681b      	ldr	r3, [r3, #0]
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	20000020 	.word	0x20000020

08003e78 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8003e7c:	f7ff ff66 	bl	8003d4c <LL_DBGMCU_EnableDBGSleepMode>
}
 8003e80:	bf00      	nop
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b085      	sub	sp, #20
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	f003 0307 	and.w	r3, r3, #7
 8003e92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e94:	4b0c      	ldr	r3, [pc, #48]	; (8003ec8 <__NVIC_SetPriorityGrouping+0x44>)
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e9a:	68ba      	ldr	r2, [r7, #8]
 8003e9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003eac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003eb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003eb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003eb6:	4a04      	ldr	r2, [pc, #16]	; (8003ec8 <__NVIC_SetPriorityGrouping+0x44>)
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	60d3      	str	r3, [r2, #12]
}
 8003ebc:	bf00      	nop
 8003ebe:	3714      	adds	r7, #20
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	e000ed00 	.word	0xe000ed00

08003ecc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ed0:	4b04      	ldr	r3, [pc, #16]	; (8003ee4 <__NVIC_GetPriorityGrouping+0x18>)
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	0a1b      	lsrs	r3, r3, #8
 8003ed6:	f003 0307 	and.w	r3, r3, #7
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr
 8003ee4:	e000ed00 	.word	0xe000ed00

08003ee8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	4603      	mov	r3, r0
 8003ef0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	db0b      	blt.n	8003f12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003efa:	79fb      	ldrb	r3, [r7, #7]
 8003efc:	f003 021f 	and.w	r2, r3, #31
 8003f00:	4907      	ldr	r1, [pc, #28]	; (8003f20 <__NVIC_EnableIRQ+0x38>)
 8003f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f06:	095b      	lsrs	r3, r3, #5
 8003f08:	2001      	movs	r0, #1
 8003f0a:	fa00 f202 	lsl.w	r2, r0, r2
 8003f0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f12:	bf00      	nop
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	e000e100 	.word	0xe000e100

08003f24 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	db12      	blt.n	8003f5c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f36:	79fb      	ldrb	r3, [r7, #7]
 8003f38:	f003 021f 	and.w	r2, r3, #31
 8003f3c:	490a      	ldr	r1, [pc, #40]	; (8003f68 <__NVIC_DisableIRQ+0x44>)
 8003f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f42:	095b      	lsrs	r3, r3, #5
 8003f44:	2001      	movs	r0, #1
 8003f46:	fa00 f202 	lsl.w	r2, r0, r2
 8003f4a:	3320      	adds	r3, #32
 8003f4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003f50:	f3bf 8f4f 	dsb	sy
}
 8003f54:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003f56:	f3bf 8f6f 	isb	sy
}
 8003f5a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003f5c:	bf00      	nop
 8003f5e:	370c      	adds	r7, #12
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr
 8003f68:	e000e100 	.word	0xe000e100

08003f6c <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	4603      	mov	r3, r0
 8003f74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	db0c      	blt.n	8003f98 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f7e:	79fb      	ldrb	r3, [r7, #7]
 8003f80:	f003 021f 	and.w	r2, r3, #31
 8003f84:	4907      	ldr	r1, [pc, #28]	; (8003fa4 <__NVIC_SetPendingIRQ+0x38>)
 8003f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f8a:	095b      	lsrs	r3, r3, #5
 8003f8c:	2001      	movs	r0, #1
 8003f8e:	fa00 f202 	lsl.w	r2, r0, r2
 8003f92:	3340      	adds	r3, #64	; 0x40
 8003f94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr
 8003fa4:	e000e100 	.word	0xe000e100

08003fa8 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	4603      	mov	r3, r0
 8003fb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	db0c      	blt.n	8003fd4 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fba:	79fb      	ldrb	r3, [r7, #7]
 8003fbc:	f003 021f 	and.w	r2, r3, #31
 8003fc0:	4907      	ldr	r1, [pc, #28]	; (8003fe0 <__NVIC_ClearPendingIRQ+0x38>)
 8003fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc6:	095b      	lsrs	r3, r3, #5
 8003fc8:	2001      	movs	r0, #1
 8003fca:	fa00 f202 	lsl.w	r2, r0, r2
 8003fce:	3360      	adds	r3, #96	; 0x60
 8003fd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003fd4:	bf00      	nop
 8003fd6:	370c      	adds	r7, #12
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr
 8003fe0:	e000e100 	.word	0xe000e100

08003fe4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	4603      	mov	r3, r0
 8003fec:	6039      	str	r1, [r7, #0]
 8003fee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	db0a      	blt.n	800400e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	b2da      	uxtb	r2, r3
 8003ffc:	490c      	ldr	r1, [pc, #48]	; (8004030 <__NVIC_SetPriority+0x4c>)
 8003ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004002:	0112      	lsls	r2, r2, #4
 8004004:	b2d2      	uxtb	r2, r2
 8004006:	440b      	add	r3, r1
 8004008:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800400c:	e00a      	b.n	8004024 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	b2da      	uxtb	r2, r3
 8004012:	4908      	ldr	r1, [pc, #32]	; (8004034 <__NVIC_SetPriority+0x50>)
 8004014:	79fb      	ldrb	r3, [r7, #7]
 8004016:	f003 030f 	and.w	r3, r3, #15
 800401a:	3b04      	subs	r3, #4
 800401c:	0112      	lsls	r2, r2, #4
 800401e:	b2d2      	uxtb	r2, r2
 8004020:	440b      	add	r3, r1
 8004022:	761a      	strb	r2, [r3, #24]
}
 8004024:	bf00      	nop
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr
 8004030:	e000e100 	.word	0xe000e100
 8004034:	e000ed00 	.word	0xe000ed00

08004038 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004038:	b480      	push	{r7}
 800403a:	b089      	sub	sp, #36	; 0x24
 800403c:	af00      	add	r7, sp, #0
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	60b9      	str	r1, [r7, #8]
 8004042:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f003 0307 	and.w	r3, r3, #7
 800404a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800404c:	69fb      	ldr	r3, [r7, #28]
 800404e:	f1c3 0307 	rsb	r3, r3, #7
 8004052:	2b04      	cmp	r3, #4
 8004054:	bf28      	it	cs
 8004056:	2304      	movcs	r3, #4
 8004058:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	3304      	adds	r3, #4
 800405e:	2b06      	cmp	r3, #6
 8004060:	d902      	bls.n	8004068 <NVIC_EncodePriority+0x30>
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	3b03      	subs	r3, #3
 8004066:	e000      	b.n	800406a <NVIC_EncodePriority+0x32>
 8004068:	2300      	movs	r3, #0
 800406a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800406c:	f04f 32ff 	mov.w	r2, #4294967295
 8004070:	69bb      	ldr	r3, [r7, #24]
 8004072:	fa02 f303 	lsl.w	r3, r2, r3
 8004076:	43da      	mvns	r2, r3
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	401a      	ands	r2, r3
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004080:	f04f 31ff 	mov.w	r1, #4294967295
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	fa01 f303 	lsl.w	r3, r1, r3
 800408a:	43d9      	mvns	r1, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004090:	4313      	orrs	r3, r2
         );
}
 8004092:	4618      	mov	r0, r3
 8004094:	3724      	adds	r7, #36	; 0x24
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
	...

080040a0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80040a0:	b480      	push	{r7}
 80040a2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80040a4:	f3bf 8f4f 	dsb	sy
}
 80040a8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80040aa:	4b06      	ldr	r3, [pc, #24]	; (80040c4 <__NVIC_SystemReset+0x24>)
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80040b2:	4904      	ldr	r1, [pc, #16]	; (80040c4 <__NVIC_SystemReset+0x24>)
 80040b4:	4b04      	ldr	r3, [pc, #16]	; (80040c8 <__NVIC_SystemReset+0x28>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80040ba:	f3bf 8f4f 	dsb	sy
}
 80040be:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80040c0:	bf00      	nop
 80040c2:	e7fd      	b.n	80040c0 <__NVIC_SystemReset+0x20>
 80040c4:	e000ed00 	.word	0xe000ed00
 80040c8:	05fa0004 	.word	0x05fa0004

080040cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	3b01      	subs	r3, #1
 80040d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040dc:	d301      	bcc.n	80040e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040de:	2301      	movs	r3, #1
 80040e0:	e00f      	b.n	8004102 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040e2:	4a0a      	ldr	r2, [pc, #40]	; (800410c <SysTick_Config+0x40>)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	3b01      	subs	r3, #1
 80040e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040ea:	210f      	movs	r1, #15
 80040ec:	f04f 30ff 	mov.w	r0, #4294967295
 80040f0:	f7ff ff78 	bl	8003fe4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040f4:	4b05      	ldr	r3, [pc, #20]	; (800410c <SysTick_Config+0x40>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040fa:	4b04      	ldr	r3, [pc, #16]	; (800410c <SysTick_Config+0x40>)
 80040fc:	2207      	movs	r2, #7
 80040fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004100:	2300      	movs	r3, #0
}
 8004102:	4618      	mov	r0, r3
 8004104:	3708      	adds	r7, #8
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	e000e010 	.word	0xe000e010

08004110 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f7ff feb3 	bl	8003e84 <__NVIC_SetPriorityGrouping>
}
 800411e:	bf00      	nop
 8004120:	3708      	adds	r7, #8
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}

08004126 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004126:	b580      	push	{r7, lr}
 8004128:	b086      	sub	sp, #24
 800412a:	af00      	add	r7, sp, #0
 800412c:	4603      	mov	r3, r0
 800412e:	60b9      	str	r1, [r7, #8]
 8004130:	607a      	str	r2, [r7, #4]
 8004132:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004134:	f7ff feca 	bl	8003ecc <__NVIC_GetPriorityGrouping>
 8004138:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	68b9      	ldr	r1, [r7, #8]
 800413e:	6978      	ldr	r0, [r7, #20]
 8004140:	f7ff ff7a 	bl	8004038 <NVIC_EncodePriority>
 8004144:	4602      	mov	r2, r0
 8004146:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800414a:	4611      	mov	r1, r2
 800414c:	4618      	mov	r0, r3
 800414e:	f7ff ff49 	bl	8003fe4 <__NVIC_SetPriority>
}
 8004152:	bf00      	nop
 8004154:	3718      	adds	r7, #24
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800415a:	b580      	push	{r7, lr}
 800415c:	b082      	sub	sp, #8
 800415e:	af00      	add	r7, sp, #0
 8004160:	4603      	mov	r3, r0
 8004162:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004168:	4618      	mov	r0, r3
 800416a:	f7ff febd 	bl	8003ee8 <__NVIC_EnableIRQ>
}
 800416e:	bf00      	nop
 8004170:	3708      	adds	r7, #8
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}

08004176 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b082      	sub	sp, #8
 800417a:	af00      	add	r7, sp, #0
 800417c:	4603      	mov	r3, r0
 800417e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004184:	4618      	mov	r0, r3
 8004186:	f7ff fecd 	bl	8003f24 <__NVIC_DisableIRQ>
}
 800418a:	bf00      	nop
 800418c:	3708      	adds	r7, #8
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}

08004192 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8004192:	b580      	push	{r7, lr}
 8004194:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8004196:	f7ff ff83 	bl	80040a0 <__NVIC_SystemReset>

0800419a <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800419a:	b580      	push	{r7, lr}
 800419c:	b082      	sub	sp, #8
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f7ff ff92 	bl	80040cc <SysTick_Config>
 80041a8:	4603      	mov	r3, r0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3708      	adds	r7, #8
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}

080041b2 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b082      	sub	sp, #8
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	4603      	mov	r3, r0
 80041ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80041bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041c0:	4618      	mov	r0, r3
 80041c2:	f7ff fed3 	bl	8003f6c <__NVIC_SetPendingIRQ>
}
 80041c6:	bf00      	nop
 80041c8:	3708      	adds	r7, #8
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}

080041ce <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80041ce:	b580      	push	{r7, lr}
 80041d0:	b082      	sub	sp, #8
 80041d2:	af00      	add	r7, sp, #0
 80041d4:	4603      	mov	r3, r0
 80041d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80041d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041dc:	4618      	mov	r0, r3
 80041de:	f7ff fee3 	bl	8003fa8 <__NVIC_ClearPendingIRQ>
}
 80041e2:	bf00      	nop
 80041e4:	3708      	adds	r7, #8
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
	...

080041ec <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d101      	bne.n	80041fe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e08e      	b.n	800431c <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	461a      	mov	r2, r3
 8004204:	4b47      	ldr	r3, [pc, #284]	; (8004324 <HAL_DMA_Init+0x138>)
 8004206:	429a      	cmp	r2, r3
 8004208:	d80f      	bhi.n	800422a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	461a      	mov	r2, r3
 8004210:	4b45      	ldr	r3, [pc, #276]	; (8004328 <HAL_DMA_Init+0x13c>)
 8004212:	4413      	add	r3, r2
 8004214:	4a45      	ldr	r2, [pc, #276]	; (800432c <HAL_DMA_Init+0x140>)
 8004216:	fba2 2303 	umull	r2, r3, r2, r3
 800421a:	091b      	lsrs	r3, r3, #4
 800421c:	009a      	lsls	r2, r3, #2
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	4a42      	ldr	r2, [pc, #264]	; (8004330 <HAL_DMA_Init+0x144>)
 8004226:	641a      	str	r2, [r3, #64]	; 0x40
 8004228:	e00e      	b.n	8004248 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	461a      	mov	r2, r3
 8004230:	4b40      	ldr	r3, [pc, #256]	; (8004334 <HAL_DMA_Init+0x148>)
 8004232:	4413      	add	r3, r2
 8004234:	4a3d      	ldr	r2, [pc, #244]	; (800432c <HAL_DMA_Init+0x140>)
 8004236:	fba2 2303 	umull	r2, r3, r2, r3
 800423a:	091b      	lsrs	r3, r3, #4
 800423c:	009a      	lsls	r2, r3, #2
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a3c      	ldr	r2, [pc, #240]	; (8004338 <HAL_DMA_Init+0x14c>)
 8004246:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2202      	movs	r2, #2
 800424c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800425e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004262:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800426c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	691b      	ldr	r3, [r3, #16]
 8004272:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004278:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004284:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800428c:	68fa      	ldr	r2, [r7, #12]
 800428e:	4313      	orrs	r3, r2
 8004290:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f000 fa74 	bl	8004788 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80042a8:	d102      	bne.n	80042b0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	685a      	ldr	r2, [r3, #4]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042b8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80042bc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80042c6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d010      	beq.n	80042f2 <HAL_DMA_Init+0x106>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	2b04      	cmp	r3, #4
 80042d6:	d80c      	bhi.n	80042f2 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 fa93 	bl	8004804 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042e2:	2200      	movs	r2, #0
 80042e4:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80042ee:	605a      	str	r2, [r3, #4]
 80042f0:	e008      	b.n	8004304 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2200      	movs	r2, #0
 8004308:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2201      	movs	r2, #1
 800430e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800431a:	2300      	movs	r3, #0
}
 800431c:	4618      	mov	r0, r3
 800431e:	3710      	adds	r7, #16
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	40020407 	.word	0x40020407
 8004328:	bffdfff8 	.word	0xbffdfff8
 800432c:	cccccccd 	.word	0xcccccccd
 8004330:	40020000 	.word	0x40020000
 8004334:	bffdfbf8 	.word	0xbffdfbf8
 8004338:	40020400 	.word	0x40020400

0800433c <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b086      	sub	sp, #24
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	607a      	str	r2, [r7, #4]
 8004348:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800434a:	2300      	movs	r3, #0
 800434c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004354:	2b01      	cmp	r3, #1
 8004356:	d101      	bne.n	800435c <HAL_DMA_Start_IT+0x20>
 8004358:	2302      	movs	r3, #2
 800435a:	e066      	b.n	800442a <HAL_DMA_Start_IT+0xee>
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800436a:	b2db      	uxtb	r3, r3
 800436c:	2b01      	cmp	r3, #1
 800436e:	d155      	bne.n	800441c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2202      	movs	r2, #2
 8004374:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2200      	movs	r2, #0
 800437c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f022 0201 	bic.w	r2, r2, #1
 800438c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	687a      	ldr	r2, [r7, #4]
 8004392:	68b9      	ldr	r1, [r7, #8]
 8004394:	68f8      	ldr	r0, [r7, #12]
 8004396:	f000 f9b9 	bl	800470c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d008      	beq.n	80043b4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f042 020e 	orr.w	r2, r2, #14
 80043b0:	601a      	str	r2, [r3, #0]
 80043b2:	e00f      	b.n	80043d4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f022 0204 	bic.w	r2, r2, #4
 80043c2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f042 020a 	orr.w	r2, r2, #10
 80043d2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d007      	beq.n	80043f2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043f0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d007      	beq.n	800440a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004404:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004408:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f042 0201 	orr.w	r2, r2, #1
 8004418:	601a      	str	r2, [r3, #0]
 800441a:	e005      	b.n	8004428 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2200      	movs	r2, #0
 8004420:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004424:	2302      	movs	r3, #2
 8004426:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004428:	7dfb      	ldrb	r3, [r7, #23]
}
 800442a:	4618      	mov	r0, r3
 800442c:	3718      	adds	r7, #24
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}

08004432 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004432:	b480      	push	{r7}
 8004434:	b083      	sub	sp, #12
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d101      	bne.n	8004444 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e04f      	b.n	80044e4 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800444a:	b2db      	uxtb	r3, r3
 800444c:	2b02      	cmp	r3, #2
 800444e:	d008      	beq.n	8004462 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2204      	movs	r2, #4
 8004454:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e040      	b.n	80044e4 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f022 020e 	bic.w	r2, r2, #14
 8004470:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800447c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004480:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f022 0201 	bic.w	r2, r2, #1
 8004490:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004496:	f003 021c 	and.w	r2, r3, #28
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449e:	2101      	movs	r1, #1
 80044a0:	fa01 f202 	lsl.w	r2, r1, r2
 80044a4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80044ae:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d00c      	beq.n	80044d2 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044c6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80044d0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2201      	movs	r2, #1
 80044d6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	370c      	adds	r7, #12
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr

080044f0 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044f8:	2300      	movs	r3, #0
 80044fa:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004502:	b2db      	uxtb	r3, r3
 8004504:	2b02      	cmp	r3, #2
 8004506:	d005      	beq.n	8004514 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2204      	movs	r2, #4
 800450c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	73fb      	strb	r3, [r7, #15]
 8004512:	e047      	b.n	80045a4 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f022 020e 	bic.w	r2, r2, #14
 8004522:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f022 0201 	bic.w	r2, r2, #1
 8004532:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800453e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004542:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004548:	f003 021c 	and.w	r2, r3, #28
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004550:	2101      	movs	r1, #1
 8004552:	fa01 f202 	lsl.w	r2, r1, r2
 8004556:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800455c:	687a      	ldr	r2, [r7, #4]
 800455e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004560:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004566:	2b00      	cmp	r3, #0
 8004568:	d00c      	beq.n	8004584 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004574:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004578:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004582:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004598:	2b00      	cmp	r3, #0
 800459a:	d003      	beq.n	80045a4 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	4798      	blx	r3
    }
  }
  return status;
 80045a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3710      	adds	r7, #16
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}

080045ae <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045ae:	b580      	push	{r7, lr}
 80045b0:	b084      	sub	sp, #16
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ca:	f003 031c 	and.w	r3, r3, #28
 80045ce:	2204      	movs	r2, #4
 80045d0:	409a      	lsls	r2, r3
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	4013      	ands	r3, r2
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d026      	beq.n	8004628 <HAL_DMA_IRQHandler+0x7a>
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	f003 0304 	and.w	r3, r3, #4
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d021      	beq.n	8004628 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0320 	and.w	r3, r3, #32
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d107      	bne.n	8004602 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f022 0204 	bic.w	r2, r2, #4
 8004600:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004606:	f003 021c 	and.w	r2, r3, #28
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460e:	2104      	movs	r1, #4
 8004610:	fa01 f202 	lsl.w	r2, r1, r2
 8004614:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800461a:	2b00      	cmp	r3, #0
 800461c:	d071      	beq.n	8004702 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004626:	e06c      	b.n	8004702 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800462c:	f003 031c 	and.w	r3, r3, #28
 8004630:	2202      	movs	r2, #2
 8004632:	409a      	lsls	r2, r3
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	4013      	ands	r3, r2
 8004638:	2b00      	cmp	r3, #0
 800463a:	d02e      	beq.n	800469a <HAL_DMA_IRQHandler+0xec>
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	f003 0302 	and.w	r3, r3, #2
 8004642:	2b00      	cmp	r3, #0
 8004644:	d029      	beq.n	800469a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0320 	and.w	r3, r3, #32
 8004650:	2b00      	cmp	r3, #0
 8004652:	d10b      	bne.n	800466c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f022 020a 	bic.w	r2, r2, #10
 8004662:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004670:	f003 021c 	and.w	r2, r3, #28
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004678:	2102      	movs	r1, #2
 800467a:	fa01 f202 	lsl.w	r2, r1, r2
 800467e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800468c:	2b00      	cmp	r3, #0
 800468e:	d038      	beq.n	8004702 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004698:	e033      	b.n	8004702 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800469e:	f003 031c 	and.w	r3, r3, #28
 80046a2:	2208      	movs	r2, #8
 80046a4:	409a      	lsls	r2, r3
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	4013      	ands	r3, r2
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d02a      	beq.n	8004704 <HAL_DMA_IRQHandler+0x156>
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	f003 0308 	and.w	r3, r3, #8
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d025      	beq.n	8004704 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f022 020e 	bic.w	r2, r2, #14
 80046c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046cc:	f003 021c 	and.w	r2, r3, #28
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d4:	2101      	movs	r1, #1
 80046d6:	fa01 f202 	lsl.w	r2, r1, r2
 80046da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2201      	movs	r2, #1
 80046e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d004      	beq.n	8004704 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004702:	bf00      	nop
 8004704:	bf00      	nop
}
 8004706:	3710      	adds	r7, #16
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800470c:	b480      	push	{r7}
 800470e:	b085      	sub	sp, #20
 8004710:	af00      	add	r7, sp, #0
 8004712:	60f8      	str	r0, [r7, #12]
 8004714:	60b9      	str	r1, [r7, #8]
 8004716:	607a      	str	r2, [r7, #4]
 8004718:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800471e:	68fa      	ldr	r2, [r7, #12]
 8004720:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004722:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004728:	2b00      	cmp	r3, #0
 800472a:	d004      	beq.n	8004736 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004730:	68fa      	ldr	r2, [r7, #12]
 8004732:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004734:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800473a:	f003 021c 	and.w	r2, r3, #28
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004742:	2101      	movs	r1, #1
 8004744:	fa01 f202 	lsl.w	r2, r1, r2
 8004748:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	683a      	ldr	r2, [r7, #0]
 8004750:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	2b10      	cmp	r3, #16
 8004758:	d108      	bne.n	800476c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	68ba      	ldr	r2, [r7, #8]
 8004768:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800476a:	e007      	b.n	800477c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68ba      	ldr	r2, [r7, #8]
 8004772:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	687a      	ldr	r2, [r7, #4]
 800477a:	60da      	str	r2, [r3, #12]
}
 800477c:	bf00      	nop
 800477e:	3714      	adds	r7, #20
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004788:	b480      	push	{r7}
 800478a:	b085      	sub	sp, #20
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	461a      	mov	r2, r3
 8004796:	4b17      	ldr	r3, [pc, #92]	; (80047f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004798:	429a      	cmp	r2, r3
 800479a:	d80a      	bhi.n	80047b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047a0:	089b      	lsrs	r3, r3, #2
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80047a8:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	6493      	str	r3, [r2, #72]	; 0x48
 80047b0:	e007      	b.n	80047c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047b6:	089b      	lsrs	r3, r3, #2
 80047b8:	009a      	lsls	r2, r3, #2
 80047ba:	4b0f      	ldr	r3, [pc, #60]	; (80047f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80047bc:	4413      	add	r3, r2
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	6493      	str	r3, [r2, #72]	; 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	3b08      	subs	r3, #8
 80047ca:	4a0c      	ldr	r2, [pc, #48]	; (80047fc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80047cc:	fba2 2303 	umull	r2, r3, r2, r3
 80047d0:	091b      	lsrs	r3, r3, #4
 80047d2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	4a0a      	ldr	r2, [pc, #40]	; (8004800 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80047d8:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f003 031f 	and.w	r3, r3, #31
 80047e0:	2201      	movs	r2, #1
 80047e2:	409a      	lsls	r2, r3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80047e8:	bf00      	nop
 80047ea:	3714      	adds	r7, #20
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr
 80047f4:	40020407 	.word	0x40020407
 80047f8:	4002081c 	.word	0x4002081c
 80047fc:	cccccccd 	.word	0xcccccccd
 8004800:	40020880 	.word	0x40020880

08004804 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004804:	b480      	push	{r7}
 8004806:	b085      	sub	sp, #20
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004814:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004816:	68fa      	ldr	r2, [r7, #12]
 8004818:	4b0b      	ldr	r3, [pc, #44]	; (8004848 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800481a:	4413      	add	r3, r2
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	461a      	mov	r2, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	4a09      	ldr	r2, [pc, #36]	; (800484c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8004828:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	3b01      	subs	r3, #1
 800482e:	f003 0303 	and.w	r3, r3, #3
 8004832:	2201      	movs	r2, #1
 8004834:	409a      	lsls	r2, r3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800483a:	bf00      	nop
 800483c:	3714      	adds	r7, #20
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop
 8004848:	1000823f 	.word	0x1000823f
 800484c:	40020940 	.word	0x40020940

08004850 <HAL_FLASH_IRQHandler>:
/**
  * @brief Handle FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b082      	sub	sp, #8
 8004854:	af00      	add	r7, sp, #0
  uint32_t param = 0xFFFFFFFFU;
 8004856:	f04f 33ff 	mov.w	r3, #4294967295
 800485a:	607b      	str	r3, [r7, #4]
  uint32_t error;

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800485c:	4b41      	ldr	r3, [pc, #260]	; (8004964 <HAL_FLASH_IRQHandler+0x114>)
 800485e:	691a      	ldr	r2, [r3, #16]
 8004860:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8004864:	4013      	ands	r3, r2
 8004866:	603b      	str	r3, [r7, #0]

  /* Clear Current operation */
  CLEAR_BIT(FLASH->CR, pFlash.ProcedureOnGoing);
 8004868:	4b3e      	ldr	r3, [pc, #248]	; (8004964 <HAL_FLASH_IRQHandler+0x114>)
 800486a:	695a      	ldr	r2, [r3, #20]
 800486c:	4b3e      	ldr	r3, [pc, #248]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	43db      	mvns	r3, r3
 8004872:	493c      	ldr	r1, [pc, #240]	; (8004964 <HAL_FLASH_IRQHandler+0x114>)
 8004874:	4013      	ands	r3, r2
 8004876:	614b      	str	r3, [r1, #20]

  /* A] Set parameter for user or error callbacks */
  /* check operation was a program or erase */
  if ((pFlash.ProcedureOnGoing & (FLASH_TYPEPROGRAM_DOUBLEWORD | FLASH_TYPEPROGRAM_FAST)) != 0U)
 8004878:	4b3b      	ldr	r3, [pc, #236]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 800487a:	689a      	ldr	r2, [r3, #8]
 800487c:	4b3b      	ldr	r3, [pc, #236]	; (800496c <HAL_FLASH_IRQHandler+0x11c>)
 800487e:	4013      	ands	r3, r2
 8004880:	2b00      	cmp	r3, #0
 8004882:	d003      	beq.n	800488c <HAL_FLASH_IRQHandler+0x3c>
  {
    /* return address being programmed */
    param = pFlash.Address;
 8004884:	4b38      	ldr	r3, [pc, #224]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 8004886:	68db      	ldr	r3, [r3, #12]
 8004888:	607b      	str	r3, [r7, #4]
 800488a:	e008      	b.n	800489e <HAL_FLASH_IRQHandler+0x4e>
  }
  else if ((pFlash.ProcedureOnGoing & (FLASH_TYPEERASE_PAGES)) != 0U)
 800488c:	4b36      	ldr	r3, [pc, #216]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	2b00      	cmp	r3, #0
 8004896:	d002      	beq.n	800489e <HAL_FLASH_IRQHandler+0x4e>
  {
    /* return page number being erased */
    param = pFlash.Page;
 8004898:	4b33      	ldr	r3, [pc, #204]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 800489a:	691b      	ldr	r3, [r3, #16]
 800489c:	607b      	str	r3, [r7, #4]
    /* No Procedure on-going */
    /* Nothing to do, but check error if any */
  }

  /* B] Check errors */
  if (error != 0U)
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d022      	beq.n	80048ea <HAL_FLASH_IRQHandler+0x9a>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 80048a4:	4b30      	ldr	r3, [pc, #192]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 80048a6:	685a      	ldr	r2, [r3, #4]
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	4a2e      	ldr	r2, [pc, #184]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 80048ae:	6053      	str	r3, [r2, #4]

    /* clear error flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d007      	beq.n	80048ca <HAL_FLASH_IRQHandler+0x7a>
 80048ba:	4b2a      	ldr	r3, [pc, #168]	; (8004964 <HAL_FLASH_IRQHandler+0x114>)
 80048bc:	699a      	ldr	r2, [r3, #24]
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80048c4:	4927      	ldr	r1, [pc, #156]	; (8004964 <HAL_FLASH_IRQHandler+0x114>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	618b      	str	r3, [r1, #24]
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d004      	beq.n	80048de <HAL_FLASH_IRQHandler+0x8e>
 80048d4:	4a23      	ldr	r2, [pc, #140]	; (8004964 <HAL_FLASH_IRQHandler+0x114>)
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80048dc:	6113      	str	r3, [r2, #16]

    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 80048de:	4b22      	ldr	r3, [pc, #136]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 80048e0:	2200      	movs	r2, #0
 80048e2:	609a      	str	r2, [r3, #8]

    /* Error callback */
    HAL_FLASH_OperationErrorCallback(param);
 80048e4:	6878      	ldr	r0, [r7, #4]
 80048e6:	f000 f84d 	bl	8004984 <HAL_FLASH_OperationErrorCallback>
  }

  /* C] Check FLASH End of Operation flag */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80048ea:	4b1e      	ldr	r3, [pc, #120]	; (8004964 <HAL_FLASH_IRQHandler+0x114>)
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d124      	bne.n	8004940 <HAL_FLASH_IRQHandler+0xf0>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80048f6:	4b1b      	ldr	r3, [pc, #108]	; (8004964 <HAL_FLASH_IRQHandler+0x114>)
 80048f8:	2201      	movs	r2, #1
 80048fa:	611a      	str	r2, [r3, #16]

    if (pFlash.ProcedureOnGoing == FLASH_TYPEERASE_PAGES)
 80048fc:	4b1a      	ldr	r3, [pc, #104]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	2b02      	cmp	r3, #2
 8004902:	d117      	bne.n	8004934 <HAL_FLASH_IRQHandler+0xe4>
    {
      /* Nb of pages to erased can be decreased */
      pFlash.NbPagesToErase--;
 8004904:	4b18      	ldr	r3, [pc, #96]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 8004906:	695b      	ldr	r3, [r3, #20]
 8004908:	3b01      	subs	r3, #1
 800490a:	4a17      	ldr	r2, [pc, #92]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 800490c:	6153      	str	r3, [r2, #20]

      /* Check if there are still pages to erase*/
      if (pFlash.NbPagesToErase != 0U)
 800490e:	4b16      	ldr	r3, [pc, #88]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00a      	beq.n	800492c <HAL_FLASH_IRQHandler+0xdc>
      {
        /* Increment page number */
        pFlash.Page++;
 8004916:	4b14      	ldr	r3, [pc, #80]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 8004918:	691b      	ldr	r3, [r3, #16]
 800491a:	3301      	adds	r3, #1
 800491c:	4a12      	ldr	r2, [pc, #72]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 800491e:	6113      	str	r3, [r2, #16]
        FLASH_PageErase(pFlash.Page);
 8004920:	4b11      	ldr	r3, [pc, #68]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 8004922:	691b      	ldr	r3, [r3, #16]
 8004924:	4618      	mov	r0, r3
 8004926:	f000 f837 	bl	8004998 <FLASH_PageErase>
 800492a:	e006      	b.n	800493a <HAL_FLASH_IRQHandler+0xea>
      }
      else
      {
        /* No more pages to erase: stop erase pages procedure */
        pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 800492c:	4b0e      	ldr	r3, [pc, #56]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 800492e:	2200      	movs	r2, #0
 8004930:	609a      	str	r2, [r3, #8]
 8004932:	e002      	b.n	800493a <HAL_FLASH_IRQHandler+0xea>
      }
    }
    else
    {
      /*Stop the ongoing procedure */
      pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 8004934:	4b0c      	ldr	r3, [pc, #48]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 8004936:	2200      	movs	r2, #0
 8004938:	609a      	str	r2, [r3, #8]
    }

    /* User callback */
    HAL_FLASH_EndOfOperationCallback(param);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 f818 	bl	8004970 <HAL_FLASH_EndOfOperationCallback>
  }

  if (pFlash.ProcedureOnGoing == FLASH_TYPENONE)
 8004940:	4b09      	ldr	r3, [pc, #36]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d108      	bne.n	800495a <HAL_FLASH_IRQHandler+0x10a>
  {
    /* Disable End of Operation and Error interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 8004948:	4b06      	ldr	r3, [pc, #24]	; (8004964 <HAL_FLASH_IRQHandler+0x114>)
 800494a:	695b      	ldr	r3, [r3, #20]
 800494c:	4a05      	ldr	r2, [pc, #20]	; (8004964 <HAL_FLASH_IRQHandler+0x114>)
 800494e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8004952:	6153      	str	r3, [r2, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8004954:	4b04      	ldr	r3, [pc, #16]	; (8004968 <HAL_FLASH_IRQHandler+0x118>)
 8004956:	2200      	movs	r2, #0
 8004958:	701a      	strb	r2, [r3, #0]
  }
}
 800495a:	bf00      	nop
 800495c:	3708      	adds	r7, #8
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	58004000 	.word	0x58004000
 8004968:	20000784 	.word	0x20000784
 800496c:	00040001 	.word	0x00040001

08004970 <HAL_FLASH_EndOfOperationCallback>:
  *                  Page Erase: Page which has been erased
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8004970:	b480      	push	{r7}
 8004972:	b083      	sub	sp, #12
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
 8004978:	bf00      	nop
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr

08004984 <HAL_FLASH_OperationErrorCallback>:
  *                 Page Erase: Page number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
 800498c:	bf00      	nop
 800498e:	370c      	adds	r7, #12
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr

08004998 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8004998:	b480      	push	{r7}
 800499a:	b083      	sub	sp, #12
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 80049a0:	4b09      	ldr	r3, [pc, #36]	; (80049c8 <FLASH_PageErase+0x30>)
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	f423 62ff 	bic.w	r2, r3, #2040	; 0x7f8
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	00db      	lsls	r3, r3, #3
 80049ac:	4313      	orrs	r3, r2
 80049ae:	4a06      	ldr	r2, [pc, #24]	; (80049c8 <FLASH_PageErase+0x30>)
 80049b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049b4:	f043 0302 	orr.w	r3, r3, #2
 80049b8:	6153      	str	r3, [r2, #20]
}
 80049ba:	bf00      	nop
 80049bc:	370c      	adds	r7, #12
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop
 80049c8:	58004000 	.word	0x58004000

080049cc <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b087      	sub	sp, #28
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80049d6:	2300      	movs	r3, #0
 80049d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80049da:	e14c      	b.n	8004c76 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	2101      	movs	r1, #1
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	fa01 f303 	lsl.w	r3, r1, r3
 80049e8:	4013      	ands	r3, r2
 80049ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	f000 813e 	beq.w	8004c70 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f003 0303 	and.w	r3, r3, #3
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d005      	beq.n	8004a0c <HAL_GPIO_Init+0x40>
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	f003 0303 	and.w	r3, r3, #3
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	d130      	bne.n	8004a6e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	005b      	lsls	r3, r3, #1
 8004a16:	2203      	movs	r2, #3
 8004a18:	fa02 f303 	lsl.w	r3, r2, r3
 8004a1c:	43db      	mvns	r3, r3
 8004a1e:	693a      	ldr	r2, [r7, #16]
 8004a20:	4013      	ands	r3, r2
 8004a22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	68da      	ldr	r2, [r3, #12]
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	005b      	lsls	r3, r3, #1
 8004a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a30:	693a      	ldr	r2, [r7, #16]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	693a      	ldr	r2, [r7, #16]
 8004a3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004a42:	2201      	movs	r2, #1
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4a:	43db      	mvns	r3, r3
 8004a4c:	693a      	ldr	r2, [r7, #16]
 8004a4e:	4013      	ands	r3, r2
 8004a50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	091b      	lsrs	r3, r3, #4
 8004a58:	f003 0201 	and.w	r2, r3, #1
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a62:	693a      	ldr	r2, [r7, #16]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	693a      	ldr	r2, [r7, #16]
 8004a6c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	f003 0303 	and.w	r3, r3, #3
 8004a76:	2b03      	cmp	r3, #3
 8004a78:	d017      	beq.n	8004aaa <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	005b      	lsls	r3, r3, #1
 8004a84:	2203      	movs	r2, #3
 8004a86:	fa02 f303 	lsl.w	r3, r2, r3
 8004a8a:	43db      	mvns	r3, r3
 8004a8c:	693a      	ldr	r2, [r7, #16]
 8004a8e:	4013      	ands	r3, r2
 8004a90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	689a      	ldr	r2, [r3, #8]
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	005b      	lsls	r3, r3, #1
 8004a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a9e:	693a      	ldr	r2, [r7, #16]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	693a      	ldr	r2, [r7, #16]
 8004aa8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	f003 0303 	and.w	r3, r3, #3
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	d123      	bne.n	8004afe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	08da      	lsrs	r2, r3, #3
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	3208      	adds	r2, #8
 8004abe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ac2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	f003 0307 	and.w	r3, r3, #7
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	220f      	movs	r2, #15
 8004ace:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad2:	43db      	mvns	r3, r3
 8004ad4:	693a      	ldr	r2, [r7, #16]
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	691a      	ldr	r2, [r3, #16]
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	f003 0307 	and.w	r3, r3, #7
 8004ae4:	009b      	lsls	r3, r3, #2
 8004ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	08da      	lsrs	r2, r3, #3
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	3208      	adds	r2, #8
 8004af8:	6939      	ldr	r1, [r7, #16]
 8004afa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	005b      	lsls	r3, r3, #1
 8004b08:	2203      	movs	r2, #3
 8004b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0e:	43db      	mvns	r3, r3
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	4013      	ands	r3, r2
 8004b14:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f003 0203 	and.w	r2, r3, #3
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	005b      	lsls	r3, r3, #1
 8004b22:	fa02 f303 	lsl.w	r3, r2, r3
 8004b26:	693a      	ldr	r2, [r7, #16]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	693a      	ldr	r2, [r7, #16]
 8004b30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	f000 8098 	beq.w	8004c70 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004b40:	4a54      	ldr	r2, [pc, #336]	; (8004c94 <HAL_GPIO_Init+0x2c8>)
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	089b      	lsrs	r3, r3, #2
 8004b46:	3302      	adds	r3, #2
 8004b48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b4c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	f003 0303 	and.w	r3, r3, #3
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	220f      	movs	r2, #15
 8004b58:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5c:	43db      	mvns	r3, r3
 8004b5e:	693a      	ldr	r2, [r7, #16]
 8004b60:	4013      	ands	r3, r2
 8004b62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004b6a:	d019      	beq.n	8004ba0 <HAL_GPIO_Init+0x1d4>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a4a      	ldr	r2, [pc, #296]	; (8004c98 <HAL_GPIO_Init+0x2cc>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d013      	beq.n	8004b9c <HAL_GPIO_Init+0x1d0>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a49      	ldr	r2, [pc, #292]	; (8004c9c <HAL_GPIO_Init+0x2d0>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d00d      	beq.n	8004b98 <HAL_GPIO_Init+0x1cc>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4a48      	ldr	r2, [pc, #288]	; (8004ca0 <HAL_GPIO_Init+0x2d4>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d007      	beq.n	8004b94 <HAL_GPIO_Init+0x1c8>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4a47      	ldr	r2, [pc, #284]	; (8004ca4 <HAL_GPIO_Init+0x2d8>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d101      	bne.n	8004b90 <HAL_GPIO_Init+0x1c4>
 8004b8c:	2304      	movs	r3, #4
 8004b8e:	e008      	b.n	8004ba2 <HAL_GPIO_Init+0x1d6>
 8004b90:	2307      	movs	r3, #7
 8004b92:	e006      	b.n	8004ba2 <HAL_GPIO_Init+0x1d6>
 8004b94:	2303      	movs	r3, #3
 8004b96:	e004      	b.n	8004ba2 <HAL_GPIO_Init+0x1d6>
 8004b98:	2302      	movs	r3, #2
 8004b9a:	e002      	b.n	8004ba2 <HAL_GPIO_Init+0x1d6>
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e000      	b.n	8004ba2 <HAL_GPIO_Init+0x1d6>
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	697a      	ldr	r2, [r7, #20]
 8004ba4:	f002 0203 	and.w	r2, r2, #3
 8004ba8:	0092      	lsls	r2, r2, #2
 8004baa:	4093      	lsls	r3, r2
 8004bac:	693a      	ldr	r2, [r7, #16]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004bb2:	4938      	ldr	r1, [pc, #224]	; (8004c94 <HAL_GPIO_Init+0x2c8>)
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	089b      	lsrs	r3, r3, #2
 8004bb8:	3302      	adds	r3, #2
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004bc0:	4b39      	ldr	r3, [pc, #228]	; (8004ca8 <HAL_GPIO_Init+0x2dc>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	43db      	mvns	r3, r3
 8004bca:	693a      	ldr	r2, [r7, #16]
 8004bcc:	4013      	ands	r3, r2
 8004bce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d003      	beq.n	8004be4 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004bdc:	693a      	ldr	r2, [r7, #16]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004be4:	4a30      	ldr	r2, [pc, #192]	; (8004ca8 <HAL_GPIO_Init+0x2dc>)
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004bea:	4b2f      	ldr	r3, [pc, #188]	; (8004ca8 <HAL_GPIO_Init+0x2dc>)
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	43db      	mvns	r3, r3
 8004bf4:	693a      	ldr	r2, [r7, #16]
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d003      	beq.n	8004c0e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004c0e:	4a26      	ldr	r2, [pc, #152]	; (8004ca8 <HAL_GPIO_Init+0x2dc>)
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004c14:	4b24      	ldr	r3, [pc, #144]	; (8004ca8 <HAL_GPIO_Init+0x2dc>)
 8004c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	43db      	mvns	r3, r3
 8004c20:	693a      	ldr	r2, [r7, #16]
 8004c22:	4013      	ands	r3, r2
 8004c24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d003      	beq.n	8004c3a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8004c32:	693a      	ldr	r2, [r7, #16]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004c3a:	4a1b      	ldr	r2, [pc, #108]	; (8004ca8 <HAL_GPIO_Init+0x2dc>)
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8004c42:	4b19      	ldr	r3, [pc, #100]	; (8004ca8 <HAL_GPIO_Init+0x2dc>)
 8004c44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	43db      	mvns	r3, r3
 8004c4e:	693a      	ldr	r2, [r7, #16]
 8004c50:	4013      	ands	r3, r2
 8004c52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d003      	beq.n	8004c68 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004c60:	693a      	ldr	r2, [r7, #16]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004c68:	4a0f      	ldr	r2, [pc, #60]	; (8004ca8 <HAL_GPIO_Init+0x2dc>)
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	3301      	adds	r3, #1
 8004c74:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	fa22 f303 	lsr.w	r3, r2, r3
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	f47f aeab 	bne.w	80049dc <HAL_GPIO_Init+0x10>
  }
}
 8004c86:	bf00      	nop
 8004c88:	bf00      	nop
 8004c8a:	371c      	adds	r7, #28
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr
 8004c94:	40010000 	.word	0x40010000
 8004c98:	48000400 	.word	0x48000400
 8004c9c:	48000800 	.word	0x48000800
 8004ca0:	48000c00 	.word	0x48000c00
 8004ca4:	48001000 	.word	0x48001000
 8004ca8:	58000800 	.word	0x58000800

08004cac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	460b      	mov	r3, r1
 8004cb6:	807b      	strh	r3, [r7, #2]
 8004cb8:	4613      	mov	r3, r2
 8004cba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004cbc:	787b      	ldrb	r3, [r7, #1]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d003      	beq.n	8004cca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004cc2:	887a      	ldrh	r2, [r7, #2]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004cc8:	e002      	b.n	8004cd0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004cca:	887a      	ldrh	r2, [r7, #2]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004cd0:	bf00      	nop
 8004cd2:	370c      	adds	r7, #12
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr

08004cdc <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b085      	sub	sp, #20
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	460b      	mov	r3, r1
 8004ce6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	695b      	ldr	r3, [r3, #20]
 8004cec:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004cee:	887a      	ldrh	r2, [r7, #2]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	041a      	lsls	r2, r3, #16
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	43d9      	mvns	r1, r3
 8004cfa:	887b      	ldrh	r3, [r7, #2]
 8004cfc:	400b      	ands	r3, r1
 8004cfe:	431a      	orrs	r2, r3
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	619a      	str	r2, [r3, #24]
}
 8004d04:	bf00      	nop
 8004d06:	3714      	adds	r7, #20
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr

08004d10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	4603      	mov	r3, r0
 8004d18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004d1a:	4b08      	ldr	r3, [pc, #32]	; (8004d3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d1c:	68da      	ldr	r2, [r3, #12]
 8004d1e:	88fb      	ldrh	r3, [r7, #6]
 8004d20:	4013      	ands	r3, r2
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d006      	beq.n	8004d34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004d26:	4a05      	ldr	r2, [pc, #20]	; (8004d3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d28:	88fb      	ldrh	r3, [r7, #6]
 8004d2a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004d2c:	88fb      	ldrh	r3, [r7, #6]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7fd f978 	bl	8002024 <HAL_GPIO_EXTI_Callback>
  }
}
 8004d34:	bf00      	nop
 8004d36:	3708      	adds	r7, #8
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	58000800 	.word	0x58000800

08004d40 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8004d46:	4b0a      	ldr	r3, [pc, #40]	; (8004d70 <HAL_HSEM_IRQHandler+0x30>)
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8004d4c:	4b08      	ldr	r3, [pc, #32]	; (8004d70 <HAL_HSEM_IRQHandler+0x30>)
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	43db      	mvns	r3, r3
 8004d54:	4906      	ldr	r1, [pc, #24]	; (8004d70 <HAL_HSEM_IRQHandler+0x30>)
 8004d56:	4013      	ands	r3, r2
 8004d58:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8004d5a:	4a05      	ldr	r2, [pc, #20]	; (8004d70 <HAL_HSEM_IRQHandler+0x30>)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f000 f807 	bl	8004d74 <HAL_HSEM_FreeCallback>
}
 8004d66:	bf00      	nop
 8004d68:	3708      	adds	r7, #8
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	58001500 	.word	0x58001500

08004d74 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8004d7c:	bf00      	nop
 8004d7e:	370c      	adds	r7, #12
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr

08004d88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b082      	sub	sp, #8
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d101      	bne.n	8004d9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e081      	b.n	8004e9e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d106      	bne.n	8004db4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 f879 	bl	8004ea6 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2224      	movs	r2, #36	; 0x24
 8004db8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f022 0201 	bic.w	r2, r2, #1
 8004dca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	685a      	ldr	r2, [r3, #4]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004dd8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	689a      	ldr	r2, [r3, #8]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004de8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	68db      	ldr	r3, [r3, #12]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d107      	bne.n	8004e02 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	689a      	ldr	r2, [r3, #8]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004dfe:	609a      	str	r2, [r3, #8]
 8004e00:	e006      	b.n	8004e10 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	689a      	ldr	r2, [r3, #8]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004e0e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	2b02      	cmp	r3, #2
 8004e16:	d104      	bne.n	8004e22 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e20:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	6812      	ldr	r2, [r2, #0]
 8004e2c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004e30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e34:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68da      	ldr	r2, [r3, #12]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004e44:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	691a      	ldr	r2, [r3, #16]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	695b      	ldr	r3, [r3, #20]
 8004e4e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	699b      	ldr	r3, [r3, #24]
 8004e56:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	430a      	orrs	r2, r1
 8004e5e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	69d9      	ldr	r1, [r3, #28]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a1a      	ldr	r2, [r3, #32]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	430a      	orrs	r2, r1
 8004e6e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f042 0201 	orr.w	r2, r2, #1
 8004e7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2220      	movs	r2, #32
 8004e8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004e9c:	2300      	movs	r3, #0
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3708      	adds	r7, #8
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}

08004ea6 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8004ea6:	b480      	push	{r7}
 8004ea8:	b083      	sub	sp, #12
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8004eae:	bf00      	nop
 8004eb0:	370c      	adds	r7, #12
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr
	...

08004ebc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b088      	sub	sp, #32
 8004ec0:	af02      	add	r7, sp, #8
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	607a      	str	r2, [r7, #4]
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	460b      	mov	r3, r1
 8004eca:	817b      	strh	r3, [r7, #10]
 8004ecc:	4613      	mov	r3, r2
 8004ece:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	2b20      	cmp	r3, #32
 8004eda:	f040 80da 	bne.w	8005092 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d101      	bne.n	8004eec <HAL_I2C_Master_Transmit+0x30>
 8004ee8:	2302      	movs	r3, #2
 8004eea:	e0d3      	b.n	8005094 <HAL_I2C_Master_Transmit+0x1d8>
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004ef4:	f7fe ffa8 	bl	8003e48 <HAL_GetTick>
 8004ef8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	2319      	movs	r3, #25
 8004f00:	2201      	movs	r2, #1
 8004f02:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f000 f9e6 	bl	80052d8 <I2C_WaitOnFlagUntilTimeout>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d001      	beq.n	8004f16 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e0be      	b.n	8005094 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2221      	movs	r2, #33	; 0x21
 8004f1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2210      	movs	r2, #16
 8004f22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	893a      	ldrh	r2, [r7, #8]
 8004f36:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	2bff      	cmp	r3, #255	; 0xff
 8004f46:	d90e      	bls.n	8004f66 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	22ff      	movs	r2, #255	; 0xff
 8004f4c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f52:	b2da      	uxtb	r2, r3
 8004f54:	8979      	ldrh	r1, [r7, #10]
 8004f56:	4b51      	ldr	r3, [pc, #324]	; (800509c <HAL_I2C_Master_Transmit+0x1e0>)
 8004f58:	9300      	str	r3, [sp, #0]
 8004f5a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004f5e:	68f8      	ldr	r0, [r7, #12]
 8004f60:	f000 fbdc 	bl	800571c <I2C_TransferConfig>
 8004f64:	e06c      	b.n	8005040 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f6a:	b29a      	uxth	r2, r3
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f74:	b2da      	uxtb	r2, r3
 8004f76:	8979      	ldrh	r1, [r7, #10]
 8004f78:	4b48      	ldr	r3, [pc, #288]	; (800509c <HAL_I2C_Master_Transmit+0x1e0>)
 8004f7a:	9300      	str	r3, [sp, #0]
 8004f7c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004f80:	68f8      	ldr	r0, [r7, #12]
 8004f82:	f000 fbcb 	bl	800571c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004f86:	e05b      	b.n	8005040 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f88:	697a      	ldr	r2, [r7, #20]
 8004f8a:	6a39      	ldr	r1, [r7, #32]
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f000 f9e3 	bl	8005358 <I2C_WaitOnTXISFlagUntilTimeout>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d001      	beq.n	8004f9c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e07b      	b.n	8005094 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa0:	781a      	ldrb	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fac:	1c5a      	adds	r2, r3, #1
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	3b01      	subs	r3, #1
 8004fba:	b29a      	uxth	r2, r3
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d034      	beq.n	8005040 <HAL_I2C_Master_Transmit+0x184>
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d130      	bne.n	8005040 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	9300      	str	r3, [sp, #0]
 8004fe2:	6a3b      	ldr	r3, [r7, #32]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	2180      	movs	r1, #128	; 0x80
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f000 f975 	bl	80052d8 <I2C_WaitOnFlagUntilTimeout>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d001      	beq.n	8004ff8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e04d      	b.n	8005094 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	2bff      	cmp	r3, #255	; 0xff
 8005000:	d90e      	bls.n	8005020 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	22ff      	movs	r2, #255	; 0xff
 8005006:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800500c:	b2da      	uxtb	r2, r3
 800500e:	8979      	ldrh	r1, [r7, #10]
 8005010:	2300      	movs	r3, #0
 8005012:	9300      	str	r3, [sp, #0]
 8005014:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005018:	68f8      	ldr	r0, [r7, #12]
 800501a:	f000 fb7f 	bl	800571c <I2C_TransferConfig>
 800501e:	e00f      	b.n	8005040 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005024:	b29a      	uxth	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800502e:	b2da      	uxtb	r2, r3
 8005030:	8979      	ldrh	r1, [r7, #10]
 8005032:	2300      	movs	r3, #0
 8005034:	9300      	str	r3, [sp, #0]
 8005036:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800503a:	68f8      	ldr	r0, [r7, #12]
 800503c:	f000 fb6e 	bl	800571c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005044:	b29b      	uxth	r3, r3
 8005046:	2b00      	cmp	r3, #0
 8005048:	d19e      	bne.n	8004f88 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	6a39      	ldr	r1, [r7, #32]
 800504e:	68f8      	ldr	r0, [r7, #12]
 8005050:	f000 f9c2 	bl	80053d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d001      	beq.n	800505e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e01a      	b.n	8005094 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	2220      	movs	r2, #32
 8005064:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	6859      	ldr	r1, [r3, #4]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	4b0b      	ldr	r3, [pc, #44]	; (80050a0 <HAL_I2C_Master_Transmit+0x1e4>)
 8005072:	400b      	ands	r3, r1
 8005074:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2220      	movs	r2, #32
 800507a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2200      	movs	r2, #0
 800508a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800508e:	2300      	movs	r3, #0
 8005090:	e000      	b.n	8005094 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8005092:	2302      	movs	r3, #2
  }
}
 8005094:	4618      	mov	r0, r3
 8005096:	3718      	adds	r7, #24
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}
 800509c:	80002000 	.word	0x80002000
 80050a0:	fe00e800 	.word	0xfe00e800

080050a4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b088      	sub	sp, #32
 80050a8:	af02      	add	r7, sp, #8
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	607a      	str	r2, [r7, #4]
 80050ae:	461a      	mov	r2, r3
 80050b0:	460b      	mov	r3, r1
 80050b2:	817b      	strh	r3, [r7, #10]
 80050b4:	4613      	mov	r3, r2
 80050b6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	2b20      	cmp	r3, #32
 80050c2:	f040 80db 	bne.w	800527c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d101      	bne.n	80050d4 <HAL_I2C_Master_Receive+0x30>
 80050d0:	2302      	movs	r3, #2
 80050d2:	e0d4      	b.n	800527e <HAL_I2C_Master_Receive+0x1da>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80050dc:	f7fe feb4 	bl	8003e48 <HAL_GetTick>
 80050e0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	9300      	str	r3, [sp, #0]
 80050e6:	2319      	movs	r3, #25
 80050e8:	2201      	movs	r2, #1
 80050ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f000 f8f2 	bl	80052d8 <I2C_WaitOnFlagUntilTimeout>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e0bf      	b.n	800527e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2222      	movs	r2, #34	; 0x22
 8005102:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2210      	movs	r2, #16
 800510a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2200      	movs	r2, #0
 8005112:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	687a      	ldr	r2, [r7, #4]
 8005118:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	893a      	ldrh	r2, [r7, #8]
 800511e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2200      	movs	r2, #0
 8005124:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800512a:	b29b      	uxth	r3, r3
 800512c:	2bff      	cmp	r3, #255	; 0xff
 800512e:	d90e      	bls.n	800514e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	22ff      	movs	r2, #255	; 0xff
 8005134:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800513a:	b2da      	uxtb	r2, r3
 800513c:	8979      	ldrh	r1, [r7, #10]
 800513e:	4b52      	ldr	r3, [pc, #328]	; (8005288 <HAL_I2C_Master_Receive+0x1e4>)
 8005140:	9300      	str	r3, [sp, #0]
 8005142:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005146:	68f8      	ldr	r0, [r7, #12]
 8005148:	f000 fae8 	bl	800571c <I2C_TransferConfig>
 800514c:	e06d      	b.n	800522a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005152:	b29a      	uxth	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800515c:	b2da      	uxtb	r2, r3
 800515e:	8979      	ldrh	r1, [r7, #10]
 8005160:	4b49      	ldr	r3, [pc, #292]	; (8005288 <HAL_I2C_Master_Receive+0x1e4>)
 8005162:	9300      	str	r3, [sp, #0]
 8005164:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005168:	68f8      	ldr	r0, [r7, #12]
 800516a:	f000 fad7 	bl	800571c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800516e:	e05c      	b.n	800522a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005170:	697a      	ldr	r2, [r7, #20]
 8005172:	6a39      	ldr	r1, [r7, #32]
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f000 f96b 	bl	8005450 <I2C_WaitOnRXNEFlagUntilTimeout>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d001      	beq.n	8005184 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e07c      	b.n	800527e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518e:	b2d2      	uxtb	r2, r2
 8005190:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005196:	1c5a      	adds	r2, r3, #1
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051a0:	3b01      	subs	r3, #1
 80051a2:	b29a      	uxth	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	3b01      	subs	r3, #1
 80051b0:	b29a      	uxth	r2, r3
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d034      	beq.n	800522a <HAL_I2C_Master_Receive+0x186>
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d130      	bne.n	800522a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	9300      	str	r3, [sp, #0]
 80051cc:	6a3b      	ldr	r3, [r7, #32]
 80051ce:	2200      	movs	r2, #0
 80051d0:	2180      	movs	r1, #128	; 0x80
 80051d2:	68f8      	ldr	r0, [r7, #12]
 80051d4:	f000 f880 	bl	80052d8 <I2C_WaitOnFlagUntilTimeout>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d001      	beq.n	80051e2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e04d      	b.n	800527e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	2bff      	cmp	r3, #255	; 0xff
 80051ea:	d90e      	bls.n	800520a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	22ff      	movs	r2, #255	; 0xff
 80051f0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051f6:	b2da      	uxtb	r2, r3
 80051f8:	8979      	ldrh	r1, [r7, #10]
 80051fa:	2300      	movs	r3, #0
 80051fc:	9300      	str	r3, [sp, #0]
 80051fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005202:	68f8      	ldr	r0, [r7, #12]
 8005204:	f000 fa8a 	bl	800571c <I2C_TransferConfig>
 8005208:	e00f      	b.n	800522a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800520e:	b29a      	uxth	r2, r3
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005218:	b2da      	uxtb	r2, r3
 800521a:	8979      	ldrh	r1, [r7, #10]
 800521c:	2300      	movs	r3, #0
 800521e:	9300      	str	r3, [sp, #0]
 8005220:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	f000 fa79 	bl	800571c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800522e:	b29b      	uxth	r3, r3
 8005230:	2b00      	cmp	r3, #0
 8005232:	d19d      	bne.n	8005170 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005234:	697a      	ldr	r2, [r7, #20]
 8005236:	6a39      	ldr	r1, [r7, #32]
 8005238:	68f8      	ldr	r0, [r7, #12]
 800523a:	f000 f8cd 	bl	80053d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800523e:	4603      	mov	r3, r0
 8005240:	2b00      	cmp	r3, #0
 8005242:	d001      	beq.n	8005248 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e01a      	b.n	800527e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2220      	movs	r2, #32
 800524e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	6859      	ldr	r1, [r3, #4]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	4b0c      	ldr	r3, [pc, #48]	; (800528c <HAL_I2C_Master_Receive+0x1e8>)
 800525c:	400b      	ands	r3, r1
 800525e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2220      	movs	r2, #32
 8005264:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2200      	movs	r2, #0
 800526c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2200      	movs	r2, #0
 8005274:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005278:	2300      	movs	r3, #0
 800527a:	e000      	b.n	800527e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800527c:	2302      	movs	r3, #2
  }
}
 800527e:	4618      	mov	r0, r3
 8005280:	3718      	adds	r7, #24
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	80002400 	.word	0x80002400
 800528c:	fe00e800 	.word	0xfe00e800

08005290 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	699b      	ldr	r3, [r3, #24]
 800529e:	f003 0302 	and.w	r3, r3, #2
 80052a2:	2b02      	cmp	r3, #2
 80052a4:	d103      	bne.n	80052ae <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2200      	movs	r2, #0
 80052ac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	699b      	ldr	r3, [r3, #24]
 80052b4:	f003 0301 	and.w	r3, r3, #1
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d007      	beq.n	80052cc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	699a      	ldr	r2, [r3, #24]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f042 0201 	orr.w	r2, r2, #1
 80052ca:	619a      	str	r2, [r3, #24]
  }
}
 80052cc:	bf00      	nop
 80052ce:	370c      	adds	r7, #12
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b084      	sub	sp, #16
 80052dc:	af00      	add	r7, sp, #0
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	603b      	str	r3, [r7, #0]
 80052e4:	4613      	mov	r3, r2
 80052e6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80052e8:	e022      	b.n	8005330 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f0:	d01e      	beq.n	8005330 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052f2:	f7fe fda9 	bl	8003e48 <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	69bb      	ldr	r3, [r7, #24]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	683a      	ldr	r2, [r7, #0]
 80052fe:	429a      	cmp	r2, r3
 8005300:	d302      	bcc.n	8005308 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d113      	bne.n	8005330 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800530c:	f043 0220 	orr.w	r2, r3, #32
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2220      	movs	r2, #32
 8005318:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e00f      	b.n	8005350 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	699a      	ldr	r2, [r3, #24]
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	4013      	ands	r3, r2
 800533a:	68ba      	ldr	r2, [r7, #8]
 800533c:	429a      	cmp	r2, r3
 800533e:	bf0c      	ite	eq
 8005340:	2301      	moveq	r3, #1
 8005342:	2300      	movne	r3, #0
 8005344:	b2db      	uxtb	r3, r3
 8005346:	461a      	mov	r2, r3
 8005348:	79fb      	ldrb	r3, [r7, #7]
 800534a:	429a      	cmp	r2, r3
 800534c:	d0cd      	beq.n	80052ea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800534e:	2300      	movs	r3, #0
}
 8005350:	4618      	mov	r0, r3
 8005352:	3710      	adds	r7, #16
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}

08005358 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b084      	sub	sp, #16
 800535c:	af00      	add	r7, sp, #0
 800535e:	60f8      	str	r0, [r7, #12]
 8005360:	60b9      	str	r1, [r7, #8]
 8005362:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005364:	e02c      	b.n	80053c0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005366:	687a      	ldr	r2, [r7, #4]
 8005368:	68b9      	ldr	r1, [r7, #8]
 800536a:	68f8      	ldr	r0, [r7, #12]
 800536c:	f000 f8ea 	bl	8005544 <I2C_IsErrorOccurred>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	d001      	beq.n	800537a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	e02a      	b.n	80053d0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005380:	d01e      	beq.n	80053c0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005382:	f7fe fd61 	bl	8003e48 <HAL_GetTick>
 8005386:	4602      	mov	r2, r0
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	1ad3      	subs	r3, r2, r3
 800538c:	68ba      	ldr	r2, [r7, #8]
 800538e:	429a      	cmp	r2, r3
 8005390:	d302      	bcc.n	8005398 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d113      	bne.n	80053c0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800539c:	f043 0220 	orr.w	r2, r3, #32
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2220      	movs	r2, #32
 80053a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2200      	movs	r2, #0
 80053b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2200      	movs	r2, #0
 80053b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	e007      	b.n	80053d0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	699b      	ldr	r3, [r3, #24]
 80053c6:	f003 0302 	and.w	r3, r3, #2
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d1cb      	bne.n	8005366 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80053ce:	2300      	movs	r3, #0
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3710      	adds	r7, #16
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}

080053d8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b084      	sub	sp, #16
 80053dc:	af00      	add	r7, sp, #0
 80053de:	60f8      	str	r0, [r7, #12]
 80053e0:	60b9      	str	r1, [r7, #8]
 80053e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80053e4:	e028      	b.n	8005438 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	68b9      	ldr	r1, [r7, #8]
 80053ea:	68f8      	ldr	r0, [r7, #12]
 80053ec:	f000 f8aa 	bl	8005544 <I2C_IsErrorOccurred>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d001      	beq.n	80053fa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e026      	b.n	8005448 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053fa:	f7fe fd25 	bl	8003e48 <HAL_GetTick>
 80053fe:	4602      	mov	r2, r0
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	1ad3      	subs	r3, r2, r3
 8005404:	68ba      	ldr	r2, [r7, #8]
 8005406:	429a      	cmp	r2, r3
 8005408:	d302      	bcc.n	8005410 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d113      	bne.n	8005438 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005414:	f043 0220 	orr.w	r2, r3, #32
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2220      	movs	r2, #32
 8005420:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2200      	movs	r2, #0
 8005428:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2200      	movs	r2, #0
 8005430:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e007      	b.n	8005448 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	699b      	ldr	r3, [r3, #24]
 800543e:	f003 0320 	and.w	r3, r3, #32
 8005442:	2b20      	cmp	r3, #32
 8005444:	d1cf      	bne.n	80053e6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005446:	2300      	movs	r3, #0
}
 8005448:	4618      	mov	r0, r3
 800544a:	3710      	adds	r7, #16
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}

08005450 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b084      	sub	sp, #16
 8005454:	af00      	add	r7, sp, #0
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800545c:	e064      	b.n	8005528 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	68b9      	ldr	r1, [r7, #8]
 8005462:	68f8      	ldr	r0, [r7, #12]
 8005464:	f000 f86e 	bl	8005544 <I2C_IsErrorOccurred>
 8005468:	4603      	mov	r3, r0
 800546a:	2b00      	cmp	r3, #0
 800546c:	d001      	beq.n	8005472 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e062      	b.n	8005538 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	699b      	ldr	r3, [r3, #24]
 8005478:	f003 0320 	and.w	r3, r3, #32
 800547c:	2b20      	cmp	r3, #32
 800547e:	d138      	bne.n	80054f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	699b      	ldr	r3, [r3, #24]
 8005486:	f003 0304 	and.w	r3, r3, #4
 800548a:	2b04      	cmp	r3, #4
 800548c:	d105      	bne.n	800549a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005492:	2b00      	cmp	r3, #0
 8005494:	d001      	beq.n	800549a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005496:	2300      	movs	r3, #0
 8005498:	e04e      	b.n	8005538 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	699b      	ldr	r3, [r3, #24]
 80054a0:	f003 0310 	and.w	r3, r3, #16
 80054a4:	2b10      	cmp	r3, #16
 80054a6:	d107      	bne.n	80054b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	2210      	movs	r2, #16
 80054ae:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2204      	movs	r2, #4
 80054b4:	645a      	str	r2, [r3, #68]	; 0x44
 80054b6:	e002      	b.n	80054be <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2200      	movs	r2, #0
 80054bc:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	2220      	movs	r2, #32
 80054c4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	6859      	ldr	r1, [r3, #4]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	4b1b      	ldr	r3, [pc, #108]	; (8005540 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 80054d2:	400b      	ands	r3, r1
 80054d4:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2220      	movs	r2, #32
 80054da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2200      	movs	r2, #0
 80054e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e022      	b.n	8005538 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054f2:	f7fe fca9 	bl	8003e48 <HAL_GetTick>
 80054f6:	4602      	mov	r2, r0
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	68ba      	ldr	r2, [r7, #8]
 80054fe:	429a      	cmp	r2, r3
 8005500:	d302      	bcc.n	8005508 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d10f      	bne.n	8005528 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800550c:	f043 0220 	orr.w	r2, r3, #32
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2220      	movs	r2, #32
 8005518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e007      	b.n	8005538 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	699b      	ldr	r3, [r3, #24]
 800552e:	f003 0304 	and.w	r3, r3, #4
 8005532:	2b04      	cmp	r3, #4
 8005534:	d193      	bne.n	800545e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	4618      	mov	r0, r3
 800553a:	3710      	adds	r7, #16
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	fe00e800 	.word	0xfe00e800

08005544 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b08a      	sub	sp, #40	; 0x28
 8005548:	af00      	add	r7, sp, #0
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	60b9      	str	r1, [r7, #8]
 800554e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005550:	2300      	movs	r3, #0
 8005552:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800555e:	2300      	movs	r3, #0
 8005560:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005566:	69bb      	ldr	r3, [r7, #24]
 8005568:	f003 0310 	and.w	r3, r3, #16
 800556c:	2b00      	cmp	r3, #0
 800556e:	d075      	beq.n	800565c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2210      	movs	r2, #16
 8005576:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005578:	e056      	b.n	8005628 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005580:	d052      	beq.n	8005628 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005582:	f7fe fc61 	bl	8003e48 <HAL_GetTick>
 8005586:	4602      	mov	r2, r0
 8005588:	69fb      	ldr	r3, [r7, #28]
 800558a:	1ad3      	subs	r3, r2, r3
 800558c:	68ba      	ldr	r2, [r7, #8]
 800558e:	429a      	cmp	r2, r3
 8005590:	d302      	bcc.n	8005598 <I2C_IsErrorOccurred+0x54>
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d147      	bne.n	8005628 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055a2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80055aa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80055b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055ba:	d12e      	bne.n	800561a <I2C_IsErrorOccurred+0xd6>
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80055c2:	d02a      	beq.n	800561a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80055c4:	7cfb      	ldrb	r3, [r7, #19]
 80055c6:	2b20      	cmp	r3, #32
 80055c8:	d027      	beq.n	800561a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	685a      	ldr	r2, [r3, #4]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80055d8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80055da:	f7fe fc35 	bl	8003e48 <HAL_GetTick>
 80055de:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055e0:	e01b      	b.n	800561a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80055e2:	f7fe fc31 	bl	8003e48 <HAL_GetTick>
 80055e6:	4602      	mov	r2, r0
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	2b19      	cmp	r3, #25
 80055ee:	d914      	bls.n	800561a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055f4:	f043 0220 	orr.w	r2, r3, #32
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2220      	movs	r2, #32
 8005600:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2200      	movs	r2, #0
 8005608:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	699b      	ldr	r3, [r3, #24]
 8005620:	f003 0320 	and.w	r3, r3, #32
 8005624:	2b20      	cmp	r3, #32
 8005626:	d1dc      	bne.n	80055e2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	f003 0320 	and.w	r3, r3, #32
 8005632:	2b20      	cmp	r3, #32
 8005634:	d003      	beq.n	800563e <I2C_IsErrorOccurred+0xfa>
 8005636:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800563a:	2b00      	cmp	r3, #0
 800563c:	d09d      	beq.n	800557a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800563e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005642:	2b00      	cmp	r3, #0
 8005644:	d103      	bne.n	800564e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2220      	movs	r2, #32
 800564c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800564e:	6a3b      	ldr	r3, [r7, #32]
 8005650:	f043 0304 	orr.w	r3, r3, #4
 8005654:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	699b      	ldr	r3, [r3, #24]
 8005662:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00b      	beq.n	8005686 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800566e:	6a3b      	ldr	r3, [r7, #32]
 8005670:	f043 0301 	orr.w	r3, r3, #1
 8005674:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800567e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00b      	beq.n	80056a8 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005690:	6a3b      	ldr	r3, [r7, #32]
 8005692:	f043 0308 	orr.w	r3, r3, #8
 8005696:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80056a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00b      	beq.n	80056ca <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80056b2:	6a3b      	ldr	r3, [r7, #32]
 80056b4:	f043 0302 	orr.w	r3, r3, #2
 80056b8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80056c2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80056ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d01c      	beq.n	800570c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80056d2:	68f8      	ldr	r0, [r7, #12]
 80056d4:	f7ff fddc 	bl	8005290 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	6859      	ldr	r1, [r3, #4]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	4b0d      	ldr	r3, [pc, #52]	; (8005718 <I2C_IsErrorOccurred+0x1d4>)
 80056e4:	400b      	ands	r3, r1
 80056e6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056ec:	6a3b      	ldr	r3, [r7, #32]
 80056ee:	431a      	orrs	r2, r3
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2220      	movs	r2, #32
 80056f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2200      	movs	r2, #0
 8005700:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2200      	movs	r2, #0
 8005708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800570c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005710:	4618      	mov	r0, r3
 8005712:	3728      	adds	r7, #40	; 0x28
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}
 8005718:	fe00e800 	.word	0xfe00e800

0800571c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800571c:	b480      	push	{r7}
 800571e:	b087      	sub	sp, #28
 8005720:	af00      	add	r7, sp, #0
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	607b      	str	r3, [r7, #4]
 8005726:	460b      	mov	r3, r1
 8005728:	817b      	strh	r3, [r7, #10]
 800572a:	4613      	mov	r3, r2
 800572c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800572e:	897b      	ldrh	r3, [r7, #10]
 8005730:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005734:	7a7b      	ldrb	r3, [r7, #9]
 8005736:	041b      	lsls	r3, r3, #16
 8005738:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800573c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005742:	6a3b      	ldr	r3, [r7, #32]
 8005744:	4313      	orrs	r3, r2
 8005746:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800574a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	685a      	ldr	r2, [r3, #4]
 8005752:	6a3b      	ldr	r3, [r7, #32]
 8005754:	0d5b      	lsrs	r3, r3, #21
 8005756:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800575a:	4b08      	ldr	r3, [pc, #32]	; (800577c <I2C_TransferConfig+0x60>)
 800575c:	430b      	orrs	r3, r1
 800575e:	43db      	mvns	r3, r3
 8005760:	ea02 0103 	and.w	r1, r2, r3
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	697a      	ldr	r2, [r7, #20]
 800576a:	430a      	orrs	r2, r1
 800576c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800576e:	bf00      	nop
 8005770:	371c      	adds	r7, #28
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop
 800577c:	03ff63ff 	.word	0x03ff63ff

08005780 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005790:	b2db      	uxtb	r3, r3
 8005792:	2b20      	cmp	r3, #32
 8005794:	d138      	bne.n	8005808 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800579c:	2b01      	cmp	r3, #1
 800579e:	d101      	bne.n	80057a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80057a0:	2302      	movs	r3, #2
 80057a2:	e032      	b.n	800580a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2224      	movs	r2, #36	; 0x24
 80057b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f022 0201 	bic.w	r2, r2, #1
 80057c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80057d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	6819      	ldr	r1, [r3, #0]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	683a      	ldr	r2, [r7, #0]
 80057e0:	430a      	orrs	r2, r1
 80057e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f042 0201 	orr.w	r2, r2, #1
 80057f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2220      	movs	r2, #32
 80057f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005804:	2300      	movs	r3, #0
 8005806:	e000      	b.n	800580a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005808:	2302      	movs	r3, #2
  }
}
 800580a:	4618      	mov	r0, r3
 800580c:	370c      	adds	r7, #12
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr

08005816 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005816:	b480      	push	{r7}
 8005818:	b085      	sub	sp, #20
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
 800581e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005826:	b2db      	uxtb	r3, r3
 8005828:	2b20      	cmp	r3, #32
 800582a:	d139      	bne.n	80058a0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005832:	2b01      	cmp	r3, #1
 8005834:	d101      	bne.n	800583a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005836:	2302      	movs	r3, #2
 8005838:	e033      	b.n	80058a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2201      	movs	r2, #1
 800583e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2224      	movs	r2, #36	; 0x24
 8005846:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f022 0201 	bic.w	r2, r2, #1
 8005858:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005868:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	021b      	lsls	r3, r3, #8
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	4313      	orrs	r3, r2
 8005872:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f042 0201 	orr.w	r2, r2, #1
 800588a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2220      	movs	r2, #32
 8005890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800589c:	2300      	movs	r3, #0
 800589e:	e000      	b.n	80058a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80058a0:	2302      	movs	r3, #2
  }
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3714      	adds	r7, #20
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr
	...

080058b0 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b083      	sub	sp, #12
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 80058b8:	4b05      	ldr	r3, [pc, #20]	; (80058d0 <HAL_I2CEx_EnableFastModePlus+0x20>)
 80058ba:	685a      	ldr	r2, [r3, #4]
 80058bc:	4904      	ldr	r1, [pc, #16]	; (80058d0 <HAL_I2CEx_EnableFastModePlus+0x20>)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	604b      	str	r3, [r1, #4]
}
 80058c4:	bf00      	nop
 80058c6:	370c      	adds	r7, #12
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr
 80058d0:	40010000 	.word	0x40010000

080058d4 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 80058dc:	2300      	movs	r3, #0
 80058de:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d01e      	beq.n	8005924 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 80058e6:	4b13      	ldr	r3, [pc, #76]	; (8005934 <HAL_IPCC_Init+0x60>)
 80058e8:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d102      	bne.n	80058fc <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f7fd fe8a 	bl	8003610 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 80058fc:	68b8      	ldr	r0, [r7, #8]
 80058fe:	f000 f85b 	bl	80059b8 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f000 f82c 	bl	800596c <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2201      	movs	r2, #1
 800591e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8005922:	e001      	b.n	8005928 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8005928:	7bfb      	ldrb	r3, [r7, #15]
}
 800592a:	4618      	mov	r0, r3
 800592c:	3710      	adds	r7, #16
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	58000c00 	.word	0x58000c00

08005938 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8005938:	b480      	push	{r7}
 800593a:	b085      	sub	sp, #20
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	4613      	mov	r3, r2
 8005944:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8005946:	bf00      	nop
 8005948:	3714      	adds	r7, #20
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr

08005952 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8005952:	b480      	push	{r7}
 8005954:	b085      	sub	sp, #20
 8005956:	af00      	add	r7, sp, #0
 8005958:	60f8      	str	r0, [r7, #12]
 800595a:	60b9      	str	r1, [r7, #8]
 800595c:	4613      	mov	r3, r2
 800595e:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8005960:	bf00      	nop
 8005962:	3714      	adds	r7, #20
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr

0800596c <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 800596c:	b480      	push	{r7}
 800596e:	b085      	sub	sp, #20
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8005974:	2300      	movs	r3, #0
 8005976:	60fb      	str	r3, [r7, #12]
 8005978:	e00f      	b.n	800599a <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	4413      	add	r3, r2
 8005982:	4a0b      	ldr	r2, [pc, #44]	; (80059b0 <IPCC_SetDefaultCallbacks+0x44>)
 8005984:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8005986:	687a      	ldr	r2, [r7, #4]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	3306      	adds	r3, #6
 800598c:	009b      	lsls	r3, r3, #2
 800598e:	4413      	add	r3, r2
 8005990:	4a08      	ldr	r2, [pc, #32]	; (80059b4 <IPCC_SetDefaultCallbacks+0x48>)
 8005992:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	3301      	adds	r3, #1
 8005998:	60fb      	str	r3, [r7, #12]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2b05      	cmp	r3, #5
 800599e:	d9ec      	bls.n	800597a <IPCC_SetDefaultCallbacks+0xe>
  }
}
 80059a0:	bf00      	nop
 80059a2:	bf00      	nop
 80059a4:	3714      	adds	r7, #20
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	08005939 	.word	0x08005939
 80059b4:	08005953 	.word	0x08005953

080059b8 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
 80059cc:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	223f      	movs	r2, #63	; 0x3f
 80059d2:	609a      	str	r2, [r3, #8]
}
 80059d4:	bf00      	nop
 80059d6:	370c      	adds	r7, #12
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr

080059e0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80059e0:	b480      	push	{r7}
 80059e2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80059e4:	4b05      	ldr	r3, [pc, #20]	; (80059fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a04      	ldr	r2, [pc, #16]	; (80059fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80059ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059ee:	6013      	str	r3, [r2, #0]
}
 80059f0:	bf00      	nop
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	58000400 	.word	0x58000400

08005a00 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8005a00:	b480      	push	{r7}
 8005a02:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_PWR_PVDCallback can be implemented in the user file
  */
}
 8005a04:	bf00      	nop
 8005a06:	46bd      	mov	sp, r7
 8005a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0c:	4770      	bx	lr
	...

08005a10 <LL_EXTI_ReadFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8005a18:	4b04      	ldr	r3, [pc, #16]	; (8005a2c <LL_EXTI_ReadFlag_0_31+0x1c>)
 8005a1a:	68da      	ldr	r2, [r3, #12]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	4013      	ands	r3, r2
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	370c      	adds	r7, #12
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr
 8005a2c:	58000800 	.word	0x58000800

08005a30 <LL_EXTI_ReadFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_32_63(uint32_t ExtiLine)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(EXTI->PR2, ExtiLine));
 8005a38:	4b04      	ldr	r3, [pc, #16]	; (8005a4c <LL_EXTI_ReadFlag_32_63+0x1c>)
 8005a3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4013      	ands	r3, r2
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr
 8005a4c:	58000800 	.word	0x58000800

08005a50 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b083      	sub	sp, #12
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8005a58:	4a04      	ldr	r2, [pc, #16]	; (8005a6c <LL_EXTI_ClearFlag_0_31+0x1c>)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	60d3      	str	r3, [r2, #12]
}
 8005a5e:	bf00      	nop
 8005a60:	370c      	adds	r7, #12
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr
 8005a6a:	bf00      	nop
 8005a6c:	58000800 	.word	0x58000800

08005a70 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8005a78:	4a04      	ldr	r2, [pc, #16]	; (8005a8c <LL_EXTI_ClearFlag_32_63+0x1c>)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8005a7e:	bf00      	nop
 8005a80:	370c      	adds	r7, #12
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr
 8005a8a:	bf00      	nop
 8005a8c:	58000800 	.word	0x58000800

08005a90 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005a90:	b480      	push	{r7}
 8005a92:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005a94:	4b04      	ldr	r3, [pc, #16]	; (8005aa8 <HAL_PWREx_GetVoltageRange+0x18>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr
 8005aa6:	bf00      	nop
 8005aa8:	58000400 	.word	0x58000400

08005aac <HAL_PWREx_PVD_PVM_IRQHandler>:
  * @brief This function handles the PWR PVD/PVMx interrupt request.
  * @note This API should be called under the PVD_PVM_IRQHandler().  
  * @retval None
  */
void HAL_PWREx_PVD_PVM_IRQHandler(void)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0U)
 8005ab0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8005ab4:	f7ff ffac 	bl	8005a10 <LL_EXTI_ReadFlag_0_31>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d005      	beq.n	8005aca <HAL_PWREx_PVD_PVM_IRQHandler+0x1e>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8005abe:	f7ff ff9f 	bl	8005a00 <HAL_PWR_PVDCallback>

    /* Clear PVD exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8005ac2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8005ac6:	f7ff ffc3 	bl	8005a50 <LL_EXTI_ClearFlag_0_31>
  }

#if defined(PWR_CR2_PVME1)
  /* Next, successively check PVMx exti flags */
  if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0U) 
 8005aca:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8005ace:	f7ff ff9f 	bl	8005a10 <LL_EXTI_ReadFlag_0_31>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d005      	beq.n	8005ae4 <HAL_PWREx_PVD_PVM_IRQHandler+0x38>
  {
    /* PWR PVM1 interrupt user callback */
    HAL_PWREx_PVM1Callback();
 8005ad8:	f000 f811 	bl	8005afe <HAL_PWREx_PVM1Callback>
   
    /* Clear PVM1 exti pending bit */
    __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
 8005adc:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8005ae0:	f7ff ffb6 	bl	8005a50 <LL_EXTI_ClearFlag_0_31>
  }
#endif

  if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0U) 
 8005ae4:	2002      	movs	r0, #2
 8005ae6:	f7ff ffa3 	bl	8005a30 <LL_EXTI_ReadFlag_32_63>
 8005aea:	4603      	mov	r3, r0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d004      	beq.n	8005afa <HAL_PWREx_PVD_PVM_IRQHandler+0x4e>
  {
    /* PWR PVM3 interrupt user callback */
    HAL_PWREx_PVM3Callback();
 8005af0:	f000 f80c 	bl	8005b0c <HAL_PWREx_PVM3Callback>
   
    /* Clear PVM3 exti pending bit */
    __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
 8005af4:	2002      	movs	r0, #2
 8005af6:	f7ff ffbb 	bl	8005a70 <LL_EXTI_ClearFlag_32_63>
  }
}
 8005afa:	bf00      	nop
 8005afc:	bd80      	pop	{r7, pc}

08005afe <HAL_PWREx_PVM1Callback>:
/**
  * @brief PWR PVM1 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM1Callback(void)
{
 8005afe:	b480      	push	{r7}
 8005b00:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM1Callback() API can be implemented in the user file
   */
}
 8005b02:	bf00      	nop
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <HAL_PWREx_PVM3Callback>:
/**
  * @brief PWR PVM3 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM3Callback(void)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM3Callback() API can be implemented in the user file
   */
}
 8005b10:	bf00      	nop
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr

08005b1a <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005b1a:	b480      	push	{r7}
 8005b1c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005b1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b28:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b2c:	d101      	bne.n	8005b32 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e000      	b.n	8005b34 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005b32:	2300      	movs	r3, #0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr

08005b3e <LL_RCC_HSE_Enable>:
{
 8005b3e:	b480      	push	{r7}
 8005b40:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005b42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b50:	6013      	str	r3, [r2, #0]
}
 8005b52:	bf00      	nop
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <LL_RCC_HSE_Disable>:
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005b60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b6e:	6013      	str	r3, [r2, #0]
}
 8005b70:	bf00      	nop
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr

08005b7a <LL_RCC_HSE_IsReady>:
{
 8005b7a:	b480      	push	{r7}
 8005b7c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005b7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b88:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005b8c:	d101      	bne.n	8005b92 <LL_RCC_HSE_IsReady+0x18>
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e000      	b.n	8005b94 <LL_RCC_HSE_IsReady+0x1a>
 8005b92:	2300      	movs	r3, #0
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr

08005b9e <LL_RCC_HSI_Enable>:
{
 8005b9e:	b480      	push	{r7}
 8005ba0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005ba2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bb0:	6013      	str	r3, [r2, #0]
}
 8005bb2:	bf00      	nop
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr

08005bbc <LL_RCC_HSI_Disable>:
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005bc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005bce:	6013      	str	r3, [r2, #0]
}
 8005bd0:	bf00      	nop
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr

08005bda <LL_RCC_HSI_IsReady>:
{
 8005bda:	b480      	push	{r7}
 8005bdc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005bde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005be8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bec:	d101      	bne.n	8005bf2 <LL_RCC_HSI_IsReady+0x18>
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e000      	b.n	8005bf4 <LL_RCC_HSI_IsReady+0x1a>
 8005bf2:	2300      	movs	r3, #0
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr

08005bfe <LL_RCC_HSI_SetCalibTrimming>:
{
 8005bfe:	b480      	push	{r7}
 8005c00:	b083      	sub	sp, #12
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005c06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	061b      	lsls	r3, r3, #24
 8005c14:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	604b      	str	r3, [r1, #4]
}
 8005c1c:	bf00      	nop
 8005c1e:	370c      	adds	r7, #12
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr

08005c28 <LL_RCC_HSI48_Enable>:
{
 8005c28:	b480      	push	{r7}
 8005c2a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005c2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c30:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c34:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c38:	f043 0301 	orr.w	r3, r3, #1
 8005c3c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8005c40:	bf00      	nop
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr

08005c4a <LL_RCC_HSI48_Disable>:
{
 8005c4a:	b480      	push	{r7}
 8005c4c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005c4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c52:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c56:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c5a:	f023 0301 	bic.w	r3, r3, #1
 8005c5e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8005c62:	bf00      	nop
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr

08005c6c <LL_RCC_HSI48_IsReady>:
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8005c70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c78:	f003 0302 	and.w	r3, r3, #2
 8005c7c:	2b02      	cmp	r3, #2
 8005c7e:	d101      	bne.n	8005c84 <LL_RCC_HSI48_IsReady+0x18>
 8005c80:	2301      	movs	r3, #1
 8005c82:	e000      	b.n	8005c86 <LL_RCC_HSI48_IsReady+0x1a>
 8005c84:	2300      	movs	r3, #0
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <LL_RCC_LSE_Enable>:
{
 8005c90:	b480      	push	{r7}
 8005c92:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005c94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c9c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ca0:	f043 0301 	orr.w	r3, r3, #1
 8005ca4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005ca8:	bf00      	nop
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr

08005cb2 <LL_RCC_LSE_Disable>:
{
 8005cb2:	b480      	push	{r7}
 8005cb4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005cb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cbe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cc2:	f023 0301 	bic.w	r3, r3, #1
 8005cc6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005cca:	bf00      	nop
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <LL_RCC_LSE_EnableBypass>:
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005cd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ce0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ce4:	f043 0304 	orr.w	r3, r3, #4
 8005ce8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005cec:	bf00      	nop
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr

08005cf6 <LL_RCC_LSE_DisableBypass>:
{
 8005cf6:	b480      	push	{r7}
 8005cf8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005cfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d06:	f023 0304 	bic.w	r3, r3, #4
 8005d0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005d0e:	bf00      	nop
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <LL_RCC_LSE_IsReady>:
{
 8005d18:	b480      	push	{r7}
 8005d1a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005d1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d24:	f003 0302 	and.w	r3, r3, #2
 8005d28:	2b02      	cmp	r3, #2
 8005d2a:	d101      	bne.n	8005d30 <LL_RCC_LSE_IsReady+0x18>
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e000      	b.n	8005d32 <LL_RCC_LSE_IsReady+0x1a>
 8005d30:	2300      	movs	r3, #0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <LL_RCC_LSI1_Enable>:
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005d40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d48:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d4c:	f043 0301 	orr.w	r3, r3, #1
 8005d50:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005d54:	bf00      	nop
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr

08005d5e <LL_RCC_LSI1_Disable>:
{
 8005d5e:	b480      	push	{r7}
 8005d60:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005d62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d6a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d6e:	f023 0301 	bic.w	r3, r3, #1
 8005d72:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005d76:	bf00      	nop
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <LL_RCC_LSI1_IsReady>:
{
 8005d80:	b480      	push	{r7}
 8005d82:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005d84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d8c:	f003 0302 	and.w	r3, r3, #2
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	d101      	bne.n	8005d98 <LL_RCC_LSI1_IsReady+0x18>
 8005d94:	2301      	movs	r3, #1
 8005d96:	e000      	b.n	8005d9a <LL_RCC_LSI1_IsReady+0x1a>
 8005d98:	2300      	movs	r3, #0
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <LL_RCC_LSI2_Enable>:
{
 8005da4:	b480      	push	{r7}
 8005da6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005da8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005db0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005db4:	f043 0304 	orr.w	r3, r3, #4
 8005db8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005dbc:	bf00      	nop
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr

08005dc6 <LL_RCC_LSI2_Disable>:
{
 8005dc6:	b480      	push	{r7}
 8005dc8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005dca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005dd2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005dd6:	f023 0304 	bic.w	r3, r3, #4
 8005dda:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005dde:	bf00      	nop
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr

08005de8 <LL_RCC_LSI2_IsReady>:
{
 8005de8:	b480      	push	{r7}
 8005dea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8005dec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005df0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005df4:	f003 0308 	and.w	r3, r3, #8
 8005df8:	2b08      	cmp	r3, #8
 8005dfa:	d101      	bne.n	8005e00 <LL_RCC_LSI2_IsReady+0x18>
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e000      	b.n	8005e02 <LL_RCC_LSI2_IsReady+0x1a>
 8005e00:	2300      	movs	r3, #0
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr

08005e0c <LL_RCC_LSI2_SetTrimming>:
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b083      	sub	sp, #12
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8005e14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e1c:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	021b      	lsls	r3, r3, #8
 8005e24:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8005e2e:	bf00      	nop
 8005e30:	370c      	adds	r7, #12
 8005e32:	46bd      	mov	sp, r7
 8005e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e38:	4770      	bx	lr

08005e3a <LL_RCC_MSI_Enable>:
{
 8005e3a:	b480      	push	{r7}
 8005e3c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005e3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e48:	f043 0301 	orr.w	r3, r3, #1
 8005e4c:	6013      	str	r3, [r2, #0]
}
 8005e4e:	bf00      	nop
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr

08005e58 <LL_RCC_MSI_Disable>:
{
 8005e58:	b480      	push	{r7}
 8005e5a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005e5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e66:	f023 0301 	bic.w	r3, r3, #1
 8005e6a:	6013      	str	r3, [r2, #0]
}
 8005e6c:	bf00      	nop
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e74:	4770      	bx	lr

08005e76 <LL_RCC_MSI_IsReady>:
{
 8005e76:	b480      	push	{r7}
 8005e78:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005e7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 0302 	and.w	r3, r3, #2
 8005e84:	2b02      	cmp	r3, #2
 8005e86:	d101      	bne.n	8005e8c <LL_RCC_MSI_IsReady+0x16>
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e000      	b.n	8005e8e <LL_RCC_MSI_IsReady+0x18>
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <LL_RCC_MSI_SetRange>:
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8005ea0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005eaa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	600b      	str	r3, [r1, #0]
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <LL_RCC_MSI_GetRange>:
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8005ec6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ed0:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2bb0      	cmp	r3, #176	; 0xb0
 8005ed6:	d901      	bls.n	8005edc <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8005ed8:	23b0      	movs	r3, #176	; 0xb0
 8005eda:	607b      	str	r3, [r7, #4]
  return msiRange;
 8005edc:	687b      	ldr	r3, [r7, #4]
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	370c      	adds	r7, #12
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr

08005eea <LL_RCC_MSI_SetCalibTrimming>:
{
 8005eea:	b480      	push	{r7}
 8005eec:	b083      	sub	sp, #12
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005ef2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	021b      	lsls	r3, r3, #8
 8005f00:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f04:	4313      	orrs	r3, r2
 8005f06:	604b      	str	r3, [r1, #4]
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <LL_RCC_SetSysClkSource>:
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005f1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	f023 0203 	bic.w	r2, r3, #3
 8005f26:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	608b      	str	r3, [r1, #8]
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <LL_RCC_GetSysClkSource>:
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005f40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	f003 030c 	and.w	r3, r3, #12
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr

08005f54 <LL_RCC_SetAHBPrescaler>:
{
 8005f54:	b480      	push	{r7}
 8005f56:	b083      	sub	sp, #12
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005f5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f66:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	608b      	str	r3, [r1, #8]
}
 8005f70:	bf00      	nop
 8005f72:	370c      	adds	r7, #12
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr

08005f7c <LL_C2_RCC_SetAHBPrescaler>:
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8005f84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f88:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005f8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f90:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <LL_RCC_SetAHB4Prescaler>:
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005fb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fb4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005fb8:	f023 020f 	bic.w	r2, r3, #15
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	091b      	lsrs	r3, r3, #4
 8005fc0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005fca:	bf00      	nop
 8005fcc:	370c      	adds	r7, #12
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr

08005fd6 <LL_RCC_SetAPB1Prescaler>:
{
 8005fd6:	b480      	push	{r7}
 8005fd8:	b083      	sub	sp, #12
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005fde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005fe8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	608b      	str	r3, [r1, #8]
}
 8005ff2:	bf00      	nop
 8005ff4:	370c      	adds	r7, #12
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr

08005ffe <LL_RCC_SetAPB2Prescaler>:
{
 8005ffe:	b480      	push	{r7}
 8006000:	b083      	sub	sp, #12
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8006006:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006010:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4313      	orrs	r3, r2
 8006018:	608b      	str	r3, [r1, #8]
}
 800601a:	bf00      	nop
 800601c:	370c      	adds	r7, #12
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr

08006026 <LL_RCC_GetAHBPrescaler>:
{
 8006026:	b480      	push	{r7}
 8006028:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800602a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006034:	4618      	mov	r0, r3
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr

0800603e <LL_RCC_GetAHB4Prescaler>:
{
 800603e:	b480      	push	{r7}
 8006040:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8006042:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006046:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800604a:	011b      	lsls	r3, r3, #4
 800604c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006050:	4618      	mov	r0, r3
 8006052:	46bd      	mov	sp, r7
 8006054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006058:	4770      	bx	lr

0800605a <LL_RCC_GetAPB1Prescaler>:
{
 800605a:	b480      	push	{r7}
 800605c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800605e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8006068:	4618      	mov	r0, r3
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr

08006072 <LL_RCC_GetAPB2Prescaler>:
{
 8006072:	b480      	push	{r7}
 8006074:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006076:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8006080:	4618      	mov	r0, r3
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr

0800608a <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800608a:	b480      	push	{r7}
 800608c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800608e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006098:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800609c:	6013      	str	r3, [r2, #0]
}
 800609e:	bf00      	nop
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80060a8:	b480      	push	{r7}
 80060aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80060ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80060b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80060ba:	6013      	str	r3, [r2, #0]
}
 80060bc:	bf00      	nop
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr

080060c6 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80060c6:	b480      	push	{r7}
 80060c8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80060ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80060d8:	d101      	bne.n	80060de <LL_RCC_PLL_IsReady+0x18>
 80060da:	2301      	movs	r3, #1
 80060dc:	e000      	b.n	80060e0 <LL_RCC_PLL_IsReady+0x1a>
 80060de:	2300      	movs	r3, #0
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr

080060ea <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80060ea:	b480      	push	{r7}
 80060ec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80060ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	0a1b      	lsrs	r3, r3, #8
 80060f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr

08006104 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8006104:	b480      	push	{r7}
 8006106:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006108:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800610c:	68db      	ldr	r3, [r3, #12]
 800610e:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8006112:	4618      	mov	r0, r3
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr

0800611c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800611c:	b480      	push	{r7}
 800611e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006120:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800612a:	4618      	mov	r0, r3
 800612c:	46bd      	mov	sp, r7
 800612e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006132:	4770      	bx	lr

08006134 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006134:	b480      	push	{r7}
 8006136:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006138:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800613c:	68db      	ldr	r3, [r3, #12]
 800613e:	f003 0303 	and.w	r3, r3, #3
}
 8006142:	4618      	mov	r0, r3
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800614c:	b480      	push	{r7}
 800614e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8006150:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006154:	689b      	ldr	r3, [r3, #8]
 8006156:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800615a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800615e:	d101      	bne.n	8006164 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8006160:	2301      	movs	r3, #1
 8006162:	e000      	b.n	8006166 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8006170:	b480      	push	{r7}
 8006172:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8006174:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006178:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800617c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006180:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006184:	d101      	bne.n	800618a <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8006186:	2301      	movs	r3, #1
 8006188:	e000      	b.n	800618c <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800618a:	2300      	movs	r3, #0
}
 800618c:	4618      	mov	r0, r3
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr

08006196 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8006196:	b480      	push	{r7}
 8006198:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800619a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800619e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80061a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061aa:	d101      	bne.n	80061b0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80061ac:	2301      	movs	r3, #1
 80061ae:	e000      	b.n	80061b2 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80061b0:	2300      	movs	r3, #0
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr

080061bc <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80061bc:	b480      	push	{r7}
 80061be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80061c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061ca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80061ce:	d101      	bne.n	80061d4 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80061d0:	2301      	movs	r3, #1
 80061d2:	e000      	b.n	80061d6 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80061d4:	2300      	movs	r3, #0
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr

080061e0 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80061e0:	b480      	push	{r7}
 80061e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80061e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80061ee:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80061f2:	d101      	bne.n	80061f8 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80061f4:	2301      	movs	r3, #1
 80061f6:	e000      	b.n	80061fa <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80061f8:	2300      	movs	r3, #0
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006204:	b590      	push	{r4, r7, lr}
 8006206:	b08d      	sub	sp, #52	; 0x34
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d101      	bne.n	8006216 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e363      	b.n	80068de <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 0320 	and.w	r3, r3, #32
 800621e:	2b00      	cmp	r3, #0
 8006220:	f000 808d 	beq.w	800633e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006224:	f7ff fe8a 	bl	8005f3c <LL_RCC_GetSysClkSource>
 8006228:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800622a:	f7ff ff83 	bl	8006134 <LL_RCC_PLL_GetMainSource>
 800622e:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006232:	2b00      	cmp	r3, #0
 8006234:	d005      	beq.n	8006242 <HAL_RCC_OscConfig+0x3e>
 8006236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006238:	2b0c      	cmp	r3, #12
 800623a:	d147      	bne.n	80062cc <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800623c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800623e:	2b01      	cmp	r3, #1
 8006240:	d144      	bne.n	80062cc <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	69db      	ldr	r3, [r3, #28]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d101      	bne.n	800624e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	e347      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8006252:	f7ff fe35 	bl	8005ec0 <LL_RCC_MSI_GetRange>
 8006256:	4603      	mov	r3, r0
 8006258:	429c      	cmp	r4, r3
 800625a:	d914      	bls.n	8006286 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006260:	4618      	mov	r0, r3
 8006262:	f000 fd2f 	bl	8006cc4 <RCC_SetFlashLatencyFromMSIRange>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d001      	beq.n	8006270 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	e336      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006274:	4618      	mov	r0, r3
 8006276:	f7ff fe0f 	bl	8005e98 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a1b      	ldr	r3, [r3, #32]
 800627e:	4618      	mov	r0, r3
 8006280:	f7ff fe33 	bl	8005eea <LL_RCC_MSI_SetCalibTrimming>
 8006284:	e013      	b.n	80062ae <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628a:	4618      	mov	r0, r3
 800628c:	f7ff fe04 	bl	8005e98 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6a1b      	ldr	r3, [r3, #32]
 8006294:	4618      	mov	r0, r3
 8006296:	f7ff fe28 	bl	8005eea <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800629e:	4618      	mov	r0, r3
 80062a0:	f000 fd10 	bl	8006cc4 <RCC_SetFlashLatencyFromMSIRange>
 80062a4:	4603      	mov	r3, r0
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d001      	beq.n	80062ae <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e317      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80062ae:	f000 fcc9 	bl	8006c44 <HAL_RCC_GetHCLKFreq>
 80062b2:	4603      	mov	r3, r0
 80062b4:	4aa4      	ldr	r2, [pc, #656]	; (8006548 <HAL_RCC_OscConfig+0x344>)
 80062b6:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80062b8:	4ba4      	ldr	r3, [pc, #656]	; (800654c <HAL_RCC_OscConfig+0x348>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4618      	mov	r0, r3
 80062be:	f7fd fd75 	bl	8003dac <HAL_InitTick>
 80062c2:	4603      	mov	r3, r0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d039      	beq.n	800633c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	e308      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	69db      	ldr	r3, [r3, #28]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d01e      	beq.n	8006312 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80062d4:	f7ff fdb1 	bl	8005e3a <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80062d8:	f7fd fdb6 	bl	8003e48 <HAL_GetTick>
 80062dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80062de:	e008      	b.n	80062f2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80062e0:	f7fd fdb2 	bl	8003e48 <HAL_GetTick>
 80062e4:	4602      	mov	r2, r0
 80062e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	2b02      	cmp	r3, #2
 80062ec:	d901      	bls.n	80062f2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80062ee:	2303      	movs	r3, #3
 80062f0:	e2f5      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80062f2:	f7ff fdc0 	bl	8005e76 <LL_RCC_MSI_IsReady>
 80062f6:	4603      	mov	r3, r0
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d0f1      	beq.n	80062e0 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006300:	4618      	mov	r0, r3
 8006302:	f7ff fdc9 	bl	8005e98 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a1b      	ldr	r3, [r3, #32]
 800630a:	4618      	mov	r0, r3
 800630c:	f7ff fded 	bl	8005eea <LL_RCC_MSI_SetCalibTrimming>
 8006310:	e015      	b.n	800633e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006312:	f7ff fda1 	bl	8005e58 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006316:	f7fd fd97 	bl	8003e48 <HAL_GetTick>
 800631a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800631c:	e008      	b.n	8006330 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800631e:	f7fd fd93 	bl	8003e48 <HAL_GetTick>
 8006322:	4602      	mov	r2, r0
 8006324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006326:	1ad3      	subs	r3, r2, r3
 8006328:	2b02      	cmp	r3, #2
 800632a:	d901      	bls.n	8006330 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800632c:	2303      	movs	r3, #3
 800632e:	e2d6      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8006330:	f7ff fda1 	bl	8005e76 <LL_RCC_MSI_IsReady>
 8006334:	4603      	mov	r3, r0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d1f1      	bne.n	800631e <HAL_RCC_OscConfig+0x11a>
 800633a:	e000      	b.n	800633e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800633c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f003 0301 	and.w	r3, r3, #1
 8006346:	2b00      	cmp	r3, #0
 8006348:	d047      	beq.n	80063da <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800634a:	f7ff fdf7 	bl	8005f3c <LL_RCC_GetSysClkSource>
 800634e:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006350:	f7ff fef0 	bl	8006134 <LL_RCC_PLL_GetMainSource>
 8006354:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006356:	6a3b      	ldr	r3, [r7, #32]
 8006358:	2b08      	cmp	r3, #8
 800635a:	d005      	beq.n	8006368 <HAL_RCC_OscConfig+0x164>
 800635c:	6a3b      	ldr	r3, [r7, #32]
 800635e:	2b0c      	cmp	r3, #12
 8006360:	d108      	bne.n	8006374 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8006362:	69fb      	ldr	r3, [r7, #28]
 8006364:	2b03      	cmp	r3, #3
 8006366:	d105      	bne.n	8006374 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d134      	bne.n	80063da <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	e2b4      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800637c:	d102      	bne.n	8006384 <HAL_RCC_OscConfig+0x180>
 800637e:	f7ff fbde 	bl	8005b3e <LL_RCC_HSE_Enable>
 8006382:	e001      	b.n	8006388 <HAL_RCC_OscConfig+0x184>
 8006384:	f7ff fbea 	bl	8005b5c <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d012      	beq.n	80063b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006390:	f7fd fd5a 	bl	8003e48 <HAL_GetTick>
 8006394:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8006396:	e008      	b.n	80063aa <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006398:	f7fd fd56 	bl	8003e48 <HAL_GetTick>
 800639c:	4602      	mov	r2, r0
 800639e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a0:	1ad3      	subs	r3, r2, r3
 80063a2:	2b64      	cmp	r3, #100	; 0x64
 80063a4:	d901      	bls.n	80063aa <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80063a6:	2303      	movs	r3, #3
 80063a8:	e299      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80063aa:	f7ff fbe6 	bl	8005b7a <LL_RCC_HSE_IsReady>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d0f1      	beq.n	8006398 <HAL_RCC_OscConfig+0x194>
 80063b4:	e011      	b.n	80063da <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063b6:	f7fd fd47 	bl	8003e48 <HAL_GetTick>
 80063ba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80063bc:	e008      	b.n	80063d0 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063be:	f7fd fd43 	bl	8003e48 <HAL_GetTick>
 80063c2:	4602      	mov	r2, r0
 80063c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c6:	1ad3      	subs	r3, r2, r3
 80063c8:	2b64      	cmp	r3, #100	; 0x64
 80063ca:	d901      	bls.n	80063d0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80063cc:	2303      	movs	r3, #3
 80063ce:	e286      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80063d0:	f7ff fbd3 	bl	8005b7a <LL_RCC_HSE_IsReady>
 80063d4:	4603      	mov	r3, r0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d1f1      	bne.n	80063be <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f003 0302 	and.w	r3, r3, #2
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d04c      	beq.n	8006480 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80063e6:	f7ff fda9 	bl	8005f3c <LL_RCC_GetSysClkSource>
 80063ea:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80063ec:	f7ff fea2 	bl	8006134 <LL_RCC_PLL_GetMainSource>
 80063f0:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80063f2:	69bb      	ldr	r3, [r7, #24]
 80063f4:	2b04      	cmp	r3, #4
 80063f6:	d005      	beq.n	8006404 <HAL_RCC_OscConfig+0x200>
 80063f8:	69bb      	ldr	r3, [r7, #24]
 80063fa:	2b0c      	cmp	r3, #12
 80063fc:	d10e      	bne.n	800641c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	2b02      	cmp	r3, #2
 8006402:	d10b      	bne.n	800641c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	68db      	ldr	r3, [r3, #12]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d101      	bne.n	8006410 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e266      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	691b      	ldr	r3, [r3, #16]
 8006414:	4618      	mov	r0, r3
 8006416:	f7ff fbf2 	bl	8005bfe <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800641a:	e031      	b.n	8006480 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d019      	beq.n	8006458 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006424:	f7ff fbbb 	bl	8005b9e <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006428:	f7fd fd0e 	bl	8003e48 <HAL_GetTick>
 800642c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800642e:	e008      	b.n	8006442 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006430:	f7fd fd0a 	bl	8003e48 <HAL_GetTick>
 8006434:	4602      	mov	r2, r0
 8006436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006438:	1ad3      	subs	r3, r2, r3
 800643a:	2b02      	cmp	r3, #2
 800643c:	d901      	bls.n	8006442 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800643e:	2303      	movs	r3, #3
 8006440:	e24d      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8006442:	f7ff fbca 	bl	8005bda <LL_RCC_HSI_IsReady>
 8006446:	4603      	mov	r3, r0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d0f1      	beq.n	8006430 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	691b      	ldr	r3, [r3, #16]
 8006450:	4618      	mov	r0, r3
 8006452:	f7ff fbd4 	bl	8005bfe <LL_RCC_HSI_SetCalibTrimming>
 8006456:	e013      	b.n	8006480 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006458:	f7ff fbb0 	bl	8005bbc <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800645c:	f7fd fcf4 	bl	8003e48 <HAL_GetTick>
 8006460:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8006462:	e008      	b.n	8006476 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006464:	f7fd fcf0 	bl	8003e48 <HAL_GetTick>
 8006468:	4602      	mov	r2, r0
 800646a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	2b02      	cmp	r3, #2
 8006470:	d901      	bls.n	8006476 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8006472:	2303      	movs	r3, #3
 8006474:	e233      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8006476:	f7ff fbb0 	bl	8005bda <LL_RCC_HSI_IsReady>
 800647a:	4603      	mov	r3, r0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d1f1      	bne.n	8006464 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f003 0308 	and.w	r3, r3, #8
 8006488:	2b00      	cmp	r3, #0
 800648a:	d106      	bne.n	800649a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8006494:	2b00      	cmp	r3, #0
 8006496:	f000 80a3 	beq.w	80065e0 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	695b      	ldr	r3, [r3, #20]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d076      	beq.n	8006590 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 0310 	and.w	r3, r3, #16
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d046      	beq.n	800653c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80064ae:	f7ff fc67 	bl	8005d80 <LL_RCC_LSI1_IsReady>
 80064b2:	4603      	mov	r3, r0
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d113      	bne.n	80064e0 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80064b8:	f7ff fc40 	bl	8005d3c <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80064bc:	f7fd fcc4 	bl	8003e48 <HAL_GetTick>
 80064c0:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80064c2:	e008      	b.n	80064d6 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80064c4:	f7fd fcc0 	bl	8003e48 <HAL_GetTick>
 80064c8:	4602      	mov	r2, r0
 80064ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064cc:	1ad3      	subs	r3, r2, r3
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d901      	bls.n	80064d6 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 80064d2:	2303      	movs	r3, #3
 80064d4:	e203      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80064d6:	f7ff fc53 	bl	8005d80 <LL_RCC_LSI1_IsReady>
 80064da:	4603      	mov	r3, r0
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d0f1      	beq.n	80064c4 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80064e0:	f7ff fc60 	bl	8005da4 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064e4:	f7fd fcb0 	bl	8003e48 <HAL_GetTick>
 80064e8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80064ea:	e008      	b.n	80064fe <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80064ec:	f7fd fcac 	bl	8003e48 <HAL_GetTick>
 80064f0:	4602      	mov	r2, r0
 80064f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f4:	1ad3      	subs	r3, r2, r3
 80064f6:	2b03      	cmp	r3, #3
 80064f8:	d901      	bls.n	80064fe <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 80064fa:	2303      	movs	r3, #3
 80064fc:	e1ef      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80064fe:	f7ff fc73 	bl	8005de8 <LL_RCC_LSI2_IsReady>
 8006502:	4603      	mov	r3, r0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d0f1      	beq.n	80064ec <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	699b      	ldr	r3, [r3, #24]
 800650c:	4618      	mov	r0, r3
 800650e:	f7ff fc7d 	bl	8005e0c <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8006512:	f7ff fc24 	bl	8005d5e <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006516:	f7fd fc97 	bl	8003e48 <HAL_GetTick>
 800651a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800651c:	e008      	b.n	8006530 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800651e:	f7fd fc93 	bl	8003e48 <HAL_GetTick>
 8006522:	4602      	mov	r2, r0
 8006524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006526:	1ad3      	subs	r3, r2, r3
 8006528:	2b02      	cmp	r3, #2
 800652a:	d901      	bls.n	8006530 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800652c:	2303      	movs	r3, #3
 800652e:	e1d6      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8006530:	f7ff fc26 	bl	8005d80 <LL_RCC_LSI1_IsReady>
 8006534:	4603      	mov	r3, r0
 8006536:	2b00      	cmp	r3, #0
 8006538:	d1f1      	bne.n	800651e <HAL_RCC_OscConfig+0x31a>
 800653a:	e051      	b.n	80065e0 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800653c:	f7ff fbfe 	bl	8005d3c <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006540:	f7fd fc82 	bl	8003e48 <HAL_GetTick>
 8006544:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8006546:	e00c      	b.n	8006562 <HAL_RCC_OscConfig+0x35e>
 8006548:	2000001c 	.word	0x2000001c
 800654c:	20000020 	.word	0x20000020
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006550:	f7fd fc7a 	bl	8003e48 <HAL_GetTick>
 8006554:	4602      	mov	r2, r0
 8006556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006558:	1ad3      	subs	r3, r2, r3
 800655a:	2b02      	cmp	r3, #2
 800655c:	d901      	bls.n	8006562 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800655e:	2303      	movs	r3, #3
 8006560:	e1bd      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8006562:	f7ff fc0d 	bl	8005d80 <LL_RCC_LSI1_IsReady>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d0f1      	beq.n	8006550 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800656c:	f7ff fc2b 	bl	8005dc6 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8006570:	e008      	b.n	8006584 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8006572:	f7fd fc69 	bl	8003e48 <HAL_GetTick>
 8006576:	4602      	mov	r2, r0
 8006578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657a:	1ad3      	subs	r3, r2, r3
 800657c:	2b03      	cmp	r3, #3
 800657e:	d901      	bls.n	8006584 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8006580:	2303      	movs	r3, #3
 8006582:	e1ac      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8006584:	f7ff fc30 	bl	8005de8 <LL_RCC_LSI2_IsReady>
 8006588:	4603      	mov	r3, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d1f1      	bne.n	8006572 <HAL_RCC_OscConfig+0x36e>
 800658e:	e027      	b.n	80065e0 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8006590:	f7ff fc19 	bl	8005dc6 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006594:	f7fd fc58 	bl	8003e48 <HAL_GetTick>
 8006598:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800659a:	e008      	b.n	80065ae <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800659c:	f7fd fc54 	bl	8003e48 <HAL_GetTick>
 80065a0:	4602      	mov	r2, r0
 80065a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065a4:	1ad3      	subs	r3, r2, r3
 80065a6:	2b03      	cmp	r3, #3
 80065a8:	d901      	bls.n	80065ae <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80065aa:	2303      	movs	r3, #3
 80065ac:	e197      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80065ae:	f7ff fc1b 	bl	8005de8 <LL_RCC_LSI2_IsReady>
 80065b2:	4603      	mov	r3, r0
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d1f1      	bne.n	800659c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80065b8:	f7ff fbd1 	bl	8005d5e <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065bc:	f7fd fc44 	bl	8003e48 <HAL_GetTick>
 80065c0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80065c2:	e008      	b.n	80065d6 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80065c4:	f7fd fc40 	bl	8003e48 <HAL_GetTick>
 80065c8:	4602      	mov	r2, r0
 80065ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065cc:	1ad3      	subs	r3, r2, r3
 80065ce:	2b02      	cmp	r3, #2
 80065d0:	d901      	bls.n	80065d6 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e183      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80065d6:	f7ff fbd3 	bl	8005d80 <LL_RCC_LSI1_IsReady>
 80065da:	4603      	mov	r3, r0
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d1f1      	bne.n	80065c4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f003 0304 	and.w	r3, r3, #4
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d05b      	beq.n	80066a4 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80065ec:	4ba7      	ldr	r3, [pc, #668]	; (800688c <HAL_RCC_OscConfig+0x688>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d114      	bne.n	8006622 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80065f8:	f7ff f9f2 	bl	80059e0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065fc:	f7fd fc24 	bl	8003e48 <HAL_GetTick>
 8006600:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006602:	e008      	b.n	8006616 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006604:	f7fd fc20 	bl	8003e48 <HAL_GetTick>
 8006608:	4602      	mov	r2, r0
 800660a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	2b02      	cmp	r3, #2
 8006610:	d901      	bls.n	8006616 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8006612:	2303      	movs	r3, #3
 8006614:	e163      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006616:	4b9d      	ldr	r3, [pc, #628]	; (800688c <HAL_RCC_OscConfig+0x688>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800661e:	2b00      	cmp	r3, #0
 8006620:	d0f0      	beq.n	8006604 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	2b01      	cmp	r3, #1
 8006628:	d102      	bne.n	8006630 <HAL_RCC_OscConfig+0x42c>
 800662a:	f7ff fb31 	bl	8005c90 <LL_RCC_LSE_Enable>
 800662e:	e00c      	b.n	800664a <HAL_RCC_OscConfig+0x446>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	2b05      	cmp	r3, #5
 8006636:	d104      	bne.n	8006642 <HAL_RCC_OscConfig+0x43e>
 8006638:	f7ff fb4c 	bl	8005cd4 <LL_RCC_LSE_EnableBypass>
 800663c:	f7ff fb28 	bl	8005c90 <LL_RCC_LSE_Enable>
 8006640:	e003      	b.n	800664a <HAL_RCC_OscConfig+0x446>
 8006642:	f7ff fb36 	bl	8005cb2 <LL_RCC_LSE_Disable>
 8006646:	f7ff fb56 	bl	8005cf6 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d014      	beq.n	800667c <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006652:	f7fd fbf9 	bl	8003e48 <HAL_GetTick>
 8006656:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8006658:	e00a      	b.n	8006670 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800665a:	f7fd fbf5 	bl	8003e48 <HAL_GetTick>
 800665e:	4602      	mov	r2, r0
 8006660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006662:	1ad3      	subs	r3, r2, r3
 8006664:	f241 3288 	movw	r2, #5000	; 0x1388
 8006668:	4293      	cmp	r3, r2
 800666a:	d901      	bls.n	8006670 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800666c:	2303      	movs	r3, #3
 800666e:	e136      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8006670:	f7ff fb52 	bl	8005d18 <LL_RCC_LSE_IsReady>
 8006674:	4603      	mov	r3, r0
 8006676:	2b00      	cmp	r3, #0
 8006678:	d0ef      	beq.n	800665a <HAL_RCC_OscConfig+0x456>
 800667a:	e013      	b.n	80066a4 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800667c:	f7fd fbe4 	bl	8003e48 <HAL_GetTick>
 8006680:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8006682:	e00a      	b.n	800669a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006684:	f7fd fbe0 	bl	8003e48 <HAL_GetTick>
 8006688:	4602      	mov	r2, r0
 800668a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800668c:	1ad3      	subs	r3, r2, r3
 800668e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006692:	4293      	cmp	r3, r2
 8006694:	d901      	bls.n	800669a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8006696:	2303      	movs	r3, #3
 8006698:	e121      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800669a:	f7ff fb3d 	bl	8005d18 <LL_RCC_LSE_IsReady>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d1ef      	bne.n	8006684 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d02c      	beq.n	800670a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d014      	beq.n	80066e2 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80066b8:	f7ff fab6 	bl	8005c28 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066bc:	f7fd fbc4 	bl	8003e48 <HAL_GetTick>
 80066c0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80066c2:	e008      	b.n	80066d6 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80066c4:	f7fd fbc0 	bl	8003e48 <HAL_GetTick>
 80066c8:	4602      	mov	r2, r0
 80066ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066cc:	1ad3      	subs	r3, r2, r3
 80066ce:	2b02      	cmp	r3, #2
 80066d0:	d901      	bls.n	80066d6 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 80066d2:	2303      	movs	r3, #3
 80066d4:	e103      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80066d6:	f7ff fac9 	bl	8005c6c <LL_RCC_HSI48_IsReady>
 80066da:	4603      	mov	r3, r0
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d0f1      	beq.n	80066c4 <HAL_RCC_OscConfig+0x4c0>
 80066e0:	e013      	b.n	800670a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80066e2:	f7ff fab2 	bl	8005c4a <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066e6:	f7fd fbaf 	bl	8003e48 <HAL_GetTick>
 80066ea:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80066ec:	e008      	b.n	8006700 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80066ee:	f7fd fbab 	bl	8003e48 <HAL_GetTick>
 80066f2:	4602      	mov	r2, r0
 80066f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f6:	1ad3      	subs	r3, r2, r3
 80066f8:	2b02      	cmp	r3, #2
 80066fa:	d901      	bls.n	8006700 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e0ee      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8006700:	f7ff fab4 	bl	8005c6c <LL_RCC_HSI48_IsReady>
 8006704:	4603      	mov	r3, r0
 8006706:	2b00      	cmp	r3, #0
 8006708:	d1f1      	bne.n	80066ee <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800670e:	2b00      	cmp	r3, #0
 8006710:	f000 80e4 	beq.w	80068dc <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006714:	f7ff fc12 	bl	8005f3c <LL_RCC_GetSysClkSource>
 8006718:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800671a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800671e:	68db      	ldr	r3, [r3, #12]
 8006720:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006726:	2b02      	cmp	r3, #2
 8006728:	f040 80b4 	bne.w	8006894 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f003 0203 	and.w	r2, r3, #3
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006736:	429a      	cmp	r2, r3
 8006738:	d123      	bne.n	8006782 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006744:	429a      	cmp	r2, r3
 8006746:	d11c      	bne.n	8006782 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	0a1b      	lsrs	r3, r3, #8
 800674c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006754:	429a      	cmp	r2, r3
 8006756:	d114      	bne.n	8006782 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006762:	429a      	cmp	r2, r3
 8006764:	d10d      	bne.n	8006782 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006770:	429a      	cmp	r2, r3
 8006772:	d106      	bne.n	8006782 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800677e:	429a      	cmp	r2, r3
 8006780:	d05d      	beq.n	800683e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	2b0c      	cmp	r3, #12
 8006786:	d058      	beq.n	800683a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006788:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006792:	2b00      	cmp	r3, #0
 8006794:	d001      	beq.n	800679a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e0a1      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800679a:	f7ff fc85 	bl	80060a8 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800679e:	f7fd fb53 	bl	8003e48 <HAL_GetTick>
 80067a2:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067a4:	e008      	b.n	80067b8 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067a6:	f7fd fb4f 	bl	8003e48 <HAL_GetTick>
 80067aa:	4602      	mov	r2, r0
 80067ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ae:	1ad3      	subs	r3, r2, r3
 80067b0:	2b02      	cmp	r3, #2
 80067b2:	d901      	bls.n	80067b8 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80067b4:	2303      	movs	r3, #3
 80067b6:	e092      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d1ef      	bne.n	80067a6 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80067c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80067ca:	68da      	ldr	r2, [r3, #12]
 80067cc:	4b30      	ldr	r3, [pc, #192]	; (8006890 <HAL_RCC_OscConfig+0x68c>)
 80067ce:	4013      	ands	r3, r2
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80067d4:	687a      	ldr	r2, [r7, #4]
 80067d6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80067d8:	4311      	orrs	r1, r2
 80067da:	687a      	ldr	r2, [r7, #4]
 80067dc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80067de:	0212      	lsls	r2, r2, #8
 80067e0:	4311      	orrs	r1, r2
 80067e2:	687a      	ldr	r2, [r7, #4]
 80067e4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80067e6:	4311      	orrs	r1, r2
 80067e8:	687a      	ldr	r2, [r7, #4]
 80067ea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80067ec:	4311      	orrs	r1, r2
 80067ee:	687a      	ldr	r2, [r7, #4]
 80067f0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80067f2:	430a      	orrs	r2, r1
 80067f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80067f8:	4313      	orrs	r3, r2
 80067fa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80067fc:	f7ff fc45 	bl	800608a <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006800:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006804:	68db      	ldr	r3, [r3, #12]
 8006806:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800680a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800680e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006810:	f7fd fb1a 	bl	8003e48 <HAL_GetTick>
 8006814:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006816:	e008      	b.n	800682a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006818:	f7fd fb16 	bl	8003e48 <HAL_GetTick>
 800681c:	4602      	mov	r2, r0
 800681e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006820:	1ad3      	subs	r3, r2, r3
 8006822:	2b02      	cmp	r3, #2
 8006824:	d901      	bls.n	800682a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8006826:	2303      	movs	r3, #3
 8006828:	e059      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800682a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006834:	2b00      	cmp	r3, #0
 8006836:	d0ef      	beq.n	8006818 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006838:	e050      	b.n	80068dc <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e04f      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800683e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006848:	2b00      	cmp	r3, #0
 800684a:	d147      	bne.n	80068dc <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800684c:	f7ff fc1d 	bl	800608a <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006850:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006854:	68db      	ldr	r3, [r3, #12]
 8006856:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800685a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800685e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006860:	f7fd faf2 	bl	8003e48 <HAL_GetTick>
 8006864:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006866:	e008      	b.n	800687a <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006868:	f7fd faee 	bl	8003e48 <HAL_GetTick>
 800686c:	4602      	mov	r2, r0
 800686e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006870:	1ad3      	subs	r3, r2, r3
 8006872:	2b02      	cmp	r3, #2
 8006874:	d901      	bls.n	800687a <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8006876:	2303      	movs	r3, #3
 8006878:	e031      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800687a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006884:	2b00      	cmp	r3, #0
 8006886:	d0ef      	beq.n	8006868 <HAL_RCC_OscConfig+0x664>
 8006888:	e028      	b.n	80068dc <HAL_RCC_OscConfig+0x6d8>
 800688a:	bf00      	nop
 800688c:	58000400 	.word	0x58000400
 8006890:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	2b0c      	cmp	r3, #12
 8006898:	d01e      	beq.n	80068d8 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800689a:	f7ff fc05 	bl	80060a8 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800689e:	f7fd fad3 	bl	8003e48 <HAL_GetTick>
 80068a2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80068a4:	e008      	b.n	80068b8 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068a6:	f7fd facf 	bl	8003e48 <HAL_GetTick>
 80068aa:	4602      	mov	r2, r0
 80068ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ae:	1ad3      	subs	r3, r2, r3
 80068b0:	2b02      	cmp	r3, #2
 80068b2:	d901      	bls.n	80068b8 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80068b4:	2303      	movs	r3, #3
 80068b6:	e012      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80068b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d1ef      	bne.n	80068a6 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80068c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068ca:	68da      	ldr	r2, [r3, #12]
 80068cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80068d0:	4b05      	ldr	r3, [pc, #20]	; (80068e8 <HAL_RCC_OscConfig+0x6e4>)
 80068d2:	4013      	ands	r3, r2
 80068d4:	60cb      	str	r3, [r1, #12]
 80068d6:	e001      	b.n	80068dc <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	e000      	b.n	80068de <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 80068dc:	2300      	movs	r3, #0
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3734      	adds	r7, #52	; 0x34
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd90      	pop	{r4, r7, pc}
 80068e6:	bf00      	nop
 80068e8:	eefefffc 	.word	0xeefefffc

080068ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b084      	sub	sp, #16
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
 80068f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d101      	bne.n	8006900 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80068fc:	2301      	movs	r3, #1
 80068fe:	e12d      	b.n	8006b5c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006900:	4b98      	ldr	r3, [pc, #608]	; (8006b64 <HAL_RCC_ClockConfig+0x278>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f003 0307 	and.w	r3, r3, #7
 8006908:	683a      	ldr	r2, [r7, #0]
 800690a:	429a      	cmp	r2, r3
 800690c:	d91b      	bls.n	8006946 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800690e:	4b95      	ldr	r3, [pc, #596]	; (8006b64 <HAL_RCC_ClockConfig+0x278>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f023 0207 	bic.w	r2, r3, #7
 8006916:	4993      	ldr	r1, [pc, #588]	; (8006b64 <HAL_RCC_ClockConfig+0x278>)
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	4313      	orrs	r3, r2
 800691c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800691e:	f7fd fa93 	bl	8003e48 <HAL_GetTick>
 8006922:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006924:	e008      	b.n	8006938 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006926:	f7fd fa8f 	bl	8003e48 <HAL_GetTick>
 800692a:	4602      	mov	r2, r0
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	1ad3      	subs	r3, r2, r3
 8006930:	2b02      	cmp	r3, #2
 8006932:	d901      	bls.n	8006938 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8006934:	2303      	movs	r3, #3
 8006936:	e111      	b.n	8006b5c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006938:	4b8a      	ldr	r3, [pc, #552]	; (8006b64 <HAL_RCC_ClockConfig+0x278>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 0307 	and.w	r3, r3, #7
 8006940:	683a      	ldr	r2, [r7, #0]
 8006942:	429a      	cmp	r2, r3
 8006944:	d1ef      	bne.n	8006926 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f003 0302 	and.w	r3, r3, #2
 800694e:	2b00      	cmp	r3, #0
 8006950:	d016      	beq.n	8006980 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	4618      	mov	r0, r3
 8006958:	f7ff fafc 	bl	8005f54 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800695c:	f7fd fa74 	bl	8003e48 <HAL_GetTick>
 8006960:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006962:	e008      	b.n	8006976 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006964:	f7fd fa70 	bl	8003e48 <HAL_GetTick>
 8006968:	4602      	mov	r2, r0
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	1ad3      	subs	r3, r2, r3
 800696e:	2b02      	cmp	r3, #2
 8006970:	d901      	bls.n	8006976 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8006972:	2303      	movs	r3, #3
 8006974:	e0f2      	b.n	8006b5c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006976:	f7ff fbe9 	bl	800614c <LL_RCC_IsActiveFlag_HPRE>
 800697a:	4603      	mov	r3, r0
 800697c:	2b00      	cmp	r3, #0
 800697e:	d0f1      	beq.n	8006964 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f003 0320 	and.w	r3, r3, #32
 8006988:	2b00      	cmp	r3, #0
 800698a:	d016      	beq.n	80069ba <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	695b      	ldr	r3, [r3, #20]
 8006990:	4618      	mov	r0, r3
 8006992:	f7ff faf3 	bl	8005f7c <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006996:	f7fd fa57 	bl	8003e48 <HAL_GetTick>
 800699a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800699c:	e008      	b.n	80069b0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800699e:	f7fd fa53 	bl	8003e48 <HAL_GetTick>
 80069a2:	4602      	mov	r2, r0
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	1ad3      	subs	r3, r2, r3
 80069a8:	2b02      	cmp	r3, #2
 80069aa:	d901      	bls.n	80069b0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80069ac:	2303      	movs	r3, #3
 80069ae:	e0d5      	b.n	8006b5c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80069b0:	f7ff fbde 	bl	8006170 <LL_RCC_IsActiveFlag_C2HPRE>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d0f1      	beq.n	800699e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d016      	beq.n	80069f4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	699b      	ldr	r3, [r3, #24]
 80069ca:	4618      	mov	r0, r3
 80069cc:	f7ff faec 	bl	8005fa8 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80069d0:	f7fd fa3a 	bl	8003e48 <HAL_GetTick>
 80069d4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80069d6:	e008      	b.n	80069ea <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80069d8:	f7fd fa36 	bl	8003e48 <HAL_GetTick>
 80069dc:	4602      	mov	r2, r0
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	1ad3      	subs	r3, r2, r3
 80069e2:	2b02      	cmp	r3, #2
 80069e4:	d901      	bls.n	80069ea <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80069e6:	2303      	movs	r3, #3
 80069e8:	e0b8      	b.n	8006b5c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80069ea:	f7ff fbd4 	bl	8006196 <LL_RCC_IsActiveFlag_SHDHPRE>
 80069ee:	4603      	mov	r3, r0
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d0f1      	beq.n	80069d8 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f003 0304 	and.w	r3, r3, #4
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d016      	beq.n	8006a2e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	68db      	ldr	r3, [r3, #12]
 8006a04:	4618      	mov	r0, r3
 8006a06:	f7ff fae6 	bl	8005fd6 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006a0a:	f7fd fa1d 	bl	8003e48 <HAL_GetTick>
 8006a0e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006a10:	e008      	b.n	8006a24 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006a12:	f7fd fa19 	bl	8003e48 <HAL_GetTick>
 8006a16:	4602      	mov	r2, r0
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	1ad3      	subs	r3, r2, r3
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	d901      	bls.n	8006a24 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8006a20:	2303      	movs	r3, #3
 8006a22:	e09b      	b.n	8006b5c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006a24:	f7ff fbca 	bl	80061bc <LL_RCC_IsActiveFlag_PPRE1>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d0f1      	beq.n	8006a12 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f003 0308 	and.w	r3, r3, #8
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d017      	beq.n	8006a6a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	691b      	ldr	r3, [r3, #16]
 8006a3e:	00db      	lsls	r3, r3, #3
 8006a40:	4618      	mov	r0, r3
 8006a42:	f7ff fadc 	bl	8005ffe <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006a46:	f7fd f9ff 	bl	8003e48 <HAL_GetTick>
 8006a4a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006a4c:	e008      	b.n	8006a60 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006a4e:	f7fd f9fb 	bl	8003e48 <HAL_GetTick>
 8006a52:	4602      	mov	r2, r0
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	2b02      	cmp	r3, #2
 8006a5a:	d901      	bls.n	8006a60 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8006a5c:	2303      	movs	r3, #3
 8006a5e:	e07d      	b.n	8006b5c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006a60:	f7ff fbbe 	bl	80061e0 <LL_RCC_IsActiveFlag_PPRE2>
 8006a64:	4603      	mov	r3, r0
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d0f1      	beq.n	8006a4e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f003 0301 	and.w	r3, r3, #1
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d043      	beq.n	8006afe <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	2b02      	cmp	r3, #2
 8006a7c:	d106      	bne.n	8006a8c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006a7e:	f7ff f87c 	bl	8005b7a <LL_RCC_HSE_IsReady>
 8006a82:	4603      	mov	r3, r0
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d11e      	bne.n	8006ac6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e067      	b.n	8006b5c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	2b03      	cmp	r3, #3
 8006a92:	d106      	bne.n	8006aa2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006a94:	f7ff fb17 	bl	80060c6 <LL_RCC_PLL_IsReady>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d113      	bne.n	8006ac6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e05c      	b.n	8006b5c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d106      	bne.n	8006ab8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006aaa:	f7ff f9e4 	bl	8005e76 <LL_RCC_MSI_IsReady>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d108      	bne.n	8006ac6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e051      	b.n	8006b5c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006ab8:	f7ff f88f 	bl	8005bda <LL_RCC_HSI_IsReady>
 8006abc:	4603      	mov	r3, r0
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d101      	bne.n	8006ac6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e04a      	b.n	8006b5c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	4618      	mov	r0, r3
 8006acc:	f7ff fa22 	bl	8005f14 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ad0:	f7fd f9ba 	bl	8003e48 <HAL_GetTick>
 8006ad4:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ad6:	e00a      	b.n	8006aee <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ad8:	f7fd f9b6 	bl	8003e48 <HAL_GetTick>
 8006adc:	4602      	mov	r2, r0
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d901      	bls.n	8006aee <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8006aea:	2303      	movs	r3, #3
 8006aec:	e036      	b.n	8006b5c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006aee:	f7ff fa25 	bl	8005f3c <LL_RCC_GetSysClkSource>
 8006af2:	4602      	mov	r2, r0
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	009b      	lsls	r3, r3, #2
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d1ec      	bne.n	8006ad8 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006afe:	4b19      	ldr	r3, [pc, #100]	; (8006b64 <HAL_RCC_ClockConfig+0x278>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f003 0307 	and.w	r3, r3, #7
 8006b06:	683a      	ldr	r2, [r7, #0]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d21b      	bcs.n	8006b44 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b0c:	4b15      	ldr	r3, [pc, #84]	; (8006b64 <HAL_RCC_ClockConfig+0x278>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f023 0207 	bic.w	r2, r3, #7
 8006b14:	4913      	ldr	r1, [pc, #76]	; (8006b64 <HAL_RCC_ClockConfig+0x278>)
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b1c:	f7fd f994 	bl	8003e48 <HAL_GetTick>
 8006b20:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b22:	e008      	b.n	8006b36 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006b24:	f7fd f990 	bl	8003e48 <HAL_GetTick>
 8006b28:	4602      	mov	r2, r0
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	1ad3      	subs	r3, r2, r3
 8006b2e:	2b02      	cmp	r3, #2
 8006b30:	d901      	bls.n	8006b36 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8006b32:	2303      	movs	r3, #3
 8006b34:	e012      	b.n	8006b5c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b36:	4b0b      	ldr	r3, [pc, #44]	; (8006b64 <HAL_RCC_ClockConfig+0x278>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f003 0307 	and.w	r3, r3, #7
 8006b3e:	683a      	ldr	r2, [r7, #0]
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d1ef      	bne.n	8006b24 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006b44:	f000 f87e 	bl	8006c44 <HAL_RCC_GetHCLKFreq>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	4a07      	ldr	r2, [pc, #28]	; (8006b68 <HAL_RCC_ClockConfig+0x27c>)
 8006b4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8006b4e:	f7fd f987 	bl	8003e60 <HAL_GetTickPrio>
 8006b52:	4603      	mov	r3, r0
 8006b54:	4618      	mov	r0, r3
 8006b56:	f7fd f929 	bl	8003dac <HAL_InitTick>
 8006b5a:	4603      	mov	r3, r0
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3710      	adds	r7, #16
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}
 8006b64:	58004000 	.word	0x58004000
 8006b68:	2000001c 	.word	0x2000001c

08006b6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b6c:	b590      	push	{r4, r7, lr}
 8006b6e:	b085      	sub	sp, #20
 8006b70:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b72:	f7ff f9e3 	bl	8005f3c <LL_RCC_GetSysClkSource>
 8006b76:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d10a      	bne.n	8006b94 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006b7e:	f7ff f99f 	bl	8005ec0 <LL_RCC_MSI_GetRange>
 8006b82:	4603      	mov	r3, r0
 8006b84:	091b      	lsrs	r3, r3, #4
 8006b86:	f003 030f 	and.w	r3, r3, #15
 8006b8a:	4a2b      	ldr	r2, [pc, #172]	; (8006c38 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006b8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b90:	60fb      	str	r3, [r7, #12]
 8006b92:	e04b      	b.n	8006c2c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2b04      	cmp	r3, #4
 8006b98:	d102      	bne.n	8006ba0 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006b9a:	4b28      	ldr	r3, [pc, #160]	; (8006c3c <HAL_RCC_GetSysClockFreq+0xd0>)
 8006b9c:	60fb      	str	r3, [r7, #12]
 8006b9e:	e045      	b.n	8006c2c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2b08      	cmp	r3, #8
 8006ba4:	d10a      	bne.n	8006bbc <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006ba6:	f7fe ffb8 	bl	8005b1a <LL_RCC_HSE_IsEnabledDiv2>
 8006baa:	4603      	mov	r3, r0
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d102      	bne.n	8006bb6 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006bb0:	4b22      	ldr	r3, [pc, #136]	; (8006c3c <HAL_RCC_GetSysClockFreq+0xd0>)
 8006bb2:	60fb      	str	r3, [r7, #12]
 8006bb4:	e03a      	b.n	8006c2c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006bb6:	4b22      	ldr	r3, [pc, #136]	; (8006c40 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006bb8:	60fb      	str	r3, [r7, #12]
 8006bba:	e037      	b.n	8006c2c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006bbc:	f7ff faba 	bl	8006134 <LL_RCC_PLL_GetMainSource>
 8006bc0:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	2b02      	cmp	r3, #2
 8006bc6:	d003      	beq.n	8006bd0 <HAL_RCC_GetSysClockFreq+0x64>
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	2b03      	cmp	r3, #3
 8006bcc:	d003      	beq.n	8006bd6 <HAL_RCC_GetSysClockFreq+0x6a>
 8006bce:	e00d      	b.n	8006bec <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006bd0:	4b1a      	ldr	r3, [pc, #104]	; (8006c3c <HAL_RCC_GetSysClockFreq+0xd0>)
 8006bd2:	60bb      	str	r3, [r7, #8]
        break;
 8006bd4:	e015      	b.n	8006c02 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006bd6:	f7fe ffa0 	bl	8005b1a <LL_RCC_HSE_IsEnabledDiv2>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d102      	bne.n	8006be6 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006be0:	4b16      	ldr	r3, [pc, #88]	; (8006c3c <HAL_RCC_GetSysClockFreq+0xd0>)
 8006be2:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006be4:	e00d      	b.n	8006c02 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8006be6:	4b16      	ldr	r3, [pc, #88]	; (8006c40 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006be8:	60bb      	str	r3, [r7, #8]
        break;
 8006bea:	e00a      	b.n	8006c02 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006bec:	f7ff f968 	bl	8005ec0 <LL_RCC_MSI_GetRange>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	091b      	lsrs	r3, r3, #4
 8006bf4:	f003 030f 	and.w	r3, r3, #15
 8006bf8:	4a0f      	ldr	r2, [pc, #60]	; (8006c38 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006bfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bfe:	60bb      	str	r3, [r7, #8]
        break;
 8006c00:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8006c02:	f7ff fa72 	bl	80060ea <LL_RCC_PLL_GetN>
 8006c06:	4602      	mov	r2, r0
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	fb03 f402 	mul.w	r4, r3, r2
 8006c0e:	f7ff fa85 	bl	800611c <LL_RCC_PLL_GetDivider>
 8006c12:	4603      	mov	r3, r0
 8006c14:	091b      	lsrs	r3, r3, #4
 8006c16:	3301      	adds	r3, #1
 8006c18:	fbb4 f4f3 	udiv	r4, r4, r3
 8006c1c:	f7ff fa72 	bl	8006104 <LL_RCC_PLL_GetR>
 8006c20:	4603      	mov	r3, r0
 8006c22:	0f5b      	lsrs	r3, r3, #29
 8006c24:	3301      	adds	r3, #1
 8006c26:	fbb4 f3f3 	udiv	r3, r4, r3
 8006c2a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3714      	adds	r7, #20
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd90      	pop	{r4, r7, pc}
 8006c36:	bf00      	nop
 8006c38:	0800f048 	.word	0x0800f048
 8006c3c:	00f42400 	.word	0x00f42400
 8006c40:	01e84800 	.word	0x01e84800

08006c44 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c44:	b598      	push	{r3, r4, r7, lr}
 8006c46:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006c48:	f7ff ff90 	bl	8006b6c <HAL_RCC_GetSysClockFreq>
 8006c4c:	4604      	mov	r4, r0
 8006c4e:	f7ff f9ea 	bl	8006026 <LL_RCC_GetAHBPrescaler>
 8006c52:	4603      	mov	r3, r0
 8006c54:	091b      	lsrs	r3, r3, #4
 8006c56:	f003 030f 	and.w	r3, r3, #15
 8006c5a:	4a03      	ldr	r2, [pc, #12]	; (8006c68 <HAL_RCC_GetHCLKFreq+0x24>)
 8006c5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c60:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	bd98      	pop	{r3, r4, r7, pc}
 8006c68:	0800efe8 	.word	0x0800efe8

08006c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c6c:	b598      	push	{r3, r4, r7, lr}
 8006c6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006c70:	f7ff ffe8 	bl	8006c44 <HAL_RCC_GetHCLKFreq>
 8006c74:	4604      	mov	r4, r0
 8006c76:	f7ff f9f0 	bl	800605a <LL_RCC_GetAPB1Prescaler>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	0a1b      	lsrs	r3, r3, #8
 8006c7e:	f003 0307 	and.w	r3, r3, #7
 8006c82:	4a04      	ldr	r2, [pc, #16]	; (8006c94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006c84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c88:	f003 031f 	and.w	r3, r3, #31
 8006c8c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	bd98      	pop	{r3, r4, r7, pc}
 8006c94:	0800f028 	.word	0x0800f028

08006c98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c98:	b598      	push	{r3, r4, r7, lr}
 8006c9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006c9c:	f7ff ffd2 	bl	8006c44 <HAL_RCC_GetHCLKFreq>
 8006ca0:	4604      	mov	r4, r0
 8006ca2:	f7ff f9e6 	bl	8006072 <LL_RCC_GetAPB2Prescaler>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	0adb      	lsrs	r3, r3, #11
 8006caa:	f003 0307 	and.w	r3, r3, #7
 8006cae:	4a04      	ldr	r2, [pc, #16]	; (8006cc0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006cb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cb4:	f003 031f 	and.w	r3, r3, #31
 8006cb8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	bd98      	pop	{r3, r4, r7, pc}
 8006cc0:	0800f028 	.word	0x0800f028

08006cc4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006cc4:	b590      	push	{r4, r7, lr}
 8006cc6:	b085      	sub	sp, #20
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2bb0      	cmp	r3, #176	; 0xb0
 8006cd0:	d903      	bls.n	8006cda <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8006cd2:	4b15      	ldr	r3, [pc, #84]	; (8006d28 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cd6:	60fb      	str	r3, [r7, #12]
 8006cd8:	e007      	b.n	8006cea <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	091b      	lsrs	r3, r3, #4
 8006cde:	f003 030f 	and.w	r3, r3, #15
 8006ce2:	4a11      	ldr	r2, [pc, #68]	; (8006d28 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006ce4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ce8:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8006cea:	f7ff f9a8 	bl	800603e <LL_RCC_GetAHB4Prescaler>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	091b      	lsrs	r3, r3, #4
 8006cf2:	f003 030f 	and.w	r3, r3, #15
 8006cf6:	4a0d      	ldr	r2, [pc, #52]	; (8006d2c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8006cf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cfc:	68fa      	ldr	r2, [r7, #12]
 8006cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d02:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	4a0a      	ldr	r2, [pc, #40]	; (8006d30 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8006d08:	fba2 2303 	umull	r2, r3, r2, r3
 8006d0c:	0c9c      	lsrs	r4, r3, #18
 8006d0e:	f7fe febf 	bl	8005a90 <HAL_PWREx_GetVoltageRange>
 8006d12:	4603      	mov	r3, r0
 8006d14:	4619      	mov	r1, r3
 8006d16:	4620      	mov	r0, r4
 8006d18:	f000 f80c 	bl	8006d34 <RCC_SetFlashLatency>
 8006d1c:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3714      	adds	r7, #20
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bd90      	pop	{r4, r7, pc}
 8006d26:	bf00      	nop
 8006d28:	0800f048 	.word	0x0800f048
 8006d2c:	0800efe8 	.word	0x0800efe8
 8006d30:	431bde83 	.word	0x431bde83

08006d34 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006d34:	b590      	push	{r4, r7, lr}
 8006d36:	b093      	sub	sp, #76	; 0x4c
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8006d3e:	4b37      	ldr	r3, [pc, #220]	; (8006e1c <RCC_SetFlashLatency+0xe8>)
 8006d40:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8006d44:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006d46:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8006d4a:	4a35      	ldr	r2, [pc, #212]	; (8006e20 <RCC_SetFlashLatency+0xec>)
 8006d4c:	f107 031c 	add.w	r3, r7, #28
 8006d50:	ca07      	ldmia	r2, {r0, r1, r2}
 8006d52:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8006d56:	4b33      	ldr	r3, [pc, #204]	; (8006e24 <RCC_SetFlashLatency+0xf0>)
 8006d58:	f107 040c 	add.w	r4, r7, #12
 8006d5c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006d5e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006d62:	2300      	movs	r3, #0
 8006d64:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d6c:	d11a      	bne.n	8006da4 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006d6e:	2300      	movs	r3, #0
 8006d70:	643b      	str	r3, [r7, #64]	; 0x40
 8006d72:	e013      	b.n	8006d9c <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006d74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d76:	009b      	lsls	r3, r3, #2
 8006d78:	3348      	adds	r3, #72	; 0x48
 8006d7a:	443b      	add	r3, r7
 8006d7c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	429a      	cmp	r2, r3
 8006d84:	d807      	bhi.n	8006d96 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006d86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d88:	009b      	lsls	r3, r3, #2
 8006d8a:	3348      	adds	r3, #72	; 0x48
 8006d8c:	443b      	add	r3, r7
 8006d8e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006d92:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8006d94:	e020      	b.n	8006dd8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006d96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d98:	3301      	adds	r3, #1
 8006d9a:	643b      	str	r3, [r7, #64]	; 0x40
 8006d9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d9e:	2b03      	cmp	r3, #3
 8006da0:	d9e8      	bls.n	8006d74 <RCC_SetFlashLatency+0x40>
 8006da2:	e019      	b.n	8006dd8 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006da4:	2300      	movs	r3, #0
 8006da6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006da8:	e013      	b.n	8006dd2 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006daa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006dac:	009b      	lsls	r3, r3, #2
 8006dae:	3348      	adds	r3, #72	; 0x48
 8006db0:	443b      	add	r3, r7
 8006db2:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d807      	bhi.n	8006dcc <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006dbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006dbe:	009b      	lsls	r3, r3, #2
 8006dc0:	3348      	adds	r3, #72	; 0x48
 8006dc2:	443b      	add	r3, r7
 8006dc4:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006dc8:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8006dca:	e005      	b.n	8006dd8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006dcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006dce:	3301      	adds	r3, #1
 8006dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006dd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006dd4:	2b02      	cmp	r3, #2
 8006dd6:	d9e8      	bls.n	8006daa <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8006dd8:	4b13      	ldr	r3, [pc, #76]	; (8006e28 <RCC_SetFlashLatency+0xf4>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f023 0207 	bic.w	r2, r3, #7
 8006de0:	4911      	ldr	r1, [pc, #68]	; (8006e28 <RCC_SetFlashLatency+0xf4>)
 8006de2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006de4:	4313      	orrs	r3, r2
 8006de6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006de8:	f7fd f82e 	bl	8003e48 <HAL_GetTick>
 8006dec:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006dee:	e008      	b.n	8006e02 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006df0:	f7fd f82a 	bl	8003e48 <HAL_GetTick>
 8006df4:	4602      	mov	r2, r0
 8006df6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006df8:	1ad3      	subs	r3, r2, r3
 8006dfa:	2b02      	cmp	r3, #2
 8006dfc:	d901      	bls.n	8006e02 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8006dfe:	2303      	movs	r3, #3
 8006e00:	e007      	b.n	8006e12 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006e02:	4b09      	ldr	r3, [pc, #36]	; (8006e28 <RCC_SetFlashLatency+0xf4>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f003 0307 	and.w	r3, r3, #7
 8006e0a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e0c:	429a      	cmp	r2, r3
 8006e0e:	d1ef      	bne.n	8006df0 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8006e10:	2300      	movs	r3, #0
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	374c      	adds	r7, #76	; 0x4c
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd90      	pop	{r4, r7, pc}
 8006e1a:	bf00      	nop
 8006e1c:	0800efbc 	.word	0x0800efbc
 8006e20:	0800efcc 	.word	0x0800efcc
 8006e24:	0800efd8 	.word	0x0800efd8
 8006e28:	58004000 	.word	0x58004000

08006e2c <LL_RCC_LSE_IsEnabled>:
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8006e30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e38:	f003 0301 	and.w	r3, r3, #1
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d101      	bne.n	8006e44 <LL_RCC_LSE_IsEnabled+0x18>
 8006e40:	2301      	movs	r3, #1
 8006e42:	e000      	b.n	8006e46 <LL_RCC_LSE_IsEnabled+0x1a>
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr

08006e50 <LL_RCC_LSE_IsReady>:
{
 8006e50:	b480      	push	{r7}
 8006e52:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006e54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e5c:	f003 0302 	and.w	r3, r3, #2
 8006e60:	2b02      	cmp	r3, #2
 8006e62:	d101      	bne.n	8006e68 <LL_RCC_LSE_IsReady+0x18>
 8006e64:	2301      	movs	r3, #1
 8006e66:	e000      	b.n	8006e6a <LL_RCC_LSE_IsReady+0x1a>
 8006e68:	2300      	movs	r3, #0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <LL_RCC_SetRFWKPClockSource>:
{
 8006e74:	b480      	push	{r7}
 8006e76:	b083      	sub	sp, #12
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8006e7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e84:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006e88:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8006e94:	bf00      	nop
 8006e96:	370c      	adds	r7, #12
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr

08006ea0 <LL_RCC_SetSMPSClockSource>:
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8006ea8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eae:	f023 0203 	bic.w	r2, r3, #3
 8006eb2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	624b      	str	r3, [r1, #36]	; 0x24
}
 8006ebc:	bf00      	nop
 8006ebe:	370c      	adds	r7, #12
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <LL_RCC_SetSMPSPrescaler>:
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8006ed0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006eda:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	624b      	str	r3, [r1, #36]	; 0x24
}
 8006ee4:	bf00      	nop
 8006ee6:	370c      	adds	r7, #12
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr

08006ef0 <LL_RCC_SetUSARTClockSource>:
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b083      	sub	sp, #12
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8006ef8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f00:	f023 0203 	bic.w	r2, r3, #3
 8006f04:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006f10:	bf00      	nop
 8006f12:	370c      	adds	r7, #12
 8006f14:	46bd      	mov	sp, r7
 8006f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1a:	4770      	bx	lr

08006f1c <LL_RCC_SetLPUARTClockSource>:
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b083      	sub	sp, #12
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006f24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f2c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006f30:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4313      	orrs	r3, r2
 8006f38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006f3c:	bf00      	nop
 8006f3e:	370c      	adds	r7, #12
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <LL_RCC_SetI2CClockSource>:
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b083      	sub	sp, #12
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006f50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f54:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	091b      	lsrs	r3, r3, #4
 8006f5c:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006f60:	43db      	mvns	r3, r3
 8006f62:	401a      	ands	r2, r3
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	011b      	lsls	r3, r3, #4
 8006f68:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006f6c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006f70:	4313      	orrs	r3, r2
 8006f72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006f76:	bf00      	nop
 8006f78:	370c      	adds	r7, #12
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f80:	4770      	bx	lr

08006f82 <LL_RCC_SetLPTIMClockSource>:
{
 8006f82:	b480      	push	{r7}
 8006f84:	b083      	sub	sp, #12
 8006f86:	af00      	add	r7, sp, #0
 8006f88:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006f8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f8e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	0c1b      	lsrs	r3, r3, #16
 8006f96:	041b      	lsls	r3, r3, #16
 8006f98:	43db      	mvns	r3, r3
 8006f9a:	401a      	ands	r2, r3
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	041b      	lsls	r3, r3, #16
 8006fa0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006faa:	bf00      	nop
 8006fac:	370c      	adds	r7, #12
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb4:	4770      	bx	lr

08006fb6 <LL_RCC_SetSAIClockSource>:
{
 8006fb6:	b480      	push	{r7}
 8006fb8:	b083      	sub	sp, #12
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8006fbe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fc6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006fca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006fd6:	bf00      	nop
 8006fd8:	370c      	adds	r7, #12
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr

08006fe2 <LL_RCC_SetRNGClockSource>:
{
 8006fe2:	b480      	push	{r7}
 8006fe4:	b083      	sub	sp, #12
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006fea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ff2:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006ff6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007002:	bf00      	nop
 8007004:	370c      	adds	r7, #12
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr

0800700e <LL_RCC_SetCLK48ClockSource>:
{
 800700e:	b480      	push	{r7}
 8007010:	b083      	sub	sp, #12
 8007012:	af00      	add	r7, sp, #0
 8007014:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8007016:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800701a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800701e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007022:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	4313      	orrs	r3, r2
 800702a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800702e:	bf00      	nop
 8007030:	370c      	adds	r7, #12
 8007032:	46bd      	mov	sp, r7
 8007034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007038:	4770      	bx	lr

0800703a <LL_RCC_SetUSBClockSource>:
{
 800703a:	b580      	push	{r7, lr}
 800703c:	b082      	sub	sp, #8
 800703e:	af00      	add	r7, sp, #0
 8007040:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f7ff ffe3 	bl	800700e <LL_RCC_SetCLK48ClockSource>
}
 8007048:	bf00      	nop
 800704a:	3708      	adds	r7, #8
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}

08007050 <LL_RCC_SetADCClockSource>:
{
 8007050:	b480      	push	{r7}
 8007052:	b083      	sub	sp, #12
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8007058:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800705c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007060:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007064:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	4313      	orrs	r3, r2
 800706c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007070:	bf00      	nop
 8007072:	370c      	adds	r7, #12
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr

0800707c <LL_RCC_SetRTCClockSource>:
{
 800707c:	b480      	push	{r7}
 800707e:	b083      	sub	sp, #12
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8007084:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007088:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800708c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007090:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	4313      	orrs	r3, r2
 8007098:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800709c:	bf00      	nop
 800709e:	370c      	adds	r7, #12
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr

080070a8 <LL_RCC_GetRTCClockSource>:
{
 80070a8:	b480      	push	{r7}
 80070aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80070ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr

080070c2 <LL_RCC_ForceBackupDomainReset>:
{
 80070c2:	b480      	push	{r7}
 80070c4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80070c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80070d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80070d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80070da:	bf00      	nop
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr

080070e4 <LL_RCC_ReleaseBackupDomainReset>:
{
 80070e4:	b480      	push	{r7}
 80070e6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80070e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80070f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80070fc:	bf00      	nop
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr

08007106 <LL_RCC_PLLSAI1_Enable>:
{
 8007106:	b480      	push	{r7}
 8007108:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800710a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007114:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007118:	6013      	str	r3, [r2, #0]
}
 800711a:	bf00      	nop
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr

08007124 <LL_RCC_PLLSAI1_Disable>:
{
 8007124:	b480      	push	{r7}
 8007126:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007128:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007132:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007136:	6013      	str	r3, [r2, #0]
}
 8007138:	bf00      	nop
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr

08007142 <LL_RCC_PLLSAI1_IsReady>:
{
 8007142:	b480      	push	{r7}
 8007144:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8007146:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007150:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007154:	d101      	bne.n	800715a <LL_RCC_PLLSAI1_IsReady+0x18>
 8007156:	2301      	movs	r3, #1
 8007158:	e000      	b.n	800715c <LL_RCC_PLLSAI1_IsReady+0x1a>
 800715a:	2300      	movs	r3, #0
}
 800715c:	4618      	mov	r0, r3
 800715e:	46bd      	mov	sp, r7
 8007160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007164:	4770      	bx	lr

08007166 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007166:	b580      	push	{r7, lr}
 8007168:	b088      	sub	sp, #32
 800716a:	af00      	add	r7, sp, #0
 800716c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800716e:	2300      	movs	r3, #0
 8007170:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8007172:	2300      	movs	r3, #0
 8007174:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800717e:	2b00      	cmp	r3, #0
 8007180:	d034      	beq.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007186:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800718a:	d021      	beq.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800718c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007190:	d81b      	bhi.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007192:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007196:	d01d      	beq.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8007198:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800719c:	d815      	bhi.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x64>
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d00b      	beq.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0x54>
 80071a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80071a6:	d110      	bne.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80071a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071ac:	68db      	ldr	r3, [r3, #12]
 80071ae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80071b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071b6:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80071b8:	e00d      	b.n	80071d6 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	3304      	adds	r3, #4
 80071be:	4618      	mov	r0, r3
 80071c0:	f000 f947 	bl	8007452 <RCCEx_PLLSAI1_ConfigNP>
 80071c4:	4603      	mov	r3, r0
 80071c6:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80071c8:	e005      	b.n	80071d6 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	77fb      	strb	r3, [r7, #31]
        break;
 80071ce:	e002      	b.n	80071d6 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80071d0:	bf00      	nop
 80071d2:	e000      	b.n	80071d6 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80071d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071d6:	7ffb      	ldrb	r3, [r7, #31]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d105      	bne.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071e0:	4618      	mov	r0, r3
 80071e2:	f7ff fee8 	bl	8006fb6 <LL_RCC_SetSAIClockSource>
 80071e6:	e001      	b.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071e8:	7ffb      	ldrb	r3, [r7, #31]
 80071ea:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d046      	beq.n	8007286 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 80071f8:	f7ff ff56 	bl	80070a8 <LL_RCC_GetRTCClockSource>
 80071fc:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007202:	69ba      	ldr	r2, [r7, #24]
 8007204:	429a      	cmp	r2, r3
 8007206:	d03c      	beq.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8007208:	f7fe fbea 	bl	80059e0 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800720c:	69bb      	ldr	r3, [r7, #24]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d105      	bne.n	800721e <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007216:	4618      	mov	r0, r3
 8007218:	f7ff ff30 	bl	800707c <LL_RCC_SetRTCClockSource>
 800721c:	e02e      	b.n	800727c <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800721e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007226:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8007228:	f7ff ff4b 	bl	80070c2 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800722c:	f7ff ff5a 	bl	80070e4 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800723a:	4313      	orrs	r3, r2
 800723c:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800723e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8007248:	f7ff fdf0 	bl	8006e2c <LL_RCC_LSE_IsEnabled>
 800724c:	4603      	mov	r3, r0
 800724e:	2b01      	cmp	r3, #1
 8007250:	d114      	bne.n	800727c <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007252:	f7fc fdf9 	bl	8003e48 <HAL_GetTick>
 8007256:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8007258:	e00b      	b.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800725a:	f7fc fdf5 	bl	8003e48 <HAL_GetTick>
 800725e:	4602      	mov	r2, r0
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	1ad3      	subs	r3, r2, r3
 8007264:	f241 3288 	movw	r2, #5000	; 0x1388
 8007268:	4293      	cmp	r3, r2
 800726a:	d902      	bls.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800726c:	2303      	movs	r3, #3
 800726e:	77fb      	strb	r3, [r7, #31]
              break;
 8007270:	e004      	b.n	800727c <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8007272:	f7ff fded 	bl	8006e50 <LL_RCC_LSE_IsReady>
 8007276:	4603      	mov	r3, r0
 8007278:	2b01      	cmp	r3, #1
 800727a:	d1ee      	bne.n	800725a <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800727c:	7ffb      	ldrb	r3, [r7, #31]
 800727e:	77bb      	strb	r3, [r7, #30]
 8007280:	e001      	b.n	8007286 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007282:	7ffb      	ldrb	r3, [r7, #31]
 8007284:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f003 0301 	and.w	r3, r3, #1
 800728e:	2b00      	cmp	r3, #0
 8007290:	d004      	beq.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	699b      	ldr	r3, [r3, #24]
 8007296:	4618      	mov	r0, r3
 8007298:	f7ff fe2a 	bl	8006ef0 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 0302 	and.w	r3, r3, #2
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d004      	beq.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	69db      	ldr	r3, [r3, #28]
 80072ac:	4618      	mov	r0, r3
 80072ae:	f7ff fe35 	bl	8006f1c <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f003 0310 	and.w	r3, r3, #16
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d004      	beq.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072c2:	4618      	mov	r0, r3
 80072c4:	f7ff fe5d 	bl	8006f82 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f003 0320 	and.w	r3, r3, #32
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d004      	beq.n	80072de <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072d8:	4618      	mov	r0, r3
 80072da:	f7ff fe52 	bl	8006f82 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 0304 	and.w	r3, r3, #4
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d004      	beq.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6a1b      	ldr	r3, [r3, #32]
 80072ee:	4618      	mov	r0, r3
 80072f0:	f7ff fe2a 	bl	8006f48 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f003 0308 	and.w	r3, r3, #8
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d004      	beq.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007304:	4618      	mov	r0, r3
 8007306:	f7ff fe1f 	bl	8006f48 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007312:	2b00      	cmp	r3, #0
 8007314:	d022      	beq.n	800735c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800731a:	4618      	mov	r0, r3
 800731c:	f7ff fe8d 	bl	800703a <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007324:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007328:	d107      	bne.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800732a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007334:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007338:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800733e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007342:	d10b      	bne.n	800735c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	3304      	adds	r3, #4
 8007348:	4618      	mov	r0, r3
 800734a:	f000 f8dd 	bl	8007508 <RCCEx_PLLSAI1_ConfigNQ>
 800734e:	4603      	mov	r3, r0
 8007350:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8007352:	7ffb      	ldrb	r3, [r7, #31]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d001      	beq.n	800735c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8007358:	7ffb      	ldrb	r3, [r7, #31]
 800735a:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007364:	2b00      	cmp	r3, #0
 8007366:	d02b      	beq.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800736c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007370:	d008      	beq.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007376:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800737a:	d003      	beq.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007380:	2b00      	cmp	r3, #0
 8007382:	d105      	bne.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007388:	4618      	mov	r0, r3
 800738a:	f7ff fe2a 	bl	8006fe2 <LL_RCC_SetRNGClockSource>
 800738e:	e00a      	b.n	80073a6 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007394:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007398:	60fb      	str	r3, [r7, #12]
 800739a:	2000      	movs	r0, #0
 800739c:	f7ff fe21 	bl	8006fe2 <LL_RCC_SetRNGClockSource>
 80073a0:	68f8      	ldr	r0, [r7, #12]
 80073a2:	f7ff fe34 	bl	800700e <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073aa:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80073ae:	d107      	bne.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80073b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80073b4:	68db      	ldr	r3, [r3, #12]
 80073b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80073ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80073be:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d022      	beq.n	8007412 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073d0:	4618      	mov	r0, r3
 80073d2:	f7ff fe3d 	bl	8007050 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80073de:	d107      	bne.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80073e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80073e4:	68db      	ldr	r3, [r3, #12]
 80073e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80073ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073ee:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80073f8:	d10b      	bne.n	8007412 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	3304      	adds	r3, #4
 80073fe:	4618      	mov	r0, r3
 8007400:	f000 f8dd 	bl	80075be <RCCEx_PLLSAI1_ConfigNR>
 8007404:	4603      	mov	r3, r0
 8007406:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8007408:	7ffb      	ldrb	r3, [r7, #31]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d001      	beq.n	8007412 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800740e:	7ffb      	ldrb	r3, [r7, #31]
 8007410:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800741a:	2b00      	cmp	r3, #0
 800741c:	d004      	beq.n	8007428 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007422:	4618      	mov	r0, r3
 8007424:	f7ff fd26 	bl	8006e74 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007430:	2b00      	cmp	r3, #0
 8007432:	d009      	beq.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007438:	4618      	mov	r0, r3
 800743a:	f7ff fd45 	bl	8006ec8 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007442:	4618      	mov	r0, r3
 8007444:	f7ff fd2c 	bl	8006ea0 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8007448:	7fbb      	ldrb	r3, [r7, #30]
}
 800744a:	4618      	mov	r0, r3
 800744c:	3720      	adds	r7, #32
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}

08007452 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007452:	b580      	push	{r7, lr}
 8007454:	b084      	sub	sp, #16
 8007456:	af00      	add	r7, sp, #0
 8007458:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800745a:	2300      	movs	r3, #0
 800745c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800745e:	f7ff fe61 	bl	8007124 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007462:	f7fc fcf1 	bl	8003e48 <HAL_GetTick>
 8007466:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007468:	e009      	b.n	800747e <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800746a:	f7fc fced 	bl	8003e48 <HAL_GetTick>
 800746e:	4602      	mov	r2, r0
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	1ad3      	subs	r3, r2, r3
 8007474:	2b02      	cmp	r3, #2
 8007476:	d902      	bls.n	800747e <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8007478:	2303      	movs	r3, #3
 800747a:	73fb      	strb	r3, [r7, #15]
      break;
 800747c:	e004      	b.n	8007488 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800747e:	f7ff fe60 	bl	8007142 <LL_RCC_PLLSAI1_IsReady>
 8007482:	4603      	mov	r3, r0
 8007484:	2b00      	cmp	r3, #0
 8007486:	d1f0      	bne.n	800746a <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8007488:	7bfb      	ldrb	r3, [r7, #15]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d137      	bne.n	80074fe <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800748e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007492:	691b      	ldr	r3, [r3, #16]
 8007494:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	021b      	lsls	r3, r3, #8
 800749e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80074a2:	4313      	orrs	r3, r2
 80074a4:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80074a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80074aa:	691b      	ldr	r3, [r3, #16]
 80074ac:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80074b8:	4313      	orrs	r3, r2
 80074ba:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80074bc:	f7ff fe23 	bl	8007106 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074c0:	f7fc fcc2 	bl	8003e48 <HAL_GetTick>
 80074c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80074c6:	e009      	b.n	80074dc <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80074c8:	f7fc fcbe 	bl	8003e48 <HAL_GetTick>
 80074cc:	4602      	mov	r2, r0
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	1ad3      	subs	r3, r2, r3
 80074d2:	2b02      	cmp	r3, #2
 80074d4:	d902      	bls.n	80074dc <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80074d6:	2303      	movs	r3, #3
 80074d8:	73fb      	strb	r3, [r7, #15]
        break;
 80074da:	e004      	b.n	80074e6 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80074dc:	f7ff fe31 	bl	8007142 <LL_RCC_PLLSAI1_IsReady>
 80074e0:	4603      	mov	r3, r0
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d1f0      	bne.n	80074c8 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80074e6:	7bfb      	ldrb	r3, [r7, #15]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d108      	bne.n	80074fe <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80074ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80074f0:	691a      	ldr	r2, [r3, #16]
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	691b      	ldr	r3, [r3, #16]
 80074f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80074fa:	4313      	orrs	r3, r2
 80074fc:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80074fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007500:	4618      	mov	r0, r3
 8007502:	3710      	adds	r7, #16
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}

08007508 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b084      	sub	sp, #16
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007510:	2300      	movs	r3, #0
 8007512:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007514:	f7ff fe06 	bl	8007124 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007518:	f7fc fc96 	bl	8003e48 <HAL_GetTick>
 800751c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800751e:	e009      	b.n	8007534 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007520:	f7fc fc92 	bl	8003e48 <HAL_GetTick>
 8007524:	4602      	mov	r2, r0
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	1ad3      	subs	r3, r2, r3
 800752a:	2b02      	cmp	r3, #2
 800752c:	d902      	bls.n	8007534 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800752e:	2303      	movs	r3, #3
 8007530:	73fb      	strb	r3, [r7, #15]
      break;
 8007532:	e004      	b.n	800753e <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007534:	f7ff fe05 	bl	8007142 <LL_RCC_PLLSAI1_IsReady>
 8007538:	4603      	mov	r3, r0
 800753a:	2b00      	cmp	r3, #0
 800753c:	d1f0      	bne.n	8007520 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800753e:	7bfb      	ldrb	r3, [r7, #15]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d137      	bne.n	80075b4 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8007544:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007548:	691b      	ldr	r3, [r3, #16]
 800754a:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	021b      	lsls	r3, r3, #8
 8007554:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007558:	4313      	orrs	r3, r2
 800755a:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800755c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007560:	691b      	ldr	r3, [r3, #16]
 8007562:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800756e:	4313      	orrs	r3, r2
 8007570:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007572:	f7ff fdc8 	bl	8007106 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007576:	f7fc fc67 	bl	8003e48 <HAL_GetTick>
 800757a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800757c:	e009      	b.n	8007592 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800757e:	f7fc fc63 	bl	8003e48 <HAL_GetTick>
 8007582:	4602      	mov	r2, r0
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	2b02      	cmp	r3, #2
 800758a:	d902      	bls.n	8007592 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800758c:	2303      	movs	r3, #3
 800758e:	73fb      	strb	r3, [r7, #15]
        break;
 8007590:	e004      	b.n	800759c <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007592:	f7ff fdd6 	bl	8007142 <LL_RCC_PLLSAI1_IsReady>
 8007596:	4603      	mov	r3, r0
 8007598:	2b01      	cmp	r3, #1
 800759a:	d1f0      	bne.n	800757e <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800759c:	7bfb      	ldrb	r3, [r7, #15]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d108      	bne.n	80075b4 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80075a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80075a6:	691a      	ldr	r2, [r3, #16]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	691b      	ldr	r3, [r3, #16]
 80075ac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80075b0:	4313      	orrs	r3, r2
 80075b2:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80075b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	3710      	adds	r7, #16
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}

080075be <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80075be:	b580      	push	{r7, lr}
 80075c0:	b084      	sub	sp, #16
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80075c6:	2300      	movs	r3, #0
 80075c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80075ca:	f7ff fdab 	bl	8007124 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80075ce:	f7fc fc3b 	bl	8003e48 <HAL_GetTick>
 80075d2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80075d4:	e009      	b.n	80075ea <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80075d6:	f7fc fc37 	bl	8003e48 <HAL_GetTick>
 80075da:	4602      	mov	r2, r0
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	1ad3      	subs	r3, r2, r3
 80075e0:	2b02      	cmp	r3, #2
 80075e2:	d902      	bls.n	80075ea <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80075e4:	2303      	movs	r3, #3
 80075e6:	73fb      	strb	r3, [r7, #15]
      break;
 80075e8:	e004      	b.n	80075f4 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80075ea:	f7ff fdaa 	bl	8007142 <LL_RCC_PLLSAI1_IsReady>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d1f0      	bne.n	80075d6 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80075f4:	7bfb      	ldrb	r3, [r7, #15]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d137      	bne.n	800766a <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80075fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80075fe:	691b      	ldr	r3, [r3, #16]
 8007600:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	021b      	lsls	r3, r3, #8
 800760a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800760e:	4313      	orrs	r3, r2
 8007610:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8007612:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007616:	691b      	ldr	r3, [r3, #16]
 8007618:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	68db      	ldr	r3, [r3, #12]
 8007620:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007624:	4313      	orrs	r3, r2
 8007626:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007628:	f7ff fd6d 	bl	8007106 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800762c:	f7fc fc0c 	bl	8003e48 <HAL_GetTick>
 8007630:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007632:	e009      	b.n	8007648 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007634:	f7fc fc08 	bl	8003e48 <HAL_GetTick>
 8007638:	4602      	mov	r2, r0
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	1ad3      	subs	r3, r2, r3
 800763e:	2b02      	cmp	r3, #2
 8007640:	d902      	bls.n	8007648 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8007642:	2303      	movs	r3, #3
 8007644:	73fb      	strb	r3, [r7, #15]
        break;
 8007646:	e004      	b.n	8007652 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007648:	f7ff fd7b 	bl	8007142 <LL_RCC_PLLSAI1_IsReady>
 800764c:	4603      	mov	r3, r0
 800764e:	2b01      	cmp	r3, #1
 8007650:	d1f0      	bne.n	8007634 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8007652:	7bfb      	ldrb	r3, [r7, #15]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d108      	bne.n	800766a <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8007658:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800765c:	691a      	ldr	r2, [r3, #16]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	691b      	ldr	r3, [r3, #16]
 8007662:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007666:	4313      	orrs	r3, r2
 8007668:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800766a:	7bfb      	ldrb	r3, [r7, #15]
}
 800766c:	4618      	mov	r0, r3
 800766e:	3710      	adds	r7, #16
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}

08007674 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b084      	sub	sp, #16
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d101      	bne.n	8007686 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	e09f      	b.n	80077c6 <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800768c:	b2db      	uxtb	r3, r3
 800768e:	2b00      	cmp	r3, #0
 8007690:	d106      	bne.n	80076a0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f7fc f8ce 	bl	800383c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2202      	movs	r2, #2
 80076a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80076a8:	4b49      	ldr	r3, [pc, #292]	; (80077d0 <HAL_RTC_Init+0x15c>)
 80076aa:	68db      	ldr	r3, [r3, #12]
 80076ac:	f003 0310 	and.w	r3, r3, #16
 80076b0:	2b10      	cmp	r3, #16
 80076b2:	d07e      	beq.n	80077b2 <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	22ca      	movs	r2, #202	; 0xca
 80076ba:	625a      	str	r2, [r3, #36]	; 0x24
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	2253      	movs	r2, #83	; 0x53
 80076c2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	f000 f8ab 	bl	8007820 <RTC_EnterInitMode>
 80076ca:	4603      	mov	r3, r0
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d00a      	beq.n	80076e6 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	22ff      	movs	r2, #255	; 0xff
 80076d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2204      	movs	r2, #4
 80076dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      status = HAL_ERROR;
 80076e0:	2301      	movs	r3, #1
 80076e2:	73fb      	strb	r3, [r7, #15]
 80076e4:	e067      	b.n	80077b6 <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	689b      	ldr	r3, [r3, #8]
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	6812      	ldr	r2, [r2, #0]
 80076f0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80076f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076f8:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	6899      	ldr	r1, [r3, #8]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	685a      	ldr	r2, [r3, #4]
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	691b      	ldr	r3, [r3, #16]
 8007708:	431a      	orrs	r2, r3
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	699b      	ldr	r3, [r3, #24]
 800770e:	431a      	orrs	r2, r3
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	430a      	orrs	r2, r1
 8007716:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	687a      	ldr	r2, [r7, #4]
 800771e:	68d2      	ldr	r2, [r2, #12]
 8007720:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	6919      	ldr	r1, [r3, #16]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	689b      	ldr	r3, [r3, #8]
 800772c:	041a      	lsls	r2, r3, #16
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	430a      	orrs	r2, r1
 8007734:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	68da      	ldr	r2, [r3, #12]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007744:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f022 0203 	bic.w	r2, r2, #3
 8007754:	64da      	str	r2, [r3, #76]	; 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	69da      	ldr	r2, [r3, #28]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	695b      	ldr	r3, [r3, #20]
 8007764:	431a      	orrs	r2, r3
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	430a      	orrs	r2, r1
 800776c:	64da      	str	r2, [r3, #76]	; 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	689b      	ldr	r3, [r3, #8]
 8007774:	f003 0320 	and.w	r3, r3, #32
 8007778:	2b00      	cmp	r3, #0
 800777a:	d113      	bne.n	80077a4 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	f000 f829 	bl	80077d4 <HAL_RTC_WaitForSynchro>
 8007782:	4603      	mov	r3, r0
 8007784:	2b00      	cmp	r3, #0
 8007786:	d00d      	beq.n	80077a4 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	22ff      	movs	r2, #255	; 0xff
 800778e:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2204      	movs	r2, #4
 8007794:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2200      	movs	r2, #0
 800779c:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 80077a0:	2301      	movs	r3, #1
 80077a2:	e010      	b.n	80077c6 <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	22ff      	movs	r2, #255	; 0xff
 80077aa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Set RTC state */
      status = HAL_OK;
 80077ac:	2300      	movs	r3, #0
 80077ae:	73fb      	strb	r3, [r7, #15]
 80077b0:	e001      	b.n	80077b6 <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 80077b2:	2300      	movs	r3, #0
 80077b4:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80077b6:	7bfb      	ldrb	r3, [r7, #15]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d103      	bne.n	80077c4 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2201      	movs	r2, #1
 80077c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  return status;
 80077c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	3710      	adds	r7, #16
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bd80      	pop	{r7, pc}
 80077ce:	bf00      	nop
 80077d0:	40002800 	.word	0x40002800

080077d4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b084      	sub	sp, #16
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	68da      	ldr	r2, [r3, #12]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80077ea:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80077ec:	f7fc fb2c 	bl	8003e48 <HAL_GetTick>
 80077f0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80077f2:	e009      	b.n	8007808 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80077f4:	f7fc fb28 	bl	8003e48 <HAL_GetTick>
 80077f8:	4602      	mov	r2, r0
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	1ad3      	subs	r3, r2, r3
 80077fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007802:	d901      	bls.n	8007808 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8007804:	2303      	movs	r3, #3
 8007806:	e007      	b.n	8007818 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	f003 0320 	and.w	r3, r3, #32
 8007812:	2b00      	cmp	r3, #0
 8007814:	d0ee      	beq.n	80077f4 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8007816:	2300      	movs	r3, #0
}
 8007818:	4618      	mov	r0, r3
 800781a:	3710      	adds	r7, #16
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b084      	sub	sp, #16
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	68db      	ldr	r3, [r3, #12]
 800782e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007832:	2b00      	cmp	r3, #0
 8007834:	d119      	bne.n	800786a <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f04f 32ff 	mov.w	r2, #4294967295
 800783e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007840:	f7fc fb02 	bl	8003e48 <HAL_GetTick>
 8007844:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8007846:	e009      	b.n	800785c <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007848:	f7fc fafe 	bl	8003e48 <HAL_GetTick>
 800784c:	4602      	mov	r2, r0
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	1ad3      	subs	r3, r2, r3
 8007852:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007856:	d901      	bls.n	800785c <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 8007858:	2303      	movs	r3, #3
 800785a:	e007      	b.n	800786c <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	68db      	ldr	r3, [r3, #12]
 8007862:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007866:	2b00      	cmp	r3, #0
 8007868:	d0ee      	beq.n	8007848 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800786a:	2300      	movs	r3, #0
}
 800786c:	4618      	mov	r0, r3
 800786e:	3710      	adds	r7, #16
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}

08007874 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b086      	sub	sp, #24
 8007878:	af00      	add	r7, sp, #0
 800787a:	60f8      	str	r0, [r7, #12]
 800787c:	60b9      	str	r1, [r7, #8]
 800787e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007886:	2b01      	cmp	r3, #1
 8007888:	d101      	bne.n	800788e <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 800788a:	2302      	movs	r3, #2
 800788c:	e0a8      	b.n	80079e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2201      	movs	r2, #1
 8007892:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2202      	movs	r2, #2
 800789a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	22ca      	movs	r2, #202	; 0xca
 80078a4:	625a      	str	r2, [r3, #36]	; 0x24
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	2253      	movs	r2, #83	; 0x53
 80078ac:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d020      	beq.n	80078fe <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    tickstart = HAL_GetTick();
 80078bc:	f7fc fac4 	bl	8003e48 <HAL_GetTick>
 80078c0:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 80078c2:	e015      	b.n	80078f0 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80078c4:	f7fc fac0 	bl	8003e48 <HAL_GetTick>
 80078c8:	4602      	mov	r2, r0
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	1ad3      	subs	r3, r2, r3
 80078ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80078d2:	d90d      	bls.n	80078f0 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	22ff      	movs	r2, #255	; 0xff
 80078da:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2203      	movs	r2, #3
 80078e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80078ec:	2303      	movs	r3, #3
 80078ee:	e077      	b.n	80079e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	f003 0304 	and.w	r3, r3, #4
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d1e2      	bne.n	80078c4 <HAL_RTCEx_SetWakeUpTimer_IT+0x50>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	689a      	ldr	r2, [r3, #8]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800790c:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	68db      	ldr	r3, [r3, #12]
 8007914:	b2da      	uxtb	r2, r3
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800791e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8007920:	f7fc fa92 	bl	8003e48 <HAL_GetTick>
 8007924:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8007926:	e015      	b.n	8007954 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007928:	f7fc fa8e 	bl	8003e48 <HAL_GetTick>
 800792c:	4602      	mov	r2, r0
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	1ad3      	subs	r3, r2, r3
 8007932:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007936:	d90d      	bls.n	8007954 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	22ff      	movs	r2, #255	; 0xff
 800793e:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2203      	movs	r2, #3
 8007944:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2200      	movs	r2, #0
 800794c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8007950:	2303      	movs	r3, #3
 8007952:	e045      	b.n	80079e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	68db      	ldr	r3, [r3, #12]
 800795a:	f003 0304 	and.w	r3, r3, #4
 800795e:	2b00      	cmp	r3, #0
 8007960:	d0e2      	beq.n	8007928 <HAL_RTCEx_SetWakeUpTimer_IT+0xb4>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	68ba      	ldr	r2, [r7, #8]
 8007968:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	689a      	ldr	r2, [r3, #8]
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f022 0207 	bic.w	r2, r2, #7
 8007978:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	6899      	ldr	r1, [r3, #8]
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	687a      	ldr	r2, [r7, #4]
 8007986:	430a      	orrs	r2, r1
 8007988:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800798a:	4b17      	ldr	r3, [pc, #92]	; (80079e8 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800798c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007990:	4a15      	ldr	r2, [pc, #84]	; (80079e8 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8007992:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007996:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800799a:	4b13      	ldr	r3, [pc, #76]	; (80079e8 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4a12      	ldr	r2, [pc, #72]	; (80079e8 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80079a0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80079a4:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	689a      	ldr	r2, [r3, #8]
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80079b4:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	689a      	ldr	r2, [r3, #8]
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80079c4:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	22ff      	movs	r2, #255	; 0xff
 80079cc:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2201      	movs	r2, #1
 80079d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2200      	movs	r2, #0
 80079da:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80079de:	2300      	movs	r3, #0
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3718      	adds	r7, #24
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}
 80079e8:	58000800 	.word	0x58000800

080079ec <LL_RCC_GetUSARTClockSource>:
{
 80079ec:	b480      	push	{r7}
 80079ee:	b083      	sub	sp, #12
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 80079f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80079f8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	4013      	ands	r3, r2
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	370c      	adds	r7, #12
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr

08007a0c <LL_RCC_GetLPUARTClockSource>:
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b083      	sub	sp, #12
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007a14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a18:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	4013      	ands	r3, r2
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	370c      	adds	r7, #12
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr

08007a2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b082      	sub	sp, #8
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d101      	bne.n	8007a3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e042      	b.n	8007ac4 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d106      	bne.n	8007a56 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f7fb fe01 	bl	8003658 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2224      	movs	r2, #36	; 0x24
 8007a5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	681a      	ldr	r2, [r3, #0]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f022 0201 	bic.w	r2, r2, #1
 8007a6c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 fcd0 	bl	8008414 <UART_SetConfig>
 8007a74:	4603      	mov	r3, r0
 8007a76:	2b01      	cmp	r3, #1
 8007a78:	d101      	bne.n	8007a7e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	e022      	b.n	8007ac4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d002      	beq.n	8007a8c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	f000 feec 	bl	8008864 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	685a      	ldr	r2, [r3, #4]
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007a9a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	689a      	ldr	r2, [r3, #8]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007aaa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	681a      	ldr	r2, [r3, #0]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f042 0201 	orr.w	r2, r2, #1
 8007aba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 ff73 	bl	80089a8 <UART_CheckIdleState>
 8007ac2:	4603      	mov	r3, r0
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3708      	adds	r7, #8
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b091      	sub	sp, #68	; 0x44
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	4613      	mov	r3, r2
 8007ad8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ae0:	2b20      	cmp	r3, #32
 8007ae2:	d178      	bne.n	8007bd6 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d002      	beq.n	8007af0 <HAL_UART_Transmit_IT+0x24>
 8007aea:	88fb      	ldrh	r3, [r7, #6]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d101      	bne.n	8007af4 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8007af0:	2301      	movs	r3, #1
 8007af2:	e071      	b.n	8007bd8 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	68ba      	ldr	r2, [r7, #8]
 8007af8:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	88fa      	ldrh	r2, [r7, #6]
 8007afe:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	88fa      	ldrh	r2, [r7, #6]
 8007b06:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	679a      	str	r2, [r3, #120]	; 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2200      	movs	r2, #0
 8007b14:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2221      	movs	r2, #33	; 0x21
 8007b1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b24:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b28:	d12a      	bne.n	8007b80 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	689b      	ldr	r3, [r3, #8]
 8007b2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b32:	d107      	bne.n	8007b44 <HAL_UART_Transmit_IT+0x78>
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	691b      	ldr	r3, [r3, #16]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d103      	bne.n	8007b44 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	4a29      	ldr	r2, [pc, #164]	; (8007be4 <HAL_UART_Transmit_IT+0x118>)
 8007b40:	679a      	str	r2, [r3, #120]	; 0x78
 8007b42:	e002      	b.n	8007b4a <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	4a28      	ldr	r2, [pc, #160]	; (8007be8 <HAL_UART_Transmit_IT+0x11c>)
 8007b48:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	3308      	adds	r3, #8
 8007b50:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b54:	e853 3f00 	ldrex	r3, [r3]
 8007b58:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b5c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007b60:	63bb      	str	r3, [r7, #56]	; 0x38
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	3308      	adds	r3, #8
 8007b68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b6a:	637a      	str	r2, [r7, #52]	; 0x34
 8007b6c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b6e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007b70:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007b72:	e841 2300 	strex	r3, r2, [r1]
 8007b76:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007b78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d1e5      	bne.n	8007b4a <HAL_UART_Transmit_IT+0x7e>
 8007b7e:	e028      	b.n	8007bd2 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b88:	d107      	bne.n	8007b9a <HAL_UART_Transmit_IT+0xce>
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	691b      	ldr	r3, [r3, #16]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d103      	bne.n	8007b9a <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	4a15      	ldr	r2, [pc, #84]	; (8007bec <HAL_UART_Transmit_IT+0x120>)
 8007b96:	679a      	str	r2, [r3, #120]	; 0x78
 8007b98:	e002      	b.n	8007ba0 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	4a14      	ldr	r2, [pc, #80]	; (8007bf0 <HAL_UART_Transmit_IT+0x124>)
 8007b9e:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	e853 3f00 	ldrex	r3, [r3]
 8007bac:	613b      	str	r3, [r7, #16]
   return(result);
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007bb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	461a      	mov	r2, r3
 8007bbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bbe:	623b      	str	r3, [r7, #32]
 8007bc0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc2:	69f9      	ldr	r1, [r7, #28]
 8007bc4:	6a3a      	ldr	r2, [r7, #32]
 8007bc6:	e841 2300 	strex	r3, r2, [r1]
 8007bca:	61bb      	str	r3, [r7, #24]
   return(result);
 8007bcc:	69bb      	ldr	r3, [r7, #24]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d1e6      	bne.n	8007ba0 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	e000      	b.n	8007bd8 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8007bd6:	2302      	movs	r3, #2
  }
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3744      	adds	r7, #68	; 0x44
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr
 8007be4:	08009323 	.word	0x08009323
 8007be8:	08009243 	.word	0x08009243
 8007bec:	08009181 	.word	0x08009181
 8007bf0:	080090c9 	.word	0x080090c9

08007bf4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b08a      	sub	sp, #40	; 0x28
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	60f8      	str	r0, [r7, #12]
 8007bfc:	60b9      	str	r1, [r7, #8]
 8007bfe:	4613      	mov	r3, r2
 8007c00:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c08:	2b20      	cmp	r3, #32
 8007c0a:	d137      	bne.n	8007c7c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d002      	beq.n	8007c18 <HAL_UART_Receive_IT+0x24>
 8007c12:	88fb      	ldrh	r3, [r7, #6]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d101      	bne.n	8007c1c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	e030      	b.n	8007c7e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	66da      	str	r2, [r3, #108]	; 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a18      	ldr	r2, [pc, #96]	; (8007c88 <HAL_UART_Receive_IT+0x94>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d01f      	beq.n	8007c6c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d018      	beq.n	8007c6c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	e853 3f00 	ldrex	r3, [r3]
 8007c46:	613b      	str	r3, [r7, #16]
   return(result);
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007c4e:	627b      	str	r3, [r7, #36]	; 0x24
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	461a      	mov	r2, r3
 8007c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c58:	623b      	str	r3, [r7, #32]
 8007c5a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5c:	69f9      	ldr	r1, [r7, #28]
 8007c5e:	6a3a      	ldr	r2, [r7, #32]
 8007c60:	e841 2300 	strex	r3, r2, [r1]
 8007c64:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c66:	69bb      	ldr	r3, [r7, #24]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d1e6      	bne.n	8007c3a <HAL_UART_Receive_IT+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007c6c:	88fb      	ldrh	r3, [r7, #6]
 8007c6e:	461a      	mov	r2, r3
 8007c70:	68b9      	ldr	r1, [r7, #8]
 8007c72:	68f8      	ldr	r0, [r7, #12]
 8007c74:	f000 ffae 	bl	8008bd4 <UART_Start_Receive_IT>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	e000      	b.n	8007c7e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007c7c:	2302      	movs	r3, #2
  }
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3728      	adds	r7, #40	; 0x28
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
 8007c86:	bf00      	nop
 8007c88:	40008000 	.word	0x40008000

08007c8c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b08a      	sub	sp, #40	; 0x28
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	60b9      	str	r1, [r7, #8]
 8007c96:	4613      	mov	r3, r2
 8007c98:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ca0:	2b20      	cmp	r3, #32
 8007ca2:	d167      	bne.n	8007d74 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d002      	beq.n	8007cb0 <HAL_UART_Transmit_DMA+0x24>
 8007caa:	88fb      	ldrh	r3, [r7, #6]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d101      	bne.n	8007cb4 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	e060      	b.n	8007d76 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	68ba      	ldr	r2, [r7, #8]
 8007cb8:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	88fa      	ldrh	r2, [r7, #6]
 8007cbe:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	88fa      	ldrh	r2, [r7, #6]
 8007cc6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2221      	movs	r2, #33	; 0x21
 8007cd6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    if (huart->hdmatx != NULL)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d028      	beq.n	8007d34 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ce6:	4a26      	ldr	r2, [pc, #152]	; (8007d80 <HAL_UART_Transmit_DMA+0xf4>)
 8007ce8:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007cee:	4a25      	ldr	r2, [pc, #148]	; (8007d84 <HAL_UART_Transmit_DMA+0xf8>)
 8007cf0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007cf6:	4a24      	ldr	r2, [pc, #144]	; (8007d88 <HAL_UART_Transmit_DMA+0xfc>)
 8007cf8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007cfe:	2200      	movs	r2, #0
 8007d00:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d0a:	4619      	mov	r1, r3
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	3328      	adds	r3, #40	; 0x28
 8007d12:	461a      	mov	r2, r3
 8007d14:	88fb      	ldrh	r3, [r7, #6]
 8007d16:	f7fc fb11 	bl	800433c <HAL_DMA_Start_IT>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d009      	beq.n	8007d34 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2210      	movs	r2, #16
 8007d24:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2220      	movs	r2, #32
 8007d2c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_ERROR;
 8007d30:	2301      	movs	r3, #1
 8007d32:	e020      	b.n	8007d76 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	2240      	movs	r2, #64	; 0x40
 8007d3a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	3308      	adds	r3, #8
 8007d42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	e853 3f00 	ldrex	r3, [r3]
 8007d4a:	613b      	str	r3, [r7, #16]
   return(result);
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d52:	627b      	str	r3, [r7, #36]	; 0x24
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	3308      	adds	r3, #8
 8007d5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d5c:	623a      	str	r2, [r7, #32]
 8007d5e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d60:	69f9      	ldr	r1, [r7, #28]
 8007d62:	6a3a      	ldr	r2, [r7, #32]
 8007d64:	e841 2300 	strex	r3, r2, [r1]
 8007d68:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d6a:	69bb      	ldr	r3, [r7, #24]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d1e5      	bne.n	8007d3c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8007d70:	2300      	movs	r3, #0
 8007d72:	e000      	b.n	8007d76 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007d74:	2302      	movs	r3, #2
  }
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	3728      	adds	r7, #40	; 0x28
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}
 8007d7e:	bf00      	nop
 8007d80:	08008f67 	.word	0x08008f67
 8007d84:	08009001 	.word	0x08009001
 8007d88:	0800901d 	.word	0x0800901d

08007d8c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b0ba      	sub	sp, #232	; 0xe8
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	69db      	ldr	r3, [r3, #28]
 8007d9a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007db2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007db6:	f640 030f 	movw	r3, #2063	; 0x80f
 8007dba:	4013      	ands	r3, r2
 8007dbc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007dc0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d11b      	bne.n	8007e00 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007dc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dcc:	f003 0320 	and.w	r3, r3, #32
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d015      	beq.n	8007e00 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007dd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dd8:	f003 0320 	and.w	r3, r3, #32
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d105      	bne.n	8007dec <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007de0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007de4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d009      	beq.n	8007e00 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	f000 82e3 	beq.w	80083bc <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	4798      	blx	r3
      }
      return;
 8007dfe:	e2dd      	b.n	80083bc <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007e00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	f000 8123 	beq.w	8008050 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007e0a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007e0e:	4b8d      	ldr	r3, [pc, #564]	; (8008044 <HAL_UART_IRQHandler+0x2b8>)
 8007e10:	4013      	ands	r3, r2
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d106      	bne.n	8007e24 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007e16:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007e1a:	4b8b      	ldr	r3, [pc, #556]	; (8008048 <HAL_UART_IRQHandler+0x2bc>)
 8007e1c:	4013      	ands	r3, r2
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	f000 8116 	beq.w	8008050 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007e24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e28:	f003 0301 	and.w	r3, r3, #1
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d011      	beq.n	8007e54 <HAL_UART_IRQHandler+0xc8>
 8007e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d00b      	beq.n	8007e54 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	2201      	movs	r2, #1
 8007e42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e4a:	f043 0201 	orr.w	r2, r3, #1
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e58:	f003 0302 	and.w	r3, r3, #2
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d011      	beq.n	8007e84 <HAL_UART_IRQHandler+0xf8>
 8007e60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e64:	f003 0301 	and.w	r3, r3, #1
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d00b      	beq.n	8007e84 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	2202      	movs	r2, #2
 8007e72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e7a:	f043 0204 	orr.w	r2, r3, #4
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e88:	f003 0304 	and.w	r3, r3, #4
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d011      	beq.n	8007eb4 <HAL_UART_IRQHandler+0x128>
 8007e90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e94:	f003 0301 	and.w	r3, r3, #1
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d00b      	beq.n	8007eb4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	2204      	movs	r2, #4
 8007ea2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007eaa:	f043 0202 	orr.w	r2, r3, #2
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007eb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007eb8:	f003 0308 	and.w	r3, r3, #8
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d017      	beq.n	8007ef0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007ec0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ec4:	f003 0320 	and.w	r3, r3, #32
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d105      	bne.n	8007ed8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007ecc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007ed0:	4b5c      	ldr	r3, [pc, #368]	; (8008044 <HAL_UART_IRQHandler+0x2b8>)
 8007ed2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d00b      	beq.n	8007ef0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	2208      	movs	r2, #8
 8007ede:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ee6:	f043 0208 	orr.w	r2, r3, #8
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007ef0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ef4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d012      	beq.n	8007f22 <HAL_UART_IRQHandler+0x196>
 8007efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f00:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d00c      	beq.n	8007f22 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007f10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f18:	f043 0220 	orr.w	r2, r3, #32
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	f000 8249 	beq.w	80083c0 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f32:	f003 0320 	and.w	r3, r3, #32
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d013      	beq.n	8007f62 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007f3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f3e:	f003 0320 	and.w	r3, r3, #32
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d105      	bne.n	8007f52 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007f46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d007      	beq.n	8007f62 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d003      	beq.n	8007f62 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f68:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	689b      	ldr	r3, [r3, #8]
 8007f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f76:	2b40      	cmp	r3, #64	; 0x40
 8007f78:	d005      	beq.n	8007f86 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007f7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007f7e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d054      	beq.n	8008030 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f000 ff87 	bl	8008e9a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	689b      	ldr	r3, [r3, #8]
 8007f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f96:	2b40      	cmp	r3, #64	; 0x40
 8007f98:	d146      	bne.n	8008028 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	3308      	adds	r3, #8
 8007fa0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007fa8:	e853 3f00 	ldrex	r3, [r3]
 8007fac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007fb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007fb4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007fb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	3308      	adds	r3, #8
 8007fc2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007fc6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007fca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007fd2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007fd6:	e841 2300 	strex	r3, r2, [r1]
 8007fda:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007fde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d1d9      	bne.n	8007f9a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d017      	beq.n	8008020 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ff6:	4a15      	ldr	r2, [pc, #84]	; (800804c <HAL_UART_IRQHandler+0x2c0>)
 8007ff8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008000:	4618      	mov	r0, r3
 8008002:	f7fc fa75 	bl	80044f0 <HAL_DMA_Abort_IT>
 8008006:	4603      	mov	r3, r0
 8008008:	2b00      	cmp	r3, #0
 800800a:	d019      	beq.n	8008040 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008014:	687a      	ldr	r2, [r7, #4]
 8008016:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800801a:	4610      	mov	r0, r2
 800801c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800801e:	e00f      	b.n	8008040 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008020:	6878      	ldr	r0, [r7, #4]
 8008022:	f000 f9e1 	bl	80083e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008026:	e00b      	b.n	8008040 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	f000 f9dd 	bl	80083e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800802e:	e007      	b.n	8008040 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f000 f9d9 	bl	80083e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2200      	movs	r2, #0
 800803a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800803e:	e1bf      	b.n	80083c0 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008040:	bf00      	nop
    return;
 8008042:	e1bd      	b.n	80083c0 <HAL_UART_IRQHandler+0x634>
 8008044:	10000001 	.word	0x10000001
 8008048:	04000120 	.word	0x04000120
 800804c:	0800909d 	.word	0x0800909d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008054:	2b01      	cmp	r3, #1
 8008056:	f040 8153 	bne.w	8008300 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800805a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800805e:	f003 0310 	and.w	r3, r3, #16
 8008062:	2b00      	cmp	r3, #0
 8008064:	f000 814c 	beq.w	8008300 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008068:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800806c:	f003 0310 	and.w	r3, r3, #16
 8008070:	2b00      	cmp	r3, #0
 8008072:	f000 8145 	beq.w	8008300 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	2210      	movs	r2, #16
 800807c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	689b      	ldr	r3, [r3, #8]
 8008084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008088:	2b40      	cmp	r3, #64	; 0x40
 800808a:	f040 80bb 	bne.w	8008204 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	685b      	ldr	r3, [r3, #4]
 8008098:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800809c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	f000 818f 	beq.w	80083c4 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80080ac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80080b0:	429a      	cmp	r2, r3
 80080b2:	f080 8187 	bcs.w	80083c4 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80080bc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f003 0320 	and.w	r3, r3, #32
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	f040 8087 	bne.w	80081e2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80080e0:	e853 3f00 	ldrex	r3, [r3]
 80080e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80080e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80080ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80080f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	461a      	mov	r2, r3
 80080fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80080fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008102:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008106:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800810a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800810e:	e841 2300 	strex	r3, r2, [r1]
 8008112:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008116:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800811a:	2b00      	cmp	r3, #0
 800811c:	d1da      	bne.n	80080d4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	3308      	adds	r3, #8
 8008124:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008126:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008128:	e853 3f00 	ldrex	r3, [r3]
 800812c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800812e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008130:	f023 0301 	bic.w	r3, r3, #1
 8008134:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	3308      	adds	r3, #8
 800813e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008142:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008146:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008148:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800814a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800814e:	e841 2300 	strex	r3, r2, [r1]
 8008152:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008154:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008156:	2b00      	cmp	r3, #0
 8008158:	d1e1      	bne.n	800811e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	3308      	adds	r3, #8
 8008160:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008162:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008164:	e853 3f00 	ldrex	r3, [r3]
 8008168:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800816a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800816c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008170:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	3308      	adds	r3, #8
 800817a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800817e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008180:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008182:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008184:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008186:	e841 2300 	strex	r3, r2, [r1]
 800818a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800818c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800818e:	2b00      	cmp	r3, #0
 8008190:	d1e3      	bne.n	800815a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2220      	movs	r2, #32
 8008196:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2200      	movs	r2, #0
 800819e:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80081a8:	e853 3f00 	ldrex	r3, [r3]
 80081ac:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80081ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80081b0:	f023 0310 	bic.w	r3, r3, #16
 80081b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	461a      	mov	r2, r3
 80081be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80081c2:	65bb      	str	r3, [r7, #88]	; 0x58
 80081c4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80081c8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80081ca:	e841 2300 	strex	r3, r2, [r1]
 80081ce:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80081d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d1e4      	bne.n	80081a0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80081dc:	4618      	mov	r0, r3
 80081de:	f7fc f928 	bl	8004432 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2202      	movs	r2, #2
 80081e6:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80081f4:	b29b      	uxth	r3, r3
 80081f6:	1ad3      	subs	r3, r2, r3
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	4619      	mov	r1, r3
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f000 f8fd 	bl	80083fc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008202:	e0df      	b.n	80083c4 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008210:	b29b      	uxth	r3, r3
 8008212:	1ad3      	subs	r3, r2, r3
 8008214:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800821e:	b29b      	uxth	r3, r3
 8008220:	2b00      	cmp	r3, #0
 8008222:	f000 80d1 	beq.w	80083c8 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8008226:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800822a:	2b00      	cmp	r3, #0
 800822c:	f000 80cc 	beq.w	80083c8 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008238:	e853 3f00 	ldrex	r3, [r3]
 800823c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800823e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008240:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008244:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	461a      	mov	r2, r3
 800824e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008252:	647b      	str	r3, [r7, #68]	; 0x44
 8008254:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008256:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008258:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800825a:	e841 2300 	strex	r3, r2, [r1]
 800825e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008260:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008262:	2b00      	cmp	r3, #0
 8008264:	d1e4      	bne.n	8008230 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	3308      	adds	r3, #8
 800826c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800826e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008270:	e853 3f00 	ldrex	r3, [r3]
 8008274:	623b      	str	r3, [r7, #32]
   return(result);
 8008276:	6a3b      	ldr	r3, [r7, #32]
 8008278:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800827c:	f023 0301 	bic.w	r3, r3, #1
 8008280:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	3308      	adds	r3, #8
 800828a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800828e:	633a      	str	r2, [r7, #48]	; 0x30
 8008290:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008292:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008294:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008296:	e841 2300 	strex	r3, r2, [r1]
 800829a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800829c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d1e1      	bne.n	8008266 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2220      	movs	r2, #32
 80082a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2200      	movs	r2, #0
 80082ae:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2200      	movs	r2, #0
 80082b4:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	e853 3f00 	ldrex	r3, [r3]
 80082c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	f023 0310 	bic.w	r3, r3, #16
 80082ca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	461a      	mov	r2, r3
 80082d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80082d8:	61fb      	str	r3, [r7, #28]
 80082da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082dc:	69b9      	ldr	r1, [r7, #24]
 80082de:	69fa      	ldr	r2, [r7, #28]
 80082e0:	e841 2300 	strex	r3, r2, [r1]
 80082e4:	617b      	str	r3, [r7, #20]
   return(result);
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d1e4      	bne.n	80082b6 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2202      	movs	r2, #2
 80082f0:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80082f2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80082f6:	4619      	mov	r1, r3
 80082f8:	6878      	ldr	r0, [r7, #4]
 80082fa:	f000 f87f 	bl	80083fc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80082fe:	e063      	b.n	80083c8 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008300:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008304:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008308:	2b00      	cmp	r3, #0
 800830a:	d00e      	beq.n	800832a <HAL_UART_IRQHandler+0x59e>
 800830c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008310:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008314:	2b00      	cmp	r3, #0
 8008316:	d008      	beq.n	800832a <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008320:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f001 fdba 	bl	8009e9c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008328:	e051      	b.n	80083ce <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800832a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800832e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008332:	2b00      	cmp	r3, #0
 8008334:	d014      	beq.n	8008360 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008336:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800833a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800833e:	2b00      	cmp	r3, #0
 8008340:	d105      	bne.n	800834e <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008342:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008346:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800834a:	2b00      	cmp	r3, #0
 800834c:	d008      	beq.n	8008360 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008352:	2b00      	cmp	r3, #0
 8008354:	d03a      	beq.n	80083cc <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	4798      	blx	r3
    }
    return;
 800835e:	e035      	b.n	80083cc <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008360:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008364:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008368:	2b00      	cmp	r3, #0
 800836a:	d009      	beq.n	8008380 <HAL_UART_IRQHandler+0x5f4>
 800836c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008374:	2b00      	cmp	r3, #0
 8008376:	d003      	beq.n	8008380 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f001 f847 	bl	800940c <UART_EndTransmit_IT>
    return;
 800837e:	e026      	b.n	80083ce <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008384:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008388:	2b00      	cmp	r3, #0
 800838a:	d009      	beq.n	80083a0 <HAL_UART_IRQHandler+0x614>
 800838c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008390:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008394:	2b00      	cmp	r3, #0
 8008396:	d003      	beq.n	80083a0 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f001 fd93 	bl	8009ec4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800839e:	e016      	b.n	80083ce <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80083a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d010      	beq.n	80083ce <HAL_UART_IRQHandler+0x642>
 80083ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	da0c      	bge.n	80083ce <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f001 fd7b 	bl	8009eb0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80083ba:	e008      	b.n	80083ce <HAL_UART_IRQHandler+0x642>
      return;
 80083bc:	bf00      	nop
 80083be:	e006      	b.n	80083ce <HAL_UART_IRQHandler+0x642>
    return;
 80083c0:	bf00      	nop
 80083c2:	e004      	b.n	80083ce <HAL_UART_IRQHandler+0x642>
      return;
 80083c4:	bf00      	nop
 80083c6:	e002      	b.n	80083ce <HAL_UART_IRQHandler+0x642>
      return;
 80083c8:	bf00      	nop
 80083ca:	e000      	b.n	80083ce <HAL_UART_IRQHandler+0x642>
    return;
 80083cc:	bf00      	nop
  }
}
 80083ce:	37e8      	adds	r7, #232	; 0xe8
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd80      	pop	{r7, pc}

080083d4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80083d4:	b480      	push	{r7}
 80083d6:	b083      	sub	sp, #12
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80083dc:	bf00      	nop
 80083de:	370c      	adds	r7, #12
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr

080083e8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b083      	sub	sp, #12
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80083f0:	bf00      	nop
 80083f2:	370c      	adds	r7, #12
 80083f4:	46bd      	mov	sp, r7
 80083f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fa:	4770      	bx	lr

080083fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b083      	sub	sp, #12
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
 8008404:	460b      	mov	r3, r1
 8008406:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008408:	bf00      	nop
 800840a:	370c      	adds	r7, #12
 800840c:	46bd      	mov	sp, r7
 800840e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008412:	4770      	bx	lr

08008414 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008414:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008418:	b08c      	sub	sp, #48	; 0x30
 800841a:	af00      	add	r7, sp, #0
 800841c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800841e:	2300      	movs	r3, #0
 8008420:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008424:	697b      	ldr	r3, [r7, #20]
 8008426:	689a      	ldr	r2, [r3, #8]
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	691b      	ldr	r3, [r3, #16]
 800842c:	431a      	orrs	r2, r3
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	695b      	ldr	r3, [r3, #20]
 8008432:	431a      	orrs	r2, r3
 8008434:	697b      	ldr	r3, [r7, #20]
 8008436:	69db      	ldr	r3, [r3, #28]
 8008438:	4313      	orrs	r3, r2
 800843a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	681a      	ldr	r2, [r3, #0]
 8008442:	4baf      	ldr	r3, [pc, #700]	; (8008700 <UART_SetConfig+0x2ec>)
 8008444:	4013      	ands	r3, r2
 8008446:	697a      	ldr	r2, [r7, #20]
 8008448:	6812      	ldr	r2, [r2, #0]
 800844a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800844c:	430b      	orrs	r3, r1
 800844e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	68da      	ldr	r2, [r3, #12]
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	430a      	orrs	r2, r1
 8008464:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	699b      	ldr	r3, [r3, #24]
 800846a:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	4aa4      	ldr	r2, [pc, #656]	; (8008704 <UART_SetConfig+0x2f0>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d004      	beq.n	8008480 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008476:	697b      	ldr	r3, [r7, #20]
 8008478:	6a1b      	ldr	r3, [r3, #32]
 800847a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800847c:	4313      	orrs	r3, r2
 800847e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008480:	697b      	ldr	r3, [r7, #20]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	689b      	ldr	r3, [r3, #8]
 8008486:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800848a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800848e:	697a      	ldr	r2, [r7, #20]
 8008490:	6812      	ldr	r2, [r2, #0]
 8008492:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008494:	430b      	orrs	r3, r1
 8008496:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800849e:	f023 010f 	bic.w	r1, r3, #15
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	430a      	orrs	r2, r1
 80084ac:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a95      	ldr	r2, [pc, #596]	; (8008708 <UART_SetConfig+0x2f4>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d125      	bne.n	8008504 <UART_SetConfig+0xf0>
 80084b8:	2003      	movs	r0, #3
 80084ba:	f7ff fa97 	bl	80079ec <LL_RCC_GetUSARTClockSource>
 80084be:	4603      	mov	r3, r0
 80084c0:	2b03      	cmp	r3, #3
 80084c2:	d81b      	bhi.n	80084fc <UART_SetConfig+0xe8>
 80084c4:	a201      	add	r2, pc, #4	; (adr r2, 80084cc <UART_SetConfig+0xb8>)
 80084c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084ca:	bf00      	nop
 80084cc:	080084dd 	.word	0x080084dd
 80084d0:	080084ed 	.word	0x080084ed
 80084d4:	080084e5 	.word	0x080084e5
 80084d8:	080084f5 	.word	0x080084f5
 80084dc:	2301      	movs	r3, #1
 80084de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80084e2:	e042      	b.n	800856a <UART_SetConfig+0x156>
 80084e4:	2302      	movs	r3, #2
 80084e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80084ea:	e03e      	b.n	800856a <UART_SetConfig+0x156>
 80084ec:	2304      	movs	r3, #4
 80084ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80084f2:	e03a      	b.n	800856a <UART_SetConfig+0x156>
 80084f4:	2308      	movs	r3, #8
 80084f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80084fa:	e036      	b.n	800856a <UART_SetConfig+0x156>
 80084fc:	2310      	movs	r3, #16
 80084fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008502:	e032      	b.n	800856a <UART_SetConfig+0x156>
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4a7e      	ldr	r2, [pc, #504]	; (8008704 <UART_SetConfig+0x2f0>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d12a      	bne.n	8008564 <UART_SetConfig+0x150>
 800850e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8008512:	f7ff fa7b 	bl	8007a0c <LL_RCC_GetLPUARTClockSource>
 8008516:	4603      	mov	r3, r0
 8008518:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800851c:	d01a      	beq.n	8008554 <UART_SetConfig+0x140>
 800851e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008522:	d81b      	bhi.n	800855c <UART_SetConfig+0x148>
 8008524:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008528:	d00c      	beq.n	8008544 <UART_SetConfig+0x130>
 800852a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800852e:	d815      	bhi.n	800855c <UART_SetConfig+0x148>
 8008530:	2b00      	cmp	r3, #0
 8008532:	d003      	beq.n	800853c <UART_SetConfig+0x128>
 8008534:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008538:	d008      	beq.n	800854c <UART_SetConfig+0x138>
 800853a:	e00f      	b.n	800855c <UART_SetConfig+0x148>
 800853c:	2300      	movs	r3, #0
 800853e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008542:	e012      	b.n	800856a <UART_SetConfig+0x156>
 8008544:	2302      	movs	r3, #2
 8008546:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800854a:	e00e      	b.n	800856a <UART_SetConfig+0x156>
 800854c:	2304      	movs	r3, #4
 800854e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008552:	e00a      	b.n	800856a <UART_SetConfig+0x156>
 8008554:	2308      	movs	r3, #8
 8008556:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800855a:	e006      	b.n	800856a <UART_SetConfig+0x156>
 800855c:	2310      	movs	r3, #16
 800855e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008562:	e002      	b.n	800856a <UART_SetConfig+0x156>
 8008564:	2310      	movs	r3, #16
 8008566:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4a65      	ldr	r2, [pc, #404]	; (8008704 <UART_SetConfig+0x2f0>)
 8008570:	4293      	cmp	r3, r2
 8008572:	f040 8097 	bne.w	80086a4 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008576:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800857a:	2b08      	cmp	r3, #8
 800857c:	d823      	bhi.n	80085c6 <UART_SetConfig+0x1b2>
 800857e:	a201      	add	r2, pc, #4	; (adr r2, 8008584 <UART_SetConfig+0x170>)
 8008580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008584:	080085a9 	.word	0x080085a9
 8008588:	080085c7 	.word	0x080085c7
 800858c:	080085b1 	.word	0x080085b1
 8008590:	080085c7 	.word	0x080085c7
 8008594:	080085b7 	.word	0x080085b7
 8008598:	080085c7 	.word	0x080085c7
 800859c:	080085c7 	.word	0x080085c7
 80085a0:	080085c7 	.word	0x080085c7
 80085a4:	080085bf 	.word	0x080085bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085a8:	f7fe fb60 	bl	8006c6c <HAL_RCC_GetPCLK1Freq>
 80085ac:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80085ae:	e010      	b.n	80085d2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80085b0:	4b56      	ldr	r3, [pc, #344]	; (800870c <UART_SetConfig+0x2f8>)
 80085b2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80085b4:	e00d      	b.n	80085d2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085b6:	f7fe fad9 	bl	8006b6c <HAL_RCC_GetSysClockFreq>
 80085ba:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80085bc:	e009      	b.n	80085d2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80085be:	f248 0306 	movw	r3, #32774	; 0x8006
 80085c2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80085c4:	e005      	b.n	80085d2 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 80085c6:	2300      	movs	r3, #0
 80085c8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80085ca:	2301      	movs	r3, #1
 80085cc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80085d0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80085d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	f000 812b 	beq.w	8008830 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085de:	4a4c      	ldr	r2, [pc, #304]	; (8008710 <UART_SetConfig+0x2fc>)
 80085e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80085e4:	461a      	mov	r2, r3
 80085e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80085ec:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	685a      	ldr	r2, [r3, #4]
 80085f2:	4613      	mov	r3, r2
 80085f4:	005b      	lsls	r3, r3, #1
 80085f6:	4413      	add	r3, r2
 80085f8:	69ba      	ldr	r2, [r7, #24]
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d305      	bcc.n	800860a <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008604:	69ba      	ldr	r2, [r7, #24]
 8008606:	429a      	cmp	r2, r3
 8008608:	d903      	bls.n	8008612 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800860a:	2301      	movs	r3, #1
 800860c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008610:	e10e      	b.n	8008830 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008614:	2200      	movs	r2, #0
 8008616:	60bb      	str	r3, [r7, #8]
 8008618:	60fa      	str	r2, [r7, #12]
 800861a:	697b      	ldr	r3, [r7, #20]
 800861c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800861e:	4a3c      	ldr	r2, [pc, #240]	; (8008710 <UART_SetConfig+0x2fc>)
 8008620:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008624:	b29b      	uxth	r3, r3
 8008626:	2200      	movs	r2, #0
 8008628:	603b      	str	r3, [r7, #0]
 800862a:	607a      	str	r2, [r7, #4]
 800862c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008630:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008634:	f7f7 fe0c 	bl	8000250 <__aeabi_uldivmod>
 8008638:	4602      	mov	r2, r0
 800863a:	460b      	mov	r3, r1
 800863c:	4610      	mov	r0, r2
 800863e:	4619      	mov	r1, r3
 8008640:	f04f 0200 	mov.w	r2, #0
 8008644:	f04f 0300 	mov.w	r3, #0
 8008648:	020b      	lsls	r3, r1, #8
 800864a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800864e:	0202      	lsls	r2, r0, #8
 8008650:	6979      	ldr	r1, [r7, #20]
 8008652:	6849      	ldr	r1, [r1, #4]
 8008654:	0849      	lsrs	r1, r1, #1
 8008656:	2000      	movs	r0, #0
 8008658:	460c      	mov	r4, r1
 800865a:	4605      	mov	r5, r0
 800865c:	eb12 0804 	adds.w	r8, r2, r4
 8008660:	eb43 0905 	adc.w	r9, r3, r5
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	2200      	movs	r2, #0
 800866a:	469a      	mov	sl, r3
 800866c:	4693      	mov	fp, r2
 800866e:	4652      	mov	r2, sl
 8008670:	465b      	mov	r3, fp
 8008672:	4640      	mov	r0, r8
 8008674:	4649      	mov	r1, r9
 8008676:	f7f7 fdeb 	bl	8000250 <__aeabi_uldivmod>
 800867a:	4602      	mov	r2, r0
 800867c:	460b      	mov	r3, r1
 800867e:	4613      	mov	r3, r2
 8008680:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008682:	6a3b      	ldr	r3, [r7, #32]
 8008684:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008688:	d308      	bcc.n	800869c <UART_SetConfig+0x288>
 800868a:	6a3b      	ldr	r3, [r7, #32]
 800868c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008690:	d204      	bcs.n	800869c <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	6a3a      	ldr	r2, [r7, #32]
 8008698:	60da      	str	r2, [r3, #12]
 800869a:	e0c9      	b.n	8008830 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800869c:	2301      	movs	r3, #1
 800869e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80086a2:	e0c5      	b.n	8008830 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	69db      	ldr	r3, [r3, #28]
 80086a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086ac:	d16d      	bne.n	800878a <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 80086ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80086b2:	3b01      	subs	r3, #1
 80086b4:	2b07      	cmp	r3, #7
 80086b6:	d82d      	bhi.n	8008714 <UART_SetConfig+0x300>
 80086b8:	a201      	add	r2, pc, #4	; (adr r2, 80086c0 <UART_SetConfig+0x2ac>)
 80086ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086be:	bf00      	nop
 80086c0:	080086e1 	.word	0x080086e1
 80086c4:	080086e9 	.word	0x080086e9
 80086c8:	08008715 	.word	0x08008715
 80086cc:	080086ef 	.word	0x080086ef
 80086d0:	08008715 	.word	0x08008715
 80086d4:	08008715 	.word	0x08008715
 80086d8:	08008715 	.word	0x08008715
 80086dc:	080086f7 	.word	0x080086f7
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80086e0:	f7fe fada 	bl	8006c98 <HAL_RCC_GetPCLK2Freq>
 80086e4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80086e6:	e01b      	b.n	8008720 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80086e8:	4b08      	ldr	r3, [pc, #32]	; (800870c <UART_SetConfig+0x2f8>)
 80086ea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80086ec:	e018      	b.n	8008720 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086ee:	f7fe fa3d 	bl	8006b6c <HAL_RCC_GetSysClockFreq>
 80086f2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80086f4:	e014      	b.n	8008720 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086f6:	f248 0306 	movw	r3, #32774	; 0x8006
 80086fa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80086fc:	e010      	b.n	8008720 <UART_SetConfig+0x30c>
 80086fe:	bf00      	nop
 8008700:	cfff69f3 	.word	0xcfff69f3
 8008704:	40008000 	.word	0x40008000
 8008708:	40013800 	.word	0x40013800
 800870c:	00f42400 	.word	0x00f42400
 8008710:	0800f088 	.word	0x0800f088
      default:
        pclk = 0U;
 8008714:	2300      	movs	r3, #0
 8008716:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008718:	2301      	movs	r3, #1
 800871a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800871e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008722:	2b00      	cmp	r3, #0
 8008724:	f000 8084 	beq.w	8008830 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800872c:	4a4b      	ldr	r2, [pc, #300]	; (800885c <UART_SetConfig+0x448>)
 800872e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008732:	461a      	mov	r2, r3
 8008734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008736:	fbb3 f3f2 	udiv	r3, r3, r2
 800873a:	005a      	lsls	r2, r3, #1
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	085b      	lsrs	r3, r3, #1
 8008742:	441a      	add	r2, r3
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	685b      	ldr	r3, [r3, #4]
 8008748:	fbb2 f3f3 	udiv	r3, r2, r3
 800874c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800874e:	6a3b      	ldr	r3, [r7, #32]
 8008750:	2b0f      	cmp	r3, #15
 8008752:	d916      	bls.n	8008782 <UART_SetConfig+0x36e>
 8008754:	6a3b      	ldr	r3, [r7, #32]
 8008756:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800875a:	d212      	bcs.n	8008782 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800875c:	6a3b      	ldr	r3, [r7, #32]
 800875e:	b29b      	uxth	r3, r3
 8008760:	f023 030f 	bic.w	r3, r3, #15
 8008764:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008766:	6a3b      	ldr	r3, [r7, #32]
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	b29b      	uxth	r3, r3
 800876c:	f003 0307 	and.w	r3, r3, #7
 8008770:	b29a      	uxth	r2, r3
 8008772:	8bfb      	ldrh	r3, [r7, #30]
 8008774:	4313      	orrs	r3, r2
 8008776:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	8bfa      	ldrh	r2, [r7, #30]
 800877e:	60da      	str	r2, [r3, #12]
 8008780:	e056      	b.n	8008830 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8008782:	2301      	movs	r3, #1
 8008784:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008788:	e052      	b.n	8008830 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800878a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800878e:	3b01      	subs	r3, #1
 8008790:	2b07      	cmp	r3, #7
 8008792:	d822      	bhi.n	80087da <UART_SetConfig+0x3c6>
 8008794:	a201      	add	r2, pc, #4	; (adr r2, 800879c <UART_SetConfig+0x388>)
 8008796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800879a:	bf00      	nop
 800879c:	080087bd 	.word	0x080087bd
 80087a0:	080087c5 	.word	0x080087c5
 80087a4:	080087db 	.word	0x080087db
 80087a8:	080087cb 	.word	0x080087cb
 80087ac:	080087db 	.word	0x080087db
 80087b0:	080087db 	.word	0x080087db
 80087b4:	080087db 	.word	0x080087db
 80087b8:	080087d3 	.word	0x080087d3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80087bc:	f7fe fa6c 	bl	8006c98 <HAL_RCC_GetPCLK2Freq>
 80087c0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80087c2:	e010      	b.n	80087e6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80087c4:	4b26      	ldr	r3, [pc, #152]	; (8008860 <UART_SetConfig+0x44c>)
 80087c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80087c8:	e00d      	b.n	80087e6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80087ca:	f7fe f9cf 	bl	8006b6c <HAL_RCC_GetSysClockFreq>
 80087ce:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80087d0:	e009      	b.n	80087e6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80087d2:	f248 0306 	movw	r3, #32774	; 0x8006
 80087d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80087d8:	e005      	b.n	80087e6 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 80087da:	2300      	movs	r3, #0
 80087dc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80087de:	2301      	movs	r3, #1
 80087e0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80087e4:	bf00      	nop
    }

    if (pclk != 0U)
 80087e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d021      	beq.n	8008830 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087f0:	4a1a      	ldr	r2, [pc, #104]	; (800885c <UART_SetConfig+0x448>)
 80087f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087f6:	461a      	mov	r2, r3
 80087f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	085b      	lsrs	r3, r3, #1
 8008804:	441a      	add	r2, r3
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	fbb2 f3f3 	udiv	r3, r2, r3
 800880e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008810:	6a3b      	ldr	r3, [r7, #32]
 8008812:	2b0f      	cmp	r3, #15
 8008814:	d909      	bls.n	800882a <UART_SetConfig+0x416>
 8008816:	6a3b      	ldr	r3, [r7, #32]
 8008818:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800881c:	d205      	bcs.n	800882a <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800881e:	6a3b      	ldr	r3, [r7, #32]
 8008820:	b29a      	uxth	r2, r3
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	60da      	str	r2, [r3, #12]
 8008828:	e002      	b.n	8008830 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800882a:	2301      	movs	r3, #1
 800882c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	2201      	movs	r2, #1
 8008834:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	2201      	movs	r2, #1
 800883c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	2200      	movs	r2, #0
 8008844:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	2200      	movs	r2, #0
 800884a:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800884c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8008850:	4618      	mov	r0, r3
 8008852:	3730      	adds	r7, #48	; 0x30
 8008854:	46bd      	mov	sp, r7
 8008856:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800885a:	bf00      	nop
 800885c:	0800f088 	.word	0x0800f088
 8008860:	00f42400 	.word	0x00f42400

08008864 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008864:	b480      	push	{r7}
 8008866:	b083      	sub	sp, #12
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008870:	f003 0301 	and.w	r3, r3, #1
 8008874:	2b00      	cmp	r3, #0
 8008876:	d00a      	beq.n	800888e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	430a      	orrs	r2, r1
 800888c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008892:	f003 0302 	and.w	r3, r3, #2
 8008896:	2b00      	cmp	r3, #0
 8008898:	d00a      	beq.n	80088b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	430a      	orrs	r2, r1
 80088ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088b4:	f003 0304 	and.w	r3, r3, #4
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d00a      	beq.n	80088d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	430a      	orrs	r2, r1
 80088d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088d6:	f003 0308 	and.w	r3, r3, #8
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d00a      	beq.n	80088f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	685b      	ldr	r3, [r3, #4]
 80088e4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	430a      	orrs	r2, r1
 80088f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088f8:	f003 0310 	and.w	r3, r3, #16
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d00a      	beq.n	8008916 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	689b      	ldr	r3, [r3, #8]
 8008906:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	430a      	orrs	r2, r1
 8008914:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800891a:	f003 0320 	and.w	r3, r3, #32
 800891e:	2b00      	cmp	r3, #0
 8008920:	d00a      	beq.n	8008938 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	689b      	ldr	r3, [r3, #8]
 8008928:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	430a      	orrs	r2, r1
 8008936:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800893c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008940:	2b00      	cmp	r3, #0
 8008942:	d01a      	beq.n	800897a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	430a      	orrs	r2, r1
 8008958:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800895e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008962:	d10a      	bne.n	800897a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	430a      	orrs	r2, r1
 8008978:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800897e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008982:	2b00      	cmp	r3, #0
 8008984:	d00a      	beq.n	800899c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	430a      	orrs	r2, r1
 800899a:	605a      	str	r2, [r3, #4]
  }
}
 800899c:	bf00      	nop
 800899e:	370c      	adds	r7, #12
 80089a0:	46bd      	mov	sp, r7
 80089a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a6:	4770      	bx	lr

080089a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b086      	sub	sp, #24
 80089ac:	af02      	add	r7, sp, #8
 80089ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2200      	movs	r2, #0
 80089b4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80089b8:	f7fb fa46 	bl	8003e48 <HAL_GetTick>
 80089bc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f003 0308 	and.w	r3, r3, #8
 80089c8:	2b08      	cmp	r3, #8
 80089ca:	d10e      	bne.n	80089ea <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80089cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80089d0:	9300      	str	r3, [sp, #0]
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2200      	movs	r2, #0
 80089d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	f000 f832 	bl	8008a44 <UART_WaitOnFlagUntilTimeout>
 80089e0:	4603      	mov	r3, r0
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d001      	beq.n	80089ea <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80089e6:	2303      	movs	r3, #3
 80089e8:	e028      	b.n	8008a3c <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f003 0304 	and.w	r3, r3, #4
 80089f4:	2b04      	cmp	r3, #4
 80089f6:	d10e      	bne.n	8008a16 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80089f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80089fc:	9300      	str	r3, [sp, #0]
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	2200      	movs	r2, #0
 8008a02:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f000 f81c 	bl	8008a44 <UART_WaitOnFlagUntilTimeout>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d001      	beq.n	8008a16 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a12:	2303      	movs	r3, #3
 8008a14:	e012      	b.n	8008a3c <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2220      	movs	r2, #32
 8008a1a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2220      	movs	r2, #32
 8008a22:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2200      	movs	r2, #0
 8008a36:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008a3a:	2300      	movs	r3, #0
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3710      	adds	r7, #16
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bd80      	pop	{r7, pc}

08008a44 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b09c      	sub	sp, #112	; 0x70
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	60f8      	str	r0, [r7, #12]
 8008a4c:	60b9      	str	r1, [r7, #8]
 8008a4e:	603b      	str	r3, [r7, #0]
 8008a50:	4613      	mov	r3, r2
 8008a52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a54:	e0a9      	b.n	8008baa <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a56:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a5c:	f000 80a5 	beq.w	8008baa <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a60:	f7fb f9f2 	bl	8003e48 <HAL_GetTick>
 8008a64:	4602      	mov	r2, r0
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	1ad3      	subs	r3, r2, r3
 8008a6a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008a6c:	429a      	cmp	r2, r3
 8008a6e:	d302      	bcc.n	8008a76 <UART_WaitOnFlagUntilTimeout+0x32>
 8008a70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d140      	bne.n	8008af8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a7e:	e853 3f00 	ldrex	r3, [r3]
 8008a82:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008a84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a86:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008a8a:	667b      	str	r3, [r7, #100]	; 0x64
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	461a      	mov	r2, r3
 8008a92:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008a94:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008a96:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a98:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008a9a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008a9c:	e841 2300 	strex	r3, r2, [r1]
 8008aa0:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008aa2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d1e6      	bne.n	8008a76 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	3308      	adds	r3, #8
 8008aae:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ab2:	e853 3f00 	ldrex	r3, [r3]
 8008ab6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aba:	f023 0301 	bic.w	r3, r3, #1
 8008abe:	663b      	str	r3, [r7, #96]	; 0x60
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	3308      	adds	r3, #8
 8008ac6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008ac8:	64ba      	str	r2, [r7, #72]	; 0x48
 8008aca:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008acc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008ace:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008ad0:	e841 2300 	strex	r3, r2, [r1]
 8008ad4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008ad6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d1e5      	bne.n	8008aa8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2220      	movs	r2, #32
 8008ae0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2220      	movs	r2, #32
 8008ae8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2200      	movs	r2, #0
 8008af0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

        return HAL_TIMEOUT;
 8008af4:	2303      	movs	r3, #3
 8008af6:	e069      	b.n	8008bcc <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f003 0304 	and.w	r3, r3, #4
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d051      	beq.n	8008baa <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	69db      	ldr	r3, [r3, #28]
 8008b0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b14:	d149      	bne.n	8008baa <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008b1e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b28:	e853 3f00 	ldrex	r3, [r3]
 8008b2c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b30:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008b34:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	461a      	mov	r2, r3
 8008b3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b3e:	637b      	str	r3, [r7, #52]	; 0x34
 8008b40:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b42:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008b44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b46:	e841 2300 	strex	r3, r2, [r1]
 8008b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d1e6      	bne.n	8008b20 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	3308      	adds	r3, #8
 8008b58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	e853 3f00 	ldrex	r3, [r3]
 8008b60:	613b      	str	r3, [r7, #16]
   return(result);
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	f023 0301 	bic.w	r3, r3, #1
 8008b68:	66bb      	str	r3, [r7, #104]	; 0x68
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	3308      	adds	r3, #8
 8008b70:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008b72:	623a      	str	r2, [r7, #32]
 8008b74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b76:	69f9      	ldr	r1, [r7, #28]
 8008b78:	6a3a      	ldr	r2, [r7, #32]
 8008b7a:	e841 2300 	strex	r3, r2, [r1]
 8008b7e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b80:	69bb      	ldr	r3, [r7, #24]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d1e5      	bne.n	8008b52 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	2220      	movs	r2, #32
 8008b8a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	2220      	movs	r2, #32
 8008b92:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	2220      	movs	r2, #32
 8008b9a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8008ba6:	2303      	movs	r3, #3
 8008ba8:	e010      	b.n	8008bcc <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	69da      	ldr	r2, [r3, #28]
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	4013      	ands	r3, r2
 8008bb4:	68ba      	ldr	r2, [r7, #8]
 8008bb6:	429a      	cmp	r2, r3
 8008bb8:	bf0c      	ite	eq
 8008bba:	2301      	moveq	r3, #1
 8008bbc:	2300      	movne	r3, #0
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	461a      	mov	r2, r3
 8008bc2:	79fb      	ldrb	r3, [r7, #7]
 8008bc4:	429a      	cmp	r2, r3
 8008bc6:	f43f af46 	beq.w	8008a56 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008bca:	2300      	movs	r3, #0
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	3770      	adds	r7, #112	; 0x70
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}

08008bd4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b0a3      	sub	sp, #140	; 0x8c
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	60f8      	str	r0, [r7, #12]
 8008bdc:	60b9      	str	r1, [r7, #8]
 8008bde:	4613      	mov	r3, r2
 8008be0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	68ba      	ldr	r2, [r7, #8]
 8008be6:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	88fa      	ldrh	r2, [r7, #6]
 8008bec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	88fa      	ldrh	r2, [r7, #6]
 8008bf4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	689b      	ldr	r3, [r3, #8]
 8008c02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c06:	d10e      	bne.n	8008c26 <UART_Start_Receive_IT+0x52>
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	691b      	ldr	r3, [r3, #16]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d105      	bne.n	8008c1c <UART_Start_Receive_IT+0x48>
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008c16:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008c1a:	e02d      	b.n	8008c78 <UART_Start_Receive_IT+0xa4>
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	22ff      	movs	r2, #255	; 0xff
 8008c20:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008c24:	e028      	b.n	8008c78 <UART_Start_Receive_IT+0xa4>
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	689b      	ldr	r3, [r3, #8]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d10d      	bne.n	8008c4a <UART_Start_Receive_IT+0x76>
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	691b      	ldr	r3, [r3, #16]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d104      	bne.n	8008c40 <UART_Start_Receive_IT+0x6c>
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	22ff      	movs	r2, #255	; 0xff
 8008c3a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008c3e:	e01b      	b.n	8008c78 <UART_Start_Receive_IT+0xa4>
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	227f      	movs	r2, #127	; 0x7f
 8008c44:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008c48:	e016      	b.n	8008c78 <UART_Start_Receive_IT+0xa4>
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	689b      	ldr	r3, [r3, #8]
 8008c4e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008c52:	d10d      	bne.n	8008c70 <UART_Start_Receive_IT+0x9c>
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	691b      	ldr	r3, [r3, #16]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d104      	bne.n	8008c66 <UART_Start_Receive_IT+0x92>
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	227f      	movs	r2, #127	; 0x7f
 8008c60:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008c64:	e008      	b.n	8008c78 <UART_Start_Receive_IT+0xa4>
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	223f      	movs	r2, #63	; 0x3f
 8008c6a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008c6e:	e003      	b.n	8008c78 <UART_Start_Receive_IT+0xa4>
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	2200      	movs	r2, #0
 8008c74:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	2222      	movs	r2, #34	; 0x22
 8008c84:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	3308      	adds	r3, #8
 8008c8e:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c90:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008c92:	e853 3f00 	ldrex	r3, [r3]
 8008c96:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8008c98:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008c9a:	f043 0301 	orr.w	r3, r3, #1
 8008c9e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	3308      	adds	r3, #8
 8008ca8:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008cac:	673a      	str	r2, [r7, #112]	; 0x70
 8008cae:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb0:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8008cb2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8008cb4:	e841 2300 	strex	r3, r2, [r1]
 8008cb8:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8008cba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d1e3      	bne.n	8008c88 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008cc4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008cc8:	d14f      	bne.n	8008d6a <UART_Start_Receive_IT+0x196>
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008cd0:	88fa      	ldrh	r2, [r7, #6]
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	d349      	bcc.n	8008d6a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008cde:	d107      	bne.n	8008cf0 <UART_Start_Receive_IT+0x11c>
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	691b      	ldr	r3, [r3, #16]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d103      	bne.n	8008cf0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	4a47      	ldr	r2, [pc, #284]	; (8008e08 <UART_Start_Receive_IT+0x234>)
 8008cec:	675a      	str	r2, [r3, #116]	; 0x74
 8008cee:	e002      	b.n	8008cf6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	4a46      	ldr	r2, [pc, #280]	; (8008e0c <UART_Start_Receive_IT+0x238>)
 8008cf4:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	691b      	ldr	r3, [r3, #16]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d01a      	beq.n	8008d34 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d06:	e853 3f00 	ldrex	r3, [r3]
 8008d0a:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008d0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d12:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	461a      	mov	r2, r3
 8008d1c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008d20:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008d22:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d24:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008d26:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008d28:	e841 2300 	strex	r3, r2, [r1]
 8008d2c:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008d2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d1e4      	bne.n	8008cfe <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	3308      	adds	r3, #8
 8008d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d3e:	e853 3f00 	ldrex	r3, [r3]
 8008d42:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008d4a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	3308      	adds	r3, #8
 8008d52:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008d54:	64ba      	str	r2, [r7, #72]	; 0x48
 8008d56:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d58:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008d5a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008d5c:	e841 2300 	strex	r3, r2, [r1]
 8008d60:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008d62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d1e5      	bne.n	8008d34 <UART_Start_Receive_IT+0x160>
 8008d68:	e046      	b.n	8008df8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	689b      	ldr	r3, [r3, #8]
 8008d6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d72:	d107      	bne.n	8008d84 <UART_Start_Receive_IT+0x1b0>
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	691b      	ldr	r3, [r3, #16]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d103      	bne.n	8008d84 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	4a24      	ldr	r2, [pc, #144]	; (8008e10 <UART_Start_Receive_IT+0x23c>)
 8008d80:	675a      	str	r2, [r3, #116]	; 0x74
 8008d82:	e002      	b.n	8008d8a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	4a23      	ldr	r2, [pc, #140]	; (8008e14 <UART_Start_Receive_IT+0x240>)
 8008d88:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	691b      	ldr	r3, [r3, #16]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d019      	beq.n	8008dc6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d9a:	e853 3f00 	ldrex	r3, [r3]
 8008d9e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008da2:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8008da6:	677b      	str	r3, [r7, #116]	; 0x74
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	461a      	mov	r2, r3
 8008dae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008db0:	637b      	str	r3, [r7, #52]	; 0x34
 8008db2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008db6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008db8:	e841 2300 	strex	r3, r2, [r1]
 8008dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d1e6      	bne.n	8008d92 <UART_Start_Receive_IT+0x1be>
 8008dc4:	e018      	b.n	8008df8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	e853 3f00 	ldrex	r3, [r3]
 8008dd2:	613b      	str	r3, [r7, #16]
   return(result);
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	f043 0320 	orr.w	r3, r3, #32
 8008dda:	67bb      	str	r3, [r7, #120]	; 0x78
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	461a      	mov	r2, r3
 8008de2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008de4:	623b      	str	r3, [r7, #32]
 8008de6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008de8:	69f9      	ldr	r1, [r7, #28]
 8008dea:	6a3a      	ldr	r2, [r7, #32]
 8008dec:	e841 2300 	strex	r3, r2, [r1]
 8008df0:	61bb      	str	r3, [r7, #24]
   return(result);
 8008df2:	69bb      	ldr	r3, [r7, #24]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d1e6      	bne.n	8008dc6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008df8:	2300      	movs	r3, #0
}
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	378c      	adds	r7, #140	; 0x8c
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e04:	4770      	bx	lr
 8008e06:	bf00      	nop
 8008e08:	08009b35 	.word	0x08009b35
 8008e0c:	080097d5 	.word	0x080097d5
 8008e10:	0800961d 	.word	0x0800961d
 8008e14:	08009465 	.word	0x08009465

08008e18 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b08f      	sub	sp, #60	; 0x3c
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e26:	6a3b      	ldr	r3, [r7, #32]
 8008e28:	e853 3f00 	ldrex	r3, [r3]
 8008e2c:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e2e:	69fb      	ldr	r3, [r7, #28]
 8008e30:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008e34:	637b      	str	r3, [r7, #52]	; 0x34
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	461a      	mov	r2, r3
 8008e3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e40:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e42:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008e44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e46:	e841 2300 	strex	r3, r2, [r1]
 8008e4a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d1e6      	bne.n	8008e20 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	3308      	adds	r3, #8
 8008e58:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	e853 3f00 	ldrex	r3, [r3]
 8008e60:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008e68:	633b      	str	r3, [r7, #48]	; 0x30
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	3308      	adds	r3, #8
 8008e70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e72:	61ba      	str	r2, [r7, #24]
 8008e74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e76:	6979      	ldr	r1, [r7, #20]
 8008e78:	69ba      	ldr	r2, [r7, #24]
 8008e7a:	e841 2300 	strex	r3, r2, [r1]
 8008e7e:	613b      	str	r3, [r7, #16]
   return(result);
 8008e80:	693b      	ldr	r3, [r7, #16]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d1e5      	bne.n	8008e52 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2220      	movs	r2, #32
 8008e8a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8008e8e:	bf00      	nop
 8008e90:	373c      	adds	r7, #60	; 0x3c
 8008e92:	46bd      	mov	sp, r7
 8008e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e98:	4770      	bx	lr

08008e9a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e9a:	b480      	push	{r7}
 8008e9c:	b095      	sub	sp, #84	; 0x54
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ea8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008eaa:	e853 3f00 	ldrex	r3, [r3]
 8008eae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eb2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008eb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	461a      	mov	r2, r3
 8008ebe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ec0:	643b      	str	r3, [r7, #64]	; 0x40
 8008ec2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008ec6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008ec8:	e841 2300 	strex	r3, r2, [r1]
 8008ecc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d1e6      	bne.n	8008ea2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	3308      	adds	r3, #8
 8008eda:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008edc:	6a3b      	ldr	r3, [r7, #32]
 8008ede:	e853 3f00 	ldrex	r3, [r3]
 8008ee2:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ee4:	69fb      	ldr	r3, [r7, #28]
 8008ee6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008eea:	f023 0301 	bic.w	r3, r3, #1
 8008eee:	64bb      	str	r3, [r7, #72]	; 0x48
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	3308      	adds	r3, #8
 8008ef6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008ef8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008efa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008efc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008efe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f00:	e841 2300 	strex	r3, r2, [r1]
 8008f04:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d1e3      	bne.n	8008ed4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	d118      	bne.n	8008f46 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	e853 3f00 	ldrex	r3, [r3]
 8008f20:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	f023 0310 	bic.w	r3, r3, #16
 8008f28:	647b      	str	r3, [r7, #68]	; 0x44
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	461a      	mov	r2, r3
 8008f30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f32:	61bb      	str	r3, [r7, #24]
 8008f34:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f36:	6979      	ldr	r1, [r7, #20]
 8008f38:	69ba      	ldr	r2, [r7, #24]
 8008f3a:	e841 2300 	strex	r3, r2, [r1]
 8008f3e:	613b      	str	r3, [r7, #16]
   return(result);
 8008f40:	693b      	ldr	r3, [r7, #16]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d1e6      	bne.n	8008f14 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2220      	movs	r2, #32
 8008f4a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2200      	movs	r2, #0
 8008f52:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008f5a:	bf00      	nop
 8008f5c:	3754      	adds	r7, #84	; 0x54
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f64:	4770      	bx	lr

08008f66 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008f66:	b580      	push	{r7, lr}
 8008f68:	b090      	sub	sp, #64	; 0x40
 8008f6a:	af00      	add	r7, sp, #0
 8008f6c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f72:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f003 0320 	and.w	r3, r3, #32
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d137      	bne.n	8008ff2 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8008f82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f84:	2200      	movs	r2, #0
 8008f86:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008f8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	3308      	adds	r3, #8
 8008f90:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f94:	e853 3f00 	ldrex	r3, [r3]
 8008f98:	623b      	str	r3, [r7, #32]
   return(result);
 8008f9a:	6a3b      	ldr	r3, [r7, #32]
 8008f9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008fa0:	63bb      	str	r3, [r7, #56]	; 0x38
 8008fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	3308      	adds	r3, #8
 8008fa8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008faa:	633a      	str	r2, [r7, #48]	; 0x30
 8008fac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008fb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008fb2:	e841 2300 	strex	r3, r2, [r1]
 8008fb6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d1e5      	bne.n	8008f8a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008fbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	e853 3f00 	ldrex	r3, [r3]
 8008fca:	60fb      	str	r3, [r7, #12]
   return(result);
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fd2:	637b      	str	r3, [r7, #52]	; 0x34
 8008fd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	461a      	mov	r2, r3
 8008fda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fdc:	61fb      	str	r3, [r7, #28]
 8008fde:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fe0:	69b9      	ldr	r1, [r7, #24]
 8008fe2:	69fa      	ldr	r2, [r7, #28]
 8008fe4:	e841 2300 	strex	r3, r2, [r1]
 8008fe8:	617b      	str	r3, [r7, #20]
   return(result);
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d1e6      	bne.n	8008fbe <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008ff0:	e002      	b.n	8008ff8 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008ff2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008ff4:	f7f9 ffb6 	bl	8002f64 <HAL_UART_TxCpltCallback>
}
 8008ff8:	bf00      	nop
 8008ffa:	3740      	adds	r7, #64	; 0x40
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}

08009000 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b084      	sub	sp, #16
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800900c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800900e:	68f8      	ldr	r0, [r7, #12]
 8009010:	f7ff f9e0 	bl	80083d4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009014:	bf00      	nop
 8009016:	3710      	adds	r7, #16
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}

0800901c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b086      	sub	sp, #24
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009028:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009030:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009038:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800903a:	697b      	ldr	r3, [r7, #20]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	689b      	ldr	r3, [r3, #8]
 8009040:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009044:	2b80      	cmp	r3, #128	; 0x80
 8009046:	d109      	bne.n	800905c <UART_DMAError+0x40>
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	2b21      	cmp	r3, #33	; 0x21
 800904c:	d106      	bne.n	800905c <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	2200      	movs	r2, #0
 8009052:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8009056:	6978      	ldr	r0, [r7, #20]
 8009058:	f7ff fede 	bl	8008e18 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	689b      	ldr	r3, [r3, #8]
 8009062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009066:	2b40      	cmp	r3, #64	; 0x40
 8009068:	d109      	bne.n	800907e <UART_DMAError+0x62>
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	2b22      	cmp	r3, #34	; 0x22
 800906e:	d106      	bne.n	800907e <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	2200      	movs	r2, #0
 8009074:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8009078:	6978      	ldr	r0, [r7, #20]
 800907a:	f7ff ff0e 	bl	8008e9a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009084:	f043 0210 	orr.w	r2, r3, #16
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800908e:	6978      	ldr	r0, [r7, #20]
 8009090:	f7ff f9aa 	bl	80083e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009094:	bf00      	nop
 8009096:	3718      	adds	r7, #24
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}

0800909c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b084      	sub	sp, #16
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	2200      	movs	r2, #0
 80090ae:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2200      	movs	r2, #0
 80090b6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80090ba:	68f8      	ldr	r0, [r7, #12]
 80090bc:	f7ff f994 	bl	80083e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090c0:	bf00      	nop
 80090c2:	3710      	adds	r7, #16
 80090c4:	46bd      	mov	sp, r7
 80090c6:	bd80      	pop	{r7, pc}

080090c8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b08f      	sub	sp, #60	; 0x3c
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090d6:	2b21      	cmp	r3, #33	; 0x21
 80090d8:	d14c      	bne.n	8009174 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80090e0:	b29b      	uxth	r3, r3
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d132      	bne.n	800914c <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ec:	6a3b      	ldr	r3, [r7, #32]
 80090ee:	e853 3f00 	ldrex	r3, [r3]
 80090f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80090f4:	69fb      	ldr	r3, [r7, #28]
 80090f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80090fa:	637b      	str	r3, [r7, #52]	; 0x34
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	461a      	mov	r2, r3
 8009102:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009104:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009106:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009108:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800910a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800910c:	e841 2300 	strex	r3, r2, [r1]
 8009110:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009114:	2b00      	cmp	r3, #0
 8009116:	d1e6      	bne.n	80090e6 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	e853 3f00 	ldrex	r3, [r3]
 8009124:	60bb      	str	r3, [r7, #8]
   return(result);
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800912c:	633b      	str	r3, [r7, #48]	; 0x30
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	461a      	mov	r2, r3
 8009134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009136:	61bb      	str	r3, [r7, #24]
 8009138:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800913a:	6979      	ldr	r1, [r7, #20]
 800913c:	69ba      	ldr	r2, [r7, #24]
 800913e:	e841 2300 	strex	r3, r2, [r1]
 8009142:	613b      	str	r3, [r7, #16]
   return(result);
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d1e6      	bne.n	8009118 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800914a:	e013      	b.n	8009174 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009150:	781a      	ldrb	r2, [r3, #0]
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800915c:	1c5a      	adds	r2, r3, #1
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009168:	b29b      	uxth	r3, r3
 800916a:	3b01      	subs	r3, #1
 800916c:	b29a      	uxth	r2, r3
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8009174:	bf00      	nop
 8009176:	373c      	adds	r7, #60	; 0x3c
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr

08009180 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009180:	b480      	push	{r7}
 8009182:	b091      	sub	sp, #68	; 0x44
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800918e:	2b21      	cmp	r3, #33	; 0x21
 8009190:	d151      	bne.n	8009236 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009198:	b29b      	uxth	r3, r3
 800919a:	2b00      	cmp	r3, #0
 800919c:	d132      	bne.n	8009204 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091a6:	e853 3f00 	ldrex	r3, [r3]
 80091aa:	623b      	str	r3, [r7, #32]
   return(result);
 80091ac:	6a3b      	ldr	r3, [r7, #32]
 80091ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80091b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	461a      	mov	r2, r3
 80091ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091bc:	633b      	str	r3, [r7, #48]	; 0x30
 80091be:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091c0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80091c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80091c4:	e841 2300 	strex	r3, r2, [r1]
 80091c8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80091ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d1e6      	bne.n	800919e <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091d6:	693b      	ldr	r3, [r7, #16]
 80091d8:	e853 3f00 	ldrex	r3, [r3]
 80091dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091e4:	637b      	str	r3, [r7, #52]	; 0x34
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	461a      	mov	r2, r3
 80091ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091ee:	61fb      	str	r3, [r7, #28]
 80091f0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091f2:	69b9      	ldr	r1, [r7, #24]
 80091f4:	69fa      	ldr	r2, [r7, #28]
 80091f6:	e841 2300 	strex	r3, r2, [r1]
 80091fa:	617b      	str	r3, [r7, #20]
   return(result);
 80091fc:	697b      	ldr	r3, [r7, #20]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d1e6      	bne.n	80091d0 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8009202:	e018      	b.n	8009236 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009208:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800920a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800920c:	881b      	ldrh	r3, [r3, #0]
 800920e:	461a      	mov	r2, r3
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009218:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800921e:	1c9a      	adds	r2, r3, #2
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800922a:	b29b      	uxth	r3, r3
 800922c:	3b01      	subs	r3, #1
 800922e:	b29a      	uxth	r2, r3
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8009236:	bf00      	nop
 8009238:	3744      	adds	r7, #68	; 0x44
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr

08009242 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009242:	b480      	push	{r7}
 8009244:	b091      	sub	sp, #68	; 0x44
 8009246:	af00      	add	r7, sp, #0
 8009248:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009250:	2b21      	cmp	r3, #33	; 0x21
 8009252:	d160      	bne.n	8009316 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800925a:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800925c:	e057      	b.n	800930e <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009264:	b29b      	uxth	r3, r3
 8009266:	2b00      	cmp	r3, #0
 8009268:	d133      	bne.n	80092d2 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	3308      	adds	r3, #8
 8009270:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009274:	e853 3f00 	ldrex	r3, [r3]
 8009278:	623b      	str	r3, [r7, #32]
   return(result);
 800927a:	6a3b      	ldr	r3, [r7, #32]
 800927c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8009280:	63bb      	str	r3, [r7, #56]	; 0x38
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	3308      	adds	r3, #8
 8009288:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800928a:	633a      	str	r2, [r7, #48]	; 0x30
 800928c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800928e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009290:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009292:	e841 2300 	strex	r3, r2, [r1]
 8009296:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800929a:	2b00      	cmp	r3, #0
 800929c:	d1e5      	bne.n	800926a <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092a4:	693b      	ldr	r3, [r7, #16]
 80092a6:	e853 3f00 	ldrex	r3, [r3]
 80092aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092b2:	637b      	str	r3, [r7, #52]	; 0x34
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	461a      	mov	r2, r3
 80092ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092bc:	61fb      	str	r3, [r7, #28]
 80092be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092c0:	69b9      	ldr	r1, [r7, #24]
 80092c2:	69fa      	ldr	r2, [r7, #28]
 80092c4:	e841 2300 	strex	r3, r2, [r1]
 80092c8:	617b      	str	r3, [r7, #20]
   return(result);
 80092ca:	697b      	ldr	r3, [r7, #20]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d1e6      	bne.n	800929e <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80092d0:	e021      	b.n	8009316 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	69db      	ldr	r3, [r3, #28]
 80092d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d013      	beq.n	8009308 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092e4:	781a      	ldrb	r2, [r3, #0]
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092f0:	1c5a      	adds	r2, r3, #1
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80092fc:	b29b      	uxth	r3, r3
 80092fe:	3b01      	subs	r3, #1
 8009300:	b29a      	uxth	r2, r3
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009308:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800930a:	3b01      	subs	r3, #1
 800930c:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800930e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8009310:	2b00      	cmp	r3, #0
 8009312:	d1a4      	bne.n	800925e <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8009314:	e7ff      	b.n	8009316 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8009316:	bf00      	nop
 8009318:	3744      	adds	r7, #68	; 0x44
 800931a:	46bd      	mov	sp, r7
 800931c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009320:	4770      	bx	lr

08009322 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009322:	b480      	push	{r7}
 8009324:	b091      	sub	sp, #68	; 0x44
 8009326:	af00      	add	r7, sp, #0
 8009328:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009330:	2b21      	cmp	r3, #33	; 0x21
 8009332:	d165      	bne.n	8009400 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800933a:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800933c:	e05c      	b.n	80093f8 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8009344:	b29b      	uxth	r3, r3
 8009346:	2b00      	cmp	r3, #0
 8009348:	d133      	bne.n	80093b2 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	3308      	adds	r3, #8
 8009350:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009352:	6a3b      	ldr	r3, [r7, #32]
 8009354:	e853 3f00 	ldrex	r3, [r3]
 8009358:	61fb      	str	r3, [r7, #28]
   return(result);
 800935a:	69fb      	ldr	r3, [r7, #28]
 800935c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8009360:	637b      	str	r3, [r7, #52]	; 0x34
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	3308      	adds	r3, #8
 8009368:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800936a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800936c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800936e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009370:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009372:	e841 2300 	strex	r3, r2, [r1]
 8009376:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800937a:	2b00      	cmp	r3, #0
 800937c:	d1e5      	bne.n	800934a <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	e853 3f00 	ldrex	r3, [r3]
 800938a:	60bb      	str	r3, [r7, #8]
   return(result);
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009392:	633b      	str	r3, [r7, #48]	; 0x30
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	461a      	mov	r2, r3
 800939a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800939c:	61bb      	str	r3, [r7, #24]
 800939e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093a0:	6979      	ldr	r1, [r7, #20]
 80093a2:	69ba      	ldr	r2, [r7, #24]
 80093a4:	e841 2300 	strex	r3, r2, [r1]
 80093a8:	613b      	str	r3, [r7, #16]
   return(result);
 80093aa:	693b      	ldr	r3, [r7, #16]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d1e6      	bne.n	800937e <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80093b0:	e026      	b.n	8009400 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	69db      	ldr	r3, [r3, #28]
 80093b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d018      	beq.n	80093f2 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093c4:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80093c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093c8:	881b      	ldrh	r3, [r3, #0]
 80093ca:	461a      	mov	r2, r3
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80093d4:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093da:	1c9a      	adds	r2, r3, #2
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80093e6:	b29b      	uxth	r3, r3
 80093e8:	3b01      	subs	r3, #1
 80093ea:	b29a      	uxth	r2, r3
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80093f2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80093f4:	3b01      	subs	r3, #1
 80093f6:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80093f8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d19f      	bne.n	800933e <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80093fe:	e7ff      	b.n	8009400 <UART_TxISR_16BIT_FIFOEN+0xde>
 8009400:	bf00      	nop
 8009402:	3744      	adds	r7, #68	; 0x44
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr

0800940c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b088      	sub	sp, #32
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	e853 3f00 	ldrex	r3, [r3]
 8009420:	60bb      	str	r3, [r7, #8]
   return(result);
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009428:	61fb      	str	r3, [r7, #28]
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	461a      	mov	r2, r3
 8009430:	69fb      	ldr	r3, [r7, #28]
 8009432:	61bb      	str	r3, [r7, #24]
 8009434:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009436:	6979      	ldr	r1, [r7, #20]
 8009438:	69ba      	ldr	r2, [r7, #24]
 800943a:	e841 2300 	strex	r3, r2, [r1]
 800943e:	613b      	str	r3, [r7, #16]
   return(result);
 8009440:	693b      	ldr	r3, [r7, #16]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d1e6      	bne.n	8009414 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	2220      	movs	r2, #32
 800944a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2200      	movs	r2, #0
 8009452:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f7f9 fd85 	bl	8002f64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800945a:	bf00      	nop
 800945c:	3720      	adds	r7, #32
 800945e:	46bd      	mov	sp, r7
 8009460:	bd80      	pop	{r7, pc}
	...

08009464 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b09c      	sub	sp, #112	; 0x70
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009472:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800947c:	2b22      	cmp	r3, #34	; 0x22
 800947e:	f040 80be 	bne.w	80095fe <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009488:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800948c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8009490:	b2d9      	uxtb	r1, r3
 8009492:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8009496:	b2da      	uxtb	r2, r3
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800949c:	400a      	ands	r2, r1
 800949e:	b2d2      	uxtb	r2, r2
 80094a0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094a6:	1c5a      	adds	r2, r3, #1
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80094b2:	b29b      	uxth	r3, r3
 80094b4:	3b01      	subs	r3, #1
 80094b6:	b29a      	uxth	r2, r3
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80094c4:	b29b      	uxth	r3, r3
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	f040 80a1 	bne.w	800960e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094d4:	e853 3f00 	ldrex	r3, [r3]
 80094d8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80094da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80094dc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80094e0:	66bb      	str	r3, [r7, #104]	; 0x68
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	461a      	mov	r2, r3
 80094e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80094ea:	65bb      	str	r3, [r7, #88]	; 0x58
 80094ec:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ee:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80094f0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80094f2:	e841 2300 	strex	r3, r2, [r1]
 80094f6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80094f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d1e6      	bne.n	80094cc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	3308      	adds	r3, #8
 8009504:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009508:	e853 3f00 	ldrex	r3, [r3]
 800950c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800950e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009510:	f023 0301 	bic.w	r3, r3, #1
 8009514:	667b      	str	r3, [r7, #100]	; 0x64
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	3308      	adds	r3, #8
 800951c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800951e:	647a      	str	r2, [r7, #68]	; 0x44
 8009520:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009522:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009524:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009526:	e841 2300 	strex	r3, r2, [r1]
 800952a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800952c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800952e:	2b00      	cmp	r3, #0
 8009530:	d1e5      	bne.n	80094fe <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2220      	movs	r2, #32
 8009536:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2200      	movs	r2, #0
 800953e:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2200      	movs	r2, #0
 8009544:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a33      	ldr	r2, [pc, #204]	; (8009618 <UART_RxISR_8BIT+0x1b4>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d01f      	beq.n	8009590 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	685b      	ldr	r3, [r3, #4]
 8009556:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800955a:	2b00      	cmp	r3, #0
 800955c:	d018      	beq.n	8009590 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009566:	e853 3f00 	ldrex	r3, [r3]
 800956a:	623b      	str	r3, [r7, #32]
   return(result);
 800956c:	6a3b      	ldr	r3, [r7, #32]
 800956e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009572:	663b      	str	r3, [r7, #96]	; 0x60
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	461a      	mov	r2, r3
 800957a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800957c:	633b      	str	r3, [r7, #48]	; 0x30
 800957e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009580:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009582:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009584:	e841 2300 	strex	r3, r2, [r1]
 8009588:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800958a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800958c:	2b00      	cmp	r3, #0
 800958e:	d1e6      	bne.n	800955e <UART_RxISR_8BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009594:	2b01      	cmp	r3, #1
 8009596:	d12e      	bne.n	80095f6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2200      	movs	r2, #0
 800959c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095a4:	693b      	ldr	r3, [r7, #16]
 80095a6:	e853 3f00 	ldrex	r3, [r3]
 80095aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	f023 0310 	bic.w	r3, r3, #16
 80095b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	461a      	mov	r2, r3
 80095ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80095bc:	61fb      	str	r3, [r7, #28]
 80095be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095c0:	69b9      	ldr	r1, [r7, #24]
 80095c2:	69fa      	ldr	r2, [r7, #28]
 80095c4:	e841 2300 	strex	r3, r2, [r1]
 80095c8:	617b      	str	r3, [r7, #20]
   return(result);
 80095ca:	697b      	ldr	r3, [r7, #20]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d1e6      	bne.n	800959e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	69db      	ldr	r3, [r3, #28]
 80095d6:	f003 0310 	and.w	r3, r3, #16
 80095da:	2b10      	cmp	r3, #16
 80095dc:	d103      	bne.n	80095e6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	2210      	movs	r2, #16
 80095e4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80095ec:	4619      	mov	r1, r3
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f7fe ff04 	bl	80083fc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80095f4:	e00b      	b.n	800960e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f7f9 fc86 	bl	8002f08 <HAL_UART_RxCpltCallback>
}
 80095fc:	e007      	b.n	800960e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	699a      	ldr	r2, [r3, #24]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f042 0208 	orr.w	r2, r2, #8
 800960c:	619a      	str	r2, [r3, #24]
}
 800960e:	bf00      	nop
 8009610:	3770      	adds	r7, #112	; 0x70
 8009612:	46bd      	mov	sp, r7
 8009614:	bd80      	pop	{r7, pc}
 8009616:	bf00      	nop
 8009618:	40008000 	.word	0x40008000

0800961c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b09c      	sub	sp, #112	; 0x70
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800962a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009634:	2b22      	cmp	r3, #34	; 0x22
 8009636:	f040 80be 	bne.w	80097b6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009640:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009648:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800964a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800964e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8009652:	4013      	ands	r3, r2
 8009654:	b29a      	uxth	r2, r3
 8009656:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009658:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800965e:	1c9a      	adds	r2, r3, #2
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800966a:	b29b      	uxth	r3, r3
 800966c:	3b01      	subs	r3, #1
 800966e:	b29a      	uxth	r2, r3
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800967c:	b29b      	uxth	r3, r3
 800967e:	2b00      	cmp	r3, #0
 8009680:	f040 80a1 	bne.w	80097c6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800968a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800968c:	e853 3f00 	ldrex	r3, [r3]
 8009690:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009692:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009694:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009698:	667b      	str	r3, [r7, #100]	; 0x64
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	461a      	mov	r2, r3
 80096a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80096a2:	657b      	str	r3, [r7, #84]	; 0x54
 80096a4:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096a6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80096a8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80096aa:	e841 2300 	strex	r3, r2, [r1]
 80096ae:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80096b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d1e6      	bne.n	8009684 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	3308      	adds	r3, #8
 80096bc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096c0:	e853 3f00 	ldrex	r3, [r3]
 80096c4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80096c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096c8:	f023 0301 	bic.w	r3, r3, #1
 80096cc:	663b      	str	r3, [r7, #96]	; 0x60
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	3308      	adds	r3, #8
 80096d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80096d6:	643a      	str	r2, [r7, #64]	; 0x40
 80096d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096da:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80096dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80096de:	e841 2300 	strex	r3, r2, [r1]
 80096e2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80096e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d1e5      	bne.n	80096b6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2220      	movs	r2, #32
 80096ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2200      	movs	r2, #0
 80096f6:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2200      	movs	r2, #0
 80096fc:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4a33      	ldr	r2, [pc, #204]	; (80097d0 <UART_RxISR_16BIT+0x1b4>)
 8009704:	4293      	cmp	r3, r2
 8009706:	d01f      	beq.n	8009748 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	685b      	ldr	r3, [r3, #4]
 800970e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009712:	2b00      	cmp	r3, #0
 8009714:	d018      	beq.n	8009748 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800971c:	6a3b      	ldr	r3, [r7, #32]
 800971e:	e853 3f00 	ldrex	r3, [r3]
 8009722:	61fb      	str	r3, [r7, #28]
   return(result);
 8009724:	69fb      	ldr	r3, [r7, #28]
 8009726:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800972a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	461a      	mov	r2, r3
 8009732:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009734:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009736:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009738:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800973a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800973c:	e841 2300 	strex	r3, r2, [r1]
 8009740:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009744:	2b00      	cmp	r3, #0
 8009746:	d1e6      	bne.n	8009716 <UART_RxISR_16BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800974c:	2b01      	cmp	r3, #1
 800974e:	d12e      	bne.n	80097ae <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2200      	movs	r2, #0
 8009754:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	e853 3f00 	ldrex	r3, [r3]
 8009762:	60bb      	str	r3, [r7, #8]
   return(result);
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	f023 0310 	bic.w	r3, r3, #16
 800976a:	65bb      	str	r3, [r7, #88]	; 0x58
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	461a      	mov	r2, r3
 8009772:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009774:	61bb      	str	r3, [r7, #24]
 8009776:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009778:	6979      	ldr	r1, [r7, #20]
 800977a:	69ba      	ldr	r2, [r7, #24]
 800977c:	e841 2300 	strex	r3, r2, [r1]
 8009780:	613b      	str	r3, [r7, #16]
   return(result);
 8009782:	693b      	ldr	r3, [r7, #16]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d1e6      	bne.n	8009756 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	69db      	ldr	r3, [r3, #28]
 800978e:	f003 0310 	and.w	r3, r3, #16
 8009792:	2b10      	cmp	r3, #16
 8009794:	d103      	bne.n	800979e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	2210      	movs	r2, #16
 800979c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80097a4:	4619      	mov	r1, r3
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f7fe fe28 	bl	80083fc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80097ac:	e00b      	b.n	80097c6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f7f9 fbaa 	bl	8002f08 <HAL_UART_RxCpltCallback>
}
 80097b4:	e007      	b.n	80097c6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	699a      	ldr	r2, [r3, #24]
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f042 0208 	orr.w	r2, r2, #8
 80097c4:	619a      	str	r2, [r3, #24]
}
 80097c6:	bf00      	nop
 80097c8:	3770      	adds	r7, #112	; 0x70
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}
 80097ce:	bf00      	nop
 80097d0:	40008000 	.word	0x40008000

080097d4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b0ac      	sub	sp, #176	; 0xb0
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80097e2:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	69db      	ldr	r3, [r3, #28]
 80097ec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	689b      	ldr	r3, [r3, #8]
 8009800:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800980a:	2b22      	cmp	r3, #34	; 0x22
 800980c:	f040 8182 	bne.w	8009b14 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009816:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800981a:	e125      	b.n	8009a68 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009822:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009826:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800982a:	b2d9      	uxtb	r1, r3
 800982c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8009830:	b2da      	uxtb	r2, r3
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009836:	400a      	ands	r2, r1
 8009838:	b2d2      	uxtb	r2, r2
 800983a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009840:	1c5a      	adds	r2, r3, #1
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800984c:	b29b      	uxth	r3, r3
 800984e:	3b01      	subs	r3, #1
 8009850:	b29a      	uxth	r2, r3
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	69db      	ldr	r3, [r3, #28]
 800985e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009862:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009866:	f003 0307 	and.w	r3, r3, #7
 800986a:	2b00      	cmp	r3, #0
 800986c:	d053      	beq.n	8009916 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800986e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009872:	f003 0301 	and.w	r3, r3, #1
 8009876:	2b00      	cmp	r3, #0
 8009878:	d011      	beq.n	800989e <UART_RxISR_8BIT_FIFOEN+0xca>
 800987a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800987e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009882:	2b00      	cmp	r3, #0
 8009884:	d00b      	beq.n	800989e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	2201      	movs	r2, #1
 800988c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009894:	f043 0201 	orr.w	r2, r3, #1
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800989e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80098a2:	f003 0302 	and.w	r3, r3, #2
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d011      	beq.n	80098ce <UART_RxISR_8BIT_FIFOEN+0xfa>
 80098aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80098ae:	f003 0301 	and.w	r3, r3, #1
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d00b      	beq.n	80098ce <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	2202      	movs	r2, #2
 80098bc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098c4:	f043 0204 	orr.w	r2, r3, #4
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80098ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80098d2:	f003 0304 	and.w	r3, r3, #4
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d011      	beq.n	80098fe <UART_RxISR_8BIT_FIFOEN+0x12a>
 80098da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80098de:	f003 0301 	and.w	r3, r3, #1
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d00b      	beq.n	80098fe <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	2204      	movs	r2, #4
 80098ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098f4:	f043 0202 	orr.w	r2, r3, #2
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009904:	2b00      	cmp	r3, #0
 8009906:	d006      	beq.n	8009916 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	f7fe fd6d 	bl	80083e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2200      	movs	r2, #0
 8009912:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800991c:	b29b      	uxth	r3, r3
 800991e:	2b00      	cmp	r3, #0
 8009920:	f040 80a2 	bne.w	8009a68 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800992a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800992c:	e853 3f00 	ldrex	r3, [r3]
 8009930:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 8009932:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009934:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009938:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	461a      	mov	r2, r3
 8009942:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009946:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009948:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800994a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800994c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800994e:	e841 2300 	strex	r3, r2, [r1]
 8009952:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 8009954:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009956:	2b00      	cmp	r3, #0
 8009958:	d1e4      	bne.n	8009924 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	3308      	adds	r3, #8
 8009960:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009962:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009964:	e853 3f00 	ldrex	r3, [r3]
 8009968:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800996a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800996c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009970:	f023 0301 	bic.w	r3, r3, #1
 8009974:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	3308      	adds	r3, #8
 800997e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009982:	66ba      	str	r2, [r7, #104]	; 0x68
 8009984:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009986:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8009988:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800998a:	e841 2300 	strex	r3, r2, [r1]
 800998e:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8009990:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009992:	2b00      	cmp	r3, #0
 8009994:	d1e1      	bne.n	800995a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2220      	movs	r2, #32
 800999a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2200      	movs	r2, #0
 80099a2:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2200      	movs	r2, #0
 80099a8:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	4a5f      	ldr	r2, [pc, #380]	; (8009b2c <UART_RxISR_8BIT_FIFOEN+0x358>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d021      	beq.n	80099f8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	685b      	ldr	r3, [r3, #4]
 80099ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d01a      	beq.n	80099f8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099ca:	e853 3f00 	ldrex	r3, [r3]
 80099ce:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80099d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80099d2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80099d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	461a      	mov	r2, r3
 80099e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80099e4:	657b      	str	r3, [r7, #84]	; 0x54
 80099e6:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099e8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80099ea:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80099ec:	e841 2300 	strex	r3, r2, [r1]
 80099f0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80099f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d1e4      	bne.n	80099c2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80099fc:	2b01      	cmp	r3, #1
 80099fe:	d130      	bne.n	8009a62 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2200      	movs	r2, #0
 8009a04:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a0e:	e853 3f00 	ldrex	r3, [r3]
 8009a12:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009a14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a16:	f023 0310 	bic.w	r3, r3, #16
 8009a1a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	461a      	mov	r2, r3
 8009a24:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009a28:	643b      	str	r3, [r7, #64]	; 0x40
 8009a2a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a2c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009a2e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009a30:	e841 2300 	strex	r3, r2, [r1]
 8009a34:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009a36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d1e4      	bne.n	8009a06 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	69db      	ldr	r3, [r3, #28]
 8009a42:	f003 0310 	and.w	r3, r3, #16
 8009a46:	2b10      	cmp	r3, #16
 8009a48:	d103      	bne.n	8009a52 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	2210      	movs	r2, #16
 8009a50:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009a58:	4619      	mov	r1, r3
 8009a5a:	6878      	ldr	r0, [r7, #4]
 8009a5c:	f7fe fcce 	bl	80083fc <HAL_UARTEx_RxEventCallback>
 8009a60:	e002      	b.n	8009a68 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f7f9 fa50 	bl	8002f08 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009a68:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d006      	beq.n	8009a7e <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8009a70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009a74:	f003 0320 	and.w	r3, r3, #32
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	f47f aecf 	bne.w	800981c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009a84:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009a88:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d049      	beq.n	8009b24 <UART_RxISR_8BIT_FIFOEN+0x350>
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009a96:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 8009a9a:	429a      	cmp	r2, r3
 8009a9c:	d242      	bcs.n	8009b24 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	3308      	adds	r3, #8
 8009aa4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aa6:	6a3b      	ldr	r3, [r7, #32]
 8009aa8:	e853 3f00 	ldrex	r3, [r3]
 8009aac:	61fb      	str	r3, [r7, #28]
   return(result);
 8009aae:	69fb      	ldr	r3, [r7, #28]
 8009ab0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009ab4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	3308      	adds	r3, #8
 8009abe:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009ac2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009ac4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ac6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009ac8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009aca:	e841 2300 	strex	r3, r2, [r1]
 8009ace:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d1e3      	bne.n	8009a9e <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	4a15      	ldr	r2, [pc, #84]	; (8009b30 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8009ada:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	e853 3f00 	ldrex	r3, [r3]
 8009ae8:	60bb      	str	r3, [r7, #8]
   return(result);
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	f043 0320 	orr.w	r3, r3, #32
 8009af0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	461a      	mov	r2, r3
 8009afa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009afe:	61bb      	str	r3, [r7, #24]
 8009b00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b02:	6979      	ldr	r1, [r7, #20]
 8009b04:	69ba      	ldr	r2, [r7, #24]
 8009b06:	e841 2300 	strex	r3, r2, [r1]
 8009b0a:	613b      	str	r3, [r7, #16]
   return(result);
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d1e4      	bne.n	8009adc <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009b12:	e007      	b.n	8009b24 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	699a      	ldr	r2, [r3, #24]
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f042 0208 	orr.w	r2, r2, #8
 8009b22:	619a      	str	r2, [r3, #24]
}
 8009b24:	bf00      	nop
 8009b26:	37b0      	adds	r7, #176	; 0xb0
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}
 8009b2c:	40008000 	.word	0x40008000
 8009b30:	08009465 	.word	0x08009465

08009b34 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b0ae      	sub	sp, #184	; 0xb8
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009b42:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	69db      	ldr	r3, [r3, #28]
 8009b4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	689b      	ldr	r3, [r3, #8]
 8009b60:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009b6a:	2b22      	cmp	r3, #34	; 0x22
 8009b6c:	f040 8186 	bne.w	8009e7c <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009b76:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009b7a:	e129      	b.n	8009dd0 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b82:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b8a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009b8e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8009b92:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8009b96:	4013      	ands	r3, r2
 8009b98:	b29a      	uxth	r2, r3
 8009b9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009b9e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ba4:	1c9a      	adds	r2, r3, #2
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009bb0:	b29b      	uxth	r3, r3
 8009bb2:	3b01      	subs	r3, #1
 8009bb4:	b29a      	uxth	r2, r3
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	69db      	ldr	r3, [r3, #28]
 8009bc2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009bc6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009bca:	f003 0307 	and.w	r3, r3, #7
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d053      	beq.n	8009c7a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009bd2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009bd6:	f003 0301 	and.w	r3, r3, #1
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d011      	beq.n	8009c02 <UART_RxISR_16BIT_FIFOEN+0xce>
 8009bde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009be2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d00b      	beq.n	8009c02 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	2201      	movs	r2, #1
 8009bf0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009bf8:	f043 0201 	orr.w	r2, r3, #1
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009c06:	f003 0302 	and.w	r3, r3, #2
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d011      	beq.n	8009c32 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009c0e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009c12:	f003 0301 	and.w	r3, r3, #1
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d00b      	beq.n	8009c32 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	2202      	movs	r2, #2
 8009c20:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c28:	f043 0204 	orr.w	r2, r3, #4
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009c36:	f003 0304 	and.w	r3, r3, #4
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d011      	beq.n	8009c62 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009c3e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009c42:	f003 0301 	and.w	r3, r3, #1
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d00b      	beq.n	8009c62 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	2204      	movs	r2, #4
 8009c50:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c58:	f043 0202 	orr.w	r2, r3, #2
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d006      	beq.n	8009c7a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f7fe fbbb 	bl	80083e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2200      	movs	r2, #0
 8009c76:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009c80:	b29b      	uxth	r3, r3
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	f040 80a4 	bne.w	8009dd0 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009c90:	e853 3f00 	ldrex	r3, [r3]
 8009c94:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009c96:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009c98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c9c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	461a      	mov	r2, r3
 8009ca6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009caa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009cae:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cb0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009cb2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009cb6:	e841 2300 	strex	r3, r2, [r1]
 8009cba:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009cbc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d1e2      	bne.n	8009c88 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	3308      	adds	r3, #8
 8009cc8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009ccc:	e853 3f00 	ldrex	r3, [r3]
 8009cd0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009cd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009cd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009cd8:	f023 0301 	bic.w	r3, r3, #1
 8009cdc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	3308      	adds	r3, #8
 8009ce6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8009cea:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009cec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009cf0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009cf2:	e841 2300 	strex	r3, r2, [r1]
 8009cf6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009cf8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d1e1      	bne.n	8009cc2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2220      	movs	r2, #32
 8009d02:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2200      	movs	r2, #0
 8009d0a:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4a5f      	ldr	r2, [pc, #380]	; (8009e94 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8009d18:	4293      	cmp	r3, r2
 8009d1a:	d021      	beq.n	8009d60 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	685b      	ldr	r3, [r3, #4]
 8009d22:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d01a      	beq.n	8009d60 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d32:	e853 3f00 	ldrex	r3, [r3]
 8009d36:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009d38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d3a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009d3e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	461a      	mov	r2, r3
 8009d48:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009d4c:	65bb      	str	r3, [r7, #88]	; 0x58
 8009d4e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d50:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009d52:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009d54:	e841 2300 	strex	r3, r2, [r1]
 8009d58:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009d5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d1e4      	bne.n	8009d2a <UART_RxISR_16BIT_FIFOEN+0x1f6>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009d64:	2b01      	cmp	r3, #1
 8009d66:	d130      	bne.n	8009dca <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d76:	e853 3f00 	ldrex	r3, [r3]
 8009d7a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009d7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d7e:	f023 0310 	bic.w	r3, r3, #16
 8009d82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	461a      	mov	r2, r3
 8009d8c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009d90:	647b      	str	r3, [r7, #68]	; 0x44
 8009d92:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d94:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009d96:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009d98:	e841 2300 	strex	r3, r2, [r1]
 8009d9c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009d9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d1e4      	bne.n	8009d6e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	69db      	ldr	r3, [r3, #28]
 8009daa:	f003 0310 	and.w	r3, r3, #16
 8009dae:	2b10      	cmp	r3, #16
 8009db0:	d103      	bne.n	8009dba <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	2210      	movs	r2, #16
 8009db8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009dc0:	4619      	mov	r1, r3
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f7fe fb1a 	bl	80083fc <HAL_UARTEx_RxEventCallback>
 8009dc8:	e002      	b.n	8009dd0 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	f7f9 f89c 	bl	8002f08 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009dd0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d006      	beq.n	8009de6 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8009dd8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009ddc:	f003 0320 	and.w	r3, r3, #32
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	f47f aecb 	bne.w	8009b7c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009dec:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009df0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d049      	beq.n	8009e8c <UART_RxISR_16BIT_FIFOEN+0x358>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009dfe:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 8009e02:	429a      	cmp	r2, r3
 8009e04:	d242      	bcs.n	8009e8c <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	3308      	adds	r3, #8
 8009e0c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e10:	e853 3f00 	ldrex	r3, [r3]
 8009e14:	623b      	str	r3, [r7, #32]
   return(result);
 8009e16:	6a3b      	ldr	r3, [r7, #32]
 8009e18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009e1c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	3308      	adds	r3, #8
 8009e26:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8009e2a:	633a      	str	r2, [r7, #48]	; 0x30
 8009e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e2e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009e30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e32:	e841 2300 	strex	r3, r2, [r1]
 8009e36:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d1e3      	bne.n	8009e06 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	4a15      	ldr	r2, [pc, #84]	; (8009e98 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009e42:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e4a:	693b      	ldr	r3, [r7, #16]
 8009e4c:	e853 3f00 	ldrex	r3, [r3]
 8009e50:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	f043 0320 	orr.w	r3, r3, #32
 8009e58:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	461a      	mov	r2, r3
 8009e62:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009e66:	61fb      	str	r3, [r7, #28]
 8009e68:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e6a:	69b9      	ldr	r1, [r7, #24]
 8009e6c:	69fa      	ldr	r2, [r7, #28]
 8009e6e:	e841 2300 	strex	r3, r2, [r1]
 8009e72:	617b      	str	r3, [r7, #20]
   return(result);
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d1e4      	bne.n	8009e44 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009e7a:	e007      	b.n	8009e8c <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	699a      	ldr	r2, [r3, #24]
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f042 0208 	orr.w	r2, r2, #8
 8009e8a:	619a      	str	r2, [r3, #24]
}
 8009e8c:	bf00      	nop
 8009e8e:	37b8      	adds	r7, #184	; 0xb8
 8009e90:	46bd      	mov	sp, r7
 8009e92:	bd80      	pop	{r7, pc}
 8009e94:	40008000 	.word	0x40008000
 8009e98:	0800961d 	.word	0x0800961d

08009e9c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009e9c:	b480      	push	{r7}
 8009e9e:	b083      	sub	sp, #12
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009ea4:	bf00      	nop
 8009ea6:	370c      	adds	r7, #12
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eae:	4770      	bx	lr

08009eb0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	b083      	sub	sp, #12
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009eb8:	bf00      	nop
 8009eba:	370c      	adds	r7, #12
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec2:	4770      	bx	lr

08009ec4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009ec4:	b480      	push	{r7}
 8009ec6:	b083      	sub	sp, #12
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009ecc:	bf00      	nop
 8009ece:	370c      	adds	r7, #12
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed6:	4770      	bx	lr

08009ed8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009ed8:	b480      	push	{r7}
 8009eda:	b085      	sub	sp, #20
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d101      	bne.n	8009eee <HAL_UARTEx_DisableFifoMode+0x16>
 8009eea:	2302      	movs	r3, #2
 8009eec:	e027      	b.n	8009f3e <HAL_UARTEx_DisableFifoMode+0x66>
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2201      	movs	r2, #1
 8009ef2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	2224      	movs	r2, #36	; 0x24
 8009efa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	681a      	ldr	r2, [r3, #0]
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	f022 0201 	bic.w	r2, r2, #1
 8009f14:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009f1c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2200      	movs	r2, #0
 8009f22:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	68fa      	ldr	r2, [r7, #12]
 8009f2a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2220      	movs	r2, #32
 8009f30:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2200      	movs	r2, #0
 8009f38:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8009f3c:	2300      	movs	r3, #0
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	3714      	adds	r7, #20
 8009f42:	46bd      	mov	sp, r7
 8009f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f48:	4770      	bx	lr

08009f4a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009f4a:	b580      	push	{r7, lr}
 8009f4c:	b084      	sub	sp, #16
 8009f4e:	af00      	add	r7, sp, #0
 8009f50:	6078      	str	r0, [r7, #4]
 8009f52:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009f5a:	2b01      	cmp	r3, #1
 8009f5c:	d101      	bne.n	8009f62 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009f5e:	2302      	movs	r3, #2
 8009f60:	e02d      	b.n	8009fbe <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2201      	movs	r2, #1
 8009f66:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2224      	movs	r2, #36	; 0x24
 8009f6e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	681a      	ldr	r2, [r3, #0]
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f022 0201 	bic.w	r2, r2, #1
 8009f88:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	689b      	ldr	r3, [r3, #8]
 8009f90:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	683a      	ldr	r2, [r7, #0]
 8009f9a:	430a      	orrs	r2, r1
 8009f9c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009f9e:	6878      	ldr	r0, [r7, #4]
 8009fa0:	f000 f850 	bl	800a044 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	68fa      	ldr	r2, [r7, #12]
 8009faa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2220      	movs	r2, #32
 8009fb0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8009fbc:	2300      	movs	r3, #0
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3710      	adds	r7, #16
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}

08009fc6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009fc6:	b580      	push	{r7, lr}
 8009fc8:	b084      	sub	sp, #16
 8009fca:	af00      	add	r7, sp, #0
 8009fcc:	6078      	str	r0, [r7, #4]
 8009fce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009fd6:	2b01      	cmp	r3, #1
 8009fd8:	d101      	bne.n	8009fde <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009fda:	2302      	movs	r3, #2
 8009fdc:	e02d      	b.n	800a03a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2201      	movs	r2, #1
 8009fe2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2224      	movs	r2, #36	; 0x24
 8009fea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	681a      	ldr	r2, [r3, #0]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f022 0201 	bic.w	r2, r2, #1
 800a004:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	689b      	ldr	r3, [r3, #8]
 800a00c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	683a      	ldr	r2, [r7, #0]
 800a016:	430a      	orrs	r2, r1
 800a018:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a01a:	6878      	ldr	r0, [r7, #4]
 800a01c:	f000 f812 	bl	800a044 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	68fa      	ldr	r2, [r7, #12]
 800a026:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2220      	movs	r2, #32
 800a02c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2200      	movs	r2, #0
 800a034:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800a038:	2300      	movs	r3, #0
}
 800a03a:	4618      	mov	r0, r3
 800a03c:	3710      	adds	r7, #16
 800a03e:	46bd      	mov	sp, r7
 800a040:	bd80      	pop	{r7, pc}
	...

0800a044 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a044:	b480      	push	{r7}
 800a046:	b085      	sub	sp, #20
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a050:	2b00      	cmp	r3, #0
 800a052:	d108      	bne.n	800a066 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2201      	movs	r2, #1
 800a058:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2201      	movs	r2, #1
 800a060:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a064:	e031      	b.n	800a0ca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a066:	2308      	movs	r3, #8
 800a068:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a06a:	2308      	movs	r3, #8
 800a06c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	689b      	ldr	r3, [r3, #8]
 800a074:	0e5b      	lsrs	r3, r3, #25
 800a076:	b2db      	uxtb	r3, r3
 800a078:	f003 0307 	and.w	r3, r3, #7
 800a07c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	689b      	ldr	r3, [r3, #8]
 800a084:	0f5b      	lsrs	r3, r3, #29
 800a086:	b2db      	uxtb	r3, r3
 800a088:	f003 0307 	and.w	r3, r3, #7
 800a08c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a08e:	7bbb      	ldrb	r3, [r7, #14]
 800a090:	7b3a      	ldrb	r2, [r7, #12]
 800a092:	4911      	ldr	r1, [pc, #68]	; (800a0d8 <UARTEx_SetNbDataToProcess+0x94>)
 800a094:	5c8a      	ldrb	r2, [r1, r2]
 800a096:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a09a:	7b3a      	ldrb	r2, [r7, #12]
 800a09c:	490f      	ldr	r1, [pc, #60]	; (800a0dc <UARTEx_SetNbDataToProcess+0x98>)
 800a09e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a0a0:	fb93 f3f2 	sdiv	r3, r3, r2
 800a0a4:	b29a      	uxth	r2, r3
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a0ac:	7bfb      	ldrb	r3, [r7, #15]
 800a0ae:	7b7a      	ldrb	r2, [r7, #13]
 800a0b0:	4909      	ldr	r1, [pc, #36]	; (800a0d8 <UARTEx_SetNbDataToProcess+0x94>)
 800a0b2:	5c8a      	ldrb	r2, [r1, r2]
 800a0b4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a0b8:	7b7a      	ldrb	r2, [r7, #13]
 800a0ba:	4908      	ldr	r1, [pc, #32]	; (800a0dc <UARTEx_SetNbDataToProcess+0x98>)
 800a0bc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a0be:	fb93 f3f2 	sdiv	r3, r3, r2
 800a0c2:	b29a      	uxth	r2, r3
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a0ca:	bf00      	nop
 800a0cc:	3714      	adds	r7, #20
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d4:	4770      	bx	lr
 800a0d6:	bf00      	nop
 800a0d8:	0800f0a0 	.word	0x0800f0a0
 800a0dc:	0800f0a8 	.word	0x0800f0a8

0800a0e0 <otCoapNewMessage>:
#if OPENTHREAD_CONFIG_COAP_API_ENABLE

extern otCoapRequestHandler defaultCoapRequestHandlerCb;

otMessage *otCoapNewMessage(otInstance *aInstance, const otMessageSettings *aSettings)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b084      	sub	sp, #16
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
 800a0e8:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 800a0ea:	f7f7 f965 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a0ee:	f7f7 f8f5 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a0f2:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_NEW_MESSAGE;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	f062 0208 	orn	r2, r2, #8
 800a0fc:	701a      	strb	r2, [r3, #0]
 800a0fe:	2200      	movs	r2, #0
 800a100:	705a      	strb	r2, [r3, #1]
 800a102:	2200      	movs	r2, #0
 800a104:	709a      	strb	r2, [r3, #2]
 800a106:	2200      	movs	r2, #0
 800a108:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	2200      	movs	r2, #0
 800a10e:	f042 0201 	orr.w	r2, r2, #1
 800a112:	711a      	strb	r2, [r3, #4]
 800a114:	2200      	movs	r2, #0
 800a116:	715a      	strb	r2, [r3, #5]
 800a118:	2200      	movs	r2, #0
 800a11a:	719a      	strb	r2, [r3, #6]
 800a11c:	2200      	movs	r2, #0
 800a11e:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aSettings;
 800a120:	683a      	ldr	r2, [r7, #0]
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a126:	f7f7 f921 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a12a:	f7f7 f8e3 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a12e:	60f8      	str	r0, [r7, #12]
  return (otMessage *)p_ot_req->Data[0];
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	689b      	ldr	r3, [r3, #8]

}
 800a134:	4618      	mov	r0, r3
 800a136:	3710      	adds	r7, #16
 800a138:	46bd      	mov	sp, r7
 800a13a:	bd80      	pop	{r7, pc}

0800a13c <otCoapMessageInit>:

void otCoapMessageInit(otMessage *aMessage, otCoapType aType, otCoapCode aCode)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b084      	sub	sp, #16
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
 800a144:	460b      	mov	r3, r1
 800a146:	70fb      	strb	r3, [r7, #3]
 800a148:	4613      	mov	r3, r2
 800a14a:	70bb      	strb	r3, [r7, #2]
  Pre_OtCmdProcessing();
 800a14c:	f7f7 f934 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a150:	f7f7 f8c4 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a154:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_INIT;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	2200      	movs	r2, #0
 800a15a:	f062 0228 	orn	r2, r2, #40	; 0x28
 800a15e:	701a      	strb	r2, [r3, #0]
 800a160:	2200      	movs	r2, #0
 800a162:	705a      	strb	r2, [r3, #1]
 800a164:	2200      	movs	r2, #0
 800a166:	709a      	strb	r2, [r3, #2]
 800a168:	2200      	movs	r2, #0
 800a16a:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=3;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	2200      	movs	r2, #0
 800a170:	f042 0203 	orr.w	r2, r2, #3
 800a174:	711a      	strb	r2, [r3, #4]
 800a176:	2200      	movs	r2, #0
 800a178:	715a      	strb	r2, [r3, #5]
 800a17a:	2200      	movs	r2, #0
 800a17c:	719a      	strb	r2, [r3, #6]
 800a17e:	2200      	movs	r2, #0
 800a180:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800a182:	687a      	ldr	r2, [r7, #4]
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aType;
 800a188:	78fa      	ldrb	r2, [r7, #3]
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aCode;
 800a18e:	78ba      	ldrb	r2, [r7, #2]
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	611a      	str	r2, [r3, #16]

  Ot_Cmd_Transfer();
 800a194:	f7f7 f8ea 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a198:	f7f7 f8ac 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a19c:	60f8      	str	r0, [r7, #12]
}
 800a19e:	bf00      	nop
 800a1a0:	3710      	adds	r7, #16
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}

0800a1a6 <otCoapMessageInitResponse>:

otError otCoapMessageInitResponse(otMessage *aResponse, const otMessage *aRequest, otCoapType aType, otCoapCode aCode)
{
 800a1a6:	b580      	push	{r7, lr}
 800a1a8:	b086      	sub	sp, #24
 800a1aa:	af00      	add	r7, sp, #0
 800a1ac:	60f8      	str	r0, [r7, #12]
 800a1ae:	60b9      	str	r1, [r7, #8]
 800a1b0:	4611      	mov	r1, r2
 800a1b2:	461a      	mov	r2, r3
 800a1b4:	460b      	mov	r3, r1
 800a1b6:	71fb      	strb	r3, [r7, #7]
 800a1b8:	4613      	mov	r3, r2
 800a1ba:	71bb      	strb	r3, [r7, #6]
  Pre_OtCmdProcessing();
 800a1bc:	f7f7 f8fc 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a1c0:	f7f7 f88c 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a1c4:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_INIT_RESPONSE;
 800a1c6:	697b      	ldr	r3, [r7, #20]
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	f062 0227 	orn	r2, r2, #39	; 0x27
 800a1ce:	701a      	strb	r2, [r3, #0]
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	705a      	strb	r2, [r3, #1]
 800a1d4:	2200      	movs	r2, #0
 800a1d6:	709a      	strb	r2, [r3, #2]
 800a1d8:	2200      	movs	r2, #0
 800a1da:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=4;
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	2200      	movs	r2, #0
 800a1e0:	f042 0204 	orr.w	r2, r2, #4
 800a1e4:	711a      	strb	r2, [r3, #4]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	715a      	strb	r2, [r3, #5]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	719a      	strb	r2, [r3, #6]
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aResponse;
 800a1f2:	68fa      	ldr	r2, [r7, #12]
 800a1f4:	697b      	ldr	r3, [r7, #20]
 800a1f6:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aRequest;
 800a1f8:	68ba      	ldr	r2, [r7, #8]
 800a1fa:	697b      	ldr	r3, [r7, #20]
 800a1fc:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aType;
 800a1fe:	79fa      	ldrb	r2, [r7, #7]
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	611a      	str	r2, [r3, #16]
  p_ot_req->Data[3] = (uint32_t) aCode;
 800a204:	79ba      	ldrb	r2, [r7, #6]
 800a206:	697b      	ldr	r3, [r7, #20]
 800a208:	615a      	str	r2, [r3, #20]

  Ot_Cmd_Transfer();
 800a20a:	f7f7 f8af 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a20e:	f7f7 f871 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a212:	6178      	str	r0, [r7, #20]
  return (otError) p_ot_req->Data[0];
 800a214:	697b      	ldr	r3, [r7, #20]
 800a216:	689b      	ldr	r3, [r3, #8]
 800a218:	b2db      	uxtb	r3, r3
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3718      	adds	r7, #24
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}

0800a222 <otCoapMessageSetToken>:

otError otCoapMessageSetToken(otMessage *aMessage, const uint8_t *aToken, uint8_t aTokenLength)
{
 800a222:	b580      	push	{r7, lr}
 800a224:	b086      	sub	sp, #24
 800a226:	af00      	add	r7, sp, #0
 800a228:	60f8      	str	r0, [r7, #12]
 800a22a:	60b9      	str	r1, [r7, #8]
 800a22c:	4613      	mov	r3, r2
 800a22e:	71fb      	strb	r3, [r7, #7]
  Pre_OtCmdProcessing();
 800a230:	f7f7 f8c2 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a234:	f7f7 f852 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a238:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_SET_TOKEN;
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	2200      	movs	r2, #0
 800a23e:	f062 0226 	orn	r2, r2, #38	; 0x26
 800a242:	701a      	strb	r2, [r3, #0]
 800a244:	2200      	movs	r2, #0
 800a246:	705a      	strb	r2, [r3, #1]
 800a248:	2200      	movs	r2, #0
 800a24a:	709a      	strb	r2, [r3, #2]
 800a24c:	2200      	movs	r2, #0
 800a24e:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=3;
 800a250:	697b      	ldr	r3, [r7, #20]
 800a252:	2200      	movs	r2, #0
 800a254:	f042 0203 	orr.w	r2, r2, #3
 800a258:	711a      	strb	r2, [r3, #4]
 800a25a:	2200      	movs	r2, #0
 800a25c:	715a      	strb	r2, [r3, #5]
 800a25e:	2200      	movs	r2, #0
 800a260:	719a      	strb	r2, [r3, #6]
 800a262:	2200      	movs	r2, #0
 800a264:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800a266:	68fa      	ldr	r2, [r7, #12]
 800a268:	697b      	ldr	r3, [r7, #20]
 800a26a:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aToken;
 800a26c:	68ba      	ldr	r2, [r7, #8]
 800a26e:	697b      	ldr	r3, [r7, #20]
 800a270:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aTokenLength;
 800a272:	79fa      	ldrb	r2, [r7, #7]
 800a274:	697b      	ldr	r3, [r7, #20]
 800a276:	611a      	str	r2, [r3, #16]

  Ot_Cmd_Transfer();
 800a278:	f7f7 f878 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a27c:	f7f7 f83a 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a280:	6178      	str	r0, [r7, #20]
  return (otError) p_ot_req->Data[0];
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	689b      	ldr	r3, [r3, #8]
 800a286:	b2db      	uxtb	r3, r3
}
 800a288:	4618      	mov	r0, r3
 800a28a:	3718      	adds	r7, #24
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bd80      	pop	{r7, pc}

0800a290 <otCoapMessageGenerateToken>:

void otCoapMessageGenerateToken(otMessage *aMessage, uint8_t aTokenLength)
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b084      	sub	sp, #16
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
 800a298:	460b      	mov	r3, r1
 800a29a:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 800a29c:	f7f7 f88c 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a2a0:	f7f7 f81c 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a2a4:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_GENERATE_TOKEN;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	f062 0225 	orn	r2, r2, #37	; 0x25
 800a2ae:	701a      	strb	r2, [r3, #0]
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	705a      	strb	r2, [r3, #1]
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	709a      	strb	r2, [r3, #2]
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=2;
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	2200      	movs	r2, #0
 800a2c0:	f042 0202 	orr.w	r2, r2, #2
 800a2c4:	711a      	strb	r2, [r3, #4]
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	715a      	strb	r2, [r3, #5]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	719a      	strb	r2, [r3, #6]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800a2d2:	687a      	ldr	r2, [r7, #4]
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aTokenLength;
 800a2d8:	78fa      	ldrb	r2, [r7, #3]
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	60da      	str	r2, [r3, #12]

  Ot_Cmd_Transfer();
 800a2de:	f7f7 f845 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a2e2:	f7f7 f807 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a2e6:	60f8      	str	r0, [r7, #12]
}
 800a2e8:	bf00      	nop
 800a2ea:	3710      	adds	r7, #16
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <otCoapMessageAppendUriPathOptions>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError) p_ot_req->Data[0];
}

otError otCoapMessageAppendUriPathOptions(otMessage *aMessage, const char *aUriPath)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b084      	sub	sp, #16
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
 800a2f8:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 800a2fa:	f7f7 f85d 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a2fe:	f7f6 ffed 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a302:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_APPEND_URI_PATH_OPTIONS;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	2200      	movs	r2, #0
 800a308:	f062 0220 	orn	r2, r2, #32
 800a30c:	701a      	strb	r2, [r3, #0]
 800a30e:	2200      	movs	r2, #0
 800a310:	705a      	strb	r2, [r3, #1]
 800a312:	2200      	movs	r2, #0
 800a314:	709a      	strb	r2, [r3, #2]
 800a316:	2200      	movs	r2, #0
 800a318:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=2;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	2200      	movs	r2, #0
 800a31e:	f042 0202 	orr.w	r2, r2, #2
 800a322:	711a      	strb	r2, [r3, #4]
 800a324:	2200      	movs	r2, #0
 800a326:	715a      	strb	r2, [r3, #5]
 800a328:	2200      	movs	r2, #0
 800a32a:	719a      	strb	r2, [r3, #6]
 800a32c:	2200      	movs	r2, #0
 800a32e:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aUriPath;
 800a336:	683a      	ldr	r2, [r7, #0]
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	60da      	str	r2, [r3, #12]

  Ot_Cmd_Transfer();
 800a33c:	f7f7 f816 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a340:	f7f6 ffd8 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a344:	60f8      	str	r0, [r7, #12]
  return (otError) p_ot_req->Data[0];
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	689b      	ldr	r3, [r3, #8]
 800a34a:	b2db      	uxtb	r3, r3
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3710      	adds	r7, #16
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}

0800a354 <otCoapMessageSetPayloadMarker>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError) p_ot_req->Data[0];
}

otError otCoapMessageSetPayloadMarker(otMessage *aMessage)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b084      	sub	sp, #16
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 800a35c:	f7f7 f82c 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a360:	f7f6 ffbc 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a364:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_SET_PAYLOAD_MARKER;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	2200      	movs	r2, #0
 800a36a:	f062 0219 	orn	r2, r2, #25
 800a36e:	701a      	strb	r2, [r3, #0]
 800a370:	2200      	movs	r2, #0
 800a372:	705a      	strb	r2, [r3, #1]
 800a374:	2200      	movs	r2, #0
 800a376:	709a      	strb	r2, [r3, #2]
 800a378:	2200      	movs	r2, #0
 800a37a:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	2200      	movs	r2, #0
 800a380:	f042 0201 	orr.w	r2, r2, #1
 800a384:	711a      	strb	r2, [r3, #4]
 800a386:	2200      	movs	r2, #0
 800a388:	715a      	strb	r2, [r3, #5]
 800a38a:	2200      	movs	r2, #0
 800a38c:	719a      	strb	r2, [r3, #6]
 800a38e:	2200      	movs	r2, #0
 800a390:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800a392:	687a      	ldr	r2, [r7, #4]
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a398:	f7f6 ffe8 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a39c:	f7f6 ffaa 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a3a0:	60f8      	str	r0, [r7, #12]
  return (otError) p_ot_req->Data[0];
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	689b      	ldr	r3, [r3, #8]
 800a3a6:	b2db      	uxtb	r3, r3
}
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	3710      	adds	r7, #16
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}

0800a3b0 <otCoapMessageGetCode>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otCoapType)p_ot_req->Data[0];
}

otCoapCode otCoapMessageGetCode(const otMessage *aMessage)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b084      	sub	sp, #16
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 800a3b8:	f7f6 fffe 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a3bc:	f7f6 ff8e 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a3c0:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_GET_CODE;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	f062 0217 	orn	r2, r2, #23
 800a3ca:	701a      	strb	r2, [r3, #0]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	705a      	strb	r2, [r3, #1]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	709a      	strb	r2, [r3, #2]
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	f042 0201 	orr.w	r2, r2, #1
 800a3e0:	711a      	strb	r2, [r3, #4]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	715a      	strb	r2, [r3, #5]
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	719a      	strb	r2, [r3, #6]
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800a3ee:	687a      	ldr	r2, [r7, #4]
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a3f4:	f7f6 ffba 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a3f8:	f7f6 ff7c 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a3fc:	60f8      	str	r0, [r7, #12]
  return (otCoapCode)p_ot_req->Data[0];
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	689b      	ldr	r3, [r3, #8]
 800a402:	b2db      	uxtb	r3, r3
}
 800a404:	4618      	mov	r0, r3
 800a406:	3710      	adds	r7, #16
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}

0800a40c <otCoapMessageSetCode>:

void otCoapMessageSetCode(otMessage *aMessage, otCoapCode aCode)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b084      	sub	sp, #16
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
 800a414:	460b      	mov	r3, r1
 800a416:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 800a418:	f7f6 ffce 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a41c:	f7f6 ff5e 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a420:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_SET_CODE;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	2200      	movs	r2, #0
 800a426:	f062 0216 	orn	r2, r2, #22
 800a42a:	701a      	strb	r2, [r3, #0]
 800a42c:	2200      	movs	r2, #0
 800a42e:	705a      	strb	r2, [r3, #1]
 800a430:	2200      	movs	r2, #0
 800a432:	709a      	strb	r2, [r3, #2]
 800a434:	2200      	movs	r2, #0
 800a436:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=2;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	2200      	movs	r2, #0
 800a43c:	f042 0202 	orr.w	r2, r2, #2
 800a440:	711a      	strb	r2, [r3, #4]
 800a442:	2200      	movs	r2, #0
 800a444:	715a      	strb	r2, [r3, #5]
 800a446:	2200      	movs	r2, #0
 800a448:	719a      	strb	r2, [r3, #6]
 800a44a:	2200      	movs	r2, #0
 800a44c:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800a44e:	687a      	ldr	r2, [r7, #4]
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aCode;
 800a454:	78fa      	ldrb	r2, [r7, #3]
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	60da      	str	r2, [r3, #12]

  Ot_Cmd_Transfer();
 800a45a:	f7f6 ff87 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a45e:	f7f6 ff49 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a462:	60f8      	str	r0, [r7, #12]
}
 800a464:	bf00      	nop
 800a466:	3710      	adds	r7, #16
 800a468:	46bd      	mov	sp, r7
 800a46a:	bd80      	pop	{r7, pc}

0800a46c <otCoapMessageGetTokenLength>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (uint16_t)p_ot_req->Data[0];
}

uint8_t otCoapMessageGetTokenLength(const otMessage *aMessage)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b084      	sub	sp, #16
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 800a474:	f7f6 ffa0 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a478:	f7f6 ff30 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a47c:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_GET_TOKEN_LENGTH;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	2200      	movs	r2, #0
 800a482:	f062 0213 	orn	r2, r2, #19
 800a486:	701a      	strb	r2, [r3, #0]
 800a488:	2200      	movs	r2, #0
 800a48a:	705a      	strb	r2, [r3, #1]
 800a48c:	2200      	movs	r2, #0
 800a48e:	709a      	strb	r2, [r3, #2]
 800a490:	2200      	movs	r2, #0
 800a492:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	2200      	movs	r2, #0
 800a498:	f042 0201 	orr.w	r2, r2, #1
 800a49c:	711a      	strb	r2, [r3, #4]
 800a49e:	2200      	movs	r2, #0
 800a4a0:	715a      	strb	r2, [r3, #5]
 800a4a2:	2200      	movs	r2, #0
 800a4a4:	719a      	strb	r2, [r3, #6]
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800a4aa:	687a      	ldr	r2, [r7, #4]
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a4b0:	f7f6 ff5c 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a4b4:	f7f6 ff1e 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a4b8:	60f8      	str	r0, [r7, #12]
  return (uint8_t)p_ot_req->Data[0];
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	689b      	ldr	r3, [r3, #8]
 800a4be:	b2db      	uxtb	r3, r3
}
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	3710      	adds	r7, #16
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}

0800a4c8 <otCoapMessageGetToken>:

const uint8_t *otCoapMessageGetToken(const otMessage *aMessage)
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b084      	sub	sp, #16
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 800a4d0:	f7f6 ff72 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a4d4:	f7f6 ff02 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a4d8:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_GET_TOKEN;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	2200      	movs	r2, #0
 800a4de:	f062 0212 	orn	r2, r2, #18
 800a4e2:	701a      	strb	r2, [r3, #0]
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	705a      	strb	r2, [r3, #1]
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	709a      	strb	r2, [r3, #2]
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	f042 0201 	orr.w	r2, r2, #1
 800a4f8:	711a      	strb	r2, [r3, #4]
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	715a      	strb	r2, [r3, #5]
 800a4fe:	2200      	movs	r2, #0
 800a500:	719a      	strb	r2, [r3, #6]
 800a502:	2200      	movs	r2, #0
 800a504:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800a506:	687a      	ldr	r2, [r7, #4]
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a50c:	f7f6 ff2e 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a510:	f7f6 fef0 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a514:	60f8      	str	r0, [r7, #12]
  return (uint8_t *)p_ot_req->Data[0];
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	689b      	ldr	r3, [r3, #8]
}
 800a51a:	4618      	mov	r0, r3
 800a51c:	3710      	adds	r7, #16
 800a51e:	46bd      	mov	sp, r7
 800a520:	bd80      	pop	{r7, pc}

0800a522 <otCoapSendRequestWithParameters>:
                                        otMessage *               aMessage,
                                        const otMessageInfo *     aMessageInfo,
                                        otCoapResponseHandler     aHandler,
                                        void *                    aContext,
                                        const otCoapTxParameters *aTxParameters)
{
 800a522:	b580      	push	{r7, lr}
 800a524:	b086      	sub	sp, #24
 800a526:	af00      	add	r7, sp, #0
 800a528:	60f8      	str	r0, [r7, #12]
 800a52a:	60b9      	str	r1, [r7, #8]
 800a52c:	607a      	str	r2, [r7, #4]
 800a52e:	603b      	str	r3, [r7, #0]
  Pre_OtCmdProcessing();
 800a530:	f7f6 ff42 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a534:	f7f6 fed2 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a538:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_SEND_REQUEST_WITH_PARAMETERS;
 800a53a:	697b      	ldr	r3, [r7, #20]
 800a53c:	2200      	movs	r2, #0
 800a53e:	f062 0209 	orn	r2, r2, #9
 800a542:	701a      	strb	r2, [r3, #0]
 800a544:	2200      	movs	r2, #0
 800a546:	705a      	strb	r2, [r3, #1]
 800a548:	2200      	movs	r2, #0
 800a54a:	709a      	strb	r2, [r3, #2]
 800a54c:	2200      	movs	r2, #0
 800a54e:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=5;
 800a550:	697b      	ldr	r3, [r7, #20]
 800a552:	2200      	movs	r2, #0
 800a554:	f042 0205 	orr.w	r2, r2, #5
 800a558:	711a      	strb	r2, [r3, #4]
 800a55a:	2200      	movs	r2, #0
 800a55c:	715a      	strb	r2, [r3, #5]
 800a55e:	2200      	movs	r2, #0
 800a560:	719a      	strb	r2, [r3, #6]
 800a562:	2200      	movs	r2, #0
 800a564:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800a566:	68ba      	ldr	r2, [r7, #8]
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aMessageInfo;
 800a56c:	687a      	ldr	r2, [r7, #4]
 800a56e:	697b      	ldr	r3, [r7, #20]
 800a570:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aHandler;
 800a572:	683a      	ldr	r2, [r7, #0]
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	611a      	str	r2, [r3, #16]
  p_ot_req->Data[3] = (uint32_t) aContext;
 800a578:	6a3a      	ldr	r2, [r7, #32]
 800a57a:	697b      	ldr	r3, [r7, #20]
 800a57c:	615a      	str	r2, [r3, #20]
  p_ot_req->Data[4] = (uint32_t) aTxParameters;
 800a57e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a580:	697b      	ldr	r3, [r7, #20]
 800a582:	619a      	str	r2, [r3, #24]

  Ot_Cmd_Transfer();
 800a584:	f7f6 fef2 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a588:	f7f6 feb4 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a58c:	6178      	str	r0, [r7, #20]
  return (otError)p_ot_req->Data[0];
 800a58e:	697b      	ldr	r3, [r7, #20]
 800a590:	689b      	ldr	r3, [r3, #8]
 800a592:	b2db      	uxtb	r3, r3
}
 800a594:	4618      	mov	r0, r3
 800a596:	3718      	adds	r7, #24
 800a598:	46bd      	mov	sp, r7
 800a59a:	bd80      	pop	{r7, pc}

0800a59c <otCoapStart>:

otError otCoapStart(otInstance *aInstance, uint16_t aPort)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b084      	sub	sp, #16
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
 800a5a4:	460b      	mov	r3, r1
 800a5a6:	807b      	strh	r3, [r7, #2]
  Pre_OtCmdProcessing();
 800a5a8:	f7f6 ff06 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a5ac:	f7f6 fe96 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a5b0:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_START;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	f062 0207 	orn	r2, r2, #7
 800a5ba:	701a      	strb	r2, [r3, #0]
 800a5bc:	2200      	movs	r2, #0
 800a5be:	705a      	strb	r2, [r3, #1]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	709a      	strb	r2, [r3, #2]
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	f042 0201 	orr.w	r2, r2, #1
 800a5d0:	711a      	strb	r2, [r3, #4]
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	715a      	strb	r2, [r3, #5]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	719a      	strb	r2, [r3, #6]
 800a5da:	2200      	movs	r2, #0
 800a5dc:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint16_t) aPort;
 800a5de:	887a      	ldrh	r2, [r7, #2]
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a5e4:	f7f6 fec2 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a5e8:	f7f6 fe84 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a5ec:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	689b      	ldr	r3, [r3, #8]
 800a5f2:	b2db      	uxtb	r3, r3
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3710      	adds	r7, #16
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}

0800a5fc <otCoapAddResource>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
}
#endif

void otCoapAddResource(otInstance *aInstance, otCoapResource *aResource)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b084      	sub	sp, #16
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
 800a604:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 800a606:	f7f6 fed7 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a60a:	f7f6 fe67 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a60e:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_ADD_RESOURCE;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	2200      	movs	r2, #0
 800a614:	f062 0203 	orn	r2, r2, #3
 800a618:	701a      	strb	r2, [r3, #0]
 800a61a:	2200      	movs	r2, #0
 800a61c:	705a      	strb	r2, [r3, #1]
 800a61e:	2200      	movs	r2, #0
 800a620:	709a      	strb	r2, [r3, #2]
 800a622:	2200      	movs	r2, #0
 800a624:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	2200      	movs	r2, #0
 800a62a:	f042 0201 	orr.w	r2, r2, #1
 800a62e:	711a      	strb	r2, [r3, #4]
 800a630:	2200      	movs	r2, #0
 800a632:	715a      	strb	r2, [r3, #5]
 800a634:	2200      	movs	r2, #0
 800a636:	719a      	strb	r2, [r3, #6]
 800a638:	2200      	movs	r2, #0
 800a63a:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aResource;
 800a63c:	683a      	ldr	r2, [r7, #0]
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a642:	f7f6 fe93 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a646:	f7f6 fe55 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a64a:	60f8      	str	r0, [r7, #12]
}
 800a64c:	bf00      	nop
 800a64e:	3710      	adds	r7, #16
 800a650:	46bd      	mov	sp, r7
 800a652:	bd80      	pop	{r7, pc}

0800a654 <otCoapSendResponseWithParameters>:

otError otCoapSendResponseWithParameters(otInstance *              aInstance,
                                         otMessage *               aMessage,
                                         const otMessageInfo *     aMessageInfo,
                                         const otCoapTxParameters *aTxParameters)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b086      	sub	sp, #24
 800a658:	af00      	add	r7, sp, #0
 800a65a:	60f8      	str	r0, [r7, #12]
 800a65c:	60b9      	str	r1, [r7, #8]
 800a65e:	607a      	str	r2, [r7, #4]
 800a660:	603b      	str	r3, [r7, #0]
  Pre_OtCmdProcessing();
 800a662:	f7f6 fea9 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a666:	f7f6 fe39 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a66a:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_SEND_RESPONSE_WITH_PARAMETERS;
 800a66c:	697b      	ldr	r3, [r7, #20]
 800a66e:	2200      	movs	r2, #0
 800a670:	701a      	strb	r2, [r3, #0]
 800a672:	2200      	movs	r2, #0
 800a674:	f042 0201 	orr.w	r2, r2, #1
 800a678:	705a      	strb	r2, [r3, #1]
 800a67a:	2200      	movs	r2, #0
 800a67c:	709a      	strb	r2, [r3, #2]
 800a67e:	2200      	movs	r2, #0
 800a680:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=3;
 800a682:	697b      	ldr	r3, [r7, #20]
 800a684:	2200      	movs	r2, #0
 800a686:	f042 0203 	orr.w	r2, r2, #3
 800a68a:	711a      	strb	r2, [r3, #4]
 800a68c:	2200      	movs	r2, #0
 800a68e:	715a      	strb	r2, [r3, #5]
 800a690:	2200      	movs	r2, #0
 800a692:	719a      	strb	r2, [r3, #6]
 800a694:	2200      	movs	r2, #0
 800a696:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800a698:	68ba      	ldr	r2, [r7, #8]
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aMessageInfo;
 800a69e:	687a      	ldr	r2, [r7, #4]
 800a6a0:	697b      	ldr	r3, [r7, #20]
 800a6a2:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aTxParameters;
 800a6a4:	683a      	ldr	r2, [r7, #0]
 800a6a6:	697b      	ldr	r3, [r7, #20]
 800a6a8:	611a      	str	r2, [r3, #16]

  Ot_Cmd_Transfer();
 800a6aa:	f7f6 fe5f 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a6ae:	f7f6 fe21 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a6b2:	6178      	str	r0, [r7, #20]
  return (otError)p_ot_req->Data[0];
 800a6b4:	697b      	ldr	r3, [r7, #20]
 800a6b6:	689b      	ldr	r3, [r3, #8]
 800a6b8:	b2db      	uxtb	r3, r3
}
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	3718      	adds	r7, #24
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}

0800a6c2 <otInstanceInitSingle>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otInstance *)p_ot_req->Data[0];
}
#else
otInstance *otInstanceInitSingle(void)
{
 800a6c2:	b580      	push	{r7, lr}
 800a6c4:	b082      	sub	sp, #8
 800a6c6:	af00      	add	r7, sp, #0
  Pre_OtCmdProcessing();
 800a6c8:	f7f6 fe76 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a6cc:	f7f6 fe06 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a6d0:	6078      	str	r0, [r7, #4]

  p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_INIT_SINGLE;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	f062 0235 	orn	r2, r2, #53	; 0x35
 800a6da:	701a      	strb	r2, [r3, #0]
 800a6dc:	2200      	movs	r2, #0
 800a6de:	705a      	strb	r2, [r3, #1]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	709a      	strb	r2, [r3, #2]
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=0;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	2200      	movs	r2, #0
 800a6ec:	711a      	strb	r2, [r3, #4]
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	715a      	strb	r2, [r3, #5]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	719a      	strb	r2, [r3, #6]
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	71da      	strb	r2, [r3, #7]

  Ot_Cmd_Transfer();
 800a6fa:	f7f6 fe37 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a6fe:	f7f6 fdf9 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a702:	6078      	str	r0, [r7, #4]
  return (otInstance *)p_ot_req->Data[0];
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	689b      	ldr	r3, [r3, #8]
}
 800a708:	4618      	mov	r0, r3
 800a70a:	3708      	adds	r7, #8
 800a70c:	46bd      	mov	sp, r7
 800a70e:	bd80      	pop	{r7, pc}

0800a710 <otInstanceFinalize>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (bool)p_ot_req->Data[0];
}

void otInstanceFinalize(otInstance *aInstance)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b084      	sub	sp, #16
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 800a718:	f7f6 fe4e 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a71c:	f7f6 fdde 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a720:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_FINALIZE;
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	2200      	movs	r2, #0
 800a726:	f062 0233 	orn	r2, r2, #51	; 0x33
 800a72a:	701a      	strb	r2, [r3, #0]
 800a72c:	2200      	movs	r2, #0
 800a72e:	705a      	strb	r2, [r3, #1]
 800a730:	2200      	movs	r2, #0
 800a732:	709a      	strb	r2, [r3, #2]
 800a734:	2200      	movs	r2, #0
 800a736:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=0;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	2200      	movs	r2, #0
 800a73c:	711a      	strb	r2, [r3, #4]
 800a73e:	2200      	movs	r2, #0
 800a740:	715a      	strb	r2, [r3, #5]
 800a742:	2200      	movs	r2, #0
 800a744:	719a      	strb	r2, [r3, #6]
 800a746:	2200      	movs	r2, #0
 800a748:	71da      	strb	r2, [r3, #7]

  Ot_Cmd_Transfer();
 800a74a:	f7f6 fe0f 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a74e:	f7f6 fdd1 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a752:	60f8      	str	r0, [r7, #12]
}
 800a754:	bf00      	nop
 800a756:	3710      	adds	r7, #16
 800a758:	46bd      	mov	sp, r7
 800a75a:	bd80      	pop	{r7, pc}

0800a75c <otSetStateChangedCallback>:
#endif

#if OPENTHREAD_MTD || OPENTHREAD_FTD
otError otSetStateChangedCallback(otInstance *aInstance, otStateChangedCallback aCallback,
    void *aContext)
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b086      	sub	sp, #24
 800a760:	af00      	add	r7, sp, #0
 800a762:	60f8      	str	r0, [r7, #12]
 800a764:	60b9      	str	r1, [r7, #8]
 800a766:	607a      	str	r2, [r7, #4]
  Pre_OtCmdProcessing();
 800a768:	f7f6 fe26 	bl	80013b8 <Pre_OtCmdProcessing>
  /* Store the callback function */
  otStateChangedCb = aCallback;
 800a76c:	4a15      	ldr	r2, [pc, #84]	; (800a7c4 <otSetStateChangedCallback+0x68>)
 800a76e:	68bb      	ldr	r3, [r7, #8]
 800a770:	6013      	str	r3, [r2, #0]
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a772:	f7f6 fdb3 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a776:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_SET_STATE_CHANGED_CALLBACK;
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	2200      	movs	r2, #0
 800a77c:	f062 0232 	orn	r2, r2, #50	; 0x32
 800a780:	701a      	strb	r2, [r3, #0]
 800a782:	2200      	movs	r2, #0
 800a784:	705a      	strb	r2, [r3, #1]
 800a786:	2200      	movs	r2, #0
 800a788:	709a      	strb	r2, [r3, #2]
 800a78a:	2200      	movs	r2, #0
 800a78c:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a78e:	697b      	ldr	r3, [r7, #20]
 800a790:	2200      	movs	r2, #0
 800a792:	f042 0201 	orr.w	r2, r2, #1
 800a796:	711a      	strb	r2, [r3, #4]
 800a798:	2200      	movs	r2, #0
 800a79a:	715a      	strb	r2, [r3, #5]
 800a79c:	2200      	movs	r2, #0
 800a79e:	719a      	strb	r2, [r3, #6]
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aContext;
 800a7a4:	687a      	ldr	r2, [r7, #4]
 800a7a6:	697b      	ldr	r3, [r7, #20]
 800a7a8:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a7aa:	f7f6 fddf 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a7ae:	f7f6 fda1 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a7b2:	6178      	str	r0, [r7, #20]
  return (otError)p_ot_req->Data[0];
 800a7b4:	697b      	ldr	r3, [r7, #20]
 800a7b6:	689b      	ldr	r3, [r3, #8]
 800a7b8:	b2db      	uxtb	r3, r3
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3718      	adds	r7, #24
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}
 800a7c2:	bf00      	nop
 800a7c4:	2000079c 	.word	0x2000079c

0800a7c8 <otInstanceErasePersistentInfo>:

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
}

otError otInstanceErasePersistentInfo(otInstance *aInstance)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b084      	sub	sp, #16
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 800a7d0:	f7f6 fdf2 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a7d4:	f7f6 fd82 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a7d8:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_ERASE_PERSISTENT_INFO;
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	2200      	movs	r2, #0
 800a7de:	f062 022c 	orn	r2, r2, #44	; 0x2c
 800a7e2:	701a      	strb	r2, [r3, #0]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	705a      	strb	r2, [r3, #1]
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	709a      	strb	r2, [r3, #2]
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=0;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	711a      	strb	r2, [r3, #4]
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	715a      	strb	r2, [r3, #5]
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	719a      	strb	r2, [r3, #6]
 800a7fe:	2200      	movs	r2, #0
 800a800:	71da      	strb	r2, [r3, #7]

  Ot_Cmd_Transfer();
 800a802:	f7f6 fdb3 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a806:	f7f6 fd75 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a80a:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	689b      	ldr	r3, [r3, #8]
 800a810:	b2db      	uxtb	r3, r3
}
 800a812:	4618      	mov	r0, r3
 800a814:	3710      	adds	r7, #16
 800a816:	46bd      	mov	sp, r7
 800a818:	bd80      	pop	{r7, pc}

0800a81a <otIp6SetEnabled>:
#if OPENTHREAD_FTD && OPENTHREAD_CONFIG_TMF_PROXY_MLR_ENABLE && OPENTHREAD_CONFIG_COMMISSIONER_ENABLE
extern otIp6RegisterMulticastListenersCallback otIp6RegisterMulticastListenersCb;
#endif // OPENTHREAD_FTD && OPENTHREAD_CONFIG_TMF_PROXY_MLR_ENABLE && OPENTHREAD_CONFIG_COMMISSIONER_ENABLE

otError otIp6SetEnabled(otInstance *aInstance, bool aEnabled)
{
 800a81a:	b580      	push	{r7, lr}
 800a81c:	b084      	sub	sp, #16
 800a81e:	af00      	add	r7, sp, #0
 800a820:	6078      	str	r0, [r7, #4]
 800a822:	460b      	mov	r3, r1
 800a824:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 800a826:	f7f6 fdc7 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a82a:	f7f6 fd57 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a82e:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_IP6_SET_ENABLED;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	2200      	movs	r2, #0
 800a834:	f042 023c 	orr.w	r2, r2, #60	; 0x3c
 800a838:	701a      	strb	r2, [r3, #0]
 800a83a:	2200      	movs	r2, #0
 800a83c:	705a      	strb	r2, [r3, #1]
 800a83e:	2200      	movs	r2, #0
 800a840:	709a      	strb	r2, [r3, #2]
 800a842:	2200      	movs	r2, #0
 800a844:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2200      	movs	r2, #0
 800a84a:	f042 0201 	orr.w	r2, r2, #1
 800a84e:	711a      	strb	r2, [r3, #4]
 800a850:	2200      	movs	r2, #0
 800a852:	715a      	strb	r2, [r3, #5]
 800a854:	2200      	movs	r2, #0
 800a856:	719a      	strb	r2, [r3, #6]
 800a858:	2200      	movs	r2, #0
 800a85a:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aEnabled;
 800a85c:	78fa      	ldrb	r2, [r7, #3]
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a862:	f7f6 fd83 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a866:	f7f6 fd45 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a86a:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	689b      	ldr	r3, [r3, #8]
 800a870:	b2db      	uxtb	r3, r3
}
 800a872:	4618      	mov	r0, r3
 800a874:	3710      	adds	r7, #16
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}

0800a87a <otLinkSetChannel>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (uint8_t)p_ot_req->Data[0];
}

otError otLinkSetChannel(otInstance *aInstance, uint8_t aChannel)
{
 800a87a:	b580      	push	{r7, lr}
 800a87c:	b084      	sub	sp, #16
 800a87e:	af00      	add	r7, sp, #0
 800a880:	6078      	str	r0, [r7, #4]
 800a882:	460b      	mov	r3, r1
 800a884:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 800a886:	f7f6 fd97 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a88a:	f7f6 fd27 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a88e:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_LINK_SET_CHANNEL;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	2200      	movs	r2, #0
 800a894:	f042 0207 	orr.w	r2, r2, #7
 800a898:	701a      	strb	r2, [r3, #0]
 800a89a:	2200      	movs	r2, #0
 800a89c:	705a      	strb	r2, [r3, #1]
 800a89e:	2200      	movs	r2, #0
 800a8a0:	709a      	strb	r2, [r3, #2]
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	2200      	movs	r2, #0
 800a8aa:	f042 0201 	orr.w	r2, r2, #1
 800a8ae:	711a      	strb	r2, [r3, #4]
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	715a      	strb	r2, [r3, #5]
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	719a      	strb	r2, [r3, #6]
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aChannel;
 800a8bc:	78fa      	ldrb	r2, [r7, #3]
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a8c2:	f7f6 fd53 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a8c6:	f7f6 fd15 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a8ca:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	689b      	ldr	r3, [r3, #8]
 800a8d0:	b2db      	uxtb	r3, r3
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	3710      	adds	r7, #16
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	bd80      	pop	{r7, pc}

0800a8da <otLinkGetFactoryAssignedIeeeEui64>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

void otLinkGetFactoryAssignedIeeeEui64(otInstance *aInstance, otExtAddress *aEui64)
{
 800a8da:	b580      	push	{r7, lr}
 800a8dc:	b084      	sub	sp, #16
 800a8de:	af00      	add	r7, sp, #0
 800a8e0:	6078      	str	r0, [r7, #4]
 800a8e2:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 800a8e4:	f7f6 fd68 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a8e8:	f7f6 fcf8 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a8ec:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_LINK_GET_FACTORY_ASSIGNED_EUI64;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	f042 020c 	orr.w	r2, r2, #12
 800a8f6:	701a      	strb	r2, [r3, #0]
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	705a      	strb	r2, [r3, #1]
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	709a      	strb	r2, [r3, #2]
 800a900:	2200      	movs	r2, #0
 800a902:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	2200      	movs	r2, #0
 800a908:	f042 0201 	orr.w	r2, r2, #1
 800a90c:	711a      	strb	r2, [r3, #4]
 800a90e:	2200      	movs	r2, #0
 800a910:	715a      	strb	r2, [r3, #5]
 800a912:	2200      	movs	r2, #0
 800a914:	719a      	strb	r2, [r3, #6]
 800a916:	2200      	movs	r2, #0
 800a918:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aEui64;
 800a91a:	683a      	ldr	r2, [r7, #0]
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a920:	f7f6 fd24 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a924:	f7f6 fce6 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a928:	60f8      	str	r0, [r7, #12]
}
 800a92a:	bf00      	nop
 800a92c:	3710      	adds	r7, #16
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}

0800a932 <otLinkSetPanId>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otPanId)p_ot_req->Data[0];
}

otError otLinkSetPanId(otInstance *aInstance, otPanId aPanId)
{
 800a932:	b580      	push	{r7, lr}
 800a934:	b084      	sub	sp, #16
 800a936:	af00      	add	r7, sp, #0
 800a938:	6078      	str	r0, [r7, #4]
 800a93a:	460b      	mov	r3, r1
 800a93c:	807b      	strh	r3, [r7, #2]
  Pre_OtCmdProcessing();
 800a93e:	f7f6 fd3b 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a942:	f7f6 fccb 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a946:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_LINK_SET_PANID;
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	2200      	movs	r2, #0
 800a94c:	f042 020e 	orr.w	r2, r2, #14
 800a950:	701a      	strb	r2, [r3, #0]
 800a952:	2200      	movs	r2, #0
 800a954:	705a      	strb	r2, [r3, #1]
 800a956:	2200      	movs	r2, #0
 800a958:	709a      	strb	r2, [r3, #2]
 800a95a:	2200      	movs	r2, #0
 800a95c:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	2200      	movs	r2, #0
 800a962:	f042 0201 	orr.w	r2, r2, #1
 800a966:	711a      	strb	r2, [r3, #4]
 800a968:	2200      	movs	r2, #0
 800a96a:	715a      	strb	r2, [r3, #5]
 800a96c:	2200      	movs	r2, #0
 800a96e:	719a      	strb	r2, [r3, #6]
 800a970:	2200      	movs	r2, #0
 800a972:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aPanId;
 800a974:	887a      	ldrh	r2, [r7, #2]
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a97a:	f7f6 fcf7 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a97e:	f7f6 fcb9 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a982:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	689b      	ldr	r3, [r3, #8]
 800a988:	b2db      	uxtb	r3, r3
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	3710      	adds	r7, #16
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}

0800a992 <otLinkSetPollPeriod>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (uint32_t)p_ot_req->Data[0];
}

otError otLinkSetPollPeriod(otInstance *aInstance, uint32_t aPollPeriod)
{
 800a992:	b580      	push	{r7, lr}
 800a994:	b084      	sub	sp, #16
 800a996:	af00      	add	r7, sp, #0
 800a998:	6078      	str	r0, [r7, #4]
 800a99a:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 800a99c:	f7f6 fd0c 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a9a0:	f7f6 fc9c 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800a9a4:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_LINK_SET_POLL_PERIOD;
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	f042 0210 	orr.w	r2, r2, #16
 800a9ae:	701a      	strb	r2, [r3, #0]
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	705a      	strb	r2, [r3, #1]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	709a      	strb	r2, [r3, #2]
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	2200      	movs	r2, #0
 800a9c0:	f042 0201 	orr.w	r2, r2, #1
 800a9c4:	711a      	strb	r2, [r3, #4]
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	715a      	strb	r2, [r3, #5]
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	719a      	strb	r2, [r3, #6]
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aPollPeriod;
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	683a      	ldr	r2, [r7, #0]
 800a9d6:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a9d8:	f7f6 fcc8 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a9dc:	f7f6 fc8a 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a9e0:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	689b      	ldr	r3, [r3, #8]
 800a9e6:	b2db      	uxtb	r3, r3
}
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	3710      	adds	r7, #16
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}

0800a9f0 <otMessageFree>:
#include "thread.h"
#include "message.h"


void otMessageFree(otMessage *aMessage)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b084      	sub	sp, #16
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 800a9f8:	f7f6 fcde 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a9fc:	f7f6 fc6e 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800aa00:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_FREE;
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	2200      	movs	r2, #0
 800aa06:	f042 0216 	orr.w	r2, r2, #22
 800aa0a:	701a      	strb	r2, [r3, #0]
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	f042 0201 	orr.w	r2, r2, #1
 800aa12:	705a      	strb	r2, [r3, #1]
 800aa14:	2200      	movs	r2, #0
 800aa16:	709a      	strb	r2, [r3, #2]
 800aa18:	2200      	movs	r2, #0
 800aa1a:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	2200      	movs	r2, #0
 800aa20:	f042 0201 	orr.w	r2, r2, #1
 800aa24:	711a      	strb	r2, [r3, #4]
 800aa26:	2200      	movs	r2, #0
 800aa28:	715a      	strb	r2, [r3, #5]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	719a      	strb	r2, [r3, #6]
 800aa2e:	2200      	movs	r2, #0
 800aa30:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800aa32:	687a      	ldr	r2, [r7, #4]
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800aa38:	f7f6 fc98 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800aa3c:	f7f6 fc5a 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800aa40:	60f8      	str	r0, [r7, #12]
}
 800aa42:	bf00      	nop
 800aa44:	3710      	adds	r7, #16
 800aa46:	46bd      	mov	sp, r7
 800aa48:	bd80      	pop	{r7, pc}

0800aa4a <otMessageGetOffset>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

uint16_t otMessageGetOffset(const otMessage *aMessage)
{
 800aa4a:	b580      	push	{r7, lr}
 800aa4c:	b084      	sub	sp, #16
 800aa4e:	af00      	add	r7, sp, #0
 800aa50:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 800aa52:	f7f6 fcb1 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800aa56:	f7f6 fc41 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800aa5a:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_GET_OFFSET;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	2200      	movs	r2, #0
 800aa60:	f042 0219 	orr.w	r2, r2, #25
 800aa64:	701a      	strb	r2, [r3, #0]
 800aa66:	2200      	movs	r2, #0
 800aa68:	f042 0201 	orr.w	r2, r2, #1
 800aa6c:	705a      	strb	r2, [r3, #1]
 800aa6e:	2200      	movs	r2, #0
 800aa70:	709a      	strb	r2, [r3, #2]
 800aa72:	2200      	movs	r2, #0
 800aa74:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	2200      	movs	r2, #0
 800aa7a:	f042 0201 	orr.w	r2, r2, #1
 800aa7e:	711a      	strb	r2, [r3, #4]
 800aa80:	2200      	movs	r2, #0
 800aa82:	715a      	strb	r2, [r3, #5]
 800aa84:	2200      	movs	r2, #0
 800aa86:	719a      	strb	r2, [r3, #6]
 800aa88:	2200      	movs	r2, #0
 800aa8a:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800aa8c:	687a      	ldr	r2, [r7, #4]
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800aa92:	f7f6 fc6b 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800aa96:	f7f6 fc2d 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800aa9a:	60f8      	str	r0, [r7, #12]
  return (uint16_t)p_ot_req->Data[0];
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	689b      	ldr	r3, [r3, #8]
 800aaa0:	b29b      	uxth	r3, r3
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	3710      	adds	r7, #16
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}

0800aaaa <otMessageAppend>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (int8_t)p_ot_req->Data[0];
}

otError otMessageAppend(otMessage *aMessage, const void *aBuf, uint16_t aLength)
{
 800aaaa:	b580      	push	{r7, lr}
 800aaac:	b086      	sub	sp, #24
 800aaae:	af00      	add	r7, sp, #0
 800aab0:	60f8      	str	r0, [r7, #12]
 800aab2:	60b9      	str	r1, [r7, #8]
 800aab4:	4613      	mov	r3, r2
 800aab6:	80fb      	strh	r3, [r7, #6]
  Pre_OtCmdProcessing();
 800aab8:	f7f6 fc7e 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800aabc:	f7f6 fc0e 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800aac0:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_APPEND;
 800aac2:	697b      	ldr	r3, [r7, #20]
 800aac4:	2200      	movs	r2, #0
 800aac6:	f042 021e 	orr.w	r2, r2, #30
 800aaca:	701a      	strb	r2, [r3, #0]
 800aacc:	2200      	movs	r2, #0
 800aace:	f042 0201 	orr.w	r2, r2, #1
 800aad2:	705a      	strb	r2, [r3, #1]
 800aad4:	2200      	movs	r2, #0
 800aad6:	709a      	strb	r2, [r3, #2]
 800aad8:	2200      	movs	r2, #0
 800aada:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=3;
 800aadc:	697b      	ldr	r3, [r7, #20]
 800aade:	2200      	movs	r2, #0
 800aae0:	f042 0203 	orr.w	r2, r2, #3
 800aae4:	711a      	strb	r2, [r3, #4]
 800aae6:	2200      	movs	r2, #0
 800aae8:	715a      	strb	r2, [r3, #5]
 800aaea:	2200      	movs	r2, #0
 800aaec:	719a      	strb	r2, [r3, #6]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800aaf2:	68fa      	ldr	r2, [r7, #12]
 800aaf4:	697b      	ldr	r3, [r7, #20]
 800aaf6:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aBuf;
 800aaf8:	68ba      	ldr	r2, [r7, #8]
 800aafa:	697b      	ldr	r3, [r7, #20]
 800aafc:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aLength;
 800aafe:	88fa      	ldrh	r2, [r7, #6]
 800ab00:	697b      	ldr	r3, [r7, #20]
 800ab02:	611a      	str	r2, [r3, #16]

  Ot_Cmd_Transfer();
 800ab04:	f7f6 fc32 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800ab08:	f7f6 fbf4 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800ab0c:	6178      	str	r0, [r7, #20]
  return (otError)p_ot_req->Data[0];
 800ab0e:	697b      	ldr	r3, [r7, #20]
 800ab10:	689b      	ldr	r3, [r3, #8]
 800ab12:	b2db      	uxtb	r3, r3
}
 800ab14:	4618      	mov	r0, r3
 800ab16:	3718      	adds	r7, #24
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	bd80      	pop	{r7, pc}

0800ab1c <otMessageRead>:

uint16_t otMessageRead(const otMessage *aMessage, uint16_t aOffset, void *aBuf, uint16_t aLength)
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b086      	sub	sp, #24
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	60f8      	str	r0, [r7, #12]
 800ab24:	607a      	str	r2, [r7, #4]
 800ab26:	461a      	mov	r2, r3
 800ab28:	460b      	mov	r3, r1
 800ab2a:	817b      	strh	r3, [r7, #10]
 800ab2c:	4613      	mov	r3, r2
 800ab2e:	813b      	strh	r3, [r7, #8]
  Pre_OtCmdProcessing();
 800ab30:	f7f6 fc42 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800ab34:	f7f6 fbd2 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800ab38:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_READ;
 800ab3a:	697b      	ldr	r3, [r7, #20]
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	f042 021f 	orr.w	r2, r2, #31
 800ab42:	701a      	strb	r2, [r3, #0]
 800ab44:	2200      	movs	r2, #0
 800ab46:	f042 0201 	orr.w	r2, r2, #1
 800ab4a:	705a      	strb	r2, [r3, #1]
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	709a      	strb	r2, [r3, #2]
 800ab50:	2200      	movs	r2, #0
 800ab52:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=4;
 800ab54:	697b      	ldr	r3, [r7, #20]
 800ab56:	2200      	movs	r2, #0
 800ab58:	f042 0204 	orr.w	r2, r2, #4
 800ab5c:	711a      	strb	r2, [r3, #4]
 800ab5e:	2200      	movs	r2, #0
 800ab60:	715a      	strb	r2, [r3, #5]
 800ab62:	2200      	movs	r2, #0
 800ab64:	719a      	strb	r2, [r3, #6]
 800ab66:	2200      	movs	r2, #0
 800ab68:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800ab6a:	68fa      	ldr	r2, [r7, #12]
 800ab6c:	697b      	ldr	r3, [r7, #20]
 800ab6e:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aOffset;
 800ab70:	897a      	ldrh	r2, [r7, #10]
 800ab72:	697b      	ldr	r3, [r7, #20]
 800ab74:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aBuf;
 800ab76:	687a      	ldr	r2, [r7, #4]
 800ab78:	697b      	ldr	r3, [r7, #20]
 800ab7a:	611a      	str	r2, [r3, #16]
  p_ot_req->Data[3] = (uint32_t) aLength;
 800ab7c:	893a      	ldrh	r2, [r7, #8]
 800ab7e:	697b      	ldr	r3, [r7, #20]
 800ab80:	615a      	str	r2, [r3, #20]

  Ot_Cmd_Transfer();
 800ab82:	f7f6 fbf3 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800ab86:	f7f6 fbb5 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800ab8a:	6178      	str	r0, [r7, #20]
  return (uint16_t)p_ot_req->Data[0];
 800ab8c:	697b      	ldr	r3, [r7, #20]
 800ab8e:	689b      	ldr	r3, [r3, #8]
 800ab90:	b29b      	uxth	r3, r3
}
 800ab92:	4618      	mov	r0, r3
 800ab94:	3718      	adds	r7, #24
 800ab96:	46bd      	mov	sp, r7
 800ab98:	bd80      	pop	{r7, pc}
	...

0800ab9c <OpenThread_CallBack_Processing>:
 * @param  None
 * @retval None
 */

HAL_StatusTypeDef OpenThread_CallBack_Processing(void)
{
 800ab9c:	b5b0      	push	{r4, r5, r7, lr}
 800ab9e:	b084      	sub	sp, #16
 800aba0:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef status = HAL_OK;
 800aba2:	2300      	movs	r3, #0
 800aba4:	71fb      	strb	r3, [r7, #7]

  /* Get pointer on received event buffer from M0 */
  Thread_OT_Cmd_Request_t* p_notification = THREAD_Get_NotificationPayloadBuffer();
 800aba6:	f7f6 fbb1 	bl	800130c <THREAD_Get_NotificationPayloadBuffer>
 800abaa:	6038      	str	r0, [r7, #0]

  switch(p_notification->ID)
 800abac:	683b      	ldr	r3, [r7, #0]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	3b01      	subs	r3, #1
 800abb2:	2b48      	cmp	r3, #72	; 0x48
 800abb4:	f200 8543 	bhi.w	800b63e <OpenThread_CallBack_Processing+0xaa2>
 800abb8:	a201      	add	r2, pc, #4	; (adr r2, 800abc0 <OpenThread_CallBack_Processing+0x24>)
 800abba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abbe:	bf00      	nop
 800abc0:	0800af2b 	.word	0x0800af2b
 800abc4:	0800afe3 	.word	0x0800afe3
 800abc8:	0800b03b 	.word	0x0800b03b
 800abcc:	0800b0e7 	.word	0x0800b0e7
 800abd0:	0800b0f3 	.word	0x0800b0f3
 800abd4:	0800b111 	.word	0x0800b111
 800abd8:	0800b63f 	.word	0x0800b63f
 800abdc:	0800b13b 	.word	0x0800b13b
 800abe0:	0800b155 	.word	0x0800b155
 800abe4:	0800b189 	.word	0x0800b189
 800abe8:	0800b1a7 	.word	0x0800b1a7
 800abec:	0800b1c5 	.word	0x0800b1c5
 800abf0:	0800b63f 	.word	0x0800b63f
 800abf4:	0800b1ef 	.word	0x0800b1ef
 800abf8:	0800b251 	.word	0x0800b251
 800abfc:	0800b277 	.word	0x0800b277
 800ac00:	0800b297 	.word	0x0800b297
 800ac04:	0800b2b5 	.word	0x0800b2b5
 800ac08:	0800b63f 	.word	0x0800b63f
 800ac0c:	0800b2dd 	.word	0x0800b2dd
 800ac10:	0800b305 	.word	0x0800b305
 800ac14:	0800b63f 	.word	0x0800b63f
 800ac18:	0800b323 	.word	0x0800b323
 800ac1c:	0800b347 	.word	0x0800b347
 800ac20:	0800b371 	.word	0x0800b371
 800ac24:	0800ad51 	.word	0x0800ad51
 800ac28:	0800ad75 	.word	0x0800ad75
 800ac2c:	0800ad99 	.word	0x0800ad99
 800ac30:	0800adc3 	.word	0x0800adc3
 800ac34:	0800b63f 	.word	0x0800b63f
 800ac38:	0800b391 	.word	0x0800b391
 800ac3c:	0800b63f 	.word	0x0800b63f
 800ac40:	0800b63f 	.word	0x0800b63f
 800ac44:	0800b63f 	.word	0x0800b63f
 800ac48:	0800b63f 	.word	0x0800b63f
 800ac4c:	0800b63f 	.word	0x0800b63f
 800ac50:	0800b019 	.word	0x0800b019
 800ac54:	0800b079 	.word	0x0800b079
 800ac58:	0800b09f 	.word	0x0800b09f
 800ac5c:	0800b0c5 	.word	0x0800b0c5
 800ac60:	0800b3b3 	.word	0x0800b3b3
 800ac64:	0800b3f1 	.word	0x0800b3f1
 800ac68:	0800b409 	.word	0x0800b409
 800ac6c:	0800af47 	.word	0x0800af47
 800ac70:	0800afad 	.word	0x0800afad
 800ac74:	0800b63f 	.word	0x0800b63f
 800ac78:	0800aded 	.word	0x0800aded
 800ac7c:	0800ae0d 	.word	0x0800ae0d
 800ac80:	0800ae2d 	.word	0x0800ae2d
 800ac84:	0800ae4d 	.word	0x0800ae4d
 800ac88:	0800ae6f 	.word	0x0800ae6f
 800ac8c:	0800ae91 	.word	0x0800ae91
 800ac90:	0800b63f 	.word	0x0800b63f
 800ac94:	0800b63f 	.word	0x0800b63f
 800ac98:	0800ace5 	.word	0x0800ace5
 800ac9c:	0800ad09 	.word	0x0800ad09
 800aca0:	0800ad2d 	.word	0x0800ad2d
 800aca4:	0800b63f 	.word	0x0800b63f
 800aca8:	0800b63f 	.word	0x0800b63f
 800acac:	0800aeb3 	.word	0x0800aeb3
 800acb0:	0800aed1 	.word	0x0800aed1
 800acb4:	0800b63f 	.word	0x0800b63f
 800acb8:	0800af03 	.word	0x0800af03
 800acbc:	0800afc5 	.word	0x0800afc5
 800acc0:	0800b437 	.word	0x0800b437
 800acc4:	0800b455 	.word	0x0800b455
 800acc8:	0800b473 	.word	0x0800b473
 800accc:	0800b4f1 	.word	0x0800b4f1
 800acd0:	0800b51f 	.word	0x0800b51f
 800acd4:	0800b563 	.word	0x0800b563
 800acd8:	0800b5cd 	.word	0x0800b5cd
 800acdc:	0800b60b 	.word	0x0800b60b
 800ace0:	0800b597 	.word	0x0800b597
  {
  case MSG_M0TOM4_BACKBONE_ROUTER_DOMAIN_PREFIX_CB:
    if (otBackboneRouterDomainPrefixCb != NULL)
 800ace4:	4b9f      	ldr	r3, [pc, #636]	; (800af64 <OpenThread_CallBack_Processing+0x3c8>)
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	f000 84ab 	beq.w	800b644 <OpenThread_CallBack_Processing+0xaa8>
    {
      otBackboneRouterDomainPrefixCb((void*) p_notification->Data[0],
 800acee:	4b9d      	ldr	r3, [pc, #628]	; (800af64 <OpenThread_CallBack_Processing+0x3c8>)
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	683a      	ldr	r2, [r7, #0]
 800acf4:	6892      	ldr	r2, [r2, #8]
 800acf6:	4610      	mov	r0, r2
          (otBackboneRouterDomainPrefixEvent) p_notification->Data[1],
 800acf8:	683a      	ldr	r2, [r7, #0]
 800acfa:	68d2      	ldr	r2, [r2, #12]
      otBackboneRouterDomainPrefixCb((void*) p_notification->Data[0],
 800acfc:	b2d1      	uxtb	r1, r2
          (const otIp6Prefix *) p_notification->Data[2]);
 800acfe:	683a      	ldr	r2, [r7, #0]
 800ad00:	6912      	ldr	r2, [r2, #16]
      otBackboneRouterDomainPrefixCb((void*) p_notification->Data[0],
 800ad02:	4798      	blx	r3
    }
    break;
 800ad04:	f000 bc9e 	b.w	800b644 <OpenThread_CallBack_Processing+0xaa8>
  case MSG_M0TOM4_BACKBONE_ROUTER_MULTICAST_LISTENER_CB:
    if (otBackboneRouterMulticastListenerCb != NULL)
 800ad08:	4b97      	ldr	r3, [pc, #604]	; (800af68 <OpenThread_CallBack_Processing+0x3cc>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	f000 849b 	beq.w	800b648 <OpenThread_CallBack_Processing+0xaac>
    {
      otBackboneRouterMulticastListenerCb((void*) p_notification->Data[0],
 800ad12:	4b95      	ldr	r3, [pc, #596]	; (800af68 <OpenThread_CallBack_Processing+0x3cc>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	683a      	ldr	r2, [r7, #0]
 800ad18:	6892      	ldr	r2, [r2, #8]
 800ad1a:	4610      	mov	r0, r2
          (otBackboneRouterMulticastListenerEvent) p_notification->Data[1],
 800ad1c:	683a      	ldr	r2, [r7, #0]
 800ad1e:	68d2      	ldr	r2, [r2, #12]
      otBackboneRouterMulticastListenerCb((void*) p_notification->Data[0],
 800ad20:	b2d1      	uxtb	r1, r2
          (const otIp6Address *) p_notification->Data[2]);
 800ad22:	683a      	ldr	r2, [r7, #0]
 800ad24:	6912      	ldr	r2, [r2, #16]
      otBackboneRouterMulticastListenerCb((void*) p_notification->Data[0],
 800ad26:	4798      	blx	r3
    }
    break;
 800ad28:	f000 bc8e 	b.w	800b648 <OpenThread_CallBack_Processing+0xaac>
  case MSG_M0TOM4_BACKBONE_ROUTER_ND_PROXY_CB:
    if (otBackboneRouterNdProxyCb != NULL)
 800ad2c:	4b8f      	ldr	r3, [pc, #572]	; (800af6c <OpenThread_CallBack_Processing+0x3d0>)
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	f000 848b 	beq.w	800b64c <OpenThread_CallBack_Processing+0xab0>
    {
      otBackboneRouterNdProxyCb((void*) p_notification->Data[0],
 800ad36:	4b8d      	ldr	r3, [pc, #564]	; (800af6c <OpenThread_CallBack_Processing+0x3d0>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	683a      	ldr	r2, [r7, #0]
 800ad3c:	6892      	ldr	r2, [r2, #8]
 800ad3e:	4610      	mov	r0, r2
          (otBackboneRouterNdProxyEvent) p_notification->Data[1],
 800ad40:	683a      	ldr	r2, [r7, #0]
 800ad42:	68d2      	ldr	r2, [r2, #12]
      otBackboneRouterNdProxyCb((void*) p_notification->Data[0],
 800ad44:	b2d1      	uxtb	r1, r2
          (const otIp6Address *) p_notification->Data[2]);
 800ad46:	683a      	ldr	r2, [r7, #0]
 800ad48:	6912      	ldr	r2, [r2, #16]
      otBackboneRouterNdProxyCb((void*) p_notification->Data[0],
 800ad4a:	4798      	blx	r3
    }
    break;
 800ad4c:	f000 bc7e 	b.w	800b64c <OpenThread_CallBack_Processing+0xab0>
  case MSG_M0TOM4_LINK_METRICS_MGMT_RESPONSE_ENHACK_PROBING_CB:
    if (otLinkMetricsMgmtResponseCb1 != NULL)
 800ad50:	4b87      	ldr	r3, [pc, #540]	; (800af70 <OpenThread_CallBack_Processing+0x3d4>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	f000 847b 	beq.w	800b650 <OpenThread_CallBack_Processing+0xab4>
    {
      otLinkMetricsMgmtResponseCb1((const otIp6Address *) p_notification->Data[0],
 800ad5a:	4b85      	ldr	r3, [pc, #532]	; (800af70 <OpenThread_CallBack_Processing+0x3d4>)
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	683a      	ldr	r2, [r7, #0]
 800ad60:	6892      	ldr	r2, [r2, #8]
 800ad62:	4610      	mov	r0, r2
          (uint8_t) p_notification->Data[1],
 800ad64:	683a      	ldr	r2, [r7, #0]
 800ad66:	68d2      	ldr	r2, [r2, #12]
      otLinkMetricsMgmtResponseCb1((const otIp6Address *) p_notification->Data[0],
 800ad68:	b2d1      	uxtb	r1, r2
          (void *) p_notification->Data[2]);
 800ad6a:	683a      	ldr	r2, [r7, #0]
 800ad6c:	6912      	ldr	r2, [r2, #16]
      otLinkMetricsMgmtResponseCb1((const otIp6Address *) p_notification->Data[0],
 800ad6e:	4798      	blx	r3
    }
    break;
 800ad70:	f000 bc6e 	b.w	800b650 <OpenThread_CallBack_Processing+0xab4>
  case MSG_M0TOM4_LINK_METRICS_MGMT_RESPONSE_CB:
    if (otLinkMetricsMgmtResponseCb != NULL)
 800ad74:	4b7f      	ldr	r3, [pc, #508]	; (800af74 <OpenThread_CallBack_Processing+0x3d8>)
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	f000 846b 	beq.w	800b654 <OpenThread_CallBack_Processing+0xab8>
    {
      otLinkMetricsMgmtResponseCb((const otIp6Address *) p_notification->Data[0],
 800ad7e:	4b7d      	ldr	r3, [pc, #500]	; (800af74 <OpenThread_CallBack_Processing+0x3d8>)
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	683a      	ldr	r2, [r7, #0]
 800ad84:	6892      	ldr	r2, [r2, #8]
 800ad86:	4610      	mov	r0, r2
          (uint8_t) p_notification->Data[1],
 800ad88:	683a      	ldr	r2, [r7, #0]
 800ad8a:	68d2      	ldr	r2, [r2, #12]
      otLinkMetricsMgmtResponseCb((const otIp6Address *) p_notification->Data[0],
 800ad8c:	b2d1      	uxtb	r1, r2
          (void *) p_notification->Data[2]);
 800ad8e:	683a      	ldr	r2, [r7, #0]
 800ad90:	6912      	ldr	r2, [r2, #16]
      otLinkMetricsMgmtResponseCb((const otIp6Address *) p_notification->Data[0],
 800ad92:	4798      	blx	r3
    }
    break;
 800ad94:	f000 bc5e 	b.w	800b654 <OpenThread_CallBack_Processing+0xab8>
  case MSG_M0TOM4_LINK_METRICS_ENHACK_PROBING_IE_REPORT_CB:
    if (otLinkMetricsEnhAckProbingIeReportCb != NULL)
 800ad98:	4b77      	ldr	r3, [pc, #476]	; (800af78 <OpenThread_CallBack_Processing+0x3dc>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	f000 845b 	beq.w	800b658 <OpenThread_CallBack_Processing+0xabc>
    {
      otLinkMetricsEnhAckProbingIeReportCb((otShortAddress) p_notification->Data[0],
 800ada2:	4b75      	ldr	r3, [pc, #468]	; (800af78 <OpenThread_CallBack_Processing+0x3dc>)
 800ada4:	681c      	ldr	r4, [r3, #0]
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	689b      	ldr	r3, [r3, #8]
 800adaa:	b298      	uxth	r0, r3
          (const otExtAddress *) p_notification->Data[1],
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	68db      	ldr	r3, [r3, #12]
      otLinkMetricsEnhAckProbingIeReportCb((otShortAddress) p_notification->Data[0],
 800adb0:	4619      	mov	r1, r3
          (const otLinkMetricsValues *) p_notification->Data[2],
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	691b      	ldr	r3, [r3, #16]
      otLinkMetricsEnhAckProbingIeReportCb((otShortAddress) p_notification->Data[0],
 800adb6:	461a      	mov	r2, r3
          (void *) p_notification->Data[3]);
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	695b      	ldr	r3, [r3, #20]
      otLinkMetricsEnhAckProbingIeReportCb((otShortAddress) p_notification->Data[0],
 800adbc:	47a0      	blx	r4
    }
    break;
 800adbe:	f000 bc4b 	b.w	800b658 <OpenThread_CallBack_Processing+0xabc>
  case MSG_M0TOM4_LINK_METRICS_REPORT_CB:
    if (otLinkMetricsReportCb != NULL)
 800adc2:	4b6e      	ldr	r3, [pc, #440]	; (800af7c <OpenThread_CallBack_Processing+0x3e0>)
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	f000 8448 	beq.w	800b65c <OpenThread_CallBack_Processing+0xac0>
    {
      otLinkMetricsReportCb((const otIp6Address *) p_notification->Data[0],
 800adcc:	4b6b      	ldr	r3, [pc, #428]	; (800af7c <OpenThread_CallBack_Processing+0x3e0>)
 800adce:	681c      	ldr	r4, [r3, #0]
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	689b      	ldr	r3, [r3, #8]
 800add4:	4618      	mov	r0, r3
          (const otLinkMetricsValues *) p_notification->Data[1],
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	68db      	ldr	r3, [r3, #12]
      otLinkMetricsReportCb((const otIp6Address *) p_notification->Data[0],
 800adda:	4619      	mov	r1, r3
          (uint8_t) p_notification->Data[2],
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	691b      	ldr	r3, [r3, #16]
      otLinkMetricsReportCb((const otIp6Address *) p_notification->Data[0],
 800ade0:	b2da      	uxtb	r2, r3
          (void *) p_notification->Data[3]);
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	695b      	ldr	r3, [r3, #20]
      otLinkMetricsReportCb((const otIp6Address *) p_notification->Data[0],
 800ade6:	47a0      	blx	r4
    }
    break;
 800ade8:	f000 bc38 	b.w	800b65c <OpenThread_CallBack_Processing+0xac0>
  case MSG_M0TOM4_DATASET_MGMT_SET_CALLBACK_ACTIVE:
    if (otDatasetMgmtSetActiveCb != NULL)
 800adec:	4b64      	ldr	r3, [pc, #400]	; (800af80 <OpenThread_CallBack_Processing+0x3e4>)
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	f000 8435 	beq.w	800b660 <OpenThread_CallBack_Processing+0xac4>
    {
      otDatasetMgmtSetActiveCb((otError) p_notification->Data[0],
 800adf6:	4b62      	ldr	r3, [pc, #392]	; (800af80 <OpenThread_CallBack_Processing+0x3e4>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	683a      	ldr	r2, [r7, #0]
 800adfc:	6892      	ldr	r2, [r2, #8]
 800adfe:	b2d0      	uxtb	r0, r2
          (void *) p_notification->Data[1]);
 800ae00:	683a      	ldr	r2, [r7, #0]
 800ae02:	68d2      	ldr	r2, [r2, #12]
      otDatasetMgmtSetActiveCb((otError) p_notification->Data[0],
 800ae04:	4611      	mov	r1, r2
 800ae06:	4798      	blx	r3
    }
    break;
 800ae08:	f000 bc2a 	b.w	800b660 <OpenThread_CallBack_Processing+0xac4>
  case MSG_M0TOM4_DATASET_MGMT_SET_CALLBACK_PENDING:
    if (otDatasetMgmtSetPendingCb != NULL)
 800ae0c:	4b5d      	ldr	r3, [pc, #372]	; (800af84 <OpenThread_CallBack_Processing+0x3e8>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	f000 8427 	beq.w	800b664 <OpenThread_CallBack_Processing+0xac8>
    {
      otDatasetMgmtSetPendingCb((otError) p_notification->Data[0],
 800ae16:	4b5b      	ldr	r3, [pc, #364]	; (800af84 <OpenThread_CallBack_Processing+0x3e8>)
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	683a      	ldr	r2, [r7, #0]
 800ae1c:	6892      	ldr	r2, [r2, #8]
 800ae1e:	b2d0      	uxtb	r0, r2
          (void *) p_notification->Data[1]);
 800ae20:	683a      	ldr	r2, [r7, #0]
 800ae22:	68d2      	ldr	r2, [r2, #12]
      otDatasetMgmtSetPendingCb((otError) p_notification->Data[0],
 800ae24:	4611      	mov	r1, r2
 800ae26:	4798      	blx	r3
    }
    break;
 800ae28:	f000 bc1c 	b.w	800b664 <OpenThread_CallBack_Processing+0xac8>
  case MSG_M0TOM4_DATASET_UPDATER_CB:
    if (otDatasetUpdaterCb != NULL)
 800ae2c:	4b56      	ldr	r3, [pc, #344]	; (800af88 <OpenThread_CallBack_Processing+0x3ec>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	f000 8419 	beq.w	800b668 <OpenThread_CallBack_Processing+0xacc>
    {
      otDatasetUpdaterCb((otError) p_notification->Data[0],
 800ae36:	4b54      	ldr	r3, [pc, #336]	; (800af88 <OpenThread_CallBack_Processing+0x3ec>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	683a      	ldr	r2, [r7, #0]
 800ae3c:	6892      	ldr	r2, [r2, #8]
 800ae3e:	b2d0      	uxtb	r0, r2
          (void *) p_notification->Data[1]);
 800ae40:	683a      	ldr	r2, [r7, #0]
 800ae42:	68d2      	ldr	r2, [r2, #12]
      otDatasetUpdaterCb((otError) p_notification->Data[0],
 800ae44:	4611      	mov	r1, r2
 800ae46:	4798      	blx	r3
    }
    break;
 800ae48:	f000 bc0e 	b.w	800b668 <OpenThread_CallBack_Processing+0xacc>
  case MSG_M0TOM4_DNS_BROWSE_CB:
    if (otDnsBrowseCb != NULL)
 800ae4c:	4b4f      	ldr	r3, [pc, #316]	; (800af8c <OpenThread_CallBack_Processing+0x3f0>)
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	f000 840b 	beq.w	800b66c <OpenThread_CallBack_Processing+0xad0>
    {
      otDnsBrowseCb((otError) p_notification->Data[0],
 800ae56:	4b4d      	ldr	r3, [pc, #308]	; (800af8c <OpenThread_CallBack_Processing+0x3f0>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	683a      	ldr	r2, [r7, #0]
 800ae5c:	6892      	ldr	r2, [r2, #8]
 800ae5e:	b2d0      	uxtb	r0, r2
          (const otDnsBrowseResponse *) p_notification->Data[1],
 800ae60:	683a      	ldr	r2, [r7, #0]
 800ae62:	68d2      	ldr	r2, [r2, #12]
      otDnsBrowseCb((otError) p_notification->Data[0],
 800ae64:	4611      	mov	r1, r2
          (void *) p_notification->Data[2]);
 800ae66:	683a      	ldr	r2, [r7, #0]
 800ae68:	6912      	ldr	r2, [r2, #16]
      otDnsBrowseCb((otError) p_notification->Data[0],
 800ae6a:	4798      	blx	r3
    }
    break;
 800ae6c:	e3fe      	b.n	800b66c <OpenThread_CallBack_Processing+0xad0>
  case MSG_M0TOM4_DNS_ADDRESS_CB:
    if (otDnsAddressCb != NULL)
 800ae6e:	4b48      	ldr	r3, [pc, #288]	; (800af90 <OpenThread_CallBack_Processing+0x3f4>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	f000 83fc 	beq.w	800b670 <OpenThread_CallBack_Processing+0xad4>
    {
      otDnsAddressCb((otError) p_notification->Data[0],
 800ae78:	4b45      	ldr	r3, [pc, #276]	; (800af90 <OpenThread_CallBack_Processing+0x3f4>)
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	683a      	ldr	r2, [r7, #0]
 800ae7e:	6892      	ldr	r2, [r2, #8]
 800ae80:	b2d0      	uxtb	r0, r2
          (const otDnsAddressResponse *) p_notification->Data[1],
 800ae82:	683a      	ldr	r2, [r7, #0]
 800ae84:	68d2      	ldr	r2, [r2, #12]
      otDnsAddressCb((otError) p_notification->Data[0],
 800ae86:	4611      	mov	r1, r2
          (void *) p_notification->Data[2]);
 800ae88:	683a      	ldr	r2, [r7, #0]
 800ae8a:	6912      	ldr	r2, [r2, #16]
      otDnsAddressCb((otError) p_notification->Data[0],
 800ae8c:	4798      	blx	r3
    }
    break;
 800ae8e:	e3ef      	b.n	800b670 <OpenThread_CallBack_Processing+0xad4>
  case MSG_M0TOM4_DNS_SERVICE_CB:
    if (otDnsAddressCb != NULL)
 800ae90:	4b3f      	ldr	r3, [pc, #252]	; (800af90 <OpenThread_CallBack_Processing+0x3f4>)
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	f000 83ed 	beq.w	800b674 <OpenThread_CallBack_Processing+0xad8>
    {
      otDnsServiceCb((otError) p_notification->Data[0],
 800ae9a:	4b3e      	ldr	r3, [pc, #248]	; (800af94 <OpenThread_CallBack_Processing+0x3f8>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	683a      	ldr	r2, [r7, #0]
 800aea0:	6892      	ldr	r2, [r2, #8]
 800aea2:	b2d0      	uxtb	r0, r2
          (const otDnsServiceResponse *) p_notification->Data[1],
 800aea4:	683a      	ldr	r2, [r7, #0]
 800aea6:	68d2      	ldr	r2, [r2, #12]
      otDnsServiceCb((otError) p_notification->Data[0],
 800aea8:	4611      	mov	r1, r2
          (void *) p_notification->Data[2]);
 800aeaa:	683a      	ldr	r2, [r7, #0]
 800aeac:	6912      	ldr	r2, [r2, #16]
      otDnsServiceCb((otError) p_notification->Data[0],
 800aeae:	4798      	blx	r3
    }
    break;
 800aeb0:	e3e0      	b.n	800b674 <OpenThread_CallBack_Processing+0xad8>
#endif // OPENTHREAD_CONFIG_BORDER_ROUTER_ENABLE
#endif // OPENTHREAD_CONFIG_NETDATA_PUBLISHER_ENABLE
#if OPENTHREAD_CONFIG_SRP_CLIENT_ENABLE
#if OPENTHREAD_CONFIG_SRP_CLIENT_AUTO_START_API_ENABLE
  case MSG_M0TOM4_SRP_CLIENT_AUTO_START_CB:
    if (otSrpClientAutoStartCb != NULL)
 800aeb2:	4b39      	ldr	r3, [pc, #228]	; (800af98 <OpenThread_CallBack_Processing+0x3fc>)
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	f000 83de 	beq.w	800b678 <OpenThread_CallBack_Processing+0xadc>
    {
      otSrpClientAutoStartCb((const otSockAddr *) p_notification->Data[0],
 800aebc:	4b36      	ldr	r3, [pc, #216]	; (800af98 <OpenThread_CallBack_Processing+0x3fc>)
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	683a      	ldr	r2, [r7, #0]
 800aec2:	6892      	ldr	r2, [r2, #8]
 800aec4:	4610      	mov	r0, r2
          (void *) p_notification->Data[1]);
 800aec6:	683a      	ldr	r2, [r7, #0]
 800aec8:	68d2      	ldr	r2, [r2, #12]
      otSrpClientAutoStartCb((const otSockAddr *) p_notification->Data[0],
 800aeca:	4611      	mov	r1, r2
 800aecc:	4798      	blx	r3
    }
    break;
 800aece:	e3d3      	b.n	800b678 <OpenThread_CallBack_Processing+0xadc>
#endif // OPENTHREAD_CONFIG_SRP_CLIENT_AUTO_START_API_ENABLE
#endif // OPENTHREAD_CONFIG_SRP_CLIENT_ENABLE
#if OPENTHREAD_CONFIG_SRP_CLIENT_ENABLE
  case MSG_M0TOM4_SRP_CLIENT_CB:
    if (otSrpClientCb != NULL)
 800aed0:	4b32      	ldr	r3, [pc, #200]	; (800af9c <OpenThread_CallBack_Processing+0x400>)
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	f000 83d1 	beq.w	800b67c <OpenThread_CallBack_Processing+0xae0>
    {
      otSrpClientCb((otError) p_notification->Data[0],
 800aeda:	4b30      	ldr	r3, [pc, #192]	; (800af9c <OpenThread_CallBack_Processing+0x400>)
 800aedc:	681c      	ldr	r4, [r3, #0]
 800aede:	683b      	ldr	r3, [r7, #0]
 800aee0:	689b      	ldr	r3, [r3, #8]
 800aee2:	b2d8      	uxtb	r0, r3
          (const otSrpClientHostInfo *) p_notification->Data[1],
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	68db      	ldr	r3, [r3, #12]
      otSrpClientCb((otError) p_notification->Data[0],
 800aee8:	4619      	mov	r1, r3
          (const otSrpClientService *) p_notification->Data[2],
 800aeea:	683b      	ldr	r3, [r7, #0]
 800aeec:	691b      	ldr	r3, [r3, #16]
      otSrpClientCb((otError) p_notification->Data[0],
 800aeee:	461a      	mov	r2, r3
          (const otSrpClientService *) p_notification->Data[3],
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	695b      	ldr	r3, [r3, #20]
      otSrpClientCb((otError) p_notification->Data[0],
 800aef4:	461d      	mov	r5, r3
          (void *) p_notification->Data[4]);
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	699b      	ldr	r3, [r3, #24]
      otSrpClientCb((otError) p_notification->Data[0],
 800aefa:	9300      	str	r3, [sp, #0]
 800aefc:	462b      	mov	r3, r5
 800aefe:	47a0      	blx	r4
    }
    break;
 800af00:	e3bc      	b.n	800b67c <OpenThread_CallBack_Processing+0xae0>
    }
    break;
#endif // OPENTHREAD_CONFIG_SRP_SERVER_ENABLE
#if OPENTHREAD_FTD || OPENTHREAD_CONFIG_TMF_NETWORK_DIAG_MTD_ENABLE
  case MSG_M0TOM4_RECEIVE_DIAGNOSTIC_GET_CB:
    if (otReceiveDiagnosticGetCb != NULL)
 800af02:	4b27      	ldr	r3, [pc, #156]	; (800afa0 <OpenThread_CallBack_Processing+0x404>)
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	2b00      	cmp	r3, #0
 800af08:	f000 83ba 	beq.w	800b680 <OpenThread_CallBack_Processing+0xae4>
    {
      otReceiveDiagnosticGetCb((otError) p_notification->Data[0],
 800af0c:	4b24      	ldr	r3, [pc, #144]	; (800afa0 <OpenThread_CallBack_Processing+0x404>)
 800af0e:	681c      	ldr	r4, [r3, #0]
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	689b      	ldr	r3, [r3, #8]
 800af14:	b2d8      	uxtb	r0, r3
          (otMessage *) p_notification->Data[1],
 800af16:	683b      	ldr	r3, [r7, #0]
 800af18:	68db      	ldr	r3, [r3, #12]
      otReceiveDiagnosticGetCb((otError) p_notification->Data[0],
 800af1a:	4619      	mov	r1, r3
          (const otMessageInfo *) p_notification->Data[2],
 800af1c:	683b      	ldr	r3, [r7, #0]
 800af1e:	691b      	ldr	r3, [r3, #16]
      otReceiveDiagnosticGetCb((otError) p_notification->Data[0],
 800af20:	461a      	mov	r2, r3
          (void *) p_notification->Data[3]);
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	695b      	ldr	r3, [r3, #20]
      otReceiveDiagnosticGetCb((otError) p_notification->Data[0],
 800af26:	47a0      	blx	r4
    }
    break;
 800af28:	e3aa      	b.n	800b680 <OpenThread_CallBack_Processing+0xae4>
#endif // OPENTHREAD_FTD || OPENTHREAD_CONFIG_TMF_NETWORK_DIAG_MTD_ENABLE
  case MSG_M0TOM4_NOTIFY_STATE_CHANGE:
    if (otStateChangedCb != NULL)
 800af2a:	4b1e      	ldr	r3, [pc, #120]	; (800afa4 <OpenThread_CallBack_Processing+0x408>)
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	f000 83a8 	beq.w	800b684 <OpenThread_CallBack_Processing+0xae8>
    {
      otStateChangedCb((uint32_t) p_notification->Data[0],
 800af34:	4b1b      	ldr	r3, [pc, #108]	; (800afa4 <OpenThread_CallBack_Processing+0x408>)
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	683a      	ldr	r2, [r7, #0]
 800af3a:	6890      	ldr	r0, [r2, #8]
          (void*) p_notification->Data[1]);
 800af3c:	683a      	ldr	r2, [r7, #0]
 800af3e:	68d2      	ldr	r2, [r2, #12]
      otStateChangedCb((uint32_t) p_notification->Data[0],
 800af40:	4611      	mov	r1, r2
 800af42:	4798      	blx	r3
    }
    break;
 800af44:	e39e      	b.n	800b684 <OpenThread_CallBack_Processing+0xae8>
  case MSG_M0TOM4_THREAD_PARENT_RESPONSE_HANDLER:
    if (otThreadParentResponseCb != NULL)
 800af46:	4b18      	ldr	r3, [pc, #96]	; (800afa8 <OpenThread_CallBack_Processing+0x40c>)
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	f000 839c 	beq.w	800b688 <OpenThread_CallBack_Processing+0xaec>
    {
      otThreadParentResponseCb((otThreadParentResponseInfo *) p_notification->Data[0],
 800af50:	4b15      	ldr	r3, [pc, #84]	; (800afa8 <OpenThread_CallBack_Processing+0x40c>)
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	683a      	ldr	r2, [r7, #0]
 800af56:	6892      	ldr	r2, [r2, #8]
 800af58:	4610      	mov	r0, r2
          (void *) p_notification->Data[1]);
 800af5a:	683a      	ldr	r2, [r7, #0]
 800af5c:	68d2      	ldr	r2, [r2, #12]
      otThreadParentResponseCb((otThreadParentResponseInfo *) p_notification->Data[0],
 800af5e:	4611      	mov	r1, r2
 800af60:	4798      	blx	r3
    }
    break;
 800af62:	e391      	b.n	800b688 <OpenThread_CallBack_Processing+0xaec>
 800af64:	20000830 	.word	0x20000830
 800af68:	20000838 	.word	0x20000838
 800af6c:	20000834 	.word	0x20000834
 800af70:	200007c4 	.word	0x200007c4
 800af74:	200007c0 	.word	0x200007c0
 800af78:	200007c8 	.word	0x200007c8
 800af7c:	200007bc 	.word	0x200007bc
 800af80:	2000083c 	.word	0x2000083c
 800af84:	20000840 	.word	0x20000840
 800af88:	20000844 	.word	0x20000844
 800af8c:	2000084c 	.word	0x2000084c
 800af90:	20000848 	.word	0x20000848
 800af94:	20000850 	.word	0x20000850
 800af98:	2000085c 	.word	0x2000085c
 800af9c:	20000858 	.word	0x20000858
 800afa0:	20000854 	.word	0x20000854
 800afa4:	2000079c 	.word	0x2000079c
 800afa8:	200007cc 	.word	0x200007cc
  case MSG_M0TOM4_THREAD_DETACH_GRACEFULLY_CB:
    if (otDetachGracefullyCb != NULL)
 800afac:	4b97      	ldr	r3, [pc, #604]	; (800b20c <OpenThread_CallBack_Processing+0x670>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	f000 836b 	beq.w	800b68c <OpenThread_CallBack_Processing+0xaf0>
    {
      otDetachGracefullyCb((void *) p_notification->Data[0]);
 800afb6:	4b95      	ldr	r3, [pc, #596]	; (800b20c <OpenThread_CallBack_Processing+0x670>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	683a      	ldr	r2, [r7, #0]
 800afbc:	6892      	ldr	r2, [r2, #8]
 800afbe:	4610      	mov	r0, r2
 800afc0:	4798      	blx	r3
    }
    break;
 800afc2:	e363      	b.n	800b68c <OpenThread_CallBack_Processing+0xaf0>
    }
    break;
#endif // OPENTHREAD_CONFIG_TMF_ANYCAST_LOCATOR_ENABLE
#if OPENTHREAD_FTD
  case MSG_M0TOM4_THREAD_DISCOVERY_REQUEST_CB:
    if (otThreadDiscoveryRequestCb != NULL)
 800afc4:	4b92      	ldr	r3, [pc, #584]	; (800b210 <OpenThread_CallBack_Processing+0x674>)
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	f000 8361 	beq.w	800b690 <OpenThread_CallBack_Processing+0xaf4>
    {
      otThreadDiscoveryRequestCb((const otThreadDiscoveryRequestInfo *) p_notification->Data[0],
 800afce:	4b90      	ldr	r3, [pc, #576]	; (800b210 <OpenThread_CallBack_Processing+0x674>)
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	683a      	ldr	r2, [r7, #0]
 800afd4:	6892      	ldr	r2, [r2, #8]
 800afd6:	4610      	mov	r0, r2
          (void *) p_notification->Data[1]);
 800afd8:	683a      	ldr	r2, [r7, #0]
 800afda:	68d2      	ldr	r2, [r2, #12]
      otThreadDiscoveryRequestCb((const otThreadDiscoveryRequestInfo *) p_notification->Data[0],
 800afdc:	4611      	mov	r1, r2
 800afde:	4798      	blx	r3
    }
    break;
 800afe0:	e356      	b.n	800b690 <OpenThread_CallBack_Processing+0xaf4>
#endif // OPENTHREAD_FTD
  case MSG_M0TOM4_COAP_REQUEST_HANDLER:
    mySTCoapRequestContext = (STCoapRequestContextType*) p_notification->Data[0];
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	689b      	ldr	r3, [r3, #8]
 800afe6:	461a      	mov	r2, r3
 800afe8:	4b8a      	ldr	r3, [pc, #552]	; (800b214 <OpenThread_CallBack_Processing+0x678>)
 800afea:	601a      	str	r2, [r3, #0]

    coapRequestHandlerCb = mySTCoapRequestContext->mHandler;
 800afec:	4b89      	ldr	r3, [pc, #548]	; (800b214 <OpenThread_CallBack_Processing+0x678>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	685b      	ldr	r3, [r3, #4]
 800aff2:	4a89      	ldr	r2, [pc, #548]	; (800b218 <OpenThread_CallBack_Processing+0x67c>)
 800aff4:	6013      	str	r3, [r2, #0]

    if (coapRequestHandlerCb != NULL)
 800aff6:	4b88      	ldr	r3, [pc, #544]	; (800b218 <OpenThread_CallBack_Processing+0x67c>)
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	2b00      	cmp	r3, #0
 800affc:	f000 834a 	beq.w	800b694 <OpenThread_CallBack_Processing+0xaf8>
    {
      coapRequestHandlerCb(mySTCoapRequestContext->mContext,
 800b000:	4b85      	ldr	r3, [pc, #532]	; (800b218 <OpenThread_CallBack_Processing+0x67c>)
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	4a83      	ldr	r2, [pc, #524]	; (800b214 <OpenThread_CallBack_Processing+0x678>)
 800b006:	6812      	ldr	r2, [r2, #0]
 800b008:	6810      	ldr	r0, [r2, #0]
          (otMessage *) p_notification->Data[1],
 800b00a:	683a      	ldr	r2, [r7, #0]
 800b00c:	68d2      	ldr	r2, [r2, #12]
      coapRequestHandlerCb(mySTCoapRequestContext->mContext,
 800b00e:	4611      	mov	r1, r2
          (otMessageInfo *) p_notification->Data[2]);
 800b010:	683a      	ldr	r2, [r7, #0]
 800b012:	6912      	ldr	r2, [r2, #16]
      coapRequestHandlerCb(mySTCoapRequestContext->mContext,
 800b014:	4798      	blx	r3
    }
    break;
 800b016:	e33d      	b.n	800b694 <OpenThread_CallBack_Processing+0xaf8>
  case MSG_M0TOM4_DEFAULT_COAP_REQUEST_HANDLER:
    if (defaultCoapRequestHandlerCb != NULL)
 800b018:	4b80      	ldr	r3, [pc, #512]	; (800b21c <OpenThread_CallBack_Processing+0x680>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	f000 833b 	beq.w	800b698 <OpenThread_CallBack_Processing+0xafc>
    {
      defaultCoapRequestHandlerCb((void *) p_notification->Data[0],
 800b022:	4b7e      	ldr	r3, [pc, #504]	; (800b21c <OpenThread_CallBack_Processing+0x680>)
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	683a      	ldr	r2, [r7, #0]
 800b028:	6892      	ldr	r2, [r2, #8]
 800b02a:	4610      	mov	r0, r2
          (otMessage *) p_notification->Data[1],
 800b02c:	683a      	ldr	r2, [r7, #0]
 800b02e:	68d2      	ldr	r2, [r2, #12]
      defaultCoapRequestHandlerCb((void *) p_notification->Data[0],
 800b030:	4611      	mov	r1, r2
          (otMessageInfo *) p_notification->Data[2]);
 800b032:	683a      	ldr	r2, [r7, #0]
 800b034:	6912      	ldr	r2, [r2, #16]
      defaultCoapRequestHandlerCb((void *) p_notification->Data[0],
 800b036:	4798      	blx	r3
    }
    break;
 800b038:	e32e      	b.n	800b698 <OpenThread_CallBack_Processing+0xafc>
  case MSG_M0TOM4_COAP_RESPONSE_HANDLER:
    mySTCoapResponseContext = (STCoapResponseContextType*) p_notification->Data[0];
 800b03a:	683b      	ldr	r3, [r7, #0]
 800b03c:	689b      	ldr	r3, [r3, #8]
 800b03e:	461a      	mov	r2, r3
 800b040:	4b77      	ldr	r3, [pc, #476]	; (800b220 <OpenThread_CallBack_Processing+0x684>)
 800b042:	601a      	str	r2, [r3, #0]
    coapResponseHandlerCb = mySTCoapResponseContext->mHandler;
 800b044:	4b76      	ldr	r3, [pc, #472]	; (800b220 <OpenThread_CallBack_Processing+0x684>)
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	685b      	ldr	r3, [r3, #4]
 800b04a:	4a76      	ldr	r2, [pc, #472]	; (800b224 <OpenThread_CallBack_Processing+0x688>)
 800b04c:	6013      	str	r3, [r2, #0]
    if (coapResponseHandlerCb != NULL)
 800b04e:	4b75      	ldr	r3, [pc, #468]	; (800b224 <OpenThread_CallBack_Processing+0x688>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	2b00      	cmp	r3, #0
 800b054:	f000 8322 	beq.w	800b69c <OpenThread_CallBack_Processing+0xb00>
    {
      coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 800b058:	4b72      	ldr	r3, [pc, #456]	; (800b224 <OpenThread_CallBack_Processing+0x688>)
 800b05a:	681c      	ldr	r4, [r3, #0]
 800b05c:	4b70      	ldr	r3, [pc, #448]	; (800b220 <OpenThread_CallBack_Processing+0x684>)
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	6818      	ldr	r0, [r3, #0]
          (otMessage *) p_notification->Data[1],
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	68db      	ldr	r3, [r3, #12]
      coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 800b066:	4619      	mov	r1, r3
          (otMessageInfo *) p_notification->Data[2],
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	691b      	ldr	r3, [r3, #16]
      coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 800b06c:	461a      	mov	r2, r3
          (otError) p_notification->Data[3]);
 800b06e:	683b      	ldr	r3, [r7, #0]
 800b070:	695b      	ldr	r3, [r3, #20]
      coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 800b072:	b2db      	uxtb	r3, r3
 800b074:	47a0      	blx	r4
    }
    break;
 800b076:	e311      	b.n	800b69c <OpenThread_CallBack_Processing+0xb00>
  case MSG_M0TOM4_COAP_SECURE_CLIENT_CONNECT:
    if (coapSecureClientConnectCb != NULL)
 800b078:	4b6b      	ldr	r3, [pc, #428]	; (800b228 <OpenThread_CallBack_Processing+0x68c>)
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	f000 830f 	beq.w	800b6a0 <OpenThread_CallBack_Processing+0xb04>
    {
      coapSecureClientConnectCb((bool) p_notification->Data[0],
 800b082:	4b69      	ldr	r3, [pc, #420]	; (800b228 <OpenThread_CallBack_Processing+0x68c>)
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	683a      	ldr	r2, [r7, #0]
 800b088:	6892      	ldr	r2, [r2, #8]
 800b08a:	2a00      	cmp	r2, #0
 800b08c:	bf14      	ite	ne
 800b08e:	2201      	movne	r2, #1
 800b090:	2200      	moveq	r2, #0
 800b092:	b2d0      	uxtb	r0, r2
          (void *) p_notification->Data[1]);
 800b094:	683a      	ldr	r2, [r7, #0]
 800b096:	68d2      	ldr	r2, [r2, #12]
      coapSecureClientConnectCb((bool) p_notification->Data[0],
 800b098:	4611      	mov	r1, r2
 800b09a:	4798      	blx	r3
    }
    break;
 800b09c:	e300      	b.n	800b6a0 <OpenThread_CallBack_Processing+0xb04>
  case MSG_M0TOM4_COAP_SECURE_SET_CLIENT_CONNECT:
    if (coapSecureClientConnectCb != NULL)
 800b09e:	4b62      	ldr	r3, [pc, #392]	; (800b228 <OpenThread_CallBack_Processing+0x68c>)
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	f000 82fe 	beq.w	800b6a4 <OpenThread_CallBack_Processing+0xb08>
    {
      coapSecureClientConnectCb((bool) p_notification->Data[0],
 800b0a8:	4b5f      	ldr	r3, [pc, #380]	; (800b228 <OpenThread_CallBack_Processing+0x68c>)
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	683a      	ldr	r2, [r7, #0]
 800b0ae:	6892      	ldr	r2, [r2, #8]
 800b0b0:	2a00      	cmp	r2, #0
 800b0b2:	bf14      	ite	ne
 800b0b4:	2201      	movne	r2, #1
 800b0b6:	2200      	moveq	r2, #0
 800b0b8:	b2d0      	uxtb	r0, r2
          (void *) p_notification->Data[1]);
 800b0ba:	683a      	ldr	r2, [r7, #0]
 800b0bc:	68d2      	ldr	r2, [r2, #12]
      coapSecureClientConnectCb((bool) p_notification->Data[0],
 800b0be:	4611      	mov	r1, r2
 800b0c0:	4798      	blx	r3
    }
    break;
 800b0c2:	e2ef      	b.n	800b6a4 <OpenThread_CallBack_Processing+0xb08>
  case MSG_M0TOM4_COAP_SECURE_DEFAULT_REQUEST_HANDLER:
    if (defaultCoapSecureRequestHandlerCb != NULL)
 800b0c4:	4b59      	ldr	r3, [pc, #356]	; (800b22c <OpenThread_CallBack_Processing+0x690>)
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	f000 82ed 	beq.w	800b6a8 <OpenThread_CallBack_Processing+0xb0c>
    {
      defaultCoapSecureRequestHandlerCb((void *) p_notification->Data[0],
 800b0ce:	4b57      	ldr	r3, [pc, #348]	; (800b22c <OpenThread_CallBack_Processing+0x690>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	683a      	ldr	r2, [r7, #0]
 800b0d4:	6892      	ldr	r2, [r2, #8]
 800b0d6:	4610      	mov	r0, r2
          (otMessage *) p_notification->Data[1],
 800b0d8:	683a      	ldr	r2, [r7, #0]
 800b0da:	68d2      	ldr	r2, [r2, #12]
      defaultCoapSecureRequestHandlerCb((void *) p_notification->Data[0],
 800b0dc:	4611      	mov	r1, r2
          (otMessageInfo *) p_notification->Data[2]);
 800b0de:	683a      	ldr	r2, [r7, #0]
 800b0e0:	6912      	ldr	r2, [r2, #16]
      defaultCoapSecureRequestHandlerCb((void *) p_notification->Data[0],
 800b0e2:	4798      	blx	r3
    }
    break;
 800b0e4:	e2e0      	b.n	800b6a8 <OpenThread_CallBack_Processing+0xb0c>
  case MSG_M0TOM4_NOTIFY_STACK_RESET:
    /* Store Thread NVM data in Flash*/
    SHCI_C2_FLASH_StoreData(THREAD_IP);
 800b0e6:	2001      	movs	r0, #1
 800b0e8:	f000 fb45 	bl	800b776 <SHCI_C2_FLASH_StoreData>
    /* Perform an NVIC Reset in order to reinitalize the device */
    HAL_NVIC_SystemReset();
 800b0ec:	f7f9 f851 	bl	8004192 <HAL_NVIC_SystemReset>
    break;
 800b0f0:	e317      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
  case MSG_M0TOM4_IP6_RECEIVE:
    if (otIp6ReceiveCb != NULL)
 800b0f2:	4b4f      	ldr	r3, [pc, #316]	; (800b230 <OpenThread_CallBack_Processing+0x694>)
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	f000 82d8 	beq.w	800b6ac <OpenThread_CallBack_Processing+0xb10>
    {
      otIp6ReceiveCb((otMessage*) p_notification->Data[0],
 800b0fc:	4b4c      	ldr	r3, [pc, #304]	; (800b230 <OpenThread_CallBack_Processing+0x694>)
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	683a      	ldr	r2, [r7, #0]
 800b102:	6892      	ldr	r2, [r2, #8]
 800b104:	4610      	mov	r0, r2
          (void*) p_notification->Data[1]);
 800b106:	683a      	ldr	r2, [r7, #0]
 800b108:	68d2      	ldr	r2, [r2, #12]
      otIp6ReceiveCb((otMessage*) p_notification->Data[0],
 800b10a:	4611      	mov	r1, r2
 800b10c:	4798      	blx	r3
    }
    break;
 800b10e:	e2cd      	b.n	800b6ac <OpenThread_CallBack_Processing+0xb10>
  case MSG_M0TOM4_IP6_ADDRESS:
    if (otIp6AddressCb != NULL)
 800b110:	4b48      	ldr	r3, [pc, #288]	; (800b234 <OpenThread_CallBack_Processing+0x698>)
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	2b00      	cmp	r3, #0
 800b116:	f000 82cb 	beq.w	800b6b0 <OpenThread_CallBack_Processing+0xb14>
    {
      otIp6AddressCb((const otIp6AddressInfo *) p_notification->Data[0],
 800b11a:	4b46      	ldr	r3, [pc, #280]	; (800b234 <OpenThread_CallBack_Processing+0x698>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	683a      	ldr	r2, [r7, #0]
 800b120:	6892      	ldr	r2, [r2, #8]
 800b122:	4610      	mov	r0, r2
          (bool) p_notification->Data[1],
 800b124:	683a      	ldr	r2, [r7, #0]
 800b126:	68d2      	ldr	r2, [r2, #12]
      otIp6AddressCb((const otIp6AddressInfo *) p_notification->Data[0],
 800b128:	2a00      	cmp	r2, #0
 800b12a:	bf14      	ite	ne
 800b12c:	2201      	movne	r2, #1
 800b12e:	2200      	moveq	r2, #0
 800b130:	b2d1      	uxtb	r1, r2
          (void *) p_notification->Data[2]);
 800b132:	683a      	ldr	r2, [r7, #0]
 800b134:	6912      	ldr	r2, [r2, #16]
      otIp6AddressCb((const otIp6AddressInfo *) p_notification->Data[0],
 800b136:	4798      	blx	r3
    }
    break;
 800b138:	e2ba      	b.n	800b6b0 <OpenThread_CallBack_Processing+0xb14>
#if OPENTHREAD_CONFIG_IP6_SLAAC_ENABLE
  case MSG_M0TOM4_IP6_SLAAC_PREFIX_FILTER:
    if (otIp6SlaacPrefixFilterCb != NULL)
 800b13a:	4b3f      	ldr	r3, [pc, #252]	; (800b238 <OpenThread_CallBack_Processing+0x69c>)
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	f000 82b8 	beq.w	800b6b4 <OpenThread_CallBack_Processing+0xb18>
    {
      /* Not passing otInstance as first parameter, because created on M0, passing NULL instead */
      otIp6SlaacPrefixFilterCb(NULL,
 800b144:	4b3c      	ldr	r3, [pc, #240]	; (800b238 <OpenThread_CallBack_Processing+0x69c>)
 800b146:	681b      	ldr	r3, [r3, #0]
          (const otIp6Prefix *) p_notification->Data[0]);
 800b148:	683a      	ldr	r2, [r7, #0]
 800b14a:	6892      	ldr	r2, [r2, #8]
      otIp6SlaacPrefixFilterCb(NULL,
 800b14c:	4611      	mov	r1, r2
 800b14e:	2000      	movs	r0, #0
 800b150:	4798      	blx	r3
    }
    break;
 800b152:	e2af      	b.n	800b6b4 <OpenThread_CallBack_Processing+0xb18>
#endif // OPENTHREAD_CONFIG_IP6_SLAAC_ENABLE
  case MSG_M0TOM4_IP6_REGISTER_MULTICAST_LISTENERS_CB:
    if (otIp6RegisterMulticastListenersCb != NULL)
 800b154:	4b39      	ldr	r3, [pc, #228]	; (800b23c <OpenThread_CallBack_Processing+0x6a0>)
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	f000 82ad 	beq.w	800b6b8 <OpenThread_CallBack_Processing+0xb1c>
    {
      otIp6RegisterMulticastListenersCb((void *) p_notification->Data[0],
 800b15e:	4b37      	ldr	r3, [pc, #220]	; (800b23c <OpenThread_CallBack_Processing+0x6a0>)
 800b160:	681c      	ldr	r4, [r3, #0]
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	689b      	ldr	r3, [r3, #8]
 800b166:	4618      	mov	r0, r3
          (otError) p_notification->Data[1],
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	68db      	ldr	r3, [r3, #12]
      otIp6RegisterMulticastListenersCb((void *) p_notification->Data[0],
 800b16c:	b2d9      	uxtb	r1, r3
          (uint8_t) p_notification->Data[2],
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	691b      	ldr	r3, [r3, #16]
      otIp6RegisterMulticastListenersCb((void *) p_notification->Data[0],
 800b172:	b2da      	uxtb	r2, r3
          (const otIp6Address *) p_notification->Data[3],
 800b174:	683b      	ldr	r3, [r7, #0]
 800b176:	695b      	ldr	r3, [r3, #20]
      otIp6RegisterMulticastListenersCb((void *) p_notification->Data[0],
 800b178:	461d      	mov	r5, r3
          (uint8_t) p_notification->Data[4]);
 800b17a:	683b      	ldr	r3, [r7, #0]
 800b17c:	699b      	ldr	r3, [r3, #24]
      otIp6RegisterMulticastListenersCb((void *) p_notification->Data[0],
 800b17e:	b2db      	uxtb	r3, r3
 800b180:	9300      	str	r3, [sp, #0]
 800b182:	462b      	mov	r3, r5
 800b184:	47a0      	blx	r4
    }
    break;
 800b186:	e297      	b.n	800b6b8 <OpenThread_CallBack_Processing+0xb1c>
  case MSG_M0TOM4_HANDLE_ACTIVE_SCAN_RESULT:
    if (otHandleActiveScanResultCb != NULL)
 800b188:	4b2d      	ldr	r3, [pc, #180]	; (800b240 <OpenThread_CallBack_Processing+0x6a4>)
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	f000 8295 	beq.w	800b6bc <OpenThread_CallBack_Processing+0xb20>
    {
      otHandleActiveScanResultCb((otActiveScanResult*) p_notification->Data[0],
 800b192:	4b2b      	ldr	r3, [pc, #172]	; (800b240 <OpenThread_CallBack_Processing+0x6a4>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	683a      	ldr	r2, [r7, #0]
 800b198:	6892      	ldr	r2, [r2, #8]
 800b19a:	4610      	mov	r0, r2
          (void*) p_notification->Data[1]);
 800b19c:	683a      	ldr	r2, [r7, #0]
 800b19e:	68d2      	ldr	r2, [r2, #12]
      otHandleActiveScanResultCb((otActiveScanResult*) p_notification->Data[0],
 800b1a0:	4611      	mov	r1, r2
 800b1a2:	4798      	blx	r3
    }
    break;
 800b1a4:	e28a      	b.n	800b6bc <OpenThread_CallBack_Processing+0xb20>
  case MSG_M0TOM4_HANDLE_ENERGY_SCAN_RESULT:
    if (otHandleEnergyScanResultCb != NULL)
 800b1a6:	4b27      	ldr	r3, [pc, #156]	; (800b244 <OpenThread_CallBack_Processing+0x6a8>)
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	f000 8288 	beq.w	800b6c0 <OpenThread_CallBack_Processing+0xb24>
    {
      otHandleEnergyScanResultCb((otEnergyScanResult*) p_notification->Data[0],
 800b1b0:	4b24      	ldr	r3, [pc, #144]	; (800b244 <OpenThread_CallBack_Processing+0x6a8>)
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	683a      	ldr	r2, [r7, #0]
 800b1b6:	6892      	ldr	r2, [r2, #8]
 800b1b8:	4610      	mov	r0, r2
          (void*) p_notification->Data[1]);
 800b1ba:	683a      	ldr	r2, [r7, #0]
 800b1bc:	68d2      	ldr	r2, [r2, #12]
      otHandleEnergyScanResultCb((otEnergyScanResult*) p_notification->Data[0],
 800b1be:	4611      	mov	r1, r2
 800b1c0:	4798      	blx	r3
    }
    break;
 800b1c2:	e27d      	b.n	800b6c0 <OpenThread_CallBack_Processing+0xb24>
  case MSG_M0TOM4_HANDLE_LINK_PCAP:
    if (otLinkPcapCb != NULL)
 800b1c4:	4b20      	ldr	r3, [pc, #128]	; (800b248 <OpenThread_CallBack_Processing+0x6ac>)
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	f000 827b 	beq.w	800b6c4 <OpenThread_CallBack_Processing+0xb28>
    {
      otLinkPcapCb((otRadioFrame*) p_notification->Data[0],
 800b1ce:	4b1e      	ldr	r3, [pc, #120]	; (800b248 <OpenThread_CallBack_Processing+0x6ac>)
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	683a      	ldr	r2, [r7, #0]
 800b1d4:	6892      	ldr	r2, [r2, #8]
 800b1d6:	4610      	mov	r0, r2
          p_notification->Data[1],
 800b1d8:	683a      	ldr	r2, [r7, #0]
 800b1da:	68d2      	ldr	r2, [r2, #12]
      otLinkPcapCb((otRadioFrame*) p_notification->Data[0],
 800b1dc:	2a00      	cmp	r2, #0
 800b1de:	bf14      	ite	ne
 800b1e0:	2201      	movne	r2, #1
 800b1e2:	2200      	moveq	r2, #0
 800b1e4:	b2d1      	uxtb	r1, r2
          (void*) p_notification->Data[2]);
 800b1e6:	683a      	ldr	r2, [r7, #0]
 800b1e8:	6912      	ldr	r2, [r2, #16]
      otLinkPcapCb((otRadioFrame*) p_notification->Data[0],
 800b1ea:	4798      	blx	r3
    }
    break;
 800b1ec:	e26a      	b.n	800b6c4 <OpenThread_CallBack_Processing+0xb28>
#if OPENTHREAD_FTD
  case MSG_M0TOM4_THREAD_FTD_NEIGHBOR_TABLE_CALLBACK:
    if (otNeighborTableCb != NULL)
 800b1ee:	4b17      	ldr	r3, [pc, #92]	; (800b24c <OpenThread_CallBack_Processing+0x6b0>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	f000 8268 	beq.w	800b6c8 <OpenThread_CallBack_Processing+0xb2c>
    {
      otNeighborTableCb((otNeighborTableEvent) p_notification->Data[0],
 800b1f8:	4b14      	ldr	r3, [pc, #80]	; (800b24c <OpenThread_CallBack_Processing+0x6b0>)
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	683a      	ldr	r2, [r7, #0]
 800b1fe:	6892      	ldr	r2, [r2, #8]
 800b200:	b2d0      	uxtb	r0, r2
          (const otNeighborTableEntryInfo *)p_notification->Data[1]);
 800b202:	683a      	ldr	r2, [r7, #0]
 800b204:	68d2      	ldr	r2, [r2, #12]
      otNeighborTableCb((otNeighborTableEvent) p_notification->Data[0],
 800b206:	4611      	mov	r1, r2
 800b208:	4798      	blx	r3
    }
    break;
 800b20a:	e25d      	b.n	800b6c8 <OpenThread_CallBack_Processing+0xb2c>
 800b20c:	200007d0 	.word	0x200007d0
 800b210:	200007d4 	.word	0x200007d4
 800b214:	20000818 	.word	0x20000818
 800b218:	2000080c 	.word	0x2000080c
 800b21c:	20000810 	.word	0x20000810
 800b220:	2000081c 	.word	0x2000081c
 800b224:	20000814 	.word	0x20000814
 800b228:	20000824 	.word	0x20000824
 800b22c:	20000820 	.word	0x20000820
 800b230:	200007a4 	.word	0x200007a4
 800b234:	200007a8 	.word	0x200007a8
 800b238:	200007a0 	.word	0x200007a0
 800b23c:	200007ac 	.word	0x200007ac
 800b240:	200007b0 	.word	0x200007b0
 800b244:	200007b4 	.word	0x200007b4
 800b248:	200007b8 	.word	0x200007b8
 800b24c:	200007d8 	.word	0x200007d8
#endif
  case MSG_M0TOM4_COMMISSIONER_ENERGY_REPORT_CALLBACK:
    if (otCommissionerEnergyReportCb != NULL)
 800b250:	4b95      	ldr	r3, [pc, #596]	; (800b4a8 <OpenThread_CallBack_Processing+0x90c>)
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	2b00      	cmp	r3, #0
 800b256:	f000 8239 	beq.w	800b6cc <OpenThread_CallBack_Processing+0xb30>
    {
      otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 800b25a:	4b93      	ldr	r3, [pc, #588]	; (800b4a8 <OpenThread_CallBack_Processing+0x90c>)
 800b25c:	681c      	ldr	r4, [r3, #0]
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	6898      	ldr	r0, [r3, #8]
          (uint8_t*) p_notification->Data[1],
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	68db      	ldr	r3, [r3, #12]
      otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 800b266:	4619      	mov	r1, r3
          (uint8_t) p_notification->Data[2],
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	691b      	ldr	r3, [r3, #16]
      otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 800b26c:	b2da      	uxtb	r2, r3
          (void*) p_notification->Data[3]);
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	695b      	ldr	r3, [r3, #20]
      otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 800b272:	47a0      	blx	r4
    }
    break;
 800b274:	e22a      	b.n	800b6cc <OpenThread_CallBack_Processing+0xb30>
  case MSG_M0TOM4_COMMISSIONER_PANID_CONFLICT_CALLBACK:
    if (otCommissionerPanIdConflictCb != NULL)
 800b276:	4b8d      	ldr	r3, [pc, #564]	; (800b4ac <OpenThread_CallBack_Processing+0x910>)
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	f000 8228 	beq.w	800b6d0 <OpenThread_CallBack_Processing+0xb34>
    {
      otCommissionerPanIdConflictCb((uint16_t) p_notification->Data[0],
 800b280:	4b8a      	ldr	r3, [pc, #552]	; (800b4ac <OpenThread_CallBack_Processing+0x910>)
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	683a      	ldr	r2, [r7, #0]
 800b286:	6892      	ldr	r2, [r2, #8]
 800b288:	b290      	uxth	r0, r2
          (uint32_t) p_notification->Data[1],
 800b28a:	683a      	ldr	r2, [r7, #0]
 800b28c:	68d1      	ldr	r1, [r2, #12]
          (void*) p_notification->Data[2]);
 800b28e:	683a      	ldr	r2, [r7, #0]
 800b290:	6912      	ldr	r2, [r2, #16]
      otCommissionerPanIdConflictCb((uint16_t) p_notification->Data[0],
 800b292:	4798      	blx	r3
    }
    break;
 800b294:	e21c      	b.n	800b6d0 <OpenThread_CallBack_Processing+0xb34>
  case MSG_M0TOM4_COMMISSIONER_STATE_CALLBACK:
    if (otCommissionerStateCb != NULL)
 800b296:	4b86      	ldr	r3, [pc, #536]	; (800b4b0 <OpenThread_CallBack_Processing+0x914>)
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	f000 821a 	beq.w	800b6d4 <OpenThread_CallBack_Processing+0xb38>
    {
      otCommissionerStateCb((otCommissionerState) p_notification->Data[0],
 800b2a0:	4b83      	ldr	r3, [pc, #524]	; (800b4b0 <OpenThread_CallBack_Processing+0x914>)
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	683a      	ldr	r2, [r7, #0]
 800b2a6:	6892      	ldr	r2, [r2, #8]
 800b2a8:	b2d0      	uxtb	r0, r2
          (void*) p_notification->Data[1]);
 800b2aa:	683a      	ldr	r2, [r7, #0]
 800b2ac:	68d2      	ldr	r2, [r2, #12]
      otCommissionerStateCb((otCommissionerState) p_notification->Data[0],
 800b2ae:	4611      	mov	r1, r2
 800b2b0:	4798      	blx	r3
    }
    break;
 800b2b2:	e20f      	b.n	800b6d4 <OpenThread_CallBack_Processing+0xb38>
  case MSG_M0TOM4_COMMISSIONER_JOINER_CALLBACK:
    if (otCommissionerJoinerCb != NULL)
 800b2b4:	4b7f      	ldr	r3, [pc, #508]	; (800b4b4 <OpenThread_CallBack_Processing+0x918>)
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	f000 820d 	beq.w	800b6d8 <OpenThread_CallBack_Processing+0xb3c>
    {
      otCommissionerJoinerCb((otCommissionerJoinerEvent) p_notification->Data[0],
 800b2be:	4b7d      	ldr	r3, [pc, #500]	; (800b4b4 <OpenThread_CallBack_Processing+0x918>)
 800b2c0:	681c      	ldr	r4, [r3, #0]
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	689b      	ldr	r3, [r3, #8]
 800b2c6:	b2d8      	uxtb	r0, r3
          (otJoinerInfo*) p_notification->Data[1],
 800b2c8:	683b      	ldr	r3, [r7, #0]
 800b2ca:	68db      	ldr	r3, [r3, #12]
      otCommissionerJoinerCb((otCommissionerJoinerEvent) p_notification->Data[0],
 800b2cc:	4619      	mov	r1, r3
          (otExtAddress*) p_notification->Data[2],
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	691b      	ldr	r3, [r3, #16]
      otCommissionerJoinerCb((otCommissionerJoinerEvent) p_notification->Data[0],
 800b2d2:	461a      	mov	r2, r3
          (void*) p_notification->Data[3]);
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	695b      	ldr	r3, [r3, #20]
      otCommissionerJoinerCb((otCommissionerJoinerEvent) p_notification->Data[0],
 800b2d8:	47a0      	blx	r4
    }
    break;
 800b2da:	e1fd      	b.n	800b6d8 <OpenThread_CallBack_Processing+0xb3c>
  case MSG_M0TOM4_ICMP6_RECEIVE_CALLBACK:
    if (otIcmp6ReceiveCb != NULL)
 800b2dc:	4b76      	ldr	r3, [pc, #472]	; (800b4b8 <OpenThread_CallBack_Processing+0x91c>)
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	f000 81fb 	beq.w	800b6dc <OpenThread_CallBack_Processing+0xb40>
    {
      otIcmp6ReceiveCb((void*) p_notification->Data[0],
 800b2e6:	4b74      	ldr	r3, [pc, #464]	; (800b4b8 <OpenThread_CallBack_Processing+0x91c>)
 800b2e8:	681c      	ldr	r4, [r3, #0]
 800b2ea:	683b      	ldr	r3, [r7, #0]
 800b2ec:	689b      	ldr	r3, [r3, #8]
 800b2ee:	4618      	mov	r0, r3
          (otMessage*) p_notification->Data[1],
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	68db      	ldr	r3, [r3, #12]
      otIcmp6ReceiveCb((void*) p_notification->Data[0],
 800b2f4:	4619      	mov	r1, r3
          (otMessageInfo*) p_notification->Data[2],
 800b2f6:	683b      	ldr	r3, [r7, #0]
 800b2f8:	691b      	ldr	r3, [r3, #16]
      otIcmp6ReceiveCb((void*) p_notification->Data[0],
 800b2fa:	461a      	mov	r2, r3
          (otIcmp6Header*) p_notification->Data[3]);
 800b2fc:	683b      	ldr	r3, [r7, #0]
 800b2fe:	695b      	ldr	r3, [r3, #20]
      otIcmp6ReceiveCb((void*) p_notification->Data[0],
 800b300:	47a0      	blx	r4
    }
    break;
 800b302:	e1eb      	b.n	800b6dc <OpenThread_CallBack_Processing+0xb40>
  case MSG_M0TOM4_JOINER_CALLBACK:
    if (otJoinerCb != NULL)
 800b304:	4b6d      	ldr	r3, [pc, #436]	; (800b4bc <OpenThread_CallBack_Processing+0x920>)
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	f000 81e9 	beq.w	800b6e0 <OpenThread_CallBack_Processing+0xb44>
    {
      otJoinerCb((otError) p_notification->Data[0],
 800b30e:	4b6b      	ldr	r3, [pc, #428]	; (800b4bc <OpenThread_CallBack_Processing+0x920>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	683a      	ldr	r2, [r7, #0]
 800b314:	6892      	ldr	r2, [r2, #8]
 800b316:	b2d0      	uxtb	r0, r2
          (void*) p_notification->Data[1]);
 800b318:	683a      	ldr	r2, [r7, #0]
 800b31a:	68d2      	ldr	r2, [r2, #12]
      otJoinerCb((otError) p_notification->Data[0],
 800b31c:	4611      	mov	r1, r2
 800b31e:	4798      	blx	r3
    }
    break;
 800b320:	e1de      	b.n	800b6e0 <OpenThread_CallBack_Processing+0xb44>
  case MSG_M0TOM4_LINK_RAW_RECEIVE_DONE:
    if (otLinkRawReceiveDoneCb != NULL)
 800b322:	4b67      	ldr	r3, [pc, #412]	; (800b4c0 <OpenThread_CallBack_Processing+0x924>)
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	2b00      	cmp	r3, #0
 800b328:	f000 81dc 	beq.w	800b6e4 <OpenThread_CallBack_Processing+0xb48>
    {
      otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 800b32c:	4b64      	ldr	r3, [pc, #400]	; (800b4c0 <OpenThread_CallBack_Processing+0x924>)
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	683a      	ldr	r2, [r7, #0]
 800b332:	6892      	ldr	r2, [r2, #8]
 800b334:	4610      	mov	r0, r2
          (otRadioFrame*) p_notification->Data[1],
 800b336:	683a      	ldr	r2, [r7, #0]
 800b338:	68d2      	ldr	r2, [r2, #12]
      otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 800b33a:	4611      	mov	r1, r2
          (otError) p_notification->Data[2]);
 800b33c:	683a      	ldr	r2, [r7, #0]
 800b33e:	6912      	ldr	r2, [r2, #16]
      otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 800b340:	b2d2      	uxtb	r2, r2
 800b342:	4798      	blx	r3
    }
    break;
 800b344:	e1ce      	b.n	800b6e4 <OpenThread_CallBack_Processing+0xb48>
  case MSG_M0TOM4_LINK_RAW_TRANSMIT_DONE:
    if (otLinkRawTransmitDoneCb != NULL)
 800b346:	4b5f      	ldr	r3, [pc, #380]	; (800b4c4 <OpenThread_CallBack_Processing+0x928>)
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	f000 81cc 	beq.w	800b6e8 <OpenThread_CallBack_Processing+0xb4c>
    {
      otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 800b350:	4b5c      	ldr	r3, [pc, #368]	; (800b4c4 <OpenThread_CallBack_Processing+0x928>)
 800b352:	681c      	ldr	r4, [r3, #0]
 800b354:	683b      	ldr	r3, [r7, #0]
 800b356:	689b      	ldr	r3, [r3, #8]
 800b358:	4618      	mov	r0, r3
          (otRadioFrame*) p_notification->Data[1],
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	68db      	ldr	r3, [r3, #12]
      otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 800b35e:	4619      	mov	r1, r3
          (otRadioFrame*) p_notification->Data[2],
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	691b      	ldr	r3, [r3, #16]
      otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 800b364:	461a      	mov	r2, r3
          (otError) p_notification->Data[3]);
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	695b      	ldr	r3, [r3, #20]
      otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 800b36a:	b2db      	uxtb	r3, r3
 800b36c:	47a0      	blx	r4
    }
    break;
 800b36e:	e1bb      	b.n	800b6e8 <OpenThread_CallBack_Processing+0xb4c>
  case MSG_M0TOM4_LINK_RAW_ENERGY_SCAN_DONE:
    if (otLinkRawEnergyScanDoneCb != NULL)
 800b370:	4b55      	ldr	r3, [pc, #340]	; (800b4c8 <OpenThread_CallBack_Processing+0x92c>)
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	2b00      	cmp	r3, #0
 800b376:	f000 81b9 	beq.w	800b6ec <OpenThread_CallBack_Processing+0xb50>
    {
      otLinkRawEnergyScanDoneCb((otInstance*) p_notification->Data[0],
 800b37a:	4b53      	ldr	r3, [pc, #332]	; (800b4c8 <OpenThread_CallBack_Processing+0x92c>)
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	683a      	ldr	r2, [r7, #0]
 800b380:	6892      	ldr	r2, [r2, #8]
 800b382:	4610      	mov	r0, r2
          (int8_t) p_notification->Data[1]);
 800b384:	683a      	ldr	r2, [r7, #0]
 800b386:	68d2      	ldr	r2, [r2, #12]
      otLinkRawEnergyScanDoneCb((otInstance*) p_notification->Data[0],
 800b388:	b252      	sxtb	r2, r2
 800b38a:	4611      	mov	r1, r2
 800b38c:	4798      	blx	r3
    }
    break;
 800b38e:	e1ad      	b.n	800b6ec <OpenThread_CallBack_Processing+0xb50>
  case MSG_M0TOM4_UDP_RECEIVE:
    if (otUdpReceiveCb != NULL)
 800b390:	4b4e      	ldr	r3, [pc, #312]	; (800b4cc <OpenThread_CallBack_Processing+0x930>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	2b00      	cmp	r3, #0
 800b396:	f000 81ab 	beq.w	800b6f0 <OpenThread_CallBack_Processing+0xb54>
    {
      otUdpReceiveCb((void*) p_notification->Data[0],
 800b39a:	4b4c      	ldr	r3, [pc, #304]	; (800b4cc <OpenThread_CallBack_Processing+0x930>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	683a      	ldr	r2, [r7, #0]
 800b3a0:	6892      	ldr	r2, [r2, #8]
 800b3a2:	4610      	mov	r0, r2
          (otMessage*) p_notification->Data[1],
 800b3a4:	683a      	ldr	r2, [r7, #0]
 800b3a6:	68d2      	ldr	r2, [r2, #12]
      otUdpReceiveCb((void*) p_notification->Data[0],
 800b3a8:	4611      	mov	r1, r2
          (otMessageInfo*) p_notification->Data[2]);
 800b3aa:	683a      	ldr	r2, [r7, #0]
 800b3ac:	6912      	ldr	r2, [r2, #16]
      otUdpReceiveCb((void*) p_notification->Data[0],
 800b3ae:	4798      	blx	r3
    }
    break;
 800b3b0:	e19e      	b.n	800b6f0 <OpenThread_CallBack_Processing+0xb54>
  case MSG_M0TOM4_UDP_HANDLER:
      mySTUdpHandlerContext = (STUdpHandlerContextType*) p_notification->Data[0];
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	689b      	ldr	r3, [r3, #8]
 800b3b6:	461a      	mov	r2, r3
 800b3b8:	4b45      	ldr	r3, [pc, #276]	; (800b4d0 <OpenThread_CallBack_Processing+0x934>)
 800b3ba:	601a      	str	r2, [r3, #0]

      otUdpHandlerCb = mySTUdpHandlerContext->mHandler;
 800b3bc:	4b44      	ldr	r3, [pc, #272]	; (800b4d0 <OpenThread_CallBack_Processing+0x934>)
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	685b      	ldr	r3, [r3, #4]
 800b3c2:	4a44      	ldr	r2, [pc, #272]	; (800b4d4 <OpenThread_CallBack_Processing+0x938>)
 800b3c4:	6013      	str	r3, [r2, #0]

      if (otUdpHandlerCb != NULL)
 800b3c6:	4b43      	ldr	r3, [pc, #268]	; (800b4d4 <OpenThread_CallBack_Processing+0x938>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	f000 8192 	beq.w	800b6f4 <OpenThread_CallBack_Processing+0xb58>
      {
        p_notification->Data[0] = otUdpHandlerCb(mySTUdpHandlerContext->mContext,
 800b3d0:	4b40      	ldr	r3, [pc, #256]	; (800b4d4 <OpenThread_CallBack_Processing+0x938>)
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	4a3e      	ldr	r2, [pc, #248]	; (800b4d0 <OpenThread_CallBack_Processing+0x934>)
 800b3d6:	6812      	ldr	r2, [r2, #0]
 800b3d8:	6810      	ldr	r0, [r2, #0]
            (otMessage *) p_notification->Data[1],
 800b3da:	683a      	ldr	r2, [r7, #0]
 800b3dc:	68d2      	ldr	r2, [r2, #12]
        p_notification->Data[0] = otUdpHandlerCb(mySTUdpHandlerContext->mContext,
 800b3de:	4611      	mov	r1, r2
            (otMessageInfo *) p_notification->Data[2]);
 800b3e0:	683a      	ldr	r2, [r7, #0]
 800b3e2:	6912      	ldr	r2, [r2, #16]
        p_notification->Data[0] = otUdpHandlerCb(mySTUdpHandlerContext->mContext,
 800b3e4:	4798      	blx	r3
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	461a      	mov	r2, r3
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	609a      	str	r2, [r3, #8]
      }
      break;
 800b3ee:	e181      	b.n	800b6f4 <OpenThread_CallBack_Processing+0xb58>
          (void *) p_notification->Data[4]);
    }
    break;
#endif /* OPENTHREAD_CONFIG_UDP_FORWARD_ENABLE */
  case MSG_M0TOM4_NETWORK_TIME_SYNC_CALLBACK_FN:
    if (otNetworkTimeSyncCb != NULL)
 800b3f0:	4b39      	ldr	r3, [pc, #228]	; (800b4d8 <OpenThread_CallBack_Processing+0x93c>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	f000 817f 	beq.w	800b6f8 <OpenThread_CallBack_Processing+0xb5c>
    {
      otNetworkTimeSyncCb((void *)p_notification->Data[0]);
 800b3fa:	4b37      	ldr	r3, [pc, #220]	; (800b4d8 <OpenThread_CallBack_Processing+0x93c>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	683a      	ldr	r2, [r7, #0]
 800b400:	6892      	ldr	r2, [r2, #8]
 800b402:	4610      	mov	r0, r2
 800b404:	4798      	blx	r3
    }
    break;
 800b406:	e177      	b.n	800b6f8 <OpenThread_CallBack_Processing+0xb5c>
  case MSG_M0TOM4_SNTP_RESPONSE_HANDLER:
    if (otSntpResponseHandlerCb != NULL)
 800b408:	4b34      	ldr	r3, [pc, #208]	; (800b4dc <OpenThread_CallBack_Processing+0x940>)
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	f000 8175 	beq.w	800b6fc <OpenThread_CallBack_Processing+0xb60>
    {
      otSntpResponseHandlerCb((void *)p_notification->Data[0],
 800b412:	4b32      	ldr	r3, [pc, #200]	; (800b4dc <OpenThread_CallBack_Processing+0x940>)
 800b414:	6819      	ldr	r1, [r3, #0]
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	689b      	ldr	r3, [r3, #8]
 800b41a:	4618      	mov	r0, r3
          (uint64_t)p_notification->Data[1],
 800b41c:	683b      	ldr	r3, [r7, #0]
 800b41e:	68db      	ldr	r3, [r3, #12]
      otSntpResponseHandlerCb((void *)p_notification->Data[0],
 800b420:	2200      	movs	r2, #0
 800b422:	461c      	mov	r4, r3
 800b424:	4615      	mov	r5, r2
          (otError)p_notification->Data[2]);
 800b426:	683b      	ldr	r3, [r7, #0]
 800b428:	691b      	ldr	r3, [r3, #16]
      otSntpResponseHandlerCb((void *)p_notification->Data[0],
 800b42a:	b2db      	uxtb	r3, r3
 800b42c:	9300      	str	r3, [sp, #0]
 800b42e:	4622      	mov	r2, r4
 800b430:	462b      	mov	r3, r5
 800b432:	4788      	blx	r1
    }
    break;
 800b434:	e162      	b.n	800b6fc <OpenThread_CallBack_Processing+0xb60>
    }
    break;
#endif
#if OPENTHREAD_CONFIG_PING_SENDER_ENABLE
  case MSG_M0TOM4_PING_SENDER_REPLY_CALLBACK:
    if (otPingSenderReplyCb != NULL)
 800b436:	4b2a      	ldr	r3, [pc, #168]	; (800b4e0 <OpenThread_CallBack_Processing+0x944>)
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	f000 8160 	beq.w	800b700 <OpenThread_CallBack_Processing+0xb64>
    {
      otPingSenderReplyCb((const otPingSenderReply *) p_notification->Data[0],
 800b440:	4b27      	ldr	r3, [pc, #156]	; (800b4e0 <OpenThread_CallBack_Processing+0x944>)
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	683a      	ldr	r2, [r7, #0]
 800b446:	6892      	ldr	r2, [r2, #8]
 800b448:	4610      	mov	r0, r2
          (void *) p_notification->Data[1]);
 800b44a:	683a      	ldr	r2, [r7, #0]
 800b44c:	68d2      	ldr	r2, [r2, #12]
      otPingSenderReplyCb((const otPingSenderReply *) p_notification->Data[0],
 800b44e:	4611      	mov	r1, r2
 800b450:	4798      	blx	r3
    }
    break;
 800b452:	e155      	b.n	800b700 <OpenThread_CallBack_Processing+0xb64>
  case MSG_M0TOM4_PING_SENDER_STATISTICS_CALLBACK:
    if (otPingSenderStatisticsCb != NULL)
 800b454:	4b23      	ldr	r3, [pc, #140]	; (800b4e4 <OpenThread_CallBack_Processing+0x948>)
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	f000 8153 	beq.w	800b704 <OpenThread_CallBack_Processing+0xb68>
    {
      otPingSenderStatisticsCb((const otPingSenderStatistics *) p_notification->Data[0],
 800b45e:	4b21      	ldr	r3, [pc, #132]	; (800b4e4 <OpenThread_CallBack_Processing+0x948>)
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	683a      	ldr	r2, [r7, #0]
 800b464:	6892      	ldr	r2, [r2, #8]
 800b466:	4610      	mov	r0, r2
          (void *) p_notification->Data[1]);
 800b468:	683a      	ldr	r2, [r7, #0]
 800b46a:	68d2      	ldr	r2, [r2, #12]
      otPingSenderStatisticsCb((const otPingSenderStatistics *) p_notification->Data[0],
 800b46c:	4611      	mov	r1, r2
 800b46e:	4798      	blx	r3
    }
    break;
 800b470:	e148      	b.n	800b704 <OpenThread_CallBack_Processing+0xb68>
//      otTcpBytesAckedCb((otTcpEndpoint *) p_notification->Data[0],
//          (size_t) p_notification->Data[1]);
//    }
//    break;
  case MSG_M0TOM4_TCP_DISCONNECTED_CALLBACK:
    mySTTcpEndpointHandlerContext = (STTcpEndpointHandlerContextType*) ((otTcpEndpoint *)p_notification->Data[0])->mContext;
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	689b      	ldr	r3, [r3, #8]
 800b476:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800b47a:	4a1b      	ldr	r2, [pc, #108]	; (800b4e8 <OpenThread_CallBack_Processing+0x94c>)
 800b47c:	6013      	str	r3, [r2, #0]

    otTcpDisconnectedCb = mySTTcpEndpointHandlerContext->mDisconnectedCallback;
 800b47e:	4b1a      	ldr	r3, [pc, #104]	; (800b4e8 <OpenThread_CallBack_Processing+0x94c>)
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	695b      	ldr	r3, [r3, #20]
 800b484:	4a19      	ldr	r2, [pc, #100]	; (800b4ec <OpenThread_CallBack_Processing+0x950>)
 800b486:	6013      	str	r3, [r2, #0]

    if (otTcpDisconnectedCb != NULL)
 800b488:	4b18      	ldr	r3, [pc, #96]	; (800b4ec <OpenThread_CallBack_Processing+0x950>)
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	f000 813b 	beq.w	800b708 <OpenThread_CallBack_Processing+0xb6c>
    {
      otTcpDisconnectedCb((otTcpEndpoint *) p_notification->Data[0],
 800b492:	4b16      	ldr	r3, [pc, #88]	; (800b4ec <OpenThread_CallBack_Processing+0x950>)
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	683a      	ldr	r2, [r7, #0]
 800b498:	6892      	ldr	r2, [r2, #8]
 800b49a:	4610      	mov	r0, r2
          (otTcpDisconnectedReason) p_notification->Data[1]);
 800b49c:	683a      	ldr	r2, [r7, #0]
 800b49e:	68d2      	ldr	r2, [r2, #12]
      otTcpDisconnectedCb((otTcpEndpoint *) p_notification->Data[0],
 800b4a0:	b2d2      	uxtb	r2, r2
 800b4a2:	4611      	mov	r1, r2
 800b4a4:	4798      	blx	r3
    }
    break;
 800b4a6:	e12f      	b.n	800b708 <OpenThread_CallBack_Processing+0xb6c>
 800b4a8:	200007e4 	.word	0x200007e4
 800b4ac:	200007e8 	.word	0x200007e8
 800b4b0:	200007dc 	.word	0x200007dc
 800b4b4:	200007e0 	.word	0x200007e0
 800b4b8:	200007ec 	.word	0x200007ec
 800b4bc:	200007f0 	.word	0x200007f0
 800b4c0:	200007f4 	.word	0x200007f4
 800b4c4:	200007f8 	.word	0x200007f8
 800b4c8:	200007fc 	.word	0x200007fc
 800b4cc:	20000800 	.word	0x20000800
 800b4d0:	20000808 	.word	0x20000808
 800b4d4:	20000804 	.word	0x20000804
 800b4d8:	20000828 	.word	0x20000828
 800b4dc:	2000082c 	.word	0x2000082c
 800b4e0:	20000860 	.word	0x20000860
 800b4e4:	20000864 	.word	0x20000864
 800b4e8:	20000868 	.word	0x20000868
 800b4ec:	20000870 	.word	0x20000870
  case MSG_M0TOM4_TCP_ESTABLISHED_CALLBACK:
    mySTTcpEndpointHandlerContext = (STTcpEndpointHandlerContextType*) ((otTcpEndpoint *)p_notification->Data[0])->mContext;
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	689b      	ldr	r3, [r3, #8]
 800b4f4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800b4f8:	4a8d      	ldr	r2, [pc, #564]	; (800b730 <OpenThread_CallBack_Processing+0xb94>)
 800b4fa:	6013      	str	r3, [r2, #0]

    otTcpEstablishedCb = mySTTcpEndpointHandlerContext->mEstablishedCallback;
 800b4fc:	4b8c      	ldr	r3, [pc, #560]	; (800b730 <OpenThread_CallBack_Processing+0xb94>)
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	685b      	ldr	r3, [r3, #4]
 800b502:	4a8c      	ldr	r2, [pc, #560]	; (800b734 <OpenThread_CallBack_Processing+0xb98>)
 800b504:	6013      	str	r3, [r2, #0]

    if (otTcpEstablishedCb != NULL)
 800b506:	4b8b      	ldr	r3, [pc, #556]	; (800b734 <OpenThread_CallBack_Processing+0xb98>)
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	f000 80fe 	beq.w	800b70c <OpenThread_CallBack_Processing+0xb70>
    {
      otTcpEstablishedCb((otTcpEndpoint *) p_notification->Data[0]);
 800b510:	4b88      	ldr	r3, [pc, #544]	; (800b734 <OpenThread_CallBack_Processing+0xb98>)
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	683a      	ldr	r2, [r7, #0]
 800b516:	6892      	ldr	r2, [r2, #8]
 800b518:	4610      	mov	r0, r2
 800b51a:	4798      	blx	r3
    }
    break;
 800b51c:	e0f6      	b.n	800b70c <OpenThread_CallBack_Processing+0xb70>
  case MSG_M0TOM4_TCP_RECEIVE_AVAILABLE_CALLBACK:
    mySTTcpEndpointHandlerContext = (STTcpEndpointHandlerContextType*) ((otTcpEndpoint *)p_notification->Data[0])->mContext;
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	689b      	ldr	r3, [r3, #8]
 800b522:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800b526:	4a82      	ldr	r2, [pc, #520]	; (800b730 <OpenThread_CallBack_Processing+0xb94>)
 800b528:	6013      	str	r3, [r2, #0]

    otTcpReceiveAvailableCb = mySTTcpEndpointHandlerContext->mReceiveAvailableCallback;
 800b52a:	4b81      	ldr	r3, [pc, #516]	; (800b730 <OpenThread_CallBack_Processing+0xb94>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	691b      	ldr	r3, [r3, #16]
 800b530:	4a81      	ldr	r2, [pc, #516]	; (800b738 <OpenThread_CallBack_Processing+0xb9c>)
 800b532:	6013      	str	r3, [r2, #0]

    if (otTcpReceiveAvailableCb != NULL)
 800b534:	4b80      	ldr	r3, [pc, #512]	; (800b738 <OpenThread_CallBack_Processing+0xb9c>)
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	f000 80e9 	beq.w	800b710 <OpenThread_CallBack_Processing+0xb74>
    {
      otTcpReceiveAvailableCb((otTcpEndpoint *) p_notification->Data[0],
 800b53e:	4b7e      	ldr	r3, [pc, #504]	; (800b738 <OpenThread_CallBack_Processing+0xb9c>)
 800b540:	681c      	ldr	r4, [r3, #0]
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	689b      	ldr	r3, [r3, #8]
 800b546:	4618      	mov	r0, r3
          (size_t) p_notification->Data[1],
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	68d9      	ldr	r1, [r3, #12]
          (bool) p_notification->Data[2],
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	691b      	ldr	r3, [r3, #16]
      otTcpReceiveAvailableCb((otTcpEndpoint *) p_notification->Data[0],
 800b550:	2b00      	cmp	r3, #0
 800b552:	bf14      	ite	ne
 800b554:	2301      	movne	r3, #1
 800b556:	2300      	moveq	r3, #0
 800b558:	b2da      	uxtb	r2, r3
          (size_t) p_notification->Data[3]);
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	695b      	ldr	r3, [r3, #20]
      otTcpReceiveAvailableCb((otTcpEndpoint *) p_notification->Data[0],
 800b55e:	47a0      	blx	r4
    }
    break;
 800b560:	e0d6      	b.n	800b710 <OpenThread_CallBack_Processing+0xb74>
  case MSG_M0TOM4_TCP_SEND_DONE_CALLBACK:
    mySTTcpEndpointHandlerContext = (STTcpEndpointHandlerContextType*) ((otTcpEndpoint *)p_notification->Data[0])->mContext;
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	689b      	ldr	r3, [r3, #8]
 800b566:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800b56a:	4a71      	ldr	r2, [pc, #452]	; (800b730 <OpenThread_CallBack_Processing+0xb94>)
 800b56c:	6013      	str	r3, [r2, #0]

    otTcpSendDoneCb = mySTTcpEndpointHandlerContext->mSendDoneCallback;
 800b56e:	4b70      	ldr	r3, [pc, #448]	; (800b730 <OpenThread_CallBack_Processing+0xb94>)
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	689b      	ldr	r3, [r3, #8]
 800b574:	4a71      	ldr	r2, [pc, #452]	; (800b73c <OpenThread_CallBack_Processing+0xba0>)
 800b576:	6013      	str	r3, [r2, #0]

    if (otTcpSendDoneCb != NULL)
 800b578:	4b70      	ldr	r3, [pc, #448]	; (800b73c <OpenThread_CallBack_Processing+0xba0>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	f000 80c9 	beq.w	800b714 <OpenThread_CallBack_Processing+0xb78>
    {
      otTcpSendDoneCb((otTcpEndpoint *) p_notification->Data[0],
 800b582:	4b6e      	ldr	r3, [pc, #440]	; (800b73c <OpenThread_CallBack_Processing+0xba0>)
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	683a      	ldr	r2, [r7, #0]
 800b588:	6892      	ldr	r2, [r2, #8]
 800b58a:	4610      	mov	r0, r2
          (otLinkedBuffer *) p_notification->Data[1]);
 800b58c:	683a      	ldr	r2, [r7, #0]
 800b58e:	68d2      	ldr	r2, [r2, #12]
      otTcpSendDoneCb((otTcpEndpoint *) p_notification->Data[0],
 800b590:	4611      	mov	r1, r2
 800b592:	4798      	blx	r3
    }
    break;
 800b594:	e0be      	b.n	800b714 <OpenThread_CallBack_Processing+0xb78>
//    {
//      otTcpSendReadyCb((otTcpEndpoint *) p_notification->Data[0]);
//    }
//    break;
  case MSG_M0TOM4_TCP_FORWARD_PROGRESS_CALLBACK:
    mySTTcpEndpointHandlerContext = (STTcpEndpointHandlerContextType*) ((otTcpEndpoint *)p_notification->Data[0])->mContext;
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	689b      	ldr	r3, [r3, #8]
 800b59a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800b59e:	4a64      	ldr	r2, [pc, #400]	; (800b730 <OpenThread_CallBack_Processing+0xb94>)
 800b5a0:	6013      	str	r3, [r2, #0]

    mForwardProgressCallback = mySTTcpEndpointHandlerContext->mForwardProgressCallback;
 800b5a2:	4b63      	ldr	r3, [pc, #396]	; (800b730 <OpenThread_CallBack_Processing+0xb94>)
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	68db      	ldr	r3, [r3, #12]
 800b5a8:	4a65      	ldr	r2, [pc, #404]	; (800b740 <OpenThread_CallBack_Processing+0xba4>)
 800b5aa:	6013      	str	r3, [r2, #0]

    if (mForwardProgressCallback != NULL)
 800b5ac:	4b64      	ldr	r3, [pc, #400]	; (800b740 <OpenThread_CallBack_Processing+0xba4>)
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	f000 80b1 	beq.w	800b718 <OpenThread_CallBack_Processing+0xb7c>
    {
      mForwardProgressCallback((otTcpEndpoint *)p_notification->Data[0],
 800b5b6:	4b62      	ldr	r3, [pc, #392]	; (800b740 <OpenThread_CallBack_Processing+0xba4>)
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	683a      	ldr	r2, [r7, #0]
 800b5bc:	6892      	ldr	r2, [r2, #8]
 800b5be:	4610      	mov	r0, r2
          (size_t) p_notification->Data[1],
 800b5c0:	683a      	ldr	r2, [r7, #0]
 800b5c2:	68d1      	ldr	r1, [r2, #12]
          (size_t) p_notification->Data[2]);
 800b5c4:	683a      	ldr	r2, [r7, #0]
 800b5c6:	6912      	ldr	r2, [r2, #16]
      mForwardProgressCallback((otTcpEndpoint *)p_notification->Data[0],
 800b5c8:	4798      	blx	r3
    }
    break;
 800b5ca:	e0a5      	b.n	800b718 <OpenThread_CallBack_Processing+0xb7c>
  case MSG_M0TOM4_TCP_ACCEPT_READY_CALLBACK:
    mySTTcpListenerHandlerContext = (STTcpListenerHandlerContextType*) ((otTcpListener *)p_notification->Data[0])->mContext;
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	689b      	ldr	r3, [r3, #8]
 800b5d0:	6a1b      	ldr	r3, [r3, #32]
 800b5d2:	4a5c      	ldr	r2, [pc, #368]	; (800b744 <OpenThread_CallBack_Processing+0xba8>)
 800b5d4:	6013      	str	r3, [r2, #0]

    otTcpAcceptReadyCb = mySTTcpListenerHandlerContext->mAcceptReadyCallback;
 800b5d6:	4b5b      	ldr	r3, [pc, #364]	; (800b744 <OpenThread_CallBack_Processing+0xba8>)
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	685b      	ldr	r3, [r3, #4]
 800b5dc:	4a5a      	ldr	r2, [pc, #360]	; (800b748 <OpenThread_CallBack_Processing+0xbac>)
 800b5de:	6013      	str	r3, [r2, #0]

    if (otTcpAcceptReadyCb != NULL)
 800b5e0:	4b59      	ldr	r3, [pc, #356]	; (800b748 <OpenThread_CallBack_Processing+0xbac>)
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	f000 8099 	beq.w	800b71c <OpenThread_CallBack_Processing+0xb80>
    {
      p_notification->Data[0] = otTcpAcceptReadyCb((otTcpListener *) p_notification->Data[0],
 800b5ea:	4b57      	ldr	r3, [pc, #348]	; (800b748 <OpenThread_CallBack_Processing+0xbac>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	683a      	ldr	r2, [r7, #0]
 800b5f0:	6892      	ldr	r2, [r2, #8]
 800b5f2:	4610      	mov	r0, r2
          (const otSockAddr *) p_notification->Data[1],
 800b5f4:	683a      	ldr	r2, [r7, #0]
 800b5f6:	68d2      	ldr	r2, [r2, #12]
      p_notification->Data[0] = otTcpAcceptReadyCb((otTcpListener *) p_notification->Data[0],
 800b5f8:	4611      	mov	r1, r2
          (otTcpEndpoint **) p_notification->Data[2]);
 800b5fa:	683a      	ldr	r2, [r7, #0]
 800b5fc:	6912      	ldr	r2, [r2, #16]
      p_notification->Data[0] = otTcpAcceptReadyCb((otTcpListener *) p_notification->Data[0],
 800b5fe:	4798      	blx	r3
 800b600:	4603      	mov	r3, r0
 800b602:	461a      	mov	r2, r3
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	609a      	str	r2, [r3, #8]
    }
    break;
 800b608:	e088      	b.n	800b71c <OpenThread_CallBack_Processing+0xb80>
  case MSG_M0TOM4_TCP_ACCEPT_DONE_CALLBACK:
    mySTTcpListenerHandlerContext = (STTcpListenerHandlerContextType*) ((otTcpListener *)p_notification->Data[0])->mContext;
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	689b      	ldr	r3, [r3, #8]
 800b60e:	6a1b      	ldr	r3, [r3, #32]
 800b610:	4a4c      	ldr	r2, [pc, #304]	; (800b744 <OpenThread_CallBack_Processing+0xba8>)
 800b612:	6013      	str	r3, [r2, #0]

    otTcpAcceptDoneCb = mySTTcpListenerHandlerContext->mAcceptDoneCallback;
 800b614:	4b4b      	ldr	r3, [pc, #300]	; (800b744 <OpenThread_CallBack_Processing+0xba8>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	689b      	ldr	r3, [r3, #8]
 800b61a:	4a4c      	ldr	r2, [pc, #304]	; (800b74c <OpenThread_CallBack_Processing+0xbb0>)
 800b61c:	6013      	str	r3, [r2, #0]

    if (otTcpAcceptDoneCb != NULL)
 800b61e:	4b4b      	ldr	r3, [pc, #300]	; (800b74c <OpenThread_CallBack_Processing+0xbb0>)
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d07c      	beq.n	800b720 <OpenThread_CallBack_Processing+0xb84>
    {
      otTcpAcceptDoneCb((otTcpListener *) p_notification->Data[0],
 800b626:	4b49      	ldr	r3, [pc, #292]	; (800b74c <OpenThread_CallBack_Processing+0xbb0>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	683a      	ldr	r2, [r7, #0]
 800b62c:	6892      	ldr	r2, [r2, #8]
 800b62e:	4610      	mov	r0, r2
          (otTcpEndpoint *) p_notification->Data[1],
 800b630:	683a      	ldr	r2, [r7, #0]
 800b632:	68d2      	ldr	r2, [r2, #12]
      otTcpAcceptDoneCb((otTcpListener *) p_notification->Data[0],
 800b634:	4611      	mov	r1, r2
          (const otSockAddr *) p_notification->Data[2]);
 800b636:	683a      	ldr	r2, [r7, #0]
 800b638:	6912      	ldr	r2, [r2, #16]
      otTcpAcceptDoneCb((otTcpListener *) p_notification->Data[0],
 800b63a:	4798      	blx	r3
    }
    break;
 800b63c:	e070      	b.n	800b720 <OpenThread_CallBack_Processing+0xb84>
#endif /* OPENTHREAD_CONFIG_TCP_ENABLE */
  default:
    status = HAL_ERROR;
 800b63e:	2301      	movs	r3, #1
 800b640:	71fb      	strb	r3, [r7, #7]
    break;
 800b642:	e06e      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b644:	bf00      	nop
 800b646:	e06c      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b648:	bf00      	nop
 800b64a:	e06a      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b64c:	bf00      	nop
 800b64e:	e068      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b650:	bf00      	nop
 800b652:	e066      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b654:	bf00      	nop
 800b656:	e064      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b658:	bf00      	nop
 800b65a:	e062      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b65c:	bf00      	nop
 800b65e:	e060      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b660:	bf00      	nop
 800b662:	e05e      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b664:	bf00      	nop
 800b666:	e05c      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b668:	bf00      	nop
 800b66a:	e05a      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b66c:	bf00      	nop
 800b66e:	e058      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b670:	bf00      	nop
 800b672:	e056      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b674:	bf00      	nop
 800b676:	e054      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b678:	bf00      	nop
 800b67a:	e052      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b67c:	bf00      	nop
 800b67e:	e050      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b680:	bf00      	nop
 800b682:	e04e      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b684:	bf00      	nop
 800b686:	e04c      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b688:	bf00      	nop
 800b68a:	e04a      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b68c:	bf00      	nop
 800b68e:	e048      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b690:	bf00      	nop
 800b692:	e046      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b694:	bf00      	nop
 800b696:	e044      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b698:	bf00      	nop
 800b69a:	e042      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b69c:	bf00      	nop
 800b69e:	e040      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6a0:	bf00      	nop
 800b6a2:	e03e      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6a4:	bf00      	nop
 800b6a6:	e03c      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6a8:	bf00      	nop
 800b6aa:	e03a      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6ac:	bf00      	nop
 800b6ae:	e038      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6b0:	bf00      	nop
 800b6b2:	e036      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6b4:	bf00      	nop
 800b6b6:	e034      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6b8:	bf00      	nop
 800b6ba:	e032      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6bc:	bf00      	nop
 800b6be:	e030      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6c0:	bf00      	nop
 800b6c2:	e02e      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6c4:	bf00      	nop
 800b6c6:	e02c      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6c8:	bf00      	nop
 800b6ca:	e02a      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6cc:	bf00      	nop
 800b6ce:	e028      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6d0:	bf00      	nop
 800b6d2:	e026      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6d4:	bf00      	nop
 800b6d6:	e024      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6d8:	bf00      	nop
 800b6da:	e022      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6dc:	bf00      	nop
 800b6de:	e020      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6e0:	bf00      	nop
 800b6e2:	e01e      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6e4:	bf00      	nop
 800b6e6:	e01c      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6e8:	bf00      	nop
 800b6ea:	e01a      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6ec:	bf00      	nop
 800b6ee:	e018      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6f0:	bf00      	nop
 800b6f2:	e016      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
      break;
 800b6f4:	bf00      	nop
 800b6f6:	e014      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6f8:	bf00      	nop
 800b6fa:	e012      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b6fc:	bf00      	nop
 800b6fe:	e010      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b700:	bf00      	nop
 800b702:	e00e      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b704:	bf00      	nop
 800b706:	e00c      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b708:	bf00      	nop
 800b70a:	e00a      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b70c:	bf00      	nop
 800b70e:	e008      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b710:	bf00      	nop
 800b712:	e006      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b714:	bf00      	nop
 800b716:	e004      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b718:	bf00      	nop
 800b71a:	e002      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b71c:	bf00      	nop
 800b71e:	e000      	b.n	800b722 <OpenThread_CallBack_Processing+0xb86>
    break;
 800b720:	bf00      	nop
  }

  TL_THREAD_SendAck();
 800b722:	f000 fc6d 	bl	800c000 <TL_THREAD_SendAck>
  return status;
 800b726:	79fb      	ldrb	r3, [r7, #7]

}
 800b728:	4618      	mov	r0, r3
 800b72a:	3708      	adds	r7, #8
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bdb0      	pop	{r4, r5, r7, pc}
 800b730:	20000868 	.word	0x20000868
 800b734:	20000874 	.word	0x20000874
 800b738:	20000878 	.word	0x20000878
 800b73c:	2000087c 	.word	0x2000087c
 800b740:	20000888 	.word	0x20000888
 800b744:	2000086c 	.word	0x2000086c
 800b748:	20000880 	.word	0x20000880
 800b74c:	20000884 	.word	0x20000884

0800b750 <SHCI_C2_THREAD_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_THREAD_Init( void )
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b086      	sub	sp, #24
 800b754:	af00      	add	r7, sp, #0
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800b756:	1d3b      	adds	r3, r7, #4
 800b758:	617b      	str	r3, [r7, #20]

  shci_send( SHCI_OPCODE_C2_THREAD_INIT,
 800b75a:	697b      	ldr	r3, [r7, #20]
 800b75c:	2200      	movs	r2, #0
 800b75e:	2100      	movs	r1, #0
 800b760:	f64f 4067 	movw	r0, #64615	; 0xfc67
 800b764:	f000 f956 	bl	800ba14 <shci_send>
             0,
             0,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800b768:	697b      	ldr	r3, [r7, #20]
 800b76a:	330b      	adds	r3, #11
 800b76c:	78db      	ldrb	r3, [r3, #3]
}
 800b76e:	4618      	mov	r0, r3
 800b770:	3718      	adds	r7, #24
 800b772:	46bd      	mov	sp, r7
 800b774:	bd80      	pop	{r7, pc}

0800b776 <SHCI_C2_FLASH_StoreData>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_FLASH_StoreData( SHCI_C2_FLASH_Ip_t Ip )
{
 800b776:	b580      	push	{r7, lr}
 800b778:	b088      	sub	sp, #32
 800b77a:	af00      	add	r7, sp, #0
 800b77c:	4603      	mov	r3, r0
 800b77e:	71fb      	strb	r3, [r7, #7]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800b780:	f107 030c 	add.w	r3, r7, #12
 800b784:	61fb      	str	r3, [r7, #28]

  local_buffer[0] = Ip;
 800b786:	79fb      	ldrb	r3, [r7, #7]
 800b788:	733b      	strb	r3, [r7, #12]

  shci_send( SHCI_OPCODE_C2_FLASH_STORE_DATA,
 800b78a:	f107 020c 	add.w	r2, r7, #12
 800b78e:	69fb      	ldr	r3, [r7, #28]
 800b790:	2101      	movs	r1, #1
 800b792:	f64f 406b 	movw	r0, #64619	; 0xfc6b
 800b796:	f000 f93d 	bl	800ba14 <shci_send>
             1,
             local_buffer,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800b79a:	69fb      	ldr	r3, [r7, #28]
 800b79c:	330b      	adds	r3, #11
 800b79e:	78db      	ldrb	r3, [r3, #3]
}
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	3720      	adds	r7, #32
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bd80      	pop	{r7, pc}

0800b7a8 <SHCI_C2_RADIO_AllowLowPower>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_RADIO_AllowLowPower( SHCI_C2_FLASH_Ip_t Ip,uint8_t  FlagRadioLowPowerOn)
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b088      	sub	sp, #32
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	460a      	mov	r2, r1
 800b7b2:	71fb      	strb	r3, [r7, #7]
 800b7b4:	4613      	mov	r3, r2
 800b7b6:	71bb      	strb	r3, [r7, #6]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800b7b8:	f107 030c 	add.w	r3, r7, #12
 800b7bc:	61fb      	str	r3, [r7, #28]

  local_buffer[0] = Ip;
 800b7be:	79fb      	ldrb	r3, [r7, #7]
 800b7c0:	733b      	strb	r3, [r7, #12]
  local_buffer[1] = FlagRadioLowPowerOn;
 800b7c2:	79bb      	ldrb	r3, [r7, #6]
 800b7c4:	737b      	strb	r3, [r7, #13]

  shci_send( SHCI_OPCODE_C2_RADIO_ALLOW_LOW_POWER,
 800b7c6:	f107 020c 	add.w	r2, r7, #12
 800b7ca:	69fb      	ldr	r3, [r7, #28]
 800b7cc:	2102      	movs	r1, #2
 800b7ce:	f64f 406d 	movw	r0, #64621	; 0xfc6d
 800b7d2:	f000 f91f 	bl	800ba14 <shci_send>
             2,
             local_buffer,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800b7d6:	69fb      	ldr	r3, [r7, #28]
 800b7d8:	330b      	adds	r3, #11
 800b7da:	78db      	ldrb	r3, [r3, #3]
}
 800b7dc:	4618      	mov	r0, r3
 800b7de:	3720      	adds	r7, #32
 800b7e0:	46bd      	mov	sp, r7
 800b7e2:	bd80      	pop	{r7, pc}

0800b7e4 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800b7e4:	b480      	push	{r7}
 800b7e6:	b08b      	sub	sp, #44	; 0x2c
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800b800:	2300      	movs	r3, #0
 800b802:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800b804:	2300      	movs	r3, #0
 800b806:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800b808:	2300      	movs	r3, #0
 800b80a:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800b80c:	4b4a      	ldr	r3, [pc, #296]	; (800b938 <SHCI_GetWirelessFwInfo+0x154>)
 800b80e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b810:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800b814:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800b816:	693b      	ldr	r3, [r7, #16]
 800b818:	009b      	lsls	r3, r3, #2
 800b81a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800b81e:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800b826:	68bb      	ldr	r3, [r7, #8]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	4a44      	ldr	r2, [pc, #272]	; (800b93c <SHCI_GetWirelessFwInfo+0x158>)
 800b82c:	4293      	cmp	r3, r2
 800b82e:	d10f      	bne.n	800b850 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800b830:	68bb      	ldr	r3, [r7, #8]
 800b832:	695b      	ldr	r3, [r3, #20]
 800b834:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800b836:	68bb      	ldr	r3, [r7, #8]
 800b838:	699b      	ldr	r3, [r3, #24]
 800b83a:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800b83c:	68bb      	ldr	r3, [r7, #8]
 800b83e:	69db      	ldr	r3, [r3, #28]
 800b840:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	68db      	ldr	r3, [r3, #12]
 800b846:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800b848:	68bb      	ldr	r3, [r7, #8]
 800b84a:	691b      	ldr	r3, [r3, #16]
 800b84c:	617b      	str	r3, [r7, #20]
 800b84e:	e01a      	b.n	800b886 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800b850:	693b      	ldr	r3, [r7, #16]
 800b852:	009b      	lsls	r3, r3, #2
 800b854:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800b858:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 800b85c:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	691b      	ldr	r3, [r3, #16]
 800b864:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	695b      	ldr	r3, [r3, #20]
 800b86c:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	699b      	ldr	r3, [r3, #24]
 800b874:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	685b      	ldr	r3, [r3, #4]
 800b87c:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	689b      	ldr	r3, [r3, #8]
 800b884:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800b886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b888:	0e1b      	lsrs	r3, r3, #24
 800b88a:	b2da      	uxtb	r2, r3
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800b890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b892:	0c1b      	lsrs	r3, r3, #16
 800b894:	b2da      	uxtb	r2, r3
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800b89a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b89c:	0a1b      	lsrs	r3, r3, #8
 800b89e:	b2da      	uxtb	r2, r3
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800b8a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8a6:	091b      	lsrs	r3, r3, #4
 800b8a8:	b2db      	uxtb	r3, r3
 800b8aa:	f003 030f 	and.w	r3, r3, #15
 800b8ae:	b2da      	uxtb	r2, r3
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800b8b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8b6:	b2db      	uxtb	r3, r3
 800b8b8:	f003 030f 	and.w	r3, r3, #15
 800b8bc:	b2da      	uxtb	r2, r3
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800b8c2:	6a3b      	ldr	r3, [r7, #32]
 800b8c4:	0e1b      	lsrs	r3, r3, #24
 800b8c6:	b2da      	uxtb	r2, r3
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800b8cc:	6a3b      	ldr	r3, [r7, #32]
 800b8ce:	0c1b      	lsrs	r3, r3, #16
 800b8d0:	b2da      	uxtb	r2, r3
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800b8d6:	6a3b      	ldr	r3, [r7, #32]
 800b8d8:	0a1b      	lsrs	r3, r3, #8
 800b8da:	b2da      	uxtb	r2, r3
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800b8e0:	6a3b      	ldr	r3, [r7, #32]
 800b8e2:	b2da      	uxtb	r2, r3
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800b8e8:	69fb      	ldr	r3, [r7, #28]
 800b8ea:	b2da      	uxtb	r2, r3
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800b8f0:	69bb      	ldr	r3, [r7, #24]
 800b8f2:	0e1b      	lsrs	r3, r3, #24
 800b8f4:	b2da      	uxtb	r2, r3
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800b8fa:	69bb      	ldr	r3, [r7, #24]
 800b8fc:	0c1b      	lsrs	r3, r3, #16
 800b8fe:	b2da      	uxtb	r2, r3
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800b904:	69bb      	ldr	r3, [r7, #24]
 800b906:	0a1b      	lsrs	r3, r3, #8
 800b908:	b2da      	uxtb	r2, r3
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800b90e:	697b      	ldr	r3, [r7, #20]
 800b910:	0e1b      	lsrs	r3, r3, #24
 800b912:	b2da      	uxtb	r2, r3
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800b918:	697b      	ldr	r3, [r7, #20]
 800b91a:	0c1b      	lsrs	r3, r3, #16
 800b91c:	b2da      	uxtb	r2, r3
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800b922:	697b      	ldr	r3, [r7, #20]
 800b924:	b2da      	uxtb	r2, r3
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800b92a:	2300      	movs	r3, #0
}
 800b92c:	4618      	mov	r0, r3
 800b92e:	372c      	adds	r7, #44	; 0x2c
 800b930:	46bd      	mov	sp, r7
 800b932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b936:	4770      	bx	lr
 800b938:	58004000 	.word	0x58004000
 800b93c:	a94656b9 	.word	0xa94656b9

0800b940 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800b940:	b580      	push	{r7, lr}
 800b942:	b082      	sub	sp, #8
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
 800b948:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800b94a:	683b      	ldr	r3, [r7, #0]
 800b94c:	685b      	ldr	r3, [r3, #4]
 800b94e:	4a08      	ldr	r2, [pc, #32]	; (800b970 <shci_init+0x30>)
 800b950:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800b952:	4a08      	ldr	r2, [pc, #32]	; (800b974 <shci_init+0x34>)
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800b958:	4806      	ldr	r0, [pc, #24]	; (800b974 <shci_init+0x34>)
 800b95a:	f000 f911 	bl	800bb80 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800b95e:	683b      	ldr	r3, [r7, #0]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	4618      	mov	r0, r3
 800b964:	f000 f894 	bl	800ba90 <TlInit>

  return;
 800b968:	bf00      	nop
}
 800b96a:	3708      	adds	r7, #8
 800b96c:	46bd      	mov	sp, r7
 800b96e:	bd80      	pop	{r7, pc}
 800b970:	200008ac 	.word	0x200008ac
 800b974:	2000088c 	.word	0x2000088c

0800b978 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b084      	sub	sp, #16
 800b97c:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800b97e:	4822      	ldr	r0, [pc, #136]	; (800ba08 <shci_user_evt_proc+0x90>)
 800b980:	f000 ffd2 	bl	800c928 <LST_is_empty>
 800b984:	4603      	mov	r3, r0
 800b986:	2b00      	cmp	r3, #0
 800b988:	d12b      	bne.n	800b9e2 <shci_user_evt_proc+0x6a>
 800b98a:	4b20      	ldr	r3, [pc, #128]	; (800ba0c <shci_user_evt_proc+0x94>)
 800b98c:	781b      	ldrb	r3, [r3, #0]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d027      	beq.n	800b9e2 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800b992:	f107 030c 	add.w	r3, r7, #12
 800b996:	4619      	mov	r1, r3
 800b998:	481b      	ldr	r0, [pc, #108]	; (800ba08 <shci_user_evt_proc+0x90>)
 800b99a:	f001 f854 	bl	800ca46 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800b99e:	4b1c      	ldr	r3, [pc, #112]	; (800ba10 <shci_user_evt_proc+0x98>)
 800b9a0:	69db      	ldr	r3, [r3, #28]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d00c      	beq.n	800b9c0 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800b9ae:	4b18      	ldr	r3, [pc, #96]	; (800ba10 <shci_user_evt_proc+0x98>)
 800b9b0:	69db      	ldr	r3, [r3, #28]
 800b9b2:	1d3a      	adds	r2, r7, #4
 800b9b4:	4610      	mov	r0, r2
 800b9b6:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800b9b8:	793a      	ldrb	r2, [r7, #4]
 800b9ba:	4b14      	ldr	r3, [pc, #80]	; (800ba0c <shci_user_evt_proc+0x94>)
 800b9bc:	701a      	strb	r2, [r3, #0]
 800b9be:	e002      	b.n	800b9c6 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800b9c0:	4b12      	ldr	r3, [pc, #72]	; (800ba0c <shci_user_evt_proc+0x94>)
 800b9c2:	2201      	movs	r2, #1
 800b9c4:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800b9c6:	4b11      	ldr	r3, [pc, #68]	; (800ba0c <shci_user_evt_proc+0x94>)
 800b9c8:	781b      	ldrb	r3, [r3, #0]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d004      	beq.n	800b9d8 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	f000 fb91 	bl	800c0f8 <TL_MM_EvtDone>
 800b9d6:	e004      	b.n	800b9e2 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	4619      	mov	r1, r3
 800b9dc:	480a      	ldr	r0, [pc, #40]	; (800ba08 <shci_user_evt_proc+0x90>)
 800b9de:	f000 ffc5 	bl	800c96c <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800b9e2:	4809      	ldr	r0, [pc, #36]	; (800ba08 <shci_user_evt_proc+0x90>)
 800b9e4:	f000 ffa0 	bl	800c928 <LST_is_empty>
 800b9e8:	4603      	mov	r3, r0
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d107      	bne.n	800b9fe <shci_user_evt_proc+0x86>
 800b9ee:	4b07      	ldr	r3, [pc, #28]	; (800ba0c <shci_user_evt_proc+0x94>)
 800b9f0:	781b      	ldrb	r3, [r3, #0]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d003      	beq.n	800b9fe <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800b9f6:	4804      	ldr	r0, [pc, #16]	; (800ba08 <shci_user_evt_proc+0x90>)
 800b9f8:	f7f6 fac6 	bl	8001f88 <shci_notify_asynch_evt>
  }


  return;
 800b9fc:	bf00      	nop
 800b9fe:	bf00      	nop
}
 800ba00:	3710      	adds	r7, #16
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}
 800ba06:	bf00      	nop
 800ba08:	20000094 	.word	0x20000094
 800ba0c:	200000a4 	.word	0x200000a4
 800ba10:	2000088c 	.word	0x2000088c

0800ba14 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b084      	sub	sp, #16
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	60ba      	str	r2, [r7, #8]
 800ba1c:	607b      	str	r3, [r7, #4]
 800ba1e:	4603      	mov	r3, r0
 800ba20:	81fb      	strh	r3, [r7, #14]
 800ba22:	460b      	mov	r3, r1
 800ba24:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800ba26:	2000      	movs	r0, #0
 800ba28:	f000 f864 	bl	800baf4 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800ba2c:	4b16      	ldr	r3, [pc, #88]	; (800ba88 <shci_send+0x74>)
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	89fa      	ldrh	r2, [r7, #14]
 800ba32:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800ba36:	4b14      	ldr	r3, [pc, #80]	; (800ba88 <shci_send+0x74>)
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	7b7a      	ldrb	r2, [r7, #13]
 800ba3c:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800ba3e:	4b12      	ldr	r3, [pc, #72]	; (800ba88 <shci_send+0x74>)
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	330c      	adds	r3, #12
 800ba44:	7b7a      	ldrb	r2, [r7, #13]
 800ba46:	68b9      	ldr	r1, [r7, #8]
 800ba48:	4618      	mov	r0, r3
 800ba4a:	f001 fc47 	bl	800d2dc <memcpy>

  shciContext.io.Send(0,0);
 800ba4e:	4b0f      	ldr	r3, [pc, #60]	; (800ba8c <shci_send+0x78>)
 800ba50:	691b      	ldr	r3, [r3, #16]
 800ba52:	2100      	movs	r1, #0
 800ba54:	2000      	movs	r0, #0
 800ba56:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800ba58:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800ba5c:	f7f6 faab 	bl	8001fb6 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	f103 0008 	add.w	r0, r3, #8
 800ba66:	4b08      	ldr	r3, [pc, #32]	; (800ba88 <shci_send+0x74>)
 800ba68:	6819      	ldr	r1, [r3, #0]
 800ba6a:	4b07      	ldr	r3, [pc, #28]	; (800ba88 <shci_send+0x74>)
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	789b      	ldrb	r3, [r3, #2]
 800ba70:	3303      	adds	r3, #3
 800ba72:	461a      	mov	r2, r3
 800ba74:	f001 fc32 	bl	800d2dc <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800ba78:	2001      	movs	r0, #1
 800ba7a:	f000 f83b 	bl	800baf4 <Cmd_SetStatus>

  return;
 800ba7e:	bf00      	nop
}
 800ba80:	3710      	adds	r7, #16
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}
 800ba86:	bf00      	nop
 800ba88:	200000a0 	.word	0x200000a0
 800ba8c:	2000088c 	.word	0x2000088c

0800ba90 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800ba90:	b580      	push	{r7, lr}
 800ba92:	b086      	sub	sp, #24
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800ba98:	4a10      	ldr	r2, [pc, #64]	; (800badc <TlInit+0x4c>)
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800ba9e:	4810      	ldr	r0, [pc, #64]	; (800bae0 <TlInit+0x50>)
 800baa0:	f000 ff32 	bl	800c908 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800baa4:	2001      	movs	r0, #1
 800baa6:	f000 f825 	bl	800baf4 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800baaa:	4b0e      	ldr	r3, [pc, #56]	; (800bae4 <TlInit+0x54>)
 800baac:	2201      	movs	r2, #1
 800baae:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800bab0:	4b0d      	ldr	r3, [pc, #52]	; (800bae8 <TlInit+0x58>)
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d00c      	beq.n	800bad2 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800babc:	4b0b      	ldr	r3, [pc, #44]	; (800baec <TlInit+0x5c>)
 800babe:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800bac0:	4b0b      	ldr	r3, [pc, #44]	; (800baf0 <TlInit+0x60>)
 800bac2:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800bac4:	4b08      	ldr	r3, [pc, #32]	; (800bae8 <TlInit+0x58>)
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	f107 020c 	add.w	r2, r7, #12
 800bacc:	4610      	mov	r0, r2
 800bace:	4798      	blx	r3
  }

  return;
 800bad0:	bf00      	nop
 800bad2:	bf00      	nop
}
 800bad4:	3718      	adds	r7, #24
 800bad6:	46bd      	mov	sp, r7
 800bad8:	bd80      	pop	{r7, pc}
 800bada:	bf00      	nop
 800badc:	200000a0 	.word	0x200000a0
 800bae0:	20000094 	.word	0x20000094
 800bae4:	200000a4 	.word	0x200000a4
 800bae8:	2000088c 	.word	0x2000088c
 800baec:	0800bb45 	.word	0x0800bb45
 800baf0:	0800bb5d 	.word	0x0800bb5d

0800baf4 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b082      	sub	sp, #8
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	4603      	mov	r3, r0
 800bafc:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800bafe:	79fb      	ldrb	r3, [r7, #7]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d10b      	bne.n	800bb1c <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800bb04:	4b0d      	ldr	r3, [pc, #52]	; (800bb3c <Cmd_SetStatus+0x48>)
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d003      	beq.n	800bb14 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800bb0c:	4b0b      	ldr	r3, [pc, #44]	; (800bb3c <Cmd_SetStatus+0x48>)
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	2000      	movs	r0, #0
 800bb12:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800bb14:	4b0a      	ldr	r3, [pc, #40]	; (800bb40 <Cmd_SetStatus+0x4c>)
 800bb16:	2200      	movs	r2, #0
 800bb18:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800bb1a:	e00b      	b.n	800bb34 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800bb1c:	4b08      	ldr	r3, [pc, #32]	; (800bb40 <Cmd_SetStatus+0x4c>)
 800bb1e:	2201      	movs	r2, #1
 800bb20:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800bb22:	4b06      	ldr	r3, [pc, #24]	; (800bb3c <Cmd_SetStatus+0x48>)
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d004      	beq.n	800bb34 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800bb2a:	4b04      	ldr	r3, [pc, #16]	; (800bb3c <Cmd_SetStatus+0x48>)
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	2001      	movs	r0, #1
 800bb30:	4798      	blx	r3
  return;
 800bb32:	bf00      	nop
 800bb34:	bf00      	nop
}
 800bb36:	3708      	adds	r7, #8
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd80      	pop	{r7, pc}
 800bb3c:	200008ac 	.word	0x200008ac
 800bb40:	2000009c 	.word	0x2000009c

0800bb44 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b082      	sub	sp, #8
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800bb4c:	2000      	movs	r0, #0
 800bb4e:	f7f6 fa27 	bl	8001fa0 <shci_cmd_resp_release>

  return;
 800bb52:	bf00      	nop
}
 800bb54:	3708      	adds	r7, #8
 800bb56:	46bd      	mov	sp, r7
 800bb58:	bd80      	pop	{r7, pc}
	...

0800bb5c <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b082      	sub	sp, #8
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800bb64:	6879      	ldr	r1, [r7, #4]
 800bb66:	4805      	ldr	r0, [pc, #20]	; (800bb7c <TlUserEvtReceived+0x20>)
 800bb68:	f000 ff26 	bl	800c9b8 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800bb6c:	4803      	ldr	r0, [pc, #12]	; (800bb7c <TlUserEvtReceived+0x20>)
 800bb6e:	f7f6 fa0b 	bl	8001f88 <shci_notify_asynch_evt>

  return;
 800bb72:	bf00      	nop
}
 800bb74:	3708      	adds	r7, #8
 800bb76:	46bd      	mov	sp, r7
 800bb78:	bd80      	pop	{r7, pc}
 800bb7a:	bf00      	nop
 800bb7c:	20000094 	.word	0x20000094

0800bb80 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800bb80:	b480      	push	{r7}
 800bb82:	b083      	sub	sp, #12
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	4a05      	ldr	r2, [pc, #20]	; (800bba0 <shci_register_io_bus+0x20>)
 800bb8c:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	4a04      	ldr	r2, [pc, #16]	; (800bba4 <shci_register_io_bus+0x24>)
 800bb92:	611a      	str	r2, [r3, #16]

  return;
 800bb94:	bf00      	nop
}
 800bb96:	370c      	adds	r7, #12
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9e:	4770      	bx	lr
 800bba0:	0800be8d 	.word	0x0800be8d
 800bba4:	0800bee1 	.word	0x0800bee1

0800bba8 <otThreadSetEnabled>:
#if OPENTHREAD_CONFIG_TMF_ANYCAST_LOCATOR_ENABLE
extern otThreadAnycastLocatorCallback otThreadAnycastLocatorCb;
#endif // OPENTHREAD_CONFIG_TMF_ANYCAST_LOCATOR_ENABLE

otError otThreadSetEnabled(otInstance *aInstance, bool aEnabled)
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b084      	sub	sp, #16
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
 800bbb0:	460b      	mov	r3, r1
 800bbb2:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 800bbb4:	f7f5 fc00 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bbb8:	f7f5 fb90 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800bbbc:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_ENABLED;
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800bbc6:	701a      	strb	r2, [r3, #0]
 800bbc8:	2200      	movs	r2, #0
 800bbca:	705a      	strb	r2, [r3, #1]
 800bbcc:	2200      	movs	r2, #0
 800bbce:	709a      	strb	r2, [r3, #2]
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	2200      	movs	r2, #0
 800bbd8:	f042 0201 	orr.w	r2, r2, #1
 800bbdc:	711a      	strb	r2, [r3, #4]
 800bbde:	2200      	movs	r2, #0
 800bbe0:	715a      	strb	r2, [r3, #5]
 800bbe2:	2200      	movs	r2, #0
 800bbe4:	719a      	strb	r2, [r3, #6]
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aEnabled;
 800bbea:	78fa      	ldrb	r2, [r7, #3]
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800bbf0:	f7f5 fbbc 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bbf4:	f7f5 fb7e 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800bbf8:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	689b      	ldr	r3, [r3, #8]
 800bbfe:	b2db      	uxtb	r3, r3
}
 800bc00:	4618      	mov	r0, r3
 800bc02:	3710      	adds	r7, #16
 800bc04:	46bd      	mov	sp, r7
 800bc06:	bd80      	pop	{r7, pc}

0800bc08 <otThreadSetLinkMode>:

  return otLinkModeConfig_received;
}

otError otThreadSetLinkMode(otInstance *aInstance, otLinkModeConfig aConfig)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b084      	sub	sp, #16
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	6078      	str	r0, [r7, #4]
 800bc10:	7039      	strb	r1, [r7, #0]
  Pre_OtCmdProcessing();
 800bc12:	f7f5 fbd1 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bc16:	f7f5 fb61 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800bc1a:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_LINK_MODE;
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	2200      	movs	r2, #0
 800bc20:	f042 026c 	orr.w	r2, r2, #108	; 0x6c
 800bc24:	701a      	strb	r2, [r3, #0]
 800bc26:	2200      	movs	r2, #0
 800bc28:	705a      	strb	r2, [r3, #1]
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	709a      	strb	r2, [r3, #2]
 800bc2e:	2200      	movs	r2, #0
 800bc30:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=3;
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	2200      	movs	r2, #0
 800bc36:	f042 0203 	orr.w	r2, r2, #3
 800bc3a:	711a      	strb	r2, [r3, #4]
 800bc3c:	2200      	movs	r2, #0
 800bc3e:	715a      	strb	r2, [r3, #5]
 800bc40:	2200      	movs	r2, #0
 800bc42:	719a      	strb	r2, [r3, #6]
 800bc44:	2200      	movs	r2, #0
 800bc46:	71da      	strb	r2, [r3, #7]

  /* Workaround for passing otLinkModeConfig, should return pointer instead of instance... */
  p_ot_req->Data[0] = (uint32_t) aConfig.mRxOnWhenIdle;
 800bc48:	783b      	ldrb	r3, [r7, #0]
 800bc4a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800bc4e:	b2db      	uxtb	r3, r3
 800bc50:	461a      	mov	r2, r3
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aConfig.mDeviceType;
 800bc56:	783b      	ldrb	r3, [r7, #0]
 800bc58:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800bc5c:	b2db      	uxtb	r3, r3
 800bc5e:	461a      	mov	r2, r3
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aConfig.mNetworkData;
 800bc64:	783b      	ldrb	r3, [r7, #0]
 800bc66:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800bc6a:	b2db      	uxtb	r3, r3
 800bc6c:	461a      	mov	r2, r3
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	611a      	str	r2, [r3, #16]

  Ot_Cmd_Transfer();
 800bc72:	f7f5 fb7b 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bc76:	f7f5 fb3d 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800bc7a:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	689b      	ldr	r3, [r3, #8]
 800bc80:	b2db      	uxtb	r3, r3
}
 800bc82:	4618      	mov	r0, r3
 800bc84:	3710      	adds	r7, #16
 800bc86:	46bd      	mov	sp, r7
 800bc88:	bd80      	pop	{r7, pc}

0800bc8a <otThreadSetNetworkKey>:
  return (otNetworkKeyRef)p_ot_req->Data[0];
}
#endif

otError otThreadSetNetworkKey(otInstance *aInstance, const otNetworkKey *aKey)
{
 800bc8a:	b580      	push	{r7, lr}
 800bc8c:	b084      	sub	sp, #16
 800bc8e:	af00      	add	r7, sp, #0
 800bc90:	6078      	str	r0, [r7, #4]
 800bc92:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 800bc94:	f7f5 fb90 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bc98:	f7f5 fb20 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800bc9c:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_NETWORK_KEY;
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	2200      	movs	r2, #0
 800bca2:	f042 026f 	orr.w	r2, r2, #111	; 0x6f
 800bca6:	701a      	strb	r2, [r3, #0]
 800bca8:	2200      	movs	r2, #0
 800bcaa:	705a      	strb	r2, [r3, #1]
 800bcac:	2200      	movs	r2, #0
 800bcae:	709a      	strb	r2, [r3, #2]
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	2200      	movs	r2, #0
 800bcb8:	f042 0201 	orr.w	r2, r2, #1
 800bcbc:	711a      	strb	r2, [r3, #4]
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	715a      	strb	r2, [r3, #5]
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	719a      	strb	r2, [r3, #6]
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aKey;
 800bcca:	683a      	ldr	r2, [r7, #0]
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800bcd0:	f7f5 fb4c 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bcd4:	f7f5 fb0e 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800bcd8:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	689b      	ldr	r3, [r3, #8]
 800bcde:	b2db      	uxtb	r3, r3
}
 800bce0:	4618      	mov	r0, r3
 800bce2:	3710      	adds	r7, #16
 800bce4:	46bd      	mov	sp, r7
 800bce6:	bd80      	pop	{r7, pc}

0800bce8 <otThreadGetDeviceRole>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

otDeviceRole otThreadGetDeviceRole(otInstance *aInstance)
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b084      	sub	sp, #16
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 800bcf0:	f7f5 fb62 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bcf4:	f7f5 faf2 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800bcf8:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_GET_DEVICE_ROLE;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	2200      	movs	r2, #0
 800bcfe:	f062 0279 	orn	r2, r2, #121	; 0x79
 800bd02:	701a      	strb	r2, [r3, #0]
 800bd04:	2200      	movs	r2, #0
 800bd06:	705a      	strb	r2, [r3, #1]
 800bd08:	2200      	movs	r2, #0
 800bd0a:	709a      	strb	r2, [r3, #2]
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=0;
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	2200      	movs	r2, #0
 800bd14:	711a      	strb	r2, [r3, #4]
 800bd16:	2200      	movs	r2, #0
 800bd18:	715a      	strb	r2, [r3, #5]
 800bd1a:	2200      	movs	r2, #0
 800bd1c:	719a      	strb	r2, [r3, #6]
 800bd1e:	2200      	movs	r2, #0
 800bd20:	71da      	strb	r2, [r3, #7]

  Ot_Cmd_Transfer();
 800bd22:	f7f5 fb23 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bd26:	f7f5 fae5 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800bd2a:	60f8      	str	r0, [r7, #12]
  return (otDeviceRole)p_ot_req->Data[0];
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	689b      	ldr	r3, [r3, #8]
 800bd30:	b2db      	uxtb	r3, r3
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	3710      	adds	r7, #16
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bd80      	pop	{r7, pc}

0800bd3a <otThreadGetParentLastRssi>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

otError otThreadGetParentLastRssi(otInstance *aInstance, int8_t *aLastRssi)
{
 800bd3a:	b580      	push	{r7, lr}
 800bd3c:	b084      	sub	sp, #16
 800bd3e:	af00      	add	r7, sp, #0
 800bd40:	6078      	str	r0, [r7, #4]
 800bd42:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 800bd44:	f7f5 fb38 	bl	80013b8 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800bd48:	f7f5 fac8 	bl	80012dc <THREAD_Get_OTCmdPayloadBuffer>
 800bd4c:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_GET_PARENT_LAST_RSSI;
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	2200      	movs	r2, #0
 800bd52:	f062 0270 	orn	r2, r2, #112	; 0x70
 800bd56:	701a      	strb	r2, [r3, #0]
 800bd58:	2200      	movs	r2, #0
 800bd5a:	705a      	strb	r2, [r3, #1]
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	709a      	strb	r2, [r3, #2]
 800bd60:	2200      	movs	r2, #0
 800bd62:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	2200      	movs	r2, #0
 800bd68:	f042 0201 	orr.w	r2, r2, #1
 800bd6c:	711a      	strb	r2, [r3, #4]
 800bd6e:	2200      	movs	r2, #0
 800bd70:	715a      	strb	r2, [r3, #5]
 800bd72:	2200      	movs	r2, #0
 800bd74:	719a      	strb	r2, [r3, #6]
 800bd76:	2200      	movs	r2, #0
 800bd78:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aLastRssi;
 800bd7a:	683a      	ldr	r2, [r7, #0]
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800bd80:	f7f5 faf4 	bl	800136c <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800bd84:	f7f5 fab6 	bl	80012f4 <THREAD_Get_OTCmdRspPayloadBuffer>
 800bd88:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	689b      	ldr	r3, [r3, #8]
 800bd8e:	b2db      	uxtb	r3, r3
}
 800bd90:	4618      	mov	r0, r3
 800bd92:	3710      	adds	r7, #16
 800bd94:	46bd      	mov	sp, r7
 800bd96:	bd80      	pop	{r7, pc}

0800bd98 <TL_Enable>:

/******************************************************************************
 * GENERAL
 ******************************************************************************/
void TL_Enable( void )
{
 800bd98:	b580      	push	{r7, lr}
 800bd9a:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800bd9c:	f7f5 fdd4 	bl	8001948 <HW_IPCC_Enable>

  return;
 800bda0:	bf00      	nop
}
 800bda2:	bd80      	pop	{r7, pc}

0800bda4 <TL_Init>:


void TL_Init( void )
{
 800bda4:	b580      	push	{r7, lr}
 800bda6:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800bda8:	4b10      	ldr	r3, [pc, #64]	; (800bdec <TL_Init+0x48>)
 800bdaa:	4a11      	ldr	r2, [pc, #68]	; (800bdf0 <TL_Init+0x4c>)
 800bdac:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800bdae:	4b0f      	ldr	r3, [pc, #60]	; (800bdec <TL_Init+0x48>)
 800bdb0:	4a10      	ldr	r2, [pc, #64]	; (800bdf4 <TL_Init+0x50>)
 800bdb2:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800bdb4:	4b0d      	ldr	r3, [pc, #52]	; (800bdec <TL_Init+0x48>)
 800bdb6:	4a10      	ldr	r2, [pc, #64]	; (800bdf8 <TL_Init+0x54>)
 800bdb8:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800bdba:	4b0c      	ldr	r3, [pc, #48]	; (800bdec <TL_Init+0x48>)
 800bdbc:	4a0f      	ldr	r2, [pc, #60]	; (800bdfc <TL_Init+0x58>)
 800bdbe:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800bdc0:	4b0a      	ldr	r3, [pc, #40]	; (800bdec <TL_Init+0x48>)
 800bdc2:	4a0f      	ldr	r2, [pc, #60]	; (800be00 <TL_Init+0x5c>)
 800bdc4:	625a      	str	r2, [r3, #36]	; 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800bdc6:	4b09      	ldr	r3, [pc, #36]	; (800bdec <TL_Init+0x48>)
 800bdc8:	4a0e      	ldr	r2, [pc, #56]	; (800be04 <TL_Init+0x60>)
 800bdca:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800bdcc:	4b07      	ldr	r3, [pc, #28]	; (800bdec <TL_Init+0x48>)
 800bdce:	4a0e      	ldr	r2, [pc, #56]	; (800be08 <TL_Init+0x64>)
 800bdd0:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800bdd2:	4b06      	ldr	r3, [pc, #24]	; (800bdec <TL_Init+0x48>)
 800bdd4:	4a0d      	ldr	r2, [pc, #52]	; (800be0c <TL_Init+0x68>)
 800bdd6:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800bdd8:	4b04      	ldr	r3, [pc, #16]	; (800bdec <TL_Init+0x48>)
 800bdda:	4a0d      	ldr	r2, [pc, #52]	; (800be10 <TL_Init+0x6c>)
 800bddc:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800bdde:	4b03      	ldr	r3, [pc, #12]	; (800bdec <TL_Init+0x48>)
 800bde0:	4a0c      	ldr	r2, [pc, #48]	; (800be14 <TL_Init+0x70>)
 800bde2:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800bde4:	f7f5 fdc4 	bl	8001970 <HW_IPCC_Init>

  return;
 800bde8:	bf00      	nop
}
 800bdea:	bd80      	pop	{r7, pc}
 800bdec:	20030000 	.word	0x20030000
 800bdf0:	20030038 	.word	0x20030038
 800bdf4:	20030058 	.word	0x20030058
 800bdf8:	20030068 	.word	0x20030068
 800bdfc:	20030078 	.word	0x20030078
 800be00:	20030080 	.word	0x20030080
 800be04:	20030088 	.word	0x20030088
 800be08:	20030090 	.word	0x20030090
 800be0c:	200300ac 	.word	0x200300ac
 800be10:	200300b0 	.word	0x200300b0
 800be14:	200300bc 	.word	0x200300bc

0800be18 <HW_IPCC_BLE_RxEvtNot>:

  return 0;
}

void HW_IPCC_BLE_RxEvtNot(void)
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b082      	sub	sp, #8
 800be1c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800be1e:	e01c      	b.n	800be5a <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800be20:	1d3b      	adds	r3, r7, #4
 800be22:	4619      	mov	r1, r3
 800be24:	4812      	ldr	r0, [pc, #72]	; (800be70 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800be26:	f000 fe0e 	bl	800ca46 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	7a5b      	ldrb	r3, [r3, #9]
 800be2e:	2b0f      	cmp	r3, #15
 800be30:	d003      	beq.n	800be3a <HW_IPCC_BLE_RxEvtNot+0x22>
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	7a5b      	ldrb	r3, [r3, #9]
 800be36:	2b0e      	cmp	r3, #14
 800be38:	d105      	bne.n	800be46 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	4619      	mov	r1, r3
 800be3e:	2002      	movs	r0, #2
 800be40:	f000 f9be 	bl	800c1c0 <OutputDbgTrace>
 800be44:	e004      	b.n	800be50 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	4619      	mov	r1, r3
 800be4a:	2003      	movs	r0, #3
 800be4c:	f000 f9b8 	bl	800c1c0 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800be50:	4b08      	ldr	r3, [pc, #32]	; (800be74 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	687a      	ldr	r2, [r7, #4]
 800be56:	4610      	mov	r0, r2
 800be58:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800be5a:	4805      	ldr	r0, [pc, #20]	; (800be70 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800be5c:	f000 fd64 	bl	800c928 <LST_is_empty>
 800be60:	4603      	mov	r3, r0
 800be62:	2b00      	cmp	r3, #0
 800be64:	d0dc      	beq.n	800be20 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800be66:	bf00      	nop
}
 800be68:	3708      	adds	r7, #8
 800be6a:	46bd      	mov	sp, r7
 800be6c:	bd80      	pop	{r7, pc}
 800be6e:	bf00      	nop
 800be70:	200300d8 	.word	0x200300d8
 800be74:	200008b8 	.word	0x200008b8

0800be78 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800be78:	b580      	push	{r7, lr}
 800be7a:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800be7c:	4b02      	ldr	r3, [pc, #8]	; (800be88 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	4798      	blx	r3

  return;
 800be82:	bf00      	nop
}
 800be84:	bd80      	pop	{r7, pc}
 800be86:	bf00      	nop
 800be88:	200008bc 	.word	0x200008bc

0800be8c <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b084      	sub	sp, #16
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800be98:	480d      	ldr	r0, [pc, #52]	; (800bed0 <TL_SYS_Init+0x44>)
 800be9a:	f000 fd35 	bl	800c908 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800be9e:	4b0d      	ldr	r3, [pc, #52]	; (800bed4 <TL_SYS_Init+0x48>)
 800bea0:	68db      	ldr	r3, [r3, #12]
 800bea2:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	689a      	ldr	r2, [r3, #8]
 800bea8:	68bb      	ldr	r3, [r7, #8]
 800beaa:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800beac:	68bb      	ldr	r3, [r7, #8]
 800beae:	4a08      	ldr	r2, [pc, #32]	; (800bed0 <TL_SYS_Init+0x44>)
 800beb0:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800beb2:	f7f5 fd8b 	bl	80019cc <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	4a07      	ldr	r2, [pc, #28]	; (800bed8 <TL_SYS_Init+0x4c>)
 800bebc:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	685b      	ldr	r3, [r3, #4]
 800bec2:	4a06      	ldr	r2, [pc, #24]	; (800bedc <TL_SYS_Init+0x50>)
 800bec4:	6013      	str	r3, [r2, #0]

  return 0;
 800bec6:	2300      	movs	r3, #0
}
 800bec8:	4618      	mov	r0, r3
 800beca:	3710      	adds	r7, #16
 800becc:	46bd      	mov	sp, r7
 800bece:	bd80      	pop	{r7, pc}
 800bed0:	200300e0 	.word	0x200300e0
 800bed4:	20030000 	.word	0x20030000
 800bed8:	200008c0 	.word	0x200008c0
 800bedc:	200008c4 	.word	0x200008c4

0800bee0 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b082      	sub	sp, #8
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
 800bee8:	460b      	mov	r3, r1
 800beea:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800beec:	4b09      	ldr	r3, [pc, #36]	; (800bf14 <TL_SYS_SendCmd+0x34>)
 800beee:	68db      	ldr	r3, [r3, #12]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	2210      	movs	r2, #16
 800bef4:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800bef6:	4b07      	ldr	r3, [pc, #28]	; (800bf14 <TL_SYS_SendCmd+0x34>)
 800bef8:	68db      	ldr	r3, [r3, #12]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	4619      	mov	r1, r3
 800befe:	2004      	movs	r0, #4
 800bf00:	f000 f95e 	bl	800c1c0 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800bf04:	f7f5 fd6c 	bl	80019e0 <HW_IPCC_SYS_SendCmd>

  return 0;
 800bf08:	2300      	movs	r3, #0
}
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	3708      	adds	r7, #8
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}
 800bf12:	bf00      	nop
 800bf14:	20030000 	.word	0x20030000

0800bf18 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800bf1c:	4b07      	ldr	r3, [pc, #28]	; (800bf3c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800bf1e:	68db      	ldr	r3, [r3, #12]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	4619      	mov	r1, r3
 800bf24:	2005      	movs	r0, #5
 800bf26:	f000 f94b 	bl	800c1c0 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800bf2a:	4b05      	ldr	r3, [pc, #20]	; (800bf40 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	4a03      	ldr	r2, [pc, #12]	; (800bf3c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800bf30:	68d2      	ldr	r2, [r2, #12]
 800bf32:	6812      	ldr	r2, [r2, #0]
 800bf34:	4610      	mov	r0, r2
 800bf36:	4798      	blx	r3

  return;
 800bf38:	bf00      	nop
}
 800bf3a:	bd80      	pop	{r7, pc}
 800bf3c:	20030000 	.word	0x20030000
 800bf40:	200008c0 	.word	0x200008c0

0800bf44 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b082      	sub	sp, #8
 800bf48:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800bf4a:	e00e      	b.n	800bf6a <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800bf4c:	1d3b      	adds	r3, r7, #4
 800bf4e:	4619      	mov	r1, r3
 800bf50:	480b      	ldr	r0, [pc, #44]	; (800bf80 <HW_IPCC_SYS_EvtNot+0x3c>)
 800bf52:	f000 fd78 	bl	800ca46 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	4619      	mov	r1, r3
 800bf5a:	2006      	movs	r0, #6
 800bf5c:	f000 f930 	bl	800c1c0 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800bf60:	4b08      	ldr	r3, [pc, #32]	; (800bf84 <HW_IPCC_SYS_EvtNot+0x40>)
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	687a      	ldr	r2, [r7, #4]
 800bf66:	4610      	mov	r0, r2
 800bf68:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800bf6a:	4805      	ldr	r0, [pc, #20]	; (800bf80 <HW_IPCC_SYS_EvtNot+0x3c>)
 800bf6c:	f000 fcdc 	bl	800c928 <LST_is_empty>
 800bf70:	4603      	mov	r3, r0
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d0ea      	beq.n	800bf4c <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800bf76:	bf00      	nop
}
 800bf78:	3708      	adds	r7, #8
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	bd80      	pop	{r7, pc}
 800bf7e:	bf00      	nop
 800bf80:	200300e0 	.word	0x200300e0
 800bf84:	200008c4 	.word	0x200008c4

0800bf88 <TL_THREAD_Init>:
/******************************************************************************
 * THREAD
 ******************************************************************************/
#ifdef THREAD_WB
void TL_THREAD_Init( TL_TH_Config_t *p_Config )
{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b084      	sub	sp, #16
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	6078      	str	r0, [r7, #4]
  MB_ThreadTable_t  * p_thread_table;

  p_thread_table = TL_RefTable.p_thread_table;
 800bf90:	4b0c      	ldr	r3, [pc, #48]	; (800bfc4 <TL_THREAD_Init+0x3c>)
 800bf92:	689b      	ldr	r3, [r3, #8]
 800bf94:	60fb      	str	r3, [r7, #12]

  p_thread_table->clicmdrsp_buffer = p_Config->p_ThreadCliRspBuffer;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	685a      	ldr	r2, [r3, #4]
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	605a      	str	r2, [r3, #4]
  p_thread_table->otcmdrsp_buffer = p_Config->p_ThreadOtCmdRspBuffer;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	681a      	ldr	r2, [r3, #0]
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	609a      	str	r2, [r3, #8]
  p_thread_table->notack_buffer = p_Config->p_ThreadNotAckBuffer;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	689a      	ldr	r2, [r3, #8]
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	601a      	str	r2, [r3, #0]
  p_thread_table->clinot_buffer = p_Config->p_ThreadCliNotBuffer;
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	68da      	ldr	r2, [r3, #12]
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	60da      	str	r2, [r3, #12]

  HW_IPCC_THREAD_Init();
 800bfb6:	f7f5 fd39 	bl	8001a2c <HW_IPCC_THREAD_Init>

  return;
 800bfba:	bf00      	nop
}
 800bfbc:	3710      	adds	r7, #16
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	bd80      	pop	{r7, pc}
 800bfc2:	bf00      	nop
 800bfc4:	20030000 	.word	0x20030000

0800bfc8 <TL_OT_SendCmd>:

void TL_OT_SendCmd( void )
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->otcmdrsp_buffer))->cmdserial.type = TL_OTCMD_PKT_TYPE;
 800bfcc:	4b04      	ldr	r3, [pc, #16]	; (800bfe0 <TL_OT_SendCmd+0x18>)
 800bfce:	689b      	ldr	r3, [r3, #8]
 800bfd0:	689b      	ldr	r3, [r3, #8]
 800bfd2:	2208      	movs	r2, #8
 800bfd4:	721a      	strb	r2, [r3, #8]

  HW_IPCC_OT_SendCmd();
 800bfd6:	f7f5 fd37 	bl	8001a48 <HW_IPCC_OT_SendCmd>

  return;
 800bfda:	bf00      	nop
}
 800bfdc:	bd80      	pop	{r7, pc}
 800bfde:	bf00      	nop
 800bfe0:	20030000 	.word	0x20030000

0800bfe4 <TL_CLI_SendCmd>:

void TL_CLI_SendCmd( void )
{
 800bfe4:	b580      	push	{r7, lr}
 800bfe6:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->clicmdrsp_buffer))->cmdserial.type = TL_CLICMD_PKT_TYPE;
 800bfe8:	4b04      	ldr	r3, [pc, #16]	; (800bffc <TL_CLI_SendCmd+0x18>)
 800bfea:	689b      	ldr	r3, [r3, #8]
 800bfec:	685b      	ldr	r3, [r3, #4]
 800bfee:	220a      	movs	r2, #10
 800bff0:	721a      	strb	r2, [r3, #8]

  HW_IPCC_CLI_SendCmd();
 800bff2:	f7f5 fd37 	bl	8001a64 <HW_IPCC_CLI_SendCmd>

  return;
 800bff6:	bf00      	nop
}
 800bff8:	bd80      	pop	{r7, pc}
 800bffa:	bf00      	nop
 800bffc:	20030000 	.word	0x20030000

0800c000 <TL_THREAD_SendAck>:

void TL_THREAD_SendAck ( void )
{
 800c000:	b580      	push	{r7, lr}
 800c002:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 800c004:	4b04      	ldr	r3, [pc, #16]	; (800c018 <TL_THREAD_SendAck+0x18>)
 800c006:	689b      	ldr	r3, [r3, #8]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	220d      	movs	r2, #13
 800c00c:	721a      	strb	r2, [r3, #8]

  HW_IPCC_THREAD_SendAck();
 800c00e:	f7f5 fd33 	bl	8001a78 <HW_IPCC_THREAD_SendAck>

  return;
 800c012:	bf00      	nop
}
 800c014:	bd80      	pop	{r7, pc}
 800c016:	bf00      	nop
 800c018:	20030000 	.word	0x20030000

0800c01c <TL_THREAD_CliSendAck>:

void TL_THREAD_CliSendAck ( void )
{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 800c020:	4b04      	ldr	r3, [pc, #16]	; (800c034 <TL_THREAD_CliSendAck+0x18>)
 800c022:	689b      	ldr	r3, [r3, #8]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	220d      	movs	r2, #13
 800c028:	721a      	strb	r2, [r3, #8]

  HW_IPCC_THREAD_CliSendAck();
 800c02a:	f7f5 fd33 	bl	8001a94 <HW_IPCC_THREAD_CliSendAck>

  return;
 800c02e:	bf00      	nop
}
 800c030:	bd80      	pop	{r7, pc}
 800c032:	bf00      	nop
 800c034:	20030000 	.word	0x20030000

0800c038 <HW_IPCC_OT_CmdEvtNot>:

void HW_IPCC_OT_CmdEvtNot(void)
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	af00      	add	r7, sp, #0
  TL_OT_CmdEvtReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->otcmdrsp_buffer) );
 800c03c:	4b03      	ldr	r3, [pc, #12]	; (800c04c <HW_IPCC_OT_CmdEvtNot+0x14>)
 800c03e:	689b      	ldr	r3, [r3, #8]
 800c040:	689b      	ldr	r3, [r3, #8]
 800c042:	4618      	mov	r0, r3
 800c044:	f7f5 f998 	bl	8001378 <TL_OT_CmdEvtReceived>

  return;
 800c048:	bf00      	nop
}
 800c04a:	bd80      	pop	{r7, pc}
 800c04c:	20030000 	.word	0x20030000

0800c050 <HW_IPCC_THREAD_EvtNot>:

void HW_IPCC_THREAD_EvtNot( void )
{
 800c050:	b580      	push	{r7, lr}
 800c052:	af00      	add	r7, sp, #0
  TL_THREAD_NotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->notack_buffer) );
 800c054:	4b03      	ldr	r3, [pc, #12]	; (800c064 <HW_IPCC_THREAD_EvtNot+0x14>)
 800c056:	689b      	ldr	r3, [r3, #8]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	4618      	mov	r0, r3
 800c05c:	f7f5 f99c 	bl	8001398 <TL_THREAD_NotReceived>

  return;
 800c060:	bf00      	nop
}
 800c062:	bd80      	pop	{r7, pc}
 800c064:	20030000 	.word	0x20030000

0800c068 <HW_IPCC_THREAD_CliEvtNot>:

void HW_IPCC_THREAD_CliEvtNot( void )
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	af00      	add	r7, sp, #0
  TL_THREAD_CliNotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->clinot_buffer) );
 800c06c:	4b03      	ldr	r3, [pc, #12]	; (800c07c <HW_IPCC_THREAD_CliEvtNot+0x14>)
 800c06e:	689b      	ldr	r3, [r3, #8]
 800c070:	68db      	ldr	r3, [r3, #12]
 800c072:	4618      	mov	r0, r3
 800c074:	f7f5 fa66 	bl	8001544 <TL_THREAD_CliNotReceived>

  return;
 800c078:	bf00      	nop
}
 800c07a:	bd80      	pop	{r7, pc}
 800c07c:	20030000 	.word	0x20030000

0800c080 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800c080:	b580      	push	{r7, lr}
 800c082:	b082      	sub	sp, #8
 800c084:	af00      	add	r7, sp, #0
 800c086:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800c088:	4817      	ldr	r0, [pc, #92]	; (800c0e8 <TL_MM_Init+0x68>)
 800c08a:	f000 fc3d 	bl	800c908 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800c08e:	4817      	ldr	r0, [pc, #92]	; (800c0ec <TL_MM_Init+0x6c>)
 800c090:	f000 fc3a 	bl	800c908 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800c094:	4b16      	ldr	r3, [pc, #88]	; (800c0f0 <TL_MM_Init+0x70>)
 800c096:	691b      	ldr	r3, [r3, #16]
 800c098:	4a16      	ldr	r2, [pc, #88]	; (800c0f4 <TL_MM_Init+0x74>)
 800c09a:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800c09c:	4b15      	ldr	r3, [pc, #84]	; (800c0f4 <TL_MM_Init+0x74>)
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	687a      	ldr	r2, [r7, #4]
 800c0a2:	6892      	ldr	r2, [r2, #8]
 800c0a4:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800c0a6:	4b13      	ldr	r3, [pc, #76]	; (800c0f4 <TL_MM_Init+0x74>)
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	687a      	ldr	r2, [r7, #4]
 800c0ac:	68d2      	ldr	r2, [r2, #12]
 800c0ae:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800c0b0:	4b10      	ldr	r3, [pc, #64]	; (800c0f4 <TL_MM_Init+0x74>)
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	4a0c      	ldr	r2, [pc, #48]	; (800c0e8 <TL_MM_Init+0x68>)
 800c0b6:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800c0b8:	4b0e      	ldr	r3, [pc, #56]	; (800c0f4 <TL_MM_Init+0x74>)
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	687a      	ldr	r2, [r7, #4]
 800c0be:	6812      	ldr	r2, [r2, #0]
 800c0c0:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800c0c2:	4b0c      	ldr	r3, [pc, #48]	; (800c0f4 <TL_MM_Init+0x74>)
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	687a      	ldr	r2, [r7, #4]
 800c0c8:	6852      	ldr	r2, [r2, #4]
 800c0ca:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800c0cc:	4b09      	ldr	r3, [pc, #36]	; (800c0f4 <TL_MM_Init+0x74>)
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	687a      	ldr	r2, [r7, #4]
 800c0d2:	6912      	ldr	r2, [r2, #16]
 800c0d4:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800c0d6:	4b07      	ldr	r3, [pc, #28]	; (800c0f4 <TL_MM_Init+0x74>)
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	687a      	ldr	r2, [r7, #4]
 800c0dc:	6952      	ldr	r2, [r2, #20]
 800c0de:	619a      	str	r2, [r3, #24]

  return;
 800c0e0:	bf00      	nop
}
 800c0e2:	3708      	adds	r7, #8
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	bd80      	pop	{r7, pc}
 800c0e8:	200300c8 	.word	0x200300c8
 800c0ec:	200008b0 	.word	0x200008b0
 800c0f0:	20030000 	.word	0x20030000
 800c0f4:	200008c8 	.word	0x200008c8

0800c0f8 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b082      	sub	sp, #8
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800c100:	6879      	ldr	r1, [r7, #4]
 800c102:	4807      	ldr	r0, [pc, #28]	; (800c120 <TL_MM_EvtDone+0x28>)
 800c104:	f000 fc58 	bl	800c9b8 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800c108:	6879      	ldr	r1, [r7, #4]
 800c10a:	2000      	movs	r0, #0
 800c10c:	f000 f858 	bl	800c1c0 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800c110:	4804      	ldr	r0, [pc, #16]	; (800c124 <TL_MM_EvtDone+0x2c>)
 800c112:	f7f5 fcf1 	bl	8001af8 <HW_IPCC_MM_SendFreeBuf>

  return;
 800c116:	bf00      	nop
}
 800c118:	3708      	adds	r7, #8
 800c11a:	46bd      	mov	sp, r7
 800c11c:	bd80      	pop	{r7, pc}
 800c11e:	bf00      	nop
 800c120:	200008b0 	.word	0x200008b0
 800c124:	0800c129 	.word	0x0800c129

0800c128 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b082      	sub	sp, #8
 800c12c:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800c12e:	e00c      	b.n	800c14a <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800c130:	1d3b      	adds	r3, r7, #4
 800c132:	4619      	mov	r1, r3
 800c134:	480a      	ldr	r0, [pc, #40]	; (800c160 <SendFreeBuf+0x38>)
 800c136:	f000 fc86 	bl	800ca46 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800c13a:	4b0a      	ldr	r3, [pc, #40]	; (800c164 <SendFreeBuf+0x3c>)
 800c13c:	691b      	ldr	r3, [r3, #16]
 800c13e:	691b      	ldr	r3, [r3, #16]
 800c140:	687a      	ldr	r2, [r7, #4]
 800c142:	4611      	mov	r1, r2
 800c144:	4618      	mov	r0, r3
 800c146:	f000 fc37 	bl	800c9b8 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800c14a:	4805      	ldr	r0, [pc, #20]	; (800c160 <SendFreeBuf+0x38>)
 800c14c:	f000 fbec 	bl	800c928 <LST_is_empty>
 800c150:	4603      	mov	r3, r0
 800c152:	2b00      	cmp	r3, #0
 800c154:	d0ec      	beq.n	800c130 <SendFreeBuf+0x8>
  }

  return;
 800c156:	bf00      	nop
}
 800c158:	3708      	adds	r7, #8
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}
 800c15e:	bf00      	nop
 800c160:	200008b0 	.word	0x200008b0
 800c164:	20030000 	.word	0x20030000

0800c168 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800c16c:	4805      	ldr	r0, [pc, #20]	; (800c184 <TL_TRACES_Init+0x1c>)
 800c16e:	f000 fbcb 	bl	800c908 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800c172:	4b05      	ldr	r3, [pc, #20]	; (800c188 <TL_TRACES_Init+0x20>)
 800c174:	695b      	ldr	r3, [r3, #20]
 800c176:	4a03      	ldr	r2, [pc, #12]	; (800c184 <TL_TRACES_Init+0x1c>)
 800c178:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800c17a:	f7f5 fcf3 	bl	8001b64 <HW_IPCC_TRACES_Init>

  return;
 800c17e:	bf00      	nop
}
 800c180:	bd80      	pop	{r7, pc}
 800c182:	bf00      	nop
 800c184:	200300d0 	.word	0x200300d0
 800c188:	20030000 	.word	0x20030000

0800c18c <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b082      	sub	sp, #8
 800c190:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800c192:	e008      	b.n	800c1a6 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800c194:	1d3b      	adds	r3, r7, #4
 800c196:	4619      	mov	r1, r3
 800c198:	4808      	ldr	r0, [pc, #32]	; (800c1bc <HW_IPCC_TRACES_EvtNot+0x30>)
 800c19a:	f000 fc54 	bl	800ca46 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	f7f5 ff13 	bl	8001fcc <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800c1a6:	4805      	ldr	r0, [pc, #20]	; (800c1bc <HW_IPCC_TRACES_EvtNot+0x30>)
 800c1a8:	f000 fbbe 	bl	800c928 <LST_is_empty>
 800c1ac:	4603      	mov	r3, r0
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d0f0      	beq.n	800c194 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800c1b2:	bf00      	nop
}
 800c1b4:	3708      	adds	r7, #8
 800c1b6:	46bd      	mov	sp, r7
 800c1b8:	bd80      	pop	{r7, pc}
 800c1ba:	bf00      	nop
 800c1bc:	200300d0 	.word	0x200300d0

0800c1c0 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800c1c0:	b480      	push	{r7}
 800c1c2:	b085      	sub	sp, #20
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	6039      	str	r1, [r7, #0]
 800c1ca:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 800c1cc:	79fb      	ldrb	r3, [r7, #7]
 800c1ce:	2b06      	cmp	r3, #6
 800c1d0:	d845      	bhi.n	800c25e <OutputDbgTrace+0x9e>
 800c1d2:	a201      	add	r2, pc, #4	; (adr r2, 800c1d8 <OutputDbgTrace+0x18>)
 800c1d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1d8:	0800c1f5 	.word	0x0800c1f5
 800c1dc:	0800c219 	.word	0x0800c219
 800c1e0:	0800c21f 	.word	0x0800c21f
 800c1e4:	0800c233 	.word	0x0800c233
 800c1e8:	0800c23f 	.word	0x0800c23f
 800c1ec:	0800c245 	.word	0x0800c245
 800c1f0:	0800c253 	.word	0x0800c253
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800c1f4:	683b      	ldr	r3, [r7, #0]
 800c1f6:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	7a5b      	ldrb	r3, [r3, #9]
 800c1fc:	2bff      	cmp	r3, #255	; 0xff
 800c1fe:	d005      	beq.n	800c20c <OutputDbgTrace+0x4c>
 800c200:	2bff      	cmp	r3, #255	; 0xff
 800c202:	dc05      	bgt.n	800c210 <OutputDbgTrace+0x50>
 800c204:	2b0e      	cmp	r3, #14
 800c206:	d005      	beq.n	800c214 <OutputDbgTrace+0x54>
 800c208:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 800c20a:	e001      	b.n	800c210 <OutputDbgTrace+0x50>
          break;
 800c20c:	bf00      	nop
 800c20e:	e027      	b.n	800c260 <OutputDbgTrace+0xa0>
          break;
 800c210:	bf00      	nop
 800c212:	e025      	b.n	800c260 <OutputDbgTrace+0xa0>
          break;
 800c214:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 800c216:	e023      	b.n	800c260 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800c218:	683b      	ldr	r3, [r7, #0]
 800c21a:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800c21c:	e020      	b.n	800c260 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800c21e:	683b      	ldr	r3, [r7, #0]
 800c220:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	7a5b      	ldrb	r3, [r3, #9]
 800c226:	2b0e      	cmp	r3, #14
 800c228:	d001      	beq.n	800c22e <OutputDbgTrace+0x6e>
 800c22a:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800c22c:	e000      	b.n	800c230 <OutputDbgTrace+0x70>
          break;
 800c22e:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800c230:	e016      	b.n	800c260 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800c232:	683b      	ldr	r3, [r7, #0]
 800c234:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	7a5b      	ldrb	r3, [r3, #9]
 800c23a:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800c23c:	e010      	b.n	800c260 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800c23e:	683b      	ldr	r3, [r7, #0]
 800c240:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800c242:	e00d      	b.n	800c260 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	7a5b      	ldrb	r3, [r3, #9]
 800c24c:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800c24e:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800c250:	e006      	b.n	800c260 <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800c252:	683b      	ldr	r3, [r7, #0]
 800c254:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	7a5b      	ldrb	r3, [r3, #9]
 800c25a:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800c25c:	e000      	b.n	800c260 <OutputDbgTrace+0xa0>

    default:
      break;
 800c25e:	bf00      	nop
  }

  return;
 800c260:	bf00      	nop
}
 800c262:	3714      	adds	r7, #20
 800c264:	46bd      	mov	sp, r7
 800c266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26a:	4770      	bx	lr

0800c26c <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800c26c:	b580      	push	{r7, lr}
 800c26e:	b086      	sub	sp, #24
 800c270:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c272:	f3ef 8310 	mrs	r3, PRIMASK
 800c276:	60fb      	str	r3, [r7, #12]
  return(result);
 800c278:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800c27a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c27c:	b672      	cpsid	i
}
 800c27e:	bf00      	nop

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800c280:	1cbb      	adds	r3, r7, #2
 800c282:	4619      	mov	r1, r3
 800c284:	4812      	ldr	r0, [pc, #72]	; (800c2d0 <DbgTrace_TxCpltCallback+0x64>)
 800c286:	f000 fe56 	bl	800cf36 <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800c28a:	1cbb      	adds	r3, r7, #2
 800c28c:	4619      	mov	r1, r3
 800c28e:	4810      	ldr	r0, [pc, #64]	; (800c2d0 <DbgTrace_TxCpltCallback+0x64>)
 800c290:	f000 ff42 	bl	800d118 <CircularQueue_Sense>
 800c294:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800c296:	693b      	ldr	r3, [r7, #16]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d00c      	beq.n	800c2b6 <DbgTrace_TxCpltCallback+0x4a>
 800c29c:	697b      	ldr	r3, [r7, #20]
 800c29e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c2a0:	68bb      	ldr	r3, [r7, #8]
 800c2a2:	f383 8810 	msr	PRIMASK, r3
}
 800c2a6:	bf00      	nop
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800c2a8:	887b      	ldrh	r3, [r7, #2]
 800c2aa:	4a0a      	ldr	r2, [pc, #40]	; (800c2d4 <DbgTrace_TxCpltCallback+0x68>)
 800c2ac:	4619      	mov	r1, r3
 800c2ae:	6938      	ldr	r0, [r7, #16]
 800c2b0:	f7f5 fea7 	bl	8002002 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800c2b4:	e008      	b.n	800c2c8 <DbgTrace_TxCpltCallback+0x5c>
    DbgTracePeripheralReady = SET;
 800c2b6:	4b08      	ldr	r3, [pc, #32]	; (800c2d8 <DbgTrace_TxCpltCallback+0x6c>)
 800c2b8:	2201      	movs	r2, #1
 800c2ba:	701a      	strb	r2, [r3, #0]
 800c2bc:	697b      	ldr	r3, [r7, #20]
 800c2be:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f383 8810 	msr	PRIMASK, r3
}
 800c2c6:	bf00      	nop
}
 800c2c8:	bf00      	nop
 800c2ca:	3718      	adds	r7, #24
 800c2cc:	46bd      	mov	sp, r7
 800c2ce:	bd80      	pop	{r7, pc}
 800c2d0:	200008cc 	.word	0x200008cc
 800c2d4:	0800c26d 	.word	0x0800c26d
 800c2d8:	20000025 	.word	0x20000025

0800c2dc <DbgTraceInit>:
#endif

void DbgTraceInit( void )
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b082      	sub	sp, #8
 800c2e0:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 800c2e2:	f7f5 fe88 	bl	8001ff6 <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 800c2e6:	2302      	movs	r3, #2
 800c2e8:	9300      	str	r3, [sp, #0]
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c2f0:	4903      	ldr	r1, [pc, #12]	; (800c300 <DbgTraceInit+0x24>)
 800c2f2:	4804      	ldr	r0, [pc, #16]	; (800c304 <DbgTraceInit+0x28>)
 800c2f4:	f000 fbc6 	bl	800ca84 <CircularQueue_Init>
#endif 
#endif
  return;
 800c2f8:	bf00      	nop
}
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}
 800c2fe:	bf00      	nop
 800c300:	200008ec 	.word	0x200008ec
 800c304:	200008cc 	.word	0x200008cc

0800c308 <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	b084      	sub	sp, #16
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	60f8      	str	r0, [r7, #12]
 800c310:	60b9      	str	r1, [r7, #8]
 800c312:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800c314:	687a      	ldr	r2, [r7, #4]
 800c316:	68b9      	ldr	r1, [r7, #8]
 800c318:	68f8      	ldr	r0, [r7, #12]
 800c31a:	f000 f805 	bl	800c328 <DbgTraceWrite>
 800c31e:	4603      	mov	r3, r0
}
 800c320:	4618      	mov	r0, r3
 800c322:	3710      	adds	r7, #16
 800c324:	46bd      	mov	sp, r7
 800c326:	bd80      	pop	{r7, pc}

0800c328 <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800c328:	b580      	push	{r7, lr}
 800c32a:	b08a      	sub	sp, #40	; 0x28
 800c32c:	af00      	add	r7, sp, #0
 800c32e:	60f8      	str	r0, [r7, #12]
 800c330:	60b9      	str	r1, [r7, #8]
 800c332:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800c334:	2300      	movs	r3, #0
 800c336:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c338:	f3ef 8310 	mrs	r3, PRIMASK
 800c33c:	61bb      	str	r3, [r7, #24]
  return(result);
 800c33e:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800c340:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c348:	d102      	bne.n	800c350 <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800c34a:	2300      	movs	r3, #0
 800c34c:	627b      	str	r3, [r7, #36]	; 0x24
 800c34e:	e037      	b.n	800c3c0 <DbgTraceWrite+0x98>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	2b01      	cmp	r3, #1
 800c354:	d006      	beq.n	800c364 <DbgTraceWrite+0x3c>
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	2b02      	cmp	r3, #2
 800c35a:	d003      	beq.n	800c364 <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800c35c:	f04f 33ff 	mov.w	r3, #4294967295
 800c360:	627b      	str	r3, [r7, #36]	; 0x24
 800c362:	e02d      	b.n	800c3c0 <DbgTraceWrite+0x98>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	2b00      	cmp	r3, #0
 800c368:	d02a      	beq.n	800c3c0 <DbgTraceWrite+0x98>
  {
    chars_written = bufSize;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800c36e:	b672      	cpsid	i
}
 800c370:	bf00      	nop
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	b29a      	uxth	r2, r3
 800c376:	2301      	movs	r3, #1
 800c378:	68b9      	ldr	r1, [r7, #8]
 800c37a:	4814      	ldr	r0, [pc, #80]	; (800c3cc <DbgTraceWrite+0xa4>)
 800c37c:	f000 fbb4 	bl	800cae8 <CircularQueue_Add>
 800c380:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800c382:	69fb      	ldr	r3, [r7, #28]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d015      	beq.n	800c3b4 <DbgTraceWrite+0x8c>
 800c388:	4b11      	ldr	r3, [pc, #68]	; (800c3d0 <DbgTraceWrite+0xa8>)
 800c38a:	781b      	ldrb	r3, [r3, #0]
 800c38c:	b2db      	uxtb	r3, r3
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d010      	beq.n	800c3b4 <DbgTraceWrite+0x8c>
    {
      DbgTracePeripheralReady = RESET;
 800c392:	4b0f      	ldr	r3, [pc, #60]	; (800c3d0 <DbgTraceWrite+0xa8>)
 800c394:	2200      	movs	r2, #0
 800c396:	701a      	strb	r2, [r3, #0]
 800c398:	6a3b      	ldr	r3, [r7, #32]
 800c39a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c39c:	697b      	ldr	r3, [r7, #20]
 800c39e:	f383 8810 	msr	PRIMASK, r3
}
 800c3a2:	bf00      	nop
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	b29b      	uxth	r3, r3
 800c3a8:	4a0a      	ldr	r2, [pc, #40]	; (800c3d4 <DbgTraceWrite+0xac>)
 800c3aa:	4619      	mov	r1, r3
 800c3ac:	69f8      	ldr	r0, [r7, #28]
 800c3ae:	f7f5 fe28 	bl	8002002 <DbgOutputTraces>
 800c3b2:	e005      	b.n	800c3c0 <DbgTraceWrite+0x98>
 800c3b4:	6a3b      	ldr	r3, [r7, #32]
 800c3b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c3b8:	693b      	ldr	r3, [r7, #16]
 800c3ba:	f383 8810 	msr	PRIMASK, r3
}
 800c3be:	bf00      	nop
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800c3c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	3728      	adds	r7, #40	; 0x28
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	bd80      	pop	{r7, pc}
 800c3ca:	bf00      	nop
 800c3cc:	200008cc 	.word	0x200008cc
 800c3d0:	20000025 	.word	0x20000025
 800c3d4:	0800c26d 	.word	0x0800c26d

0800c3d8 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800c3d8:	b480      	push	{r7}
 800c3da:	b085      	sub	sp, #20
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	4603      	mov	r3, r0
 800c3e0:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800c3e2:	4b0f      	ldr	r3, [pc, #60]	; (800c420 <OTP_Read+0x48>)
 800c3e4:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800c3e6:	e002      	b.n	800c3ee <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	3b08      	subs	r3, #8
 800c3ec:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	3307      	adds	r3, #7
 800c3f2:	781b      	ldrb	r3, [r3, #0]
 800c3f4:	79fa      	ldrb	r2, [r7, #7]
 800c3f6:	429a      	cmp	r2, r3
 800c3f8:	d003      	beq.n	800c402 <OTP_Read+0x2a>
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	4a09      	ldr	r2, [pc, #36]	; (800c424 <OTP_Read+0x4c>)
 800c3fe:	4293      	cmp	r3, r2
 800c400:	d1f2      	bne.n	800c3e8 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	3307      	adds	r3, #7
 800c406:	781b      	ldrb	r3, [r3, #0]
 800c408:	79fa      	ldrb	r2, [r7, #7]
 800c40a:	429a      	cmp	r2, r3
 800c40c:	d001      	beq.n	800c412 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800c40e:	2300      	movs	r3, #0
 800c410:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800c412:	68fb      	ldr	r3, [r7, #12]
}
 800c414:	4618      	mov	r0, r3
 800c416:	3714      	adds	r7, #20
 800c418:	46bd      	mov	sp, r7
 800c41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c41e:	4770      	bx	lr
 800c420:	1fff73f8 	.word	0x1fff73f8
 800c424:	1fff7000 	.word	0x1fff7000

0800c428 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800c428:	b480      	push	{r7}
 800c42a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800c42c:	4b05      	ldr	r3, [pc, #20]	; (800c444 <UTIL_LPM_Init+0x1c>)
 800c42e:	2200      	movs	r2, #0
 800c430:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800c432:	4b05      	ldr	r3, [pc, #20]	; (800c448 <UTIL_LPM_Init+0x20>)
 800c434:	2200      	movs	r2, #0
 800c436:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800c438:	bf00      	nop
 800c43a:	46bd      	mov	sp, r7
 800c43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c440:	4770      	bx	lr
 800c442:	bf00      	nop
 800c444:	200018ec 	.word	0x200018ec
 800c448:	200018f0 	.word	0x200018f0

0800c44c <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800c44c:	b480      	push	{r7}
 800c44e:	b087      	sub	sp, #28
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
 800c454:	460b      	mov	r3, r1
 800c456:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c458:	f3ef 8310 	mrs	r3, PRIMASK
 800c45c:	613b      	str	r3, [r7, #16]
  return(result);
 800c45e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800c460:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c462:	b672      	cpsid	i
}
 800c464:	bf00      	nop

  switch( state )
 800c466:	78fb      	ldrb	r3, [r7, #3]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d008      	beq.n	800c47e <UTIL_LPM_SetStopMode+0x32>
 800c46c:	2b01      	cmp	r3, #1
 800c46e:	d10e      	bne.n	800c48e <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 800c470:	4b0d      	ldr	r3, [pc, #52]	; (800c4a8 <UTIL_LPM_SetStopMode+0x5c>)
 800c472:	681a      	ldr	r2, [r3, #0]
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	4313      	orrs	r3, r2
 800c478:	4a0b      	ldr	r2, [pc, #44]	; (800c4a8 <UTIL_LPM_SetStopMode+0x5c>)
 800c47a:	6013      	str	r3, [r2, #0]
      break;
 800c47c:	e008      	b.n	800c490 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	43da      	mvns	r2, r3
 800c482:	4b09      	ldr	r3, [pc, #36]	; (800c4a8 <UTIL_LPM_SetStopMode+0x5c>)
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	4013      	ands	r3, r2
 800c488:	4a07      	ldr	r2, [pc, #28]	; (800c4a8 <UTIL_LPM_SetStopMode+0x5c>)
 800c48a:	6013      	str	r3, [r2, #0]
      break;
 800c48c:	e000      	b.n	800c490 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 800c48e:	bf00      	nop
 800c490:	697b      	ldr	r3, [r7, #20]
 800c492:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	f383 8810 	msr	PRIMASK, r3
}
 800c49a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800c49c:	bf00      	nop
 800c49e:	371c      	adds	r7, #28
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a6:	4770      	bx	lr
 800c4a8:	200018ec 	.word	0x200018ec

0800c4ac <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800c4ac:	b480      	push	{r7}
 800c4ae:	b087      	sub	sp, #28
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	6078      	str	r0, [r7, #4]
 800c4b4:	460b      	mov	r3, r1
 800c4b6:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c4b8:	f3ef 8310 	mrs	r3, PRIMASK
 800c4bc:	613b      	str	r3, [r7, #16]
  return(result);
 800c4be:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800c4c0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c4c2:	b672      	cpsid	i
}
 800c4c4:	bf00      	nop
  
  switch(state)
 800c4c6:	78fb      	ldrb	r3, [r7, #3]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d008      	beq.n	800c4de <UTIL_LPM_SetOffMode+0x32>
 800c4cc:	2b01      	cmp	r3, #1
 800c4ce:	d10e      	bne.n	800c4ee <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800c4d0:	4b0d      	ldr	r3, [pc, #52]	; (800c508 <UTIL_LPM_SetOffMode+0x5c>)
 800c4d2:	681a      	ldr	r2, [r3, #0]
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	4313      	orrs	r3, r2
 800c4d8:	4a0b      	ldr	r2, [pc, #44]	; (800c508 <UTIL_LPM_SetOffMode+0x5c>)
 800c4da:	6013      	str	r3, [r2, #0]
      break;
 800c4dc:	e008      	b.n	800c4f0 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	43da      	mvns	r2, r3
 800c4e2:	4b09      	ldr	r3, [pc, #36]	; (800c508 <UTIL_LPM_SetOffMode+0x5c>)
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	4013      	ands	r3, r2
 800c4e8:	4a07      	ldr	r2, [pc, #28]	; (800c508 <UTIL_LPM_SetOffMode+0x5c>)
 800c4ea:	6013      	str	r3, [r2, #0]
      break;
 800c4ec:	e000      	b.n	800c4f0 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800c4ee:	bf00      	nop
 800c4f0:	697b      	ldr	r3, [r7, #20]
 800c4f2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	f383 8810 	msr	PRIMASK, r3
}
 800c4fa:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800c4fc:	bf00      	nop
 800c4fe:	371c      	adds	r7, #28
 800c500:	46bd      	mov	sp, r7
 800c502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c506:	4770      	bx	lr
 800c508:	200018f0 	.word	0x200018f0

0800c50c <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800c50c:	b580      	push	{r7, lr}
 800c50e:	b090      	sub	sp, #64	; 0x40
 800c510:	af00      	add	r7, sp, #0
 800c512:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800c514:	4b73      	ldr	r3, [pc, #460]	; (800c6e4 <UTIL_SEQ_Run+0x1d8>)
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 800c51a:	4b72      	ldr	r3, [pc, #456]	; (800c6e4 <UTIL_SEQ_Run+0x1d8>)
 800c51c:	681a      	ldr	r2, [r3, #0]
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	4013      	ands	r3, r2
 800c522:	4a70      	ldr	r2, [pc, #448]	; (800c6e4 <UTIL_SEQ_Run+0x1d8>)
 800c524:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800c526:	4b70      	ldr	r3, [pc, #448]	; (800c6e8 <UTIL_SEQ_Run+0x1dc>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	63bb      	str	r3, [r7, #56]	; 0x38
  local_evtset = EvtSet;
 800c52c:	4b6f      	ldr	r3, [pc, #444]	; (800c6ec <UTIL_SEQ_Run+0x1e0>)
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	637b      	str	r3, [r7, #52]	; 0x34
  local_taskmask = TaskMask;
 800c532:	4b6f      	ldr	r3, [pc, #444]	; (800c6f0 <UTIL_SEQ_Run+0x1e4>)
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	633b      	str	r3, [r7, #48]	; 0x30
  local_evtwaited =  EvtWaited;
 800c538:	4b6e      	ldr	r3, [pc, #440]	; (800c6f4 <UTIL_SEQ_Run+0x1e8>)
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	62fb      	str	r3, [r7, #44]	; 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800c53e:	e08d      	b.n	800c65c <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800c540:	2300      	movs	r3, #0
 800c542:	63fb      	str	r3, [r7, #60]	; 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800c544:	e002      	b.n	800c54c <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800c546:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c548:	3301      	adds	r3, #1
 800c54a:	63fb      	str	r3, [r7, #60]	; 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800c54c:	4a6a      	ldr	r2, [pc, #424]	; (800c6f8 <UTIL_SEQ_Run+0x1ec>)
 800c54e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c550:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800c554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c556:	401a      	ands	r2, r3
 800c558:	4b62      	ldr	r3, [pc, #392]	; (800c6e4 <UTIL_SEQ_Run+0x1d8>)
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	4013      	ands	r3, r2
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d0f1      	beq.n	800c546 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800c562:	4a65      	ldr	r2, [pc, #404]	; (800c6f8 <UTIL_SEQ_Run+0x1ec>)
 800c564:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c566:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800c56a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c56c:	401a      	ands	r2, r3
 800c56e:	4b5d      	ldr	r3, [pc, #372]	; (800c6e4 <UTIL_SEQ_Run+0x1d8>)
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	4013      	ands	r3, r2
 800c574:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800c576:	4a60      	ldr	r2, [pc, #384]	; (800c6f8 <UTIL_SEQ_Run+0x1ec>)
 800c578:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c57a:	00db      	lsls	r3, r3, #3
 800c57c:	4413      	add	r3, r2
 800c57e:	685a      	ldr	r2, [r3, #4]
 800c580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c582:	4013      	ands	r3, r2
 800c584:	2b00      	cmp	r3, #0
 800c586:	d106      	bne.n	800c596 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800c588:	4a5b      	ldr	r2, [pc, #364]	; (800c6f8 <UTIL_SEQ_Run+0x1ec>)
 800c58a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c58c:	00db      	lsls	r3, r3, #3
 800c58e:	4413      	add	r3, r2
 800c590:	f04f 32ff 	mov.w	r2, #4294967295
 800c594:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800c596:	4a58      	ldr	r2, [pc, #352]	; (800c6f8 <UTIL_SEQ_Run+0x1ec>)
 800c598:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c59a:	00db      	lsls	r3, r3, #3
 800c59c:	4413      	add	r3, r2
 800c59e:	685a      	ldr	r2, [r3, #4]
 800c5a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5a2:	4013      	ands	r3, r2
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	f000 f973 	bl	800c890 <SEQ_BitPosition>
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	461a      	mov	r2, r3
 800c5ae:	4b53      	ldr	r3, [pc, #332]	; (800c6fc <UTIL_SEQ_Run+0x1f0>)
 800c5b0:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800c5b2:	4a51      	ldr	r2, [pc, #324]	; (800c6f8 <UTIL_SEQ_Run+0x1ec>)
 800c5b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c5b6:	00db      	lsls	r3, r3, #3
 800c5b8:	4413      	add	r3, r2
 800c5ba:	685a      	ldr	r2, [r3, #4]
 800c5bc:	4b4f      	ldr	r3, [pc, #316]	; (800c6fc <UTIL_SEQ_Run+0x1f0>)
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	2101      	movs	r1, #1
 800c5c2:	fa01 f303 	lsl.w	r3, r1, r3
 800c5c6:	43db      	mvns	r3, r3
 800c5c8:	401a      	ands	r2, r3
 800c5ca:	494b      	ldr	r1, [pc, #300]	; (800c6f8 <UTIL_SEQ_Run+0x1ec>)
 800c5cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c5ce:	00db      	lsls	r3, r3, #3
 800c5d0:	440b      	add	r3, r1
 800c5d2:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c5d4:	f3ef 8310 	mrs	r3, PRIMASK
 800c5d8:	61bb      	str	r3, [r7, #24]
  return(result);
 800c5da:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800c5dc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800c5de:	b672      	cpsid	i
}
 800c5e0:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800c5e2:	4b46      	ldr	r3, [pc, #280]	; (800c6fc <UTIL_SEQ_Run+0x1f0>)
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	2201      	movs	r2, #1
 800c5e8:	fa02 f303 	lsl.w	r3, r2, r3
 800c5ec:	43da      	mvns	r2, r3
 800c5ee:	4b3e      	ldr	r3, [pc, #248]	; (800c6e8 <UTIL_SEQ_Run+0x1dc>)
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	4013      	ands	r3, r2
 800c5f4:	4a3c      	ldr	r2, [pc, #240]	; (800c6e8 <UTIL_SEQ_Run+0x1dc>)
 800c5f6:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800c5f8:	2302      	movs	r3, #2
 800c5fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c5fc:	e013      	b.n	800c626 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800c5fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c600:	3b01      	subs	r3, #1
 800c602:	4a3d      	ldr	r2, [pc, #244]	; (800c6f8 <UTIL_SEQ_Run+0x1ec>)
 800c604:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800c608:	4b3c      	ldr	r3, [pc, #240]	; (800c6fc <UTIL_SEQ_Run+0x1f0>)
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	2201      	movs	r2, #1
 800c60e:	fa02 f303 	lsl.w	r3, r2, r3
 800c612:	43da      	mvns	r2, r3
 800c614:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c616:	3b01      	subs	r3, #1
 800c618:	400a      	ands	r2, r1
 800c61a:	4937      	ldr	r1, [pc, #220]	; (800c6f8 <UTIL_SEQ_Run+0x1ec>)
 800c61c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800c620:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c622:	3b01      	subs	r3, #1
 800c624:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c626:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d1e8      	bne.n	800c5fe <UTIL_SEQ_Run+0xf2>
 800c62c:	6a3b      	ldr	r3, [r7, #32]
 800c62e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c630:	697b      	ldr	r3, [r7, #20]
 800c632:	f383 8810 	msr	PRIMASK, r3
}
 800c636:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800c638:	4b30      	ldr	r3, [pc, #192]	; (800c6fc <UTIL_SEQ_Run+0x1f0>)
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	4a30      	ldr	r2, [pc, #192]	; (800c700 <UTIL_SEQ_Run+0x1f4>)
 800c63e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c642:	4798      	blx	r3

    local_taskset = TaskSet;
 800c644:	4b28      	ldr	r3, [pc, #160]	; (800c6e8 <UTIL_SEQ_Run+0x1dc>)
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	63bb      	str	r3, [r7, #56]	; 0x38
    local_evtset = EvtSet;
 800c64a:	4b28      	ldr	r3, [pc, #160]	; (800c6ec <UTIL_SEQ_Run+0x1e0>)
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	637b      	str	r3, [r7, #52]	; 0x34
    local_taskmask = TaskMask;
 800c650:	4b27      	ldr	r3, [pc, #156]	; (800c6f0 <UTIL_SEQ_Run+0x1e4>)
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	633b      	str	r3, [r7, #48]	; 0x30
    local_evtwaited = EvtWaited;
 800c656:	4b27      	ldr	r3, [pc, #156]	; (800c6f4 <UTIL_SEQ_Run+0x1e8>)
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	62fb      	str	r3, [r7, #44]	; 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800c65c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c65e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c660:	401a      	ands	r2, r3
 800c662:	4b20      	ldr	r3, [pc, #128]	; (800c6e4 <UTIL_SEQ_Run+0x1d8>)
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	4013      	ands	r3, r2
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d005      	beq.n	800c678 <UTIL_SEQ_Run+0x16c>
 800c66c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c66e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c670:	4013      	ands	r3, r2
 800c672:	2b00      	cmp	r3, #0
 800c674:	f43f af64 	beq.w	800c540 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800c678:	4b20      	ldr	r3, [pc, #128]	; (800c6fc <UTIL_SEQ_Run+0x1f0>)
 800c67a:	f04f 32ff 	mov.w	r2, #4294967295
 800c67e:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800c680:	f000 f8f8 	bl	800c874 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c684:	f3ef 8310 	mrs	r3, PRIMASK
 800c688:	613b      	str	r3, [r7, #16]
  return(result);
 800c68a:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800c68c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800c68e:	b672      	cpsid	i
}
 800c690:	bf00      	nop
  local_taskset = TaskSet;
 800c692:	4b15      	ldr	r3, [pc, #84]	; (800c6e8 <UTIL_SEQ_Run+0x1dc>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	63bb      	str	r3, [r7, #56]	; 0x38
  local_evtset = EvtSet;
 800c698:	4b14      	ldr	r3, [pc, #80]	; (800c6ec <UTIL_SEQ_Run+0x1e0>)
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	637b      	str	r3, [r7, #52]	; 0x34
  local_taskmask = TaskMask;
 800c69e:	4b14      	ldr	r3, [pc, #80]	; (800c6f0 <UTIL_SEQ_Run+0x1e4>)
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	633b      	str	r3, [r7, #48]	; 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800c6a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c6a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6a8:	401a      	ands	r2, r3
 800c6aa:	4b0e      	ldr	r3, [pc, #56]	; (800c6e4 <UTIL_SEQ_Run+0x1d8>)
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	4013      	ands	r3, r2
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d107      	bne.n	800c6c4 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800c6b4:	4b0f      	ldr	r3, [pc, #60]	; (800c6f4 <UTIL_SEQ_Run+0x1e8>)
 800c6b6:	681a      	ldr	r2, [r3, #0]
 800c6b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c6ba:	4013      	ands	r3, r2
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d101      	bne.n	800c6c4 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800c6c0:	f7f5 fc30 	bl	8001f24 <UTIL_SEQ_Idle>
 800c6c4:	69fb      	ldr	r3, [r7, #28]
 800c6c6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	f383 8810 	msr	PRIMASK, r3
}
 800c6ce:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800c6d0:	f000 f8d7 	bl	800c882 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800c6d4:	4a03      	ldr	r2, [pc, #12]	; (800c6e4 <UTIL_SEQ_Run+0x1d8>)
 800c6d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6d8:	6013      	str	r3, [r2, #0]

  return;
 800c6da:	bf00      	nop
}
 800c6dc:	3740      	adds	r7, #64	; 0x40
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	bd80      	pop	{r7, pc}
 800c6e2:	bf00      	nop
 800c6e4:	2000002c 	.word	0x2000002c
 800c6e8:	200018f4 	.word	0x200018f4
 800c6ec:	200018f8 	.word	0x200018f8
 800c6f0:	20000028 	.word	0x20000028
 800c6f4:	200018fc 	.word	0x200018fc
 800c6f8:	20001984 	.word	0x20001984
 800c6fc:	20001900 	.word	0x20001900
 800c700:	20001904 	.word	0x20001904

0800c704 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800c704:	b580      	push	{r7, lr}
 800c706:	b088      	sub	sp, #32
 800c708:	af00      	add	r7, sp, #0
 800c70a:	60f8      	str	r0, [r7, #12]
 800c70c:	60b9      	str	r1, [r7, #8]
 800c70e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c710:	f3ef 8310 	mrs	r3, PRIMASK
 800c714:	617b      	str	r3, [r7, #20]
  return(result);
 800c716:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800c718:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800c71a:	b672      	cpsid	i
}
 800c71c:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800c71e:	68f8      	ldr	r0, [r7, #12]
 800c720:	f000 f8b6 	bl	800c890 <SEQ_BitPosition>
 800c724:	4603      	mov	r3, r0
 800c726:	4619      	mov	r1, r3
 800c728:	4a06      	ldr	r2, [pc, #24]	; (800c744 <UTIL_SEQ_RegTask+0x40>)
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c730:	69fb      	ldr	r3, [r7, #28]
 800c732:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c734:	69bb      	ldr	r3, [r7, #24]
 800c736:	f383 8810 	msr	PRIMASK, r3
}
 800c73a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800c73c:	bf00      	nop
}
 800c73e:	3720      	adds	r7, #32
 800c740:	46bd      	mov	sp, r7
 800c742:	bd80      	pop	{r7, pc}
 800c744:	20001904 	.word	0x20001904

0800c748 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800c748:	b480      	push	{r7}
 800c74a:	b087      	sub	sp, #28
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]
 800c750:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c752:	f3ef 8310 	mrs	r3, PRIMASK
 800c756:	60fb      	str	r3, [r7, #12]
  return(result);
 800c758:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800c75a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c75c:	b672      	cpsid	i
}
 800c75e:	bf00      	nop

  TaskSet |= TaskId_bm;
 800c760:	4b0d      	ldr	r3, [pc, #52]	; (800c798 <UTIL_SEQ_SetTask+0x50>)
 800c762:	681a      	ldr	r2, [r3, #0]
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	4313      	orrs	r3, r2
 800c768:	4a0b      	ldr	r2, [pc, #44]	; (800c798 <UTIL_SEQ_SetTask+0x50>)
 800c76a:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800c76c:	4a0b      	ldr	r2, [pc, #44]	; (800c79c <UTIL_SEQ_SetTask+0x54>)
 800c76e:	683b      	ldr	r3, [r7, #0]
 800c770:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	431a      	orrs	r2, r3
 800c778:	4908      	ldr	r1, [pc, #32]	; (800c79c <UTIL_SEQ_SetTask+0x54>)
 800c77a:	683b      	ldr	r3, [r7, #0]
 800c77c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800c780:	697b      	ldr	r3, [r7, #20]
 800c782:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c784:	693b      	ldr	r3, [r7, #16]
 800c786:	f383 8810 	msr	PRIMASK, r3
}
 800c78a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800c78c:	bf00      	nop
}
 800c78e:	371c      	adds	r7, #28
 800c790:	46bd      	mov	sp, r7
 800c792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c796:	4770      	bx	lr
 800c798:	200018f4 	.word	0x200018f4
 800c79c:	20001984 	.word	0x20001984

0800c7a0 <UTIL_SEQ_SetEvt>:

  return;
}

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800c7a0:	b480      	push	{r7}
 800c7a2:	b087      	sub	sp, #28
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c7a8:	f3ef 8310 	mrs	r3, PRIMASK
 800c7ac:	60fb      	str	r3, [r7, #12]
  return(result);
 800c7ae:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800c7b0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c7b2:	b672      	cpsid	i
}
 800c7b4:	bf00      	nop

  EvtSet |= EvtId_bm;
 800c7b6:	4b09      	ldr	r3, [pc, #36]	; (800c7dc <UTIL_SEQ_SetEvt+0x3c>)
 800c7b8:	681a      	ldr	r2, [r3, #0]
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	4313      	orrs	r3, r2
 800c7be:	4a07      	ldr	r2, [pc, #28]	; (800c7dc <UTIL_SEQ_SetEvt+0x3c>)
 800c7c0:	6013      	str	r3, [r2, #0]
 800c7c2:	697b      	ldr	r3, [r7, #20]
 800c7c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c7c6:	693b      	ldr	r3, [r7, #16]
 800c7c8:	f383 8810 	msr	PRIMASK, r3
}
 800c7cc:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800c7ce:	bf00      	nop
}
 800c7d0:	371c      	adds	r7, #28
 800c7d2:	46bd      	mov	sp, r7
 800c7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d8:	4770      	bx	lr
 800c7da:	bf00      	nop
 800c7dc:	200018f8 	.word	0x200018f8

0800c7e0 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800c7e0:	b580      	push	{r7, lr}
 800c7e2:	b088      	sub	sp, #32
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 800c7e8:	4b1f      	ldr	r3, [pc, #124]	; (800c868 <UTIL_SEQ_WaitEvt+0x88>)
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800c7ee:	4b1e      	ldr	r3, [pc, #120]	; (800c868 <UTIL_SEQ_WaitEvt+0x88>)
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7f6:	d102      	bne.n	800c7fe <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	61fb      	str	r3, [r7, #28]
 800c7fc:	e005      	b.n	800c80a <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800c7fe:	4b1a      	ldr	r3, [pc, #104]	; (800c868 <UTIL_SEQ_WaitEvt+0x88>)
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	2201      	movs	r2, #1
 800c804:	fa02 f303 	lsl.w	r3, r2, r3
 800c808:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800c80a:	4b18      	ldr	r3, [pc, #96]	; (800c86c <UTIL_SEQ_WaitEvt+0x8c>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 800c810:	4a16      	ldr	r2, [pc, #88]	; (800c86c <UTIL_SEQ_WaitEvt+0x8c>)
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 800c816:	e003      	b.n	800c820 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800c818:	6879      	ldr	r1, [r7, #4]
 800c81a:	69f8      	ldr	r0, [r7, #28]
 800c81c:	f7f5 fb8a 	bl	8001f34 <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 800c820:	4b13      	ldr	r3, [pc, #76]	; (800c870 <UTIL_SEQ_WaitEvt+0x90>)
 800c822:	681a      	ldr	r2, [r3, #0]
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	4013      	ands	r3, r2
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d0f5      	beq.n	800c818 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 800c82c:	4a0e      	ldr	r2, [pc, #56]	; (800c868 <UTIL_SEQ_WaitEvt+0x88>)
 800c82e:	69bb      	ldr	r3, [r7, #24]
 800c830:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c832:	f3ef 8310 	mrs	r3, PRIMASK
 800c836:	60bb      	str	r3, [r7, #8]
  return(result);
 800c838:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800c83a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800c83c:	b672      	cpsid	i
}
 800c83e:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	43da      	mvns	r2, r3
 800c844:	4b0a      	ldr	r3, [pc, #40]	; (800c870 <UTIL_SEQ_WaitEvt+0x90>)
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	4013      	ands	r3, r2
 800c84a:	4a09      	ldr	r2, [pc, #36]	; (800c870 <UTIL_SEQ_WaitEvt+0x90>)
 800c84c:	6013      	str	r3, [r2, #0]
 800c84e:	693b      	ldr	r3, [r7, #16]
 800c850:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	f383 8810 	msr	PRIMASK, r3
}
 800c858:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 800c85a:	4a04      	ldr	r2, [pc, #16]	; (800c86c <UTIL_SEQ_WaitEvt+0x8c>)
 800c85c:	697b      	ldr	r3, [r7, #20]
 800c85e:	6013      	str	r3, [r2, #0]
  return;
 800c860:	bf00      	nop
}
 800c862:	3720      	adds	r7, #32
 800c864:	46bd      	mov	sp, r7
 800c866:	bd80      	pop	{r7, pc}
 800c868:	20001900 	.word	0x20001900
 800c86c:	200018fc 	.word	0x200018fc
 800c870:	200018f8 	.word	0x200018f8

0800c874 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800c874:	b480      	push	{r7}
 800c876:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800c878:	bf00      	nop
}
 800c87a:	46bd      	mov	sp, r7
 800c87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c880:	4770      	bx	lr

0800c882 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800c882:	b480      	push	{r7}
 800c884:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800c886:	bf00      	nop
}
 800c888:	46bd      	mov	sp, r7
 800c88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88e:	4770      	bx	lr

0800c890 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800c890:	b480      	push	{r7}
 800c892:	b085      	sub	sp, #20
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 800c898:	2300      	movs	r3, #0
 800c89a:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 800c8a0:	68bb      	ldr	r3, [r7, #8]
 800c8a2:	0c1b      	lsrs	r3, r3, #16
 800c8a4:	041b      	lsls	r3, r3, #16
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d104      	bne.n	800c8b4 <SEQ_BitPosition+0x24>
 800c8aa:	2310      	movs	r3, #16
 800c8ac:	73fb      	strb	r3, [r7, #15]
 800c8ae:	68bb      	ldr	r3, [r7, #8]
 800c8b0:	041b      	lsls	r3, r3, #16
 800c8b2:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 800c8b4:	68bb      	ldr	r3, [r7, #8]
 800c8b6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d105      	bne.n	800c8ca <SEQ_BitPosition+0x3a>
 800c8be:	7bfb      	ldrb	r3, [r7, #15]
 800c8c0:	3308      	adds	r3, #8
 800c8c2:	73fb      	strb	r3, [r7, #15]
 800c8c4:	68bb      	ldr	r3, [r7, #8]
 800c8c6:	021b      	lsls	r3, r3, #8
 800c8c8:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 800c8ca:	68bb      	ldr	r3, [r7, #8]
 800c8cc:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d105      	bne.n	800c8e0 <SEQ_BitPosition+0x50>
 800c8d4:	7bfb      	ldrb	r3, [r7, #15]
 800c8d6:	3304      	adds	r3, #4
 800c8d8:	73fb      	strb	r3, [r7, #15]
 800c8da:	68bb      	ldr	r3, [r7, #8]
 800c8dc:	011b      	lsls	r3, r3, #4
 800c8de:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 800c8e0:	68bb      	ldr	r3, [r7, #8]
 800c8e2:	0f1b      	lsrs	r3, r3, #28
 800c8e4:	4a07      	ldr	r2, [pc, #28]	; (800c904 <SEQ_BitPosition+0x74>)
 800c8e6:	5cd2      	ldrb	r2, [r2, r3]
 800c8e8:	7bfb      	ldrb	r3, [r7, #15]
 800c8ea:	4413      	add	r3, r2
 800c8ec:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800c8ee:	7bfb      	ldrb	r3, [r7, #15]
 800c8f0:	f1c3 031f 	rsb	r3, r3, #31
 800c8f4:	b2db      	uxtb	r3, r3
}
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	3714      	adds	r7, #20
 800c8fa:	46bd      	mov	sp, r7
 800c8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c900:	4770      	bx	lr
 800c902:	bf00      	nop
 800c904:	0800f0b0 	.word	0x0800f0b0

0800c908 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800c908:	b480      	push	{r7}
 800c90a:	b083      	sub	sp, #12
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	687a      	ldr	r2, [r7, #4]
 800c914:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	687a      	ldr	r2, [r7, #4]
 800c91a:	605a      	str	r2, [r3, #4]
}
 800c91c:	bf00      	nop
 800c91e:	370c      	adds	r7, #12
 800c920:	46bd      	mov	sp, r7
 800c922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c926:	4770      	bx	lr

0800c928 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800c928:	b480      	push	{r7}
 800c92a:	b087      	sub	sp, #28
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c930:	f3ef 8310 	mrs	r3, PRIMASK
 800c934:	60fb      	str	r3, [r7, #12]
  return(result);
 800c936:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c938:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800c93a:	b672      	cpsid	i
}
 800c93c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	687a      	ldr	r2, [r7, #4]
 800c944:	429a      	cmp	r2, r3
 800c946:	d102      	bne.n	800c94e <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800c948:	2301      	movs	r3, #1
 800c94a:	75fb      	strb	r3, [r7, #23]
 800c94c:	e001      	b.n	800c952 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800c94e:	2300      	movs	r3, #0
 800c950:	75fb      	strb	r3, [r7, #23]
 800c952:	693b      	ldr	r3, [r7, #16]
 800c954:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c956:	68bb      	ldr	r3, [r7, #8]
 800c958:	f383 8810 	msr	PRIMASK, r3
}
 800c95c:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800c95e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c960:	4618      	mov	r0, r3
 800c962:	371c      	adds	r7, #28
 800c964:	46bd      	mov	sp, r7
 800c966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c96a:	4770      	bx	lr

0800c96c <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800c96c:	b480      	push	{r7}
 800c96e:	b087      	sub	sp, #28
 800c970:	af00      	add	r7, sp, #0
 800c972:	6078      	str	r0, [r7, #4]
 800c974:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c976:	f3ef 8310 	mrs	r3, PRIMASK
 800c97a:	60fb      	str	r3, [r7, #12]
  return(result);
 800c97c:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c97e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c980:	b672      	cpsid	i
}
 800c982:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	681a      	ldr	r2, [r3, #0]
 800c988:	683b      	ldr	r3, [r7, #0]
 800c98a:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800c98c:	683b      	ldr	r3, [r7, #0]
 800c98e:	687a      	ldr	r2, [r7, #4]
 800c990:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	683a      	ldr	r2, [r7, #0]
 800c996:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800c998:	683b      	ldr	r3, [r7, #0]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	683a      	ldr	r2, [r7, #0]
 800c99e:	605a      	str	r2, [r3, #4]
 800c9a0:	697b      	ldr	r3, [r7, #20]
 800c9a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c9a4:	693b      	ldr	r3, [r7, #16]
 800c9a6:	f383 8810 	msr	PRIMASK, r3
}
 800c9aa:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800c9ac:	bf00      	nop
 800c9ae:	371c      	adds	r7, #28
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b6:	4770      	bx	lr

0800c9b8 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800c9b8:	b480      	push	{r7}
 800c9ba:	b087      	sub	sp, #28
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	6078      	str	r0, [r7, #4]
 800c9c0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c9c2:	f3ef 8310 	mrs	r3, PRIMASK
 800c9c6:	60fb      	str	r3, [r7, #12]
  return(result);
 800c9c8:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800c9ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c9cc:	b672      	cpsid	i
}
 800c9ce:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800c9d0:	683b      	ldr	r3, [r7, #0]
 800c9d2:	687a      	ldr	r2, [r7, #4]
 800c9d4:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	685a      	ldr	r2, [r3, #4]
 800c9da:	683b      	ldr	r3, [r7, #0]
 800c9dc:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	683a      	ldr	r2, [r7, #0]
 800c9e2:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800c9e4:	683b      	ldr	r3, [r7, #0]
 800c9e6:	685b      	ldr	r3, [r3, #4]
 800c9e8:	683a      	ldr	r2, [r7, #0]
 800c9ea:	601a      	str	r2, [r3, #0]
 800c9ec:	697b      	ldr	r3, [r7, #20]
 800c9ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c9f0:	693b      	ldr	r3, [r7, #16]
 800c9f2:	f383 8810 	msr	PRIMASK, r3
}
 800c9f6:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800c9f8:	bf00      	nop
 800c9fa:	371c      	adds	r7, #28
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca02:	4770      	bx	lr

0800ca04 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800ca04:	b480      	push	{r7}
 800ca06:	b087      	sub	sp, #28
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ca0c:	f3ef 8310 	mrs	r3, PRIMASK
 800ca10:	60fb      	str	r3, [r7, #12]
  return(result);
 800ca12:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ca14:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ca16:	b672      	cpsid	i
}
 800ca18:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	685b      	ldr	r3, [r3, #4]
 800ca1e:	687a      	ldr	r2, [r7, #4]
 800ca20:	6812      	ldr	r2, [r2, #0]
 800ca22:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	687a      	ldr	r2, [r7, #4]
 800ca2a:	6852      	ldr	r2, [r2, #4]
 800ca2c:	605a      	str	r2, [r3, #4]
 800ca2e:	697b      	ldr	r3, [r7, #20]
 800ca30:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ca32:	693b      	ldr	r3, [r7, #16]
 800ca34:	f383 8810 	msr	PRIMASK, r3
}
 800ca38:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ca3a:	bf00      	nop
 800ca3c:	371c      	adds	r7, #28
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca44:	4770      	bx	lr

0800ca46 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800ca46:	b580      	push	{r7, lr}
 800ca48:	b086      	sub	sp, #24
 800ca4a:	af00      	add	r7, sp, #0
 800ca4c:	6078      	str	r0, [r7, #4]
 800ca4e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ca50:	f3ef 8310 	mrs	r3, PRIMASK
 800ca54:	60fb      	str	r3, [r7, #12]
  return(result);
 800ca56:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ca58:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ca5a:	b672      	cpsid	i
}
 800ca5c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	681a      	ldr	r2, [r3, #0]
 800ca62:	683b      	ldr	r3, [r7, #0]
 800ca64:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	f7ff ffca 	bl	800ca04 <LST_remove_node>
 800ca70:	697b      	ldr	r3, [r7, #20]
 800ca72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ca74:	693b      	ldr	r3, [r7, #16]
 800ca76:	f383 8810 	msr	PRIMASK, r3
}
 800ca7a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ca7c:	bf00      	nop
 800ca7e:	3718      	adds	r7, #24
 800ca80:	46bd      	mov	sp, r7
 800ca82:	bd80      	pop	{r7, pc}

0800ca84 <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 800ca84:	b480      	push	{r7}
 800ca86:	b085      	sub	sp, #20
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	60f8      	str	r0, [r7, #12]
 800ca8c:	60b9      	str	r1, [r7, #8]
 800ca8e:	607a      	str	r2, [r7, #4]
 800ca90:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	68ba      	ldr	r2, [r7, #8]
 800ca96:	601a      	str	r2, [r3, #0]
  q->first = 0;
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	2200      	movs	r2, #0
 800ca9c:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	2200      	movs	r2, #0
 800caa2:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	2200      	movs	r2, #0
 800caa8:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	2200      	movs	r2, #0
 800caae:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	687a      	ldr	r2, [r7, #4]
 800cab4:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	887a      	ldrh	r2, [r7, #2]
 800caba:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	7e3a      	ldrb	r2, [r7, #24]
 800cac0:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 800cac2:	7e3b      	ldrb	r3, [r7, #24]
 800cac4:	f003 0302 	and.w	r3, r3, #2
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d006      	beq.n	800cada <CircularQueue_Init+0x56>
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	891b      	ldrh	r3, [r3, #8]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d002      	beq.n	800cada <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 800cad4:	f04f 33ff 	mov.w	r3, #4294967295
 800cad8:	e000      	b.n	800cadc <CircularQueue_Init+0x58>
  }
  return 0;
 800cada:	2300      	movs	r3, #0
}
 800cadc:	4618      	mov	r0, r3
 800cade:	3714      	adds	r7, #20
 800cae0:	46bd      	mov	sp, r7
 800cae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae6:	4770      	bx	lr

0800cae8 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b08e      	sub	sp, #56	; 0x38
 800caec:	af00      	add	r7, sp, #0
 800caee:	60f8      	str	r0, [r7, #12]
 800caf0:	60b9      	str	r1, [r7, #8]
 800caf2:	603b      	str	r3, [r7, #0]
 800caf4:	4613      	mov	r3, r2
 800caf6:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800caf8:	2300      	movs	r3, #0
 800cafa:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800cafc:	2300      	movs	r3, #0
 800cafe:	86fb      	strh	r3, [r7, #54]	; 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size elemenet (q->elementsize == 0) */
 800cb00:	2300      	movs	r3, #0
 800cb02:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800cb04:	2300      	movs	r3, #0
 800cb06:	62bb      	str	r3, [r7, #40]	; 0x28
 800cb08:	2300      	movs	r3, #0
 800cb0a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicat size of parta of elemenet that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800cb10:	2300      	movs	r3, #0
 800cb12:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	891b      	ldrh	r3, [r3, #8]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d101      	bne.n	800cb20 <CircularQueue_Add+0x38>
 800cb1c:	2302      	movs	r3, #2
 800cb1e:	e000      	b.n	800cb22 <CircularQueue_Add+0x3a>
 800cb20:	2300      	movs	r3, #0
 800cb22:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	695b      	ldr	r3, [r3, #20]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d02a      	beq.n	800cb82 <CircularQueue_Add+0x9a>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	891b      	ldrh	r3, [r3, #8]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d123      	bne.n	800cb7c <CircularQueue_Add+0x94>
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	681a      	ldr	r2, [r3, #0]
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	691b      	ldr	r3, [r3, #16]
 800cb3c:	4413      	add	r3, r2
 800cb3e:	781b      	ldrb	r3, [r3, #0]
 800cb40:	b29a      	uxth	r2, r3
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	6819      	ldr	r1, [r3, #0]
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	691b      	ldr	r3, [r3, #16]
 800cb4a:	1c58      	adds	r0, r3, #1
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	685b      	ldr	r3, [r3, #4]
 800cb50:	4298      	cmp	r0, r3
 800cb52:	d306      	bcc.n	800cb62 <CircularQueue_Add+0x7a>
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	6918      	ldr	r0, [r3, #16]
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	685b      	ldr	r3, [r3, #4]
 800cb5c:	1ac3      	subs	r3, r0, r3
 800cb5e:	3301      	adds	r3, #1
 800cb60:	e002      	b.n	800cb68 <CircularQueue_Add+0x80>
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	691b      	ldr	r3, [r3, #16]
 800cb66:	3301      	adds	r3, #1
 800cb68:	440b      	add	r3, r1
 800cb6a:	781b      	ldrb	r3, [r3, #0]
 800cb6c:	b29b      	uxth	r3, r3
 800cb6e:	021b      	lsls	r3, r3, #8
 800cb70:	b29b      	uxth	r3, r3
 800cb72:	4413      	add	r3, r2
 800cb74:	b29b      	uxth	r3, r3
 800cb76:	3302      	adds	r3, #2
 800cb78:	b29b      	uxth	r3, r3
 800cb7a:	e001      	b.n	800cb80 <CircularQueue_Add+0x98>
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	891b      	ldrh	r3, [r3, #8]
 800cb80:	86fb      	strh	r3, [r7, #54]	; 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	891b      	ldrh	r3, [r3, #8]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d002      	beq.n	800cb90 <CircularQueue_Add+0xa8>
  {
    elementSize = q->elementSize;
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	891b      	ldrh	r3, [r3, #8]
 800cb8e:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	691a      	ldr	r2, [r3, #16]
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	68db      	ldr	r3, [r3, #12]
 800cb98:	429a      	cmp	r2, r3
 800cb9a:	d307      	bcc.n	800cbac <CircularQueue_Add+0xc4>
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	685a      	ldr	r2, [r3, #4]
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	6919      	ldr	r1, [r3, #16]
 800cba4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800cba6:	440b      	add	r3, r1
 800cba8:	1ad3      	subs	r3, r2, r3
 800cbaa:	e000      	b.n	800cbae <CircularQueue_Add+0xc6>
 800cbac:	2300      	movs	r3, #0
 800cbae:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800cbb0:	88fa      	ldrh	r2, [r7, #6]
 800cbb2:	7ffb      	ldrb	r3, [r7, #31]
 800cbb4:	4413      	add	r3, r2
 800cbb6:	461a      	mov	r2, r3
 800cbb8:	683b      	ldr	r3, [r7, #0]
 800cbba:	fb02 f303 	mul.w	r3, r2, r3
 800cbbe:	69ba      	ldr	r2, [r7, #24]
 800cbc0:	429a      	cmp	r2, r3
 800cbc2:	d80b      	bhi.n	800cbdc <CircularQueue_Add+0xf4>
 800cbc4:	88fa      	ldrh	r2, [r7, #6]
 800cbc6:	7ffb      	ldrb	r3, [r7, #31]
 800cbc8:	4413      	add	r3, r2
 800cbca:	461a      	mov	r2, r3
 800cbcc:	69bb      	ldr	r3, [r7, #24]
 800cbce:	fbb3 f1f2 	udiv	r1, r3, r2
 800cbd2:	fb01 f202 	mul.w	r2, r1, r2
 800cbd6:	1a9b      	subs	r3, r3, r2
 800cbd8:	b2db      	uxtb	r3, r3
 800cbda:	e000      	b.n	800cbde <CircularQueue_Add+0xf6>
 800cbdc:	2300      	movs	r3, #0
 800cbde:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800cbe0:	7dfa      	ldrb	r2, [r7, #23]
 800cbe2:	7ffb      	ldrb	r3, [r7, #31]
 800cbe4:	429a      	cmp	r2, r3
 800cbe6:	bf8c      	ite	hi
 800cbe8:	2301      	movhi	r3, #1
 800cbea:	2300      	movls	r3, #0
 800cbec:	b2db      	uxtb	r3, r3
 800cbee:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800cbf0:	7fbb      	ldrb	r3, [r7, #30]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d008      	beq.n	800cc08 <CircularQueue_Add+0x120>
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	7f1b      	ldrb	r3, [r3, #28]
 800cbfa:	f003 0301 	and.w	r3, r3, #1
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d002      	beq.n	800cc08 <CircularQueue_Add+0x120>
 800cc02:	7dfb      	ldrb	r3, [r7, #23]
 800cc04:	b29b      	uxth	r3, r3
 800cc06:	e000      	b.n	800cc0a <CircularQueue_Add+0x122>
 800cc08:	8bbb      	ldrh	r3, [r7, #28]
 800cc0a:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800cc0c:	7fbb      	ldrb	r3, [r7, #30]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d008      	beq.n	800cc24 <CircularQueue_Add+0x13c>
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	7f1b      	ldrb	r3, [r3, #28]
 800cc16:	f003 0302 	and.w	r3, r3, #2
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d002      	beq.n	800cc24 <CircularQueue_Add+0x13c>
 800cc1e:	7ffb      	ldrb	r3, [r7, #31]
 800cc20:	b29b      	uxth	r3, r3
 800cc22:	e000      	b.n	800cc26 <CircularQueue_Add+0x13e>
 800cc24:	8bbb      	ldrh	r3, [r7, #28]
 800cc26:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800cc28:	88fb      	ldrh	r3, [r7, #6]
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	f000 817e 	beq.w	800cf2c <CircularQueue_Add+0x444>
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	695a      	ldr	r2, [r3, #20]
 800cc34:	88f9      	ldrh	r1, [r7, #6]
 800cc36:	7ffb      	ldrb	r3, [r7, #31]
 800cc38:	440b      	add	r3, r1
 800cc3a:	4619      	mov	r1, r3
 800cc3c:	683b      	ldr	r3, [r7, #0]
 800cc3e:	fb01 f303 	mul.w	r3, r1, r3
 800cc42:	441a      	add	r2, r3
 800cc44:	8bbb      	ldrh	r3, [r7, #28]
 800cc46:	441a      	add	r2, r3
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	685b      	ldr	r3, [r3, #4]
 800cc4c:	429a      	cmp	r2, r3
 800cc4e:	f200 816d 	bhi.w	800cf2c <CircularQueue_Add+0x444>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800cc52:	2300      	movs	r3, #0
 800cc54:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cc56:	e14a      	b.n	800ceee <CircularQueue_Add+0x406>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	691a      	ldr	r2, [r3, #16]
 800cc5c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800cc5e:	441a      	add	r2, r3
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	685b      	ldr	r3, [r3, #4]
 800cc64:	429a      	cmp	r2, r3
 800cc66:	d307      	bcc.n	800cc78 <CircularQueue_Add+0x190>
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	691a      	ldr	r2, [r3, #16]
 800cc6c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800cc6e:	441a      	add	r2, r3
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	685b      	ldr	r3, [r3, #4]
 800cc74:	1ad3      	subs	r3, r2, r3
 800cc76:	e003      	b.n	800cc80 <CircularQueue_Add+0x198>
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	691a      	ldr	r2, [r3, #16]
 800cc7c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800cc7e:	4413      	add	r3, r2
 800cc80:	68fa      	ldr	r2, [r7, #12]
 800cc82:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	691b      	ldr	r3, [r3, #16]
 800cc88:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* store the element  */
      /* store fisrt the element size if element size is varaible */
      if (q->elementSize == 0) 
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	891b      	ldrh	r3, [r3, #8]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d130      	bne.n	800ccf4 <CircularQueue_Add+0x20c>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	681a      	ldr	r2, [r3, #0]
 800cc96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc98:	1c59      	adds	r1, r3, #1
 800cc9a:	6339      	str	r1, [r7, #48]	; 0x30
 800cc9c:	4413      	add	r3, r2
 800cc9e:	88fa      	ldrh	r2, [r7, #6]
 800cca0:	b2d2      	uxtb	r2, r2
 800cca2:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	685b      	ldr	r3, [r3, #4]
 800cca8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ccaa:	429a      	cmp	r2, r3
 800ccac:	d304      	bcc.n	800ccb8 <CircularQueue_Add+0x1d0>
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	685b      	ldr	r3, [r3, #4]
 800ccb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ccb4:	1ad3      	subs	r3, r2, r3
 800ccb6:	e000      	b.n	800ccba <CircularQueue_Add+0x1d2>
 800ccb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccba:	633b      	str	r3, [r7, #48]	; 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800ccbc:	88fb      	ldrh	r3, [r7, #6]
 800ccbe:	0a1b      	lsrs	r3, r3, #8
 800ccc0:	b298      	uxth	r0, r3
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	681a      	ldr	r2, [r3, #0]
 800ccc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccc8:	1c59      	adds	r1, r3, #1
 800ccca:	6339      	str	r1, [r7, #48]	; 0x30
 800cccc:	4413      	add	r3, r2
 800ccce:	b2c2      	uxtb	r2, r0
 800ccd0:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	685b      	ldr	r3, [r3, #4]
 800ccd6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ccd8:	429a      	cmp	r2, r3
 800ccda:	d304      	bcc.n	800cce6 <CircularQueue_Add+0x1fe>
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	685b      	ldr	r3, [r3, #4]
 800cce0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cce2:	1ad3      	subs	r3, r2, r3
 800cce4:	e000      	b.n	800cce8 <CircularQueue_Add+0x200>
 800cce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cce8:	633b      	str	r3, [r7, #48]	; 0x30
        q->byteCount += 2;
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	695b      	ldr	r3, [r3, #20]
 800ccee:	1c9a      	adds	r2, r3, #2
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800ccf4:	88fa      	ldrh	r2, [r7, #6]
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	6859      	ldr	r1, [r3, #4]
 800ccfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccfc:	1acb      	subs	r3, r1, r3
 800ccfe:	4293      	cmp	r3, r2
 800cd00:	bf28      	it	cs
 800cd02:	4613      	movcs	r3, r2
 800cd04:	62bb      	str	r3, [r7, #40]	; 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In thi case part of data will copied at the end of the buffer and the rest a the beggining */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800cd06:	88fb      	ldrh	r3, [r7, #6]
 800cd08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cd0a:	429a      	cmp	r2, r3
 800cd0c:	d007      	beq.n	800cd1e <CircularQueue_Add+0x236>
 800cd0e:	88fb      	ldrh	r3, [r7, #6]
 800cd10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cd12:	429a      	cmp	r2, r3
 800cd14:	d225      	bcs.n	800cd62 <CircularQueue_Add+0x27a>
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	7f1b      	ldrb	r3, [r3, #28]
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d121      	bne.n	800cd62 <CircularQueue_Add+0x27a>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	681a      	ldr	r2, [r3, #0]
 800cd22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd24:	18d0      	adds	r0, r2, r3
 800cd26:	88fb      	ldrh	r3, [r7, #6]
 800cd28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cd2a:	fb02 f303 	mul.w	r3, r2, r3
 800cd2e:	68ba      	ldr	r2, [r7, #8]
 800cd30:	4413      	add	r3, r2
 800cd32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cd34:	4619      	mov	r1, r3
 800cd36:	f000 fad1 	bl	800d2dc <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	695a      	ldr	r2, [r3, #20]
 800cd3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd40:	441a      	add	r2, r3
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800cd46:	2300      	movs	r3, #0
 800cd48:	633b      	str	r3, [r7, #48]	; 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800cd4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd4c:	627b      	str	r3, [r7, #36]	; 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800cd4e:	88fa      	ldrh	r2, [r7, #6]
 800cd50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd52:	1ad3      	subs	r3, r2, r3
 800cd54:	62bb      	str	r3, [r7, #40]	; 0x28
        /* set the current element Size, will be used to calaculate next last position at beggining of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800cd56:	7ffb      	ldrb	r3, [r7, #31]
 800cd58:	b29a      	uxth	r2, r3
 800cd5a:	88fb      	ldrh	r3, [r7, #6]
 800cd5c:	4413      	add	r3, r2
 800cd5e:	86fb      	strh	r3, [r7, #54]	; 0x36
 800cd60:	e0a4      	b.n	800ceac <CircularQueue_Add+0x3c4>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800cd62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	f000 80a1 	beq.w	800ceac <CircularQueue_Add+0x3c4>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	7f1b      	ldrb	r3, [r3, #28]
 800cd6e:	f003 0301 	and.w	r3, r3, #1
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d03a      	beq.n	800cdec <CircularQueue_Add+0x304>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	891b      	ldrh	r3, [r3, #8]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d10d      	bne.n	800cd9a <CircularQueue_Add+0x2b2>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	681a      	ldr	r2, [r3, #0]
 800cd82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd84:	3b02      	subs	r3, #2
 800cd86:	4413      	add	r3, r2
 800cd88:	22ff      	movs	r2, #255	; 0xff
 800cd8a:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	681a      	ldr	r2, [r3, #0]
 800cd90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd92:	3b01      	subs	r3, #1
 800cd94:	4413      	add	r3, r2
 800cd96:	22ff      	movs	r2, #255	; 0xff
 800cd98:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	695a      	ldr	r2, [r3, #20]
 800cd9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cda0:	441a      	add	r2, r3
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800cda6:	2300      	movs	r3, #0
 800cda8:	627b      	str	r3, [r7, #36]	; 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800cdaa:	88fb      	ldrh	r3, [r7, #6]
 800cdac:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800cdae:	2300      	movs	r3, #0
 800cdb0:	633b      	str	r3, [r7, #48]	; 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	891b      	ldrh	r3, [r3, #8]
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d16f      	bne.n	800ce9a <CircularQueue_Add+0x3b2>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	681a      	ldr	r2, [r3, #0]
 800cdbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdc0:	1c59      	adds	r1, r3, #1
 800cdc2:	6339      	str	r1, [r7, #48]	; 0x30
 800cdc4:	4413      	add	r3, r2
 800cdc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cdc8:	b2d2      	uxtb	r2, r2
 800cdca:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800cdcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdce:	0a18      	lsrs	r0, r3, #8
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	681a      	ldr	r2, [r3, #0]
 800cdd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdd6:	1c59      	adds	r1, r3, #1
 800cdd8:	6339      	str	r1, [r7, #48]	; 0x30
 800cdda:	4413      	add	r3, r2
 800cddc:	b2c2      	uxtb	r2, r0
 800cdde:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	695b      	ldr	r3, [r3, #20]
 800cde4:	1c9a      	adds	r2, r3, #2
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	615a      	str	r2, [r3, #20]
 800cdea:	e056      	b.n	800ce9a <CircularQueue_Add+0x3b2>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	7f1b      	ldrb	r3, [r3, #28]
 800cdf0:	f003 0302 	and.w	r3, r3, #2
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d050      	beq.n	800ce9a <CircularQueue_Add+0x3b2>
        {
          if (q->elementSize == 0)
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	891b      	ldrh	r3, [r3, #8]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d14a      	bne.n	800ce96 <CircularQueue_Add+0x3ae>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	681a      	ldr	r2, [r3, #0]
 800ce04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce06:	3b02      	subs	r3, #2
 800ce08:	4413      	add	r3, r2
 800ce0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ce0c:	b2d2      	uxtb	r2, r2
 800ce0e:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800ce10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce12:	0a19      	lsrs	r1, r3, #8
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	681a      	ldr	r2, [r3, #0]
 800ce18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce1a:	3b01      	subs	r3, #1
 800ce1c:	4413      	add	r3, r2
 800ce1e:	b2ca      	uxtb	r2, r1
 800ce20:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	681a      	ldr	r2, [r3, #0]
 800ce26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce28:	18d0      	adds	r0, r2, r3
 800ce2a:	88fb      	ldrh	r3, [r7, #6]
 800ce2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ce2e:	fb02 f303 	mul.w	r3, r2, r3
 800ce32:	68ba      	ldr	r2, [r7, #8]
 800ce34:	4413      	add	r3, r2
 800ce36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ce38:	4619      	mov	r1, r3
 800ce3a:	f000 fa4f 	bl	800d2dc <memcpy>
             q->byteCount += NbBytesToCopy; 
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	695a      	ldr	r2, [r3, #20]
 800ce42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce44:	441a      	add	r2, r3
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800ce4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce4c:	627b      	str	r3, [r7, #36]	; 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800ce4e:	88fa      	ldrh	r2, [r7, #6]
 800ce50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce52:	1ad3      	subs	r3, r2, r3
 800ce54:	62bb      	str	r3, [r7, #40]	; 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	699b      	ldr	r3, [r3, #24]
 800ce5a:	1c5a      	adds	r2, r3, #1
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800ce60:	2300      	movs	r3, #0
 800ce62:	633b      	str	r3, [r7, #48]	; 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	681a      	ldr	r2, [r3, #0]
 800ce68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce6a:	1c59      	adds	r1, r3, #1
 800ce6c:	6339      	str	r1, [r7, #48]	; 0x30
 800ce6e:	4413      	add	r3, r2
 800ce70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ce72:	b2d2      	uxtb	r2, r2
 800ce74:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800ce76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce78:	0a18      	lsrs	r0, r3, #8
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	681a      	ldr	r2, [r3, #0]
 800ce7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce80:	1c59      	adds	r1, r3, #1
 800ce82:	6339      	str	r1, [r7, #48]	; 0x30
 800ce84:	4413      	add	r3, r2
 800ce86:	b2c2      	uxtb	r2, r0
 800ce88:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	695b      	ldr	r3, [r3, #20]
 800ce8e:	1c9a      	adds	r2, r3, #2
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	615a      	str	r2, [r3, #20]
 800ce94:	e001      	b.n	800ce9a <CircularQueue_Add+0x3b2>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800ce96:	2300      	movs	r3, #0
 800ce98:	e049      	b.n	800cf2e <CircularQueue_Add+0x446>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800ce9a:	7ffb      	ldrb	r3, [r7, #31]
 800ce9c:	b29a      	uxth	r2, r3
 800ce9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cea0:	b29b      	uxth	r3, r3
 800cea2:	4413      	add	r3, r2
 800cea4:	86fb      	strh	r3, [r7, #54]	; 0x36
        q->last = 0;        
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	2200      	movs	r2, #0
 800ceaa:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaning byte to copy */
      if (NbBytesToCopy)      
 800ceac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d015      	beq.n	800cede <CircularQueue_Add+0x3f6>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	681a      	ldr	r2, [r3, #0]
 800ceb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ceb8:	18d0      	adds	r0, r2, r3
 800ceba:	88fb      	ldrh	r3, [r7, #6]
 800cebc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cebe:	fb03 f202 	mul.w	r2, r3, r2
 800cec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cec4:	4413      	add	r3, r2
 800cec6:	68ba      	ldr	r2, [r7, #8]
 800cec8:	4413      	add	r3, r2
 800ceca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cecc:	4619      	mov	r1, r3
 800cece:	f000 fa05 	bl	800d2dc <memcpy>
        q->byteCount += NbBytesToCopy;
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	695a      	ldr	r2, [r3, #20]
 800ced6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ced8:	441a      	add	r2, r3
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	699b      	ldr	r3, [r3, #24]
 800cee2:	1c5a      	adds	r2, r3, #1
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800cee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceea:	3301      	adds	r3, #1
 800ceec:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ceee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cef0:	683b      	ldr	r3, [r7, #0]
 800cef2:	429a      	cmp	r2, r3
 800cef4:	f4ff aeb0 	bcc.w	800cc58 <CircularQueue_Add+0x170>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	681a      	ldr	r2, [r3, #0]
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	6919      	ldr	r1, [r3, #16]
 800cf00:	7ffb      	ldrb	r3, [r7, #31]
 800cf02:	4419      	add	r1, r3
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	685b      	ldr	r3, [r3, #4]
 800cf08:	4299      	cmp	r1, r3
 800cf0a:	d307      	bcc.n	800cf1c <CircularQueue_Add+0x434>
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	6919      	ldr	r1, [r3, #16]
 800cf10:	7ffb      	ldrb	r3, [r7, #31]
 800cf12:	4419      	add	r1, r3
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	685b      	ldr	r3, [r3, #4]
 800cf18:	1acb      	subs	r3, r1, r3
 800cf1a:	e003      	b.n	800cf24 <CircularQueue_Add+0x43c>
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	6919      	ldr	r1, [r3, #16]
 800cf20:	7ffb      	ldrb	r3, [r7, #31]
 800cf22:	440b      	add	r3, r1
 800cf24:	4413      	add	r3, r2
 800cf26:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800cf28:	6a3b      	ldr	r3, [r7, #32]
 800cf2a:	e000      	b.n	800cf2e <CircularQueue_Add+0x446>
    return NULL;
 800cf2c:	2300      	movs	r3, #0
}
 800cf2e:	4618      	mov	r0, r3
 800cf30:	3738      	adds	r7, #56	; 0x38
 800cf32:	46bd      	mov	sp, r7
 800cf34:	bd80      	pop	{r7, pc}

0800cf36 <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800cf36:	b480      	push	{r7}
 800cf38:	b085      	sub	sp, #20
 800cf3a:	af00      	add	r7, sp, #0
 800cf3c:	6078      	str	r0, [r7, #4]
 800cf3e:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800cf40:	2300      	movs	r3, #0
 800cf42:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 800cf44:	2300      	movs	r3, #0
 800cf46:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	891b      	ldrh	r3, [r3, #8]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d101      	bne.n	800cf54 <CircularQueue_Remove+0x1e>
 800cf50:	2302      	movs	r3, #2
 800cf52:	e000      	b.n	800cf56 <CircularQueue_Remove+0x20>
 800cf54:	2300      	movs	r3, #0
 800cf56:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 800cf58:	2300      	movs	r3, #0
 800cf5a:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	695b      	ldr	r3, [r3, #20]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	f000 80cc 	beq.w	800d0fe <CircularQueue_Remove+0x1c8>
  {
    /* retreive element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	891b      	ldrh	r3, [r3, #8]
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d121      	bne.n	800cfb2 <CircularQueue_Remove+0x7c>
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681a      	ldr	r2, [r3, #0]
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	68db      	ldr	r3, [r3, #12]
 800cf76:	4413      	add	r3, r2
 800cf78:	781b      	ldrb	r3, [r3, #0]
 800cf7a:	b29a      	uxth	r2, r3
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	6819      	ldr	r1, [r3, #0]
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	68db      	ldr	r3, [r3, #12]
 800cf84:	1c58      	adds	r0, r3, #1
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	685b      	ldr	r3, [r3, #4]
 800cf8a:	4298      	cmp	r0, r3
 800cf8c:	d306      	bcc.n	800cf9c <CircularQueue_Remove+0x66>
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	68d8      	ldr	r0, [r3, #12]
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	685b      	ldr	r3, [r3, #4]
 800cf96:	1ac3      	subs	r3, r0, r3
 800cf98:	3301      	adds	r3, #1
 800cf9a:	e002      	b.n	800cfa2 <CircularQueue_Remove+0x6c>
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	68db      	ldr	r3, [r3, #12]
 800cfa0:	3301      	adds	r3, #1
 800cfa2:	440b      	add	r3, r1
 800cfa4:	781b      	ldrb	r3, [r3, #0]
 800cfa6:	b29b      	uxth	r3, r3
 800cfa8:	021b      	lsls	r3, r3, #8
 800cfaa:	b29b      	uxth	r3, r3
 800cfac:	4413      	add	r3, r2
 800cfae:	b29b      	uxth	r3, r3
 800cfb0:	e001      	b.n	800cfb6 <CircularQueue_Remove+0x80>
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	891b      	ldrh	r3, [r3, #8]
 800cfb6:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	7f1b      	ldrb	r3, [r3, #28]
 800cfbc:	f003 0301 	and.w	r3, r3, #1
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d057      	beq.n	800d074 <CircularQueue_Remove+0x13e>
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	7f1b      	ldrb	r3, [r3, #28]
 800cfc8:	f003 0302 	and.w	r3, r3, #2
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d151      	bne.n	800d074 <CircularQueue_Remove+0x13e>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800cfd0:	897b      	ldrh	r3, [r7, #10]
 800cfd2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cfd6:	4293      	cmp	r3, r2
 800cfd8:	d103      	bne.n	800cfe2 <CircularQueue_Remove+0xac>
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	891b      	ldrh	r3, [r3, #8]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d012      	beq.n	800d008 <CircularQueue_Remove+0xd2>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	68da      	ldr	r2, [r3, #12]
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800cfea:	429a      	cmp	r2, r3
 800cfec:	d942      	bls.n	800d074 <CircularQueue_Remove+0x13e>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	891b      	ldrh	r3, [r3, #8]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d03e      	beq.n	800d074 <CircularQueue_Remove+0x13e>
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	685a      	ldr	r2, [r3, #4]
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	68db      	ldr	r3, [r3, #12]
 800cffe:	1ad3      	subs	r3, r2, r3
 800d000:	687a      	ldr	r2, [r7, #4]
 800d002:	8912      	ldrh	r2, [r2, #8]
 800d004:	4293      	cmp	r3, r2
 800d006:	d235      	bcs.n	800d074 <CircularQueue_Remove+0x13e>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	695a      	ldr	r2, [r3, #20]
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	68d9      	ldr	r1, [r3, #12]
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	685b      	ldr	r3, [r3, #4]
 800d014:	1acb      	subs	r3, r1, r3
 800d016:	441a      	add	r2, r3
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	2200      	movs	r2, #0
 800d020:	60da      	str	r2, [r3, #12]
          /* retrieve the rigth size after the wrap [if varaible size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	891b      	ldrh	r3, [r3, #8]
 800d026:	2b00      	cmp	r3, #0
 800d028:	d121      	bne.n	800d06e <CircularQueue_Remove+0x138>
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	681a      	ldr	r2, [r3, #0]
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	68db      	ldr	r3, [r3, #12]
 800d032:	4413      	add	r3, r2
 800d034:	781b      	ldrb	r3, [r3, #0]
 800d036:	b29a      	uxth	r2, r3
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	6819      	ldr	r1, [r3, #0]
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	68db      	ldr	r3, [r3, #12]
 800d040:	1c58      	adds	r0, r3, #1
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	685b      	ldr	r3, [r3, #4]
 800d046:	4298      	cmp	r0, r3
 800d048:	d306      	bcc.n	800d058 <CircularQueue_Remove+0x122>
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	68d8      	ldr	r0, [r3, #12]
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	685b      	ldr	r3, [r3, #4]
 800d052:	1ac3      	subs	r3, r0, r3
 800d054:	3301      	adds	r3, #1
 800d056:	e002      	b.n	800d05e <CircularQueue_Remove+0x128>
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	68db      	ldr	r3, [r3, #12]
 800d05c:	3301      	adds	r3, #1
 800d05e:	440b      	add	r3, r1
 800d060:	781b      	ldrb	r3, [r3, #0]
 800d062:	b29b      	uxth	r3, r3
 800d064:	021b      	lsls	r3, r3, #8
 800d066:	b29b      	uxth	r3, r3
 800d068:	4413      	add	r3, r2
 800d06a:	b29b      	uxth	r3, r3
 800d06c:	e001      	b.n	800d072 <CircularQueue_Remove+0x13c>
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	891b      	ldrh	r3, [r3, #8]
 800d072:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retreive element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	681a      	ldr	r2, [r3, #0]
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	68d9      	ldr	r1, [r3, #12]
 800d07c:	7a7b      	ldrb	r3, [r7, #9]
 800d07e:	4419      	add	r1, r3
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	685b      	ldr	r3, [r3, #4]
 800d084:	4299      	cmp	r1, r3
 800d086:	d307      	bcc.n	800d098 <CircularQueue_Remove+0x162>
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	68d9      	ldr	r1, [r3, #12]
 800d08c:	7a7b      	ldrb	r3, [r7, #9]
 800d08e:	4419      	add	r1, r3
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	685b      	ldr	r3, [r3, #4]
 800d094:	1acb      	subs	r3, r1, r3
 800d096:	e003      	b.n	800d0a0 <CircularQueue_Remove+0x16a>
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	68d9      	ldr	r1, [r3, #12]
 800d09c:	7a7b      	ldrb	r3, [r7, #9]
 800d09e:	440b      	add	r3, r1
 800d0a0:	4413      	add	r3, r2
 800d0a2:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	695b      	ldr	r3, [r3, #20]
 800d0a8:	8979      	ldrh	r1, [r7, #10]
 800d0aa:	7a7a      	ldrb	r2, [r7, #9]
 800d0ac:	440a      	add	r2, r1
 800d0ae:	1a9a      	subs	r2, r3, r2
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	695b      	ldr	r3, [r3, #20]
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d01b      	beq.n	800d0f4 <CircularQueue_Remove+0x1be>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	68da      	ldr	r2, [r3, #12]
 800d0c0:	897b      	ldrh	r3, [r7, #10]
 800d0c2:	441a      	add	r2, r3
 800d0c4:	7a7b      	ldrb	r3, [r7, #9]
 800d0c6:	441a      	add	r2, r3
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	685b      	ldr	r3, [r3, #4]
 800d0cc:	429a      	cmp	r2, r3
 800d0ce:	d309      	bcc.n	800d0e4 <CircularQueue_Remove+0x1ae>
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	68da      	ldr	r2, [r3, #12]
 800d0d4:	897b      	ldrh	r3, [r7, #10]
 800d0d6:	441a      	add	r2, r3
 800d0d8:	7a7b      	ldrb	r3, [r7, #9]
 800d0da:	441a      	add	r2, r3
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	685b      	ldr	r3, [r3, #4]
 800d0e0:	1ad3      	subs	r3, r2, r3
 800d0e2:	e005      	b.n	800d0f0 <CircularQueue_Remove+0x1ba>
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	68da      	ldr	r2, [r3, #12]
 800d0e8:	897b      	ldrh	r3, [r7, #10]
 800d0ea:	441a      	add	r2, r3
 800d0ec:	7a7b      	ldrb	r3, [r7, #9]
 800d0ee:	4413      	add	r3, r2
 800d0f0:	687a      	ldr	r2, [r7, #4]
 800d0f2:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	699b      	ldr	r3, [r3, #24]
 800d0f8:	1e5a      	subs	r2, r3, #1
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	2b00      	cmp	r3, #0
 800d102:	d002      	beq.n	800d10a <CircularQueue_Remove+0x1d4>
  {
    *elementSize = eltSize;
 800d104:	683b      	ldr	r3, [r7, #0]
 800d106:	897a      	ldrh	r2, [r7, #10]
 800d108:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 800d10a:	68fb      	ldr	r3, [r7, #12]
}
 800d10c:	4618      	mov	r0, r3
 800d10e:	3714      	adds	r7, #20
 800d110:	46bd      	mov	sp, r7
 800d112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d116:	4770      	bx	lr

0800d118 <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800d118:	b480      	push	{r7}
 800d11a:	b087      	sub	sp, #28
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	6078      	str	r0, [r7, #4]
 800d120:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800d122:	2300      	movs	r3, #0
 800d124:	72fb      	strb	r3, [r7, #11]
  uint8_t* x= NULL;
 800d126:	2300      	movs	r3, #0
 800d128:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	891b      	ldrh	r3, [r3, #8]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d101      	bne.n	800d136 <CircularQueue_Sense+0x1e>
 800d132:	2302      	movs	r3, #2
 800d134:	e000      	b.n	800d138 <CircularQueue_Sense+0x20>
 800d136:	2300      	movs	r3, #0
 800d138:	72fb      	strb	r3, [r7, #11]
  uint16_t eltSize = 0;
 800d13a:	2300      	movs	r3, #0
 800d13c:	827b      	strh	r3, [r7, #18]
  uint32_t FirstElemetPos = 0;
 800d13e:	2300      	movs	r3, #0
 800d140:	60fb      	str	r3, [r7, #12]
    
  if (q->byteCount > 0) 
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	695b      	ldr	r3, [r3, #20]
 800d146:	2b00      	cmp	r3, #0
 800d148:	f000 8090 	beq.w	800d26c <CircularQueue_Sense+0x154>
  {
    FirstElemetPos = q->first;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	68db      	ldr	r3, [r3, #12]
 800d150:	60fb      	str	r3, [r7, #12]
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	891b      	ldrh	r3, [r3, #8]
 800d156:	2b00      	cmp	r3, #0
 800d158:	d121      	bne.n	800d19e <CircularQueue_Sense+0x86>
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681a      	ldr	r2, [r3, #0]
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	68db      	ldr	r3, [r3, #12]
 800d162:	4413      	add	r3, r2
 800d164:	781b      	ldrb	r3, [r3, #0]
 800d166:	b29a      	uxth	r2, r3
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	6819      	ldr	r1, [r3, #0]
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	68db      	ldr	r3, [r3, #12]
 800d170:	1c58      	adds	r0, r3, #1
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	685b      	ldr	r3, [r3, #4]
 800d176:	4298      	cmp	r0, r3
 800d178:	d306      	bcc.n	800d188 <CircularQueue_Sense+0x70>
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	68d8      	ldr	r0, [r3, #12]
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	685b      	ldr	r3, [r3, #4]
 800d182:	1ac3      	subs	r3, r0, r3
 800d184:	3301      	adds	r3, #1
 800d186:	e002      	b.n	800d18e <CircularQueue_Sense+0x76>
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	68db      	ldr	r3, [r3, #12]
 800d18c:	3301      	adds	r3, #1
 800d18e:	440b      	add	r3, r1
 800d190:	781b      	ldrb	r3, [r3, #0]
 800d192:	b29b      	uxth	r3, r3
 800d194:	021b      	lsls	r3, r3, #8
 800d196:	b29b      	uxth	r3, r3
 800d198:	4413      	add	r3, r2
 800d19a:	b29b      	uxth	r3, r3
 800d19c:	e001      	b.n	800d1a2 <CircularQueue_Sense+0x8a>
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	891b      	ldrh	r3, [r3, #8]
 800d1a2:	827b      	strh	r3, [r7, #18]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	7f1b      	ldrb	r3, [r3, #28]
 800d1a8:	f003 0301 	and.w	r3, r3, #1
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d048      	beq.n	800d242 <CircularQueue_Sense+0x12a>
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	7f1b      	ldrb	r3, [r3, #28]
 800d1b4:	f003 0302 	and.w	r3, r3, #2
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d142      	bne.n	800d242 <CircularQueue_Sense+0x12a>
    { 
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800d1bc:	8a7b      	ldrh	r3, [r7, #18]
 800d1be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d1c2:	4293      	cmp	r3, r2
 800d1c4:	d103      	bne.n	800d1ce <CircularQueue_Sense+0xb6>
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	891b      	ldrh	r3, [r3, #8]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d012      	beq.n	800d1f4 <CircularQueue_Sense+0xdc>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	68da      	ldr	r2, [r3, #12]
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	691b      	ldr	r3, [r3, #16]
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800d1d6:	429a      	cmp	r2, r3
 800d1d8:	d933      	bls.n	800d242 <CircularQueue_Sense+0x12a>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	891b      	ldrh	r3, [r3, #8]
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d02f      	beq.n	800d242 <CircularQueue_Sense+0x12a>
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	685a      	ldr	r2, [r3, #4]
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	68db      	ldr	r3, [r3, #12]
 800d1ea:	1ad3      	subs	r3, r2, r3
 800d1ec:	687a      	ldr	r2, [r7, #4]
 800d1ee:	8912      	ldrh	r2, [r2, #8]
 800d1f0:	4293      	cmp	r3, r2
 800d1f2:	d226      	bcs.n	800d242 <CircularQueue_Sense+0x12a>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	60fb      	str	r3, [r7, #12]

        /* retrieve the rigth size after the wrap [if varaible size element] */
        eltSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	891b      	ldrh	r3, [r3, #8]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d11d      	bne.n	800d23c <CircularQueue_Sense+0x124>
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	681a      	ldr	r2, [r3, #0]
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	4413      	add	r3, r2
 800d208:	781b      	ldrb	r3, [r3, #0]
 800d20a:	b29a      	uxth	r2, r3
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	6819      	ldr	r1, [r3, #0]
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	1c58      	adds	r0, r3, #1
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	685b      	ldr	r3, [r3, #4]
 800d218:	4298      	cmp	r0, r3
 800d21a:	d305      	bcc.n	800d228 <CircularQueue_Sense+0x110>
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	685b      	ldr	r3, [r3, #4]
 800d220:	68f8      	ldr	r0, [r7, #12]
 800d222:	1ac3      	subs	r3, r0, r3
 800d224:	3301      	adds	r3, #1
 800d226:	e001      	b.n	800d22c <CircularQueue_Sense+0x114>
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	3301      	adds	r3, #1
 800d22c:	440b      	add	r3, r1
 800d22e:	781b      	ldrb	r3, [r3, #0]
 800d230:	b29b      	uxth	r3, r3
 800d232:	021b      	lsls	r3, r3, #8
 800d234:	b29b      	uxth	r3, r3
 800d236:	4413      	add	r3, r2
 800d238:	b29b      	uxth	r3, r3
 800d23a:	e001      	b.n	800d240 <CircularQueue_Sense+0x128>
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	891b      	ldrh	r3, [r3, #8]
 800d240:	827b      	strh	r3, [r7, #18]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	681a      	ldr	r2, [r3, #0]
 800d246:	7af9      	ldrb	r1, [r7, #11]
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	4419      	add	r1, r3
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	685b      	ldr	r3, [r3, #4]
 800d250:	4299      	cmp	r1, r3
 800d252:	d306      	bcc.n	800d262 <CircularQueue_Sense+0x14a>
 800d254:	7af9      	ldrb	r1, [r7, #11]
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	4419      	add	r1, r3
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	685b      	ldr	r3, [r3, #4]
 800d25e:	1acb      	subs	r3, r1, r3
 800d260:	e002      	b.n	800d268 <CircularQueue_Sense+0x150>
 800d262:	7af9      	ldrb	r1, [r7, #11]
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	440b      	add	r3, r1
 800d268:	4413      	add	r3, r2
 800d26a:	617b      	str	r3, [r7, #20]
  }
  if (elementSize != NULL)
 800d26c:	683b      	ldr	r3, [r7, #0]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d002      	beq.n	800d278 <CircularQueue_Sense+0x160>
  {
    *elementSize = eltSize;
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	8a7a      	ldrh	r2, [r7, #18]
 800d276:	801a      	strh	r2, [r3, #0]
  }
  return x;
 800d278:	697b      	ldr	r3, [r7, #20]
}
 800d27a:	4618      	mov	r0, r3
 800d27c:	371c      	adds	r7, #28
 800d27e:	46bd      	mov	sp, r7
 800d280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d284:	4770      	bx	lr
	...

0800d288 <__errno>:
 800d288:	4b01      	ldr	r3, [pc, #4]	; (800d290 <__errno+0x8>)
 800d28a:	6818      	ldr	r0, [r3, #0]
 800d28c:	4770      	bx	lr
 800d28e:	bf00      	nop
 800d290:	20000030 	.word	0x20000030

0800d294 <__libc_init_array>:
 800d294:	b570      	push	{r4, r5, r6, lr}
 800d296:	4d0d      	ldr	r5, [pc, #52]	; (800d2cc <__libc_init_array+0x38>)
 800d298:	4c0d      	ldr	r4, [pc, #52]	; (800d2d0 <__libc_init_array+0x3c>)
 800d29a:	1b64      	subs	r4, r4, r5
 800d29c:	10a4      	asrs	r4, r4, #2
 800d29e:	2600      	movs	r6, #0
 800d2a0:	42a6      	cmp	r6, r4
 800d2a2:	d109      	bne.n	800d2b8 <__libc_init_array+0x24>
 800d2a4:	4d0b      	ldr	r5, [pc, #44]	; (800d2d4 <__libc_init_array+0x40>)
 800d2a6:	4c0c      	ldr	r4, [pc, #48]	; (800d2d8 <__libc_init_array+0x44>)
 800d2a8:	f001 f9d8 	bl	800e65c <_init>
 800d2ac:	1b64      	subs	r4, r4, r5
 800d2ae:	10a4      	asrs	r4, r4, #2
 800d2b0:	2600      	movs	r6, #0
 800d2b2:	42a6      	cmp	r6, r4
 800d2b4:	d105      	bne.n	800d2c2 <__libc_init_array+0x2e>
 800d2b6:	bd70      	pop	{r4, r5, r6, pc}
 800d2b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800d2bc:	4798      	blx	r3
 800d2be:	3601      	adds	r6, #1
 800d2c0:	e7ee      	b.n	800d2a0 <__libc_init_array+0xc>
 800d2c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800d2c6:	4798      	blx	r3
 800d2c8:	3601      	adds	r6, #1
 800d2ca:	e7f2      	b.n	800d2b2 <__libc_init_array+0x1e>
 800d2cc:	0800f160 	.word	0x0800f160
 800d2d0:	0800f160 	.word	0x0800f160
 800d2d4:	0800f160 	.word	0x0800f160
 800d2d8:	0800f164 	.word	0x0800f164

0800d2dc <memcpy>:
 800d2dc:	440a      	add	r2, r1
 800d2de:	4291      	cmp	r1, r2
 800d2e0:	f100 33ff 	add.w	r3, r0, #4294967295
 800d2e4:	d100      	bne.n	800d2e8 <memcpy+0xc>
 800d2e6:	4770      	bx	lr
 800d2e8:	b510      	push	{r4, lr}
 800d2ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d2ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d2f2:	4291      	cmp	r1, r2
 800d2f4:	d1f9      	bne.n	800d2ea <memcpy+0xe>
 800d2f6:	bd10      	pop	{r4, pc}

0800d2f8 <memset>:
 800d2f8:	4402      	add	r2, r0
 800d2fa:	4603      	mov	r3, r0
 800d2fc:	4293      	cmp	r3, r2
 800d2fe:	d100      	bne.n	800d302 <memset+0xa>
 800d300:	4770      	bx	lr
 800d302:	f803 1b01 	strb.w	r1, [r3], #1
 800d306:	e7f9      	b.n	800d2fc <memset+0x4>

0800d308 <iprintf>:
 800d308:	b40f      	push	{r0, r1, r2, r3}
 800d30a:	4b0a      	ldr	r3, [pc, #40]	; (800d334 <iprintf+0x2c>)
 800d30c:	b513      	push	{r0, r1, r4, lr}
 800d30e:	681c      	ldr	r4, [r3, #0]
 800d310:	b124      	cbz	r4, 800d31c <iprintf+0x14>
 800d312:	69a3      	ldr	r3, [r4, #24]
 800d314:	b913      	cbnz	r3, 800d31c <iprintf+0x14>
 800d316:	4620      	mov	r0, r4
 800d318:	f000 f8d4 	bl	800d4c4 <__sinit>
 800d31c:	ab05      	add	r3, sp, #20
 800d31e:	9a04      	ldr	r2, [sp, #16]
 800d320:	68a1      	ldr	r1, [r4, #8]
 800d322:	9301      	str	r3, [sp, #4]
 800d324:	4620      	mov	r0, r4
 800d326:	f000 fb87 	bl	800da38 <_vfiprintf_r>
 800d32a:	b002      	add	sp, #8
 800d32c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d330:	b004      	add	sp, #16
 800d332:	4770      	bx	lr
 800d334:	20000030 	.word	0x20000030

0800d338 <sniprintf>:
 800d338:	b40c      	push	{r2, r3}
 800d33a:	b530      	push	{r4, r5, lr}
 800d33c:	4b17      	ldr	r3, [pc, #92]	; (800d39c <sniprintf+0x64>)
 800d33e:	1e0c      	subs	r4, r1, #0
 800d340:	681d      	ldr	r5, [r3, #0]
 800d342:	b09d      	sub	sp, #116	; 0x74
 800d344:	da08      	bge.n	800d358 <sniprintf+0x20>
 800d346:	238b      	movs	r3, #139	; 0x8b
 800d348:	602b      	str	r3, [r5, #0]
 800d34a:	f04f 30ff 	mov.w	r0, #4294967295
 800d34e:	b01d      	add	sp, #116	; 0x74
 800d350:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d354:	b002      	add	sp, #8
 800d356:	4770      	bx	lr
 800d358:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d35c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d360:	bf14      	ite	ne
 800d362:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d366:	4623      	moveq	r3, r4
 800d368:	9304      	str	r3, [sp, #16]
 800d36a:	9307      	str	r3, [sp, #28]
 800d36c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d370:	9002      	str	r0, [sp, #8]
 800d372:	9006      	str	r0, [sp, #24]
 800d374:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d378:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d37a:	ab21      	add	r3, sp, #132	; 0x84
 800d37c:	a902      	add	r1, sp, #8
 800d37e:	4628      	mov	r0, r5
 800d380:	9301      	str	r3, [sp, #4]
 800d382:	f000 fa2f 	bl	800d7e4 <_svfiprintf_r>
 800d386:	1c43      	adds	r3, r0, #1
 800d388:	bfbc      	itt	lt
 800d38a:	238b      	movlt	r3, #139	; 0x8b
 800d38c:	602b      	strlt	r3, [r5, #0]
 800d38e:	2c00      	cmp	r4, #0
 800d390:	d0dd      	beq.n	800d34e <sniprintf+0x16>
 800d392:	9b02      	ldr	r3, [sp, #8]
 800d394:	2200      	movs	r2, #0
 800d396:	701a      	strb	r2, [r3, #0]
 800d398:	e7d9      	b.n	800d34e <sniprintf+0x16>
 800d39a:	bf00      	nop
 800d39c:	20000030 	.word	0x20000030

0800d3a0 <_vsniprintf_r>:
 800d3a0:	b530      	push	{r4, r5, lr}
 800d3a2:	4614      	mov	r4, r2
 800d3a4:	2c00      	cmp	r4, #0
 800d3a6:	b09b      	sub	sp, #108	; 0x6c
 800d3a8:	4605      	mov	r5, r0
 800d3aa:	461a      	mov	r2, r3
 800d3ac:	da05      	bge.n	800d3ba <_vsniprintf_r+0x1a>
 800d3ae:	238b      	movs	r3, #139	; 0x8b
 800d3b0:	6003      	str	r3, [r0, #0]
 800d3b2:	f04f 30ff 	mov.w	r0, #4294967295
 800d3b6:	b01b      	add	sp, #108	; 0x6c
 800d3b8:	bd30      	pop	{r4, r5, pc}
 800d3ba:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d3be:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d3c2:	bf14      	ite	ne
 800d3c4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d3c8:	4623      	moveq	r3, r4
 800d3ca:	9302      	str	r3, [sp, #8]
 800d3cc:	9305      	str	r3, [sp, #20]
 800d3ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d3d2:	9100      	str	r1, [sp, #0]
 800d3d4:	9104      	str	r1, [sp, #16]
 800d3d6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d3da:	4669      	mov	r1, sp
 800d3dc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d3de:	f000 fa01 	bl	800d7e4 <_svfiprintf_r>
 800d3e2:	1c43      	adds	r3, r0, #1
 800d3e4:	bfbc      	itt	lt
 800d3e6:	238b      	movlt	r3, #139	; 0x8b
 800d3e8:	602b      	strlt	r3, [r5, #0]
 800d3ea:	2c00      	cmp	r4, #0
 800d3ec:	d0e3      	beq.n	800d3b6 <_vsniprintf_r+0x16>
 800d3ee:	9b00      	ldr	r3, [sp, #0]
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	701a      	strb	r2, [r3, #0]
 800d3f4:	e7df      	b.n	800d3b6 <_vsniprintf_r+0x16>
	...

0800d3f8 <vsniprintf>:
 800d3f8:	b507      	push	{r0, r1, r2, lr}
 800d3fa:	9300      	str	r3, [sp, #0]
 800d3fc:	4613      	mov	r3, r2
 800d3fe:	460a      	mov	r2, r1
 800d400:	4601      	mov	r1, r0
 800d402:	4803      	ldr	r0, [pc, #12]	; (800d410 <vsniprintf+0x18>)
 800d404:	6800      	ldr	r0, [r0, #0]
 800d406:	f7ff ffcb 	bl	800d3a0 <_vsniprintf_r>
 800d40a:	b003      	add	sp, #12
 800d40c:	f85d fb04 	ldr.w	pc, [sp], #4
 800d410:	20000030 	.word	0x20000030

0800d414 <std>:
 800d414:	2300      	movs	r3, #0
 800d416:	b510      	push	{r4, lr}
 800d418:	4604      	mov	r4, r0
 800d41a:	e9c0 3300 	strd	r3, r3, [r0]
 800d41e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d422:	6083      	str	r3, [r0, #8]
 800d424:	8181      	strh	r1, [r0, #12]
 800d426:	6643      	str	r3, [r0, #100]	; 0x64
 800d428:	81c2      	strh	r2, [r0, #14]
 800d42a:	6183      	str	r3, [r0, #24]
 800d42c:	4619      	mov	r1, r3
 800d42e:	2208      	movs	r2, #8
 800d430:	305c      	adds	r0, #92	; 0x5c
 800d432:	f7ff ff61 	bl	800d2f8 <memset>
 800d436:	4b05      	ldr	r3, [pc, #20]	; (800d44c <std+0x38>)
 800d438:	6263      	str	r3, [r4, #36]	; 0x24
 800d43a:	4b05      	ldr	r3, [pc, #20]	; (800d450 <std+0x3c>)
 800d43c:	62a3      	str	r3, [r4, #40]	; 0x28
 800d43e:	4b05      	ldr	r3, [pc, #20]	; (800d454 <std+0x40>)
 800d440:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d442:	4b05      	ldr	r3, [pc, #20]	; (800d458 <std+0x44>)
 800d444:	6224      	str	r4, [r4, #32]
 800d446:	6323      	str	r3, [r4, #48]	; 0x30
 800d448:	bd10      	pop	{r4, pc}
 800d44a:	bf00      	nop
 800d44c:	0800dfe1 	.word	0x0800dfe1
 800d450:	0800e003 	.word	0x0800e003
 800d454:	0800e03b 	.word	0x0800e03b
 800d458:	0800e05f 	.word	0x0800e05f

0800d45c <_cleanup_r>:
 800d45c:	4901      	ldr	r1, [pc, #4]	; (800d464 <_cleanup_r+0x8>)
 800d45e:	f000 b8af 	b.w	800d5c0 <_fwalk_reent>
 800d462:	bf00      	nop
 800d464:	0800e339 	.word	0x0800e339

0800d468 <__sfmoreglue>:
 800d468:	b570      	push	{r4, r5, r6, lr}
 800d46a:	2268      	movs	r2, #104	; 0x68
 800d46c:	1e4d      	subs	r5, r1, #1
 800d46e:	4355      	muls	r5, r2
 800d470:	460e      	mov	r6, r1
 800d472:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d476:	f000 f8e5 	bl	800d644 <_malloc_r>
 800d47a:	4604      	mov	r4, r0
 800d47c:	b140      	cbz	r0, 800d490 <__sfmoreglue+0x28>
 800d47e:	2100      	movs	r1, #0
 800d480:	e9c0 1600 	strd	r1, r6, [r0]
 800d484:	300c      	adds	r0, #12
 800d486:	60a0      	str	r0, [r4, #8]
 800d488:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d48c:	f7ff ff34 	bl	800d2f8 <memset>
 800d490:	4620      	mov	r0, r4
 800d492:	bd70      	pop	{r4, r5, r6, pc}

0800d494 <__sfp_lock_acquire>:
 800d494:	4801      	ldr	r0, [pc, #4]	; (800d49c <__sfp_lock_acquire+0x8>)
 800d496:	f000 b8b3 	b.w	800d600 <__retarget_lock_acquire_recursive>
 800d49a:	bf00      	nop
 800d49c:	20001995 	.word	0x20001995

0800d4a0 <__sfp_lock_release>:
 800d4a0:	4801      	ldr	r0, [pc, #4]	; (800d4a8 <__sfp_lock_release+0x8>)
 800d4a2:	f000 b8ae 	b.w	800d602 <__retarget_lock_release_recursive>
 800d4a6:	bf00      	nop
 800d4a8:	20001995 	.word	0x20001995

0800d4ac <__sinit_lock_acquire>:
 800d4ac:	4801      	ldr	r0, [pc, #4]	; (800d4b4 <__sinit_lock_acquire+0x8>)
 800d4ae:	f000 b8a7 	b.w	800d600 <__retarget_lock_acquire_recursive>
 800d4b2:	bf00      	nop
 800d4b4:	20001996 	.word	0x20001996

0800d4b8 <__sinit_lock_release>:
 800d4b8:	4801      	ldr	r0, [pc, #4]	; (800d4c0 <__sinit_lock_release+0x8>)
 800d4ba:	f000 b8a2 	b.w	800d602 <__retarget_lock_release_recursive>
 800d4be:	bf00      	nop
 800d4c0:	20001996 	.word	0x20001996

0800d4c4 <__sinit>:
 800d4c4:	b510      	push	{r4, lr}
 800d4c6:	4604      	mov	r4, r0
 800d4c8:	f7ff fff0 	bl	800d4ac <__sinit_lock_acquire>
 800d4cc:	69a3      	ldr	r3, [r4, #24]
 800d4ce:	b11b      	cbz	r3, 800d4d8 <__sinit+0x14>
 800d4d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d4d4:	f7ff bff0 	b.w	800d4b8 <__sinit_lock_release>
 800d4d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d4dc:	6523      	str	r3, [r4, #80]	; 0x50
 800d4de:	4b13      	ldr	r3, [pc, #76]	; (800d52c <__sinit+0x68>)
 800d4e0:	4a13      	ldr	r2, [pc, #76]	; (800d530 <__sinit+0x6c>)
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	62a2      	str	r2, [r4, #40]	; 0x28
 800d4e6:	42a3      	cmp	r3, r4
 800d4e8:	bf04      	itt	eq
 800d4ea:	2301      	moveq	r3, #1
 800d4ec:	61a3      	streq	r3, [r4, #24]
 800d4ee:	4620      	mov	r0, r4
 800d4f0:	f000 f820 	bl	800d534 <__sfp>
 800d4f4:	6060      	str	r0, [r4, #4]
 800d4f6:	4620      	mov	r0, r4
 800d4f8:	f000 f81c 	bl	800d534 <__sfp>
 800d4fc:	60a0      	str	r0, [r4, #8]
 800d4fe:	4620      	mov	r0, r4
 800d500:	f000 f818 	bl	800d534 <__sfp>
 800d504:	2200      	movs	r2, #0
 800d506:	60e0      	str	r0, [r4, #12]
 800d508:	2104      	movs	r1, #4
 800d50a:	6860      	ldr	r0, [r4, #4]
 800d50c:	f7ff ff82 	bl	800d414 <std>
 800d510:	68a0      	ldr	r0, [r4, #8]
 800d512:	2201      	movs	r2, #1
 800d514:	2109      	movs	r1, #9
 800d516:	f7ff ff7d 	bl	800d414 <std>
 800d51a:	68e0      	ldr	r0, [r4, #12]
 800d51c:	2202      	movs	r2, #2
 800d51e:	2112      	movs	r1, #18
 800d520:	f7ff ff78 	bl	800d414 <std>
 800d524:	2301      	movs	r3, #1
 800d526:	61a3      	str	r3, [r4, #24]
 800d528:	e7d2      	b.n	800d4d0 <__sinit+0xc>
 800d52a:	bf00      	nop
 800d52c:	0800f0c0 	.word	0x0800f0c0
 800d530:	0800d45d 	.word	0x0800d45d

0800d534 <__sfp>:
 800d534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d536:	4607      	mov	r7, r0
 800d538:	f7ff ffac 	bl	800d494 <__sfp_lock_acquire>
 800d53c:	4b1e      	ldr	r3, [pc, #120]	; (800d5b8 <__sfp+0x84>)
 800d53e:	681e      	ldr	r6, [r3, #0]
 800d540:	69b3      	ldr	r3, [r6, #24]
 800d542:	b913      	cbnz	r3, 800d54a <__sfp+0x16>
 800d544:	4630      	mov	r0, r6
 800d546:	f7ff ffbd 	bl	800d4c4 <__sinit>
 800d54a:	3648      	adds	r6, #72	; 0x48
 800d54c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d550:	3b01      	subs	r3, #1
 800d552:	d503      	bpl.n	800d55c <__sfp+0x28>
 800d554:	6833      	ldr	r3, [r6, #0]
 800d556:	b30b      	cbz	r3, 800d59c <__sfp+0x68>
 800d558:	6836      	ldr	r6, [r6, #0]
 800d55a:	e7f7      	b.n	800d54c <__sfp+0x18>
 800d55c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d560:	b9d5      	cbnz	r5, 800d598 <__sfp+0x64>
 800d562:	4b16      	ldr	r3, [pc, #88]	; (800d5bc <__sfp+0x88>)
 800d564:	60e3      	str	r3, [r4, #12]
 800d566:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d56a:	6665      	str	r5, [r4, #100]	; 0x64
 800d56c:	f000 f847 	bl	800d5fe <__retarget_lock_init_recursive>
 800d570:	f7ff ff96 	bl	800d4a0 <__sfp_lock_release>
 800d574:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d578:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d57c:	6025      	str	r5, [r4, #0]
 800d57e:	61a5      	str	r5, [r4, #24]
 800d580:	2208      	movs	r2, #8
 800d582:	4629      	mov	r1, r5
 800d584:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d588:	f7ff feb6 	bl	800d2f8 <memset>
 800d58c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d590:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d594:	4620      	mov	r0, r4
 800d596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d598:	3468      	adds	r4, #104	; 0x68
 800d59a:	e7d9      	b.n	800d550 <__sfp+0x1c>
 800d59c:	2104      	movs	r1, #4
 800d59e:	4638      	mov	r0, r7
 800d5a0:	f7ff ff62 	bl	800d468 <__sfmoreglue>
 800d5a4:	4604      	mov	r4, r0
 800d5a6:	6030      	str	r0, [r6, #0]
 800d5a8:	2800      	cmp	r0, #0
 800d5aa:	d1d5      	bne.n	800d558 <__sfp+0x24>
 800d5ac:	f7ff ff78 	bl	800d4a0 <__sfp_lock_release>
 800d5b0:	230c      	movs	r3, #12
 800d5b2:	603b      	str	r3, [r7, #0]
 800d5b4:	e7ee      	b.n	800d594 <__sfp+0x60>
 800d5b6:	bf00      	nop
 800d5b8:	0800f0c0 	.word	0x0800f0c0
 800d5bc:	ffff0001 	.word	0xffff0001

0800d5c0 <_fwalk_reent>:
 800d5c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5c4:	4606      	mov	r6, r0
 800d5c6:	4688      	mov	r8, r1
 800d5c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d5cc:	2700      	movs	r7, #0
 800d5ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d5d2:	f1b9 0901 	subs.w	r9, r9, #1
 800d5d6:	d505      	bpl.n	800d5e4 <_fwalk_reent+0x24>
 800d5d8:	6824      	ldr	r4, [r4, #0]
 800d5da:	2c00      	cmp	r4, #0
 800d5dc:	d1f7      	bne.n	800d5ce <_fwalk_reent+0xe>
 800d5de:	4638      	mov	r0, r7
 800d5e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5e4:	89ab      	ldrh	r3, [r5, #12]
 800d5e6:	2b01      	cmp	r3, #1
 800d5e8:	d907      	bls.n	800d5fa <_fwalk_reent+0x3a>
 800d5ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d5ee:	3301      	adds	r3, #1
 800d5f0:	d003      	beq.n	800d5fa <_fwalk_reent+0x3a>
 800d5f2:	4629      	mov	r1, r5
 800d5f4:	4630      	mov	r0, r6
 800d5f6:	47c0      	blx	r8
 800d5f8:	4307      	orrs	r7, r0
 800d5fa:	3568      	adds	r5, #104	; 0x68
 800d5fc:	e7e9      	b.n	800d5d2 <_fwalk_reent+0x12>

0800d5fe <__retarget_lock_init_recursive>:
 800d5fe:	4770      	bx	lr

0800d600 <__retarget_lock_acquire_recursive>:
 800d600:	4770      	bx	lr

0800d602 <__retarget_lock_release_recursive>:
 800d602:	4770      	bx	lr

0800d604 <sbrk_aligned>:
 800d604:	b570      	push	{r4, r5, r6, lr}
 800d606:	4e0e      	ldr	r6, [pc, #56]	; (800d640 <sbrk_aligned+0x3c>)
 800d608:	460c      	mov	r4, r1
 800d60a:	6831      	ldr	r1, [r6, #0]
 800d60c:	4605      	mov	r5, r0
 800d60e:	b911      	cbnz	r1, 800d616 <sbrk_aligned+0x12>
 800d610:	f000 fcd6 	bl	800dfc0 <_sbrk_r>
 800d614:	6030      	str	r0, [r6, #0]
 800d616:	4621      	mov	r1, r4
 800d618:	4628      	mov	r0, r5
 800d61a:	f000 fcd1 	bl	800dfc0 <_sbrk_r>
 800d61e:	1c43      	adds	r3, r0, #1
 800d620:	d00a      	beq.n	800d638 <sbrk_aligned+0x34>
 800d622:	1cc4      	adds	r4, r0, #3
 800d624:	f024 0403 	bic.w	r4, r4, #3
 800d628:	42a0      	cmp	r0, r4
 800d62a:	d007      	beq.n	800d63c <sbrk_aligned+0x38>
 800d62c:	1a21      	subs	r1, r4, r0
 800d62e:	4628      	mov	r0, r5
 800d630:	f000 fcc6 	bl	800dfc0 <_sbrk_r>
 800d634:	3001      	adds	r0, #1
 800d636:	d101      	bne.n	800d63c <sbrk_aligned+0x38>
 800d638:	f04f 34ff 	mov.w	r4, #4294967295
 800d63c:	4620      	mov	r0, r4
 800d63e:	bd70      	pop	{r4, r5, r6, pc}
 800d640:	2000199c 	.word	0x2000199c

0800d644 <_malloc_r>:
 800d644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d648:	1ccd      	adds	r5, r1, #3
 800d64a:	f025 0503 	bic.w	r5, r5, #3
 800d64e:	3508      	adds	r5, #8
 800d650:	2d0c      	cmp	r5, #12
 800d652:	bf38      	it	cc
 800d654:	250c      	movcc	r5, #12
 800d656:	2d00      	cmp	r5, #0
 800d658:	4607      	mov	r7, r0
 800d65a:	db01      	blt.n	800d660 <_malloc_r+0x1c>
 800d65c:	42a9      	cmp	r1, r5
 800d65e:	d905      	bls.n	800d66c <_malloc_r+0x28>
 800d660:	230c      	movs	r3, #12
 800d662:	603b      	str	r3, [r7, #0]
 800d664:	2600      	movs	r6, #0
 800d666:	4630      	mov	r0, r6
 800d668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d66c:	4e2e      	ldr	r6, [pc, #184]	; (800d728 <_malloc_r+0xe4>)
 800d66e:	f000 ff31 	bl	800e4d4 <__malloc_lock>
 800d672:	6833      	ldr	r3, [r6, #0]
 800d674:	461c      	mov	r4, r3
 800d676:	bb34      	cbnz	r4, 800d6c6 <_malloc_r+0x82>
 800d678:	4629      	mov	r1, r5
 800d67a:	4638      	mov	r0, r7
 800d67c:	f7ff ffc2 	bl	800d604 <sbrk_aligned>
 800d680:	1c43      	adds	r3, r0, #1
 800d682:	4604      	mov	r4, r0
 800d684:	d14d      	bne.n	800d722 <_malloc_r+0xde>
 800d686:	6834      	ldr	r4, [r6, #0]
 800d688:	4626      	mov	r6, r4
 800d68a:	2e00      	cmp	r6, #0
 800d68c:	d140      	bne.n	800d710 <_malloc_r+0xcc>
 800d68e:	6823      	ldr	r3, [r4, #0]
 800d690:	4631      	mov	r1, r6
 800d692:	4638      	mov	r0, r7
 800d694:	eb04 0803 	add.w	r8, r4, r3
 800d698:	f000 fc92 	bl	800dfc0 <_sbrk_r>
 800d69c:	4580      	cmp	r8, r0
 800d69e:	d13a      	bne.n	800d716 <_malloc_r+0xd2>
 800d6a0:	6821      	ldr	r1, [r4, #0]
 800d6a2:	3503      	adds	r5, #3
 800d6a4:	1a6d      	subs	r5, r5, r1
 800d6a6:	f025 0503 	bic.w	r5, r5, #3
 800d6aa:	3508      	adds	r5, #8
 800d6ac:	2d0c      	cmp	r5, #12
 800d6ae:	bf38      	it	cc
 800d6b0:	250c      	movcc	r5, #12
 800d6b2:	4629      	mov	r1, r5
 800d6b4:	4638      	mov	r0, r7
 800d6b6:	f7ff ffa5 	bl	800d604 <sbrk_aligned>
 800d6ba:	3001      	adds	r0, #1
 800d6bc:	d02b      	beq.n	800d716 <_malloc_r+0xd2>
 800d6be:	6823      	ldr	r3, [r4, #0]
 800d6c0:	442b      	add	r3, r5
 800d6c2:	6023      	str	r3, [r4, #0]
 800d6c4:	e00e      	b.n	800d6e4 <_malloc_r+0xa0>
 800d6c6:	6822      	ldr	r2, [r4, #0]
 800d6c8:	1b52      	subs	r2, r2, r5
 800d6ca:	d41e      	bmi.n	800d70a <_malloc_r+0xc6>
 800d6cc:	2a0b      	cmp	r2, #11
 800d6ce:	d916      	bls.n	800d6fe <_malloc_r+0xba>
 800d6d0:	1961      	adds	r1, r4, r5
 800d6d2:	42a3      	cmp	r3, r4
 800d6d4:	6025      	str	r5, [r4, #0]
 800d6d6:	bf18      	it	ne
 800d6d8:	6059      	strne	r1, [r3, #4]
 800d6da:	6863      	ldr	r3, [r4, #4]
 800d6dc:	bf08      	it	eq
 800d6de:	6031      	streq	r1, [r6, #0]
 800d6e0:	5162      	str	r2, [r4, r5]
 800d6e2:	604b      	str	r3, [r1, #4]
 800d6e4:	4638      	mov	r0, r7
 800d6e6:	f104 060b 	add.w	r6, r4, #11
 800d6ea:	f000 fef9 	bl	800e4e0 <__malloc_unlock>
 800d6ee:	f026 0607 	bic.w	r6, r6, #7
 800d6f2:	1d23      	adds	r3, r4, #4
 800d6f4:	1af2      	subs	r2, r6, r3
 800d6f6:	d0b6      	beq.n	800d666 <_malloc_r+0x22>
 800d6f8:	1b9b      	subs	r3, r3, r6
 800d6fa:	50a3      	str	r3, [r4, r2]
 800d6fc:	e7b3      	b.n	800d666 <_malloc_r+0x22>
 800d6fe:	6862      	ldr	r2, [r4, #4]
 800d700:	42a3      	cmp	r3, r4
 800d702:	bf0c      	ite	eq
 800d704:	6032      	streq	r2, [r6, #0]
 800d706:	605a      	strne	r2, [r3, #4]
 800d708:	e7ec      	b.n	800d6e4 <_malloc_r+0xa0>
 800d70a:	4623      	mov	r3, r4
 800d70c:	6864      	ldr	r4, [r4, #4]
 800d70e:	e7b2      	b.n	800d676 <_malloc_r+0x32>
 800d710:	4634      	mov	r4, r6
 800d712:	6876      	ldr	r6, [r6, #4]
 800d714:	e7b9      	b.n	800d68a <_malloc_r+0x46>
 800d716:	230c      	movs	r3, #12
 800d718:	603b      	str	r3, [r7, #0]
 800d71a:	4638      	mov	r0, r7
 800d71c:	f000 fee0 	bl	800e4e0 <__malloc_unlock>
 800d720:	e7a1      	b.n	800d666 <_malloc_r+0x22>
 800d722:	6025      	str	r5, [r4, #0]
 800d724:	e7de      	b.n	800d6e4 <_malloc_r+0xa0>
 800d726:	bf00      	nop
 800d728:	20001998 	.word	0x20001998

0800d72c <__ssputs_r>:
 800d72c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d730:	688e      	ldr	r6, [r1, #8]
 800d732:	429e      	cmp	r6, r3
 800d734:	4682      	mov	sl, r0
 800d736:	460c      	mov	r4, r1
 800d738:	4690      	mov	r8, r2
 800d73a:	461f      	mov	r7, r3
 800d73c:	d838      	bhi.n	800d7b0 <__ssputs_r+0x84>
 800d73e:	898a      	ldrh	r2, [r1, #12]
 800d740:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d744:	d032      	beq.n	800d7ac <__ssputs_r+0x80>
 800d746:	6825      	ldr	r5, [r4, #0]
 800d748:	6909      	ldr	r1, [r1, #16]
 800d74a:	eba5 0901 	sub.w	r9, r5, r1
 800d74e:	6965      	ldr	r5, [r4, #20]
 800d750:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d754:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d758:	3301      	adds	r3, #1
 800d75a:	444b      	add	r3, r9
 800d75c:	106d      	asrs	r5, r5, #1
 800d75e:	429d      	cmp	r5, r3
 800d760:	bf38      	it	cc
 800d762:	461d      	movcc	r5, r3
 800d764:	0553      	lsls	r3, r2, #21
 800d766:	d531      	bpl.n	800d7cc <__ssputs_r+0xa0>
 800d768:	4629      	mov	r1, r5
 800d76a:	f7ff ff6b 	bl	800d644 <_malloc_r>
 800d76e:	4606      	mov	r6, r0
 800d770:	b950      	cbnz	r0, 800d788 <__ssputs_r+0x5c>
 800d772:	230c      	movs	r3, #12
 800d774:	f8ca 3000 	str.w	r3, [sl]
 800d778:	89a3      	ldrh	r3, [r4, #12]
 800d77a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d77e:	81a3      	strh	r3, [r4, #12]
 800d780:	f04f 30ff 	mov.w	r0, #4294967295
 800d784:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d788:	6921      	ldr	r1, [r4, #16]
 800d78a:	464a      	mov	r2, r9
 800d78c:	f7ff fda6 	bl	800d2dc <memcpy>
 800d790:	89a3      	ldrh	r3, [r4, #12]
 800d792:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d796:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d79a:	81a3      	strh	r3, [r4, #12]
 800d79c:	6126      	str	r6, [r4, #16]
 800d79e:	6165      	str	r5, [r4, #20]
 800d7a0:	444e      	add	r6, r9
 800d7a2:	eba5 0509 	sub.w	r5, r5, r9
 800d7a6:	6026      	str	r6, [r4, #0]
 800d7a8:	60a5      	str	r5, [r4, #8]
 800d7aa:	463e      	mov	r6, r7
 800d7ac:	42be      	cmp	r6, r7
 800d7ae:	d900      	bls.n	800d7b2 <__ssputs_r+0x86>
 800d7b0:	463e      	mov	r6, r7
 800d7b2:	6820      	ldr	r0, [r4, #0]
 800d7b4:	4632      	mov	r2, r6
 800d7b6:	4641      	mov	r1, r8
 800d7b8:	f000 fe72 	bl	800e4a0 <memmove>
 800d7bc:	68a3      	ldr	r3, [r4, #8]
 800d7be:	1b9b      	subs	r3, r3, r6
 800d7c0:	60a3      	str	r3, [r4, #8]
 800d7c2:	6823      	ldr	r3, [r4, #0]
 800d7c4:	4433      	add	r3, r6
 800d7c6:	6023      	str	r3, [r4, #0]
 800d7c8:	2000      	movs	r0, #0
 800d7ca:	e7db      	b.n	800d784 <__ssputs_r+0x58>
 800d7cc:	462a      	mov	r2, r5
 800d7ce:	f000 fed9 	bl	800e584 <_realloc_r>
 800d7d2:	4606      	mov	r6, r0
 800d7d4:	2800      	cmp	r0, #0
 800d7d6:	d1e1      	bne.n	800d79c <__ssputs_r+0x70>
 800d7d8:	6921      	ldr	r1, [r4, #16]
 800d7da:	4650      	mov	r0, sl
 800d7dc:	f000 fe86 	bl	800e4ec <_free_r>
 800d7e0:	e7c7      	b.n	800d772 <__ssputs_r+0x46>
	...

0800d7e4 <_svfiprintf_r>:
 800d7e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7e8:	4698      	mov	r8, r3
 800d7ea:	898b      	ldrh	r3, [r1, #12]
 800d7ec:	061b      	lsls	r3, r3, #24
 800d7ee:	b09d      	sub	sp, #116	; 0x74
 800d7f0:	4607      	mov	r7, r0
 800d7f2:	460d      	mov	r5, r1
 800d7f4:	4614      	mov	r4, r2
 800d7f6:	d50e      	bpl.n	800d816 <_svfiprintf_r+0x32>
 800d7f8:	690b      	ldr	r3, [r1, #16]
 800d7fa:	b963      	cbnz	r3, 800d816 <_svfiprintf_r+0x32>
 800d7fc:	2140      	movs	r1, #64	; 0x40
 800d7fe:	f7ff ff21 	bl	800d644 <_malloc_r>
 800d802:	6028      	str	r0, [r5, #0]
 800d804:	6128      	str	r0, [r5, #16]
 800d806:	b920      	cbnz	r0, 800d812 <_svfiprintf_r+0x2e>
 800d808:	230c      	movs	r3, #12
 800d80a:	603b      	str	r3, [r7, #0]
 800d80c:	f04f 30ff 	mov.w	r0, #4294967295
 800d810:	e0d1      	b.n	800d9b6 <_svfiprintf_r+0x1d2>
 800d812:	2340      	movs	r3, #64	; 0x40
 800d814:	616b      	str	r3, [r5, #20]
 800d816:	2300      	movs	r3, #0
 800d818:	9309      	str	r3, [sp, #36]	; 0x24
 800d81a:	2320      	movs	r3, #32
 800d81c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d820:	f8cd 800c 	str.w	r8, [sp, #12]
 800d824:	2330      	movs	r3, #48	; 0x30
 800d826:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d9d0 <_svfiprintf_r+0x1ec>
 800d82a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d82e:	f04f 0901 	mov.w	r9, #1
 800d832:	4623      	mov	r3, r4
 800d834:	469a      	mov	sl, r3
 800d836:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d83a:	b10a      	cbz	r2, 800d840 <_svfiprintf_r+0x5c>
 800d83c:	2a25      	cmp	r2, #37	; 0x25
 800d83e:	d1f9      	bne.n	800d834 <_svfiprintf_r+0x50>
 800d840:	ebba 0b04 	subs.w	fp, sl, r4
 800d844:	d00b      	beq.n	800d85e <_svfiprintf_r+0x7a>
 800d846:	465b      	mov	r3, fp
 800d848:	4622      	mov	r2, r4
 800d84a:	4629      	mov	r1, r5
 800d84c:	4638      	mov	r0, r7
 800d84e:	f7ff ff6d 	bl	800d72c <__ssputs_r>
 800d852:	3001      	adds	r0, #1
 800d854:	f000 80aa 	beq.w	800d9ac <_svfiprintf_r+0x1c8>
 800d858:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d85a:	445a      	add	r2, fp
 800d85c:	9209      	str	r2, [sp, #36]	; 0x24
 800d85e:	f89a 3000 	ldrb.w	r3, [sl]
 800d862:	2b00      	cmp	r3, #0
 800d864:	f000 80a2 	beq.w	800d9ac <_svfiprintf_r+0x1c8>
 800d868:	2300      	movs	r3, #0
 800d86a:	f04f 32ff 	mov.w	r2, #4294967295
 800d86e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d872:	f10a 0a01 	add.w	sl, sl, #1
 800d876:	9304      	str	r3, [sp, #16]
 800d878:	9307      	str	r3, [sp, #28]
 800d87a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d87e:	931a      	str	r3, [sp, #104]	; 0x68
 800d880:	4654      	mov	r4, sl
 800d882:	2205      	movs	r2, #5
 800d884:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d888:	4851      	ldr	r0, [pc, #324]	; (800d9d0 <_svfiprintf_r+0x1ec>)
 800d88a:	f7f2 fc91 	bl	80001b0 <memchr>
 800d88e:	9a04      	ldr	r2, [sp, #16]
 800d890:	b9d8      	cbnz	r0, 800d8ca <_svfiprintf_r+0xe6>
 800d892:	06d0      	lsls	r0, r2, #27
 800d894:	bf44      	itt	mi
 800d896:	2320      	movmi	r3, #32
 800d898:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d89c:	0711      	lsls	r1, r2, #28
 800d89e:	bf44      	itt	mi
 800d8a0:	232b      	movmi	r3, #43	; 0x2b
 800d8a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d8a6:	f89a 3000 	ldrb.w	r3, [sl]
 800d8aa:	2b2a      	cmp	r3, #42	; 0x2a
 800d8ac:	d015      	beq.n	800d8da <_svfiprintf_r+0xf6>
 800d8ae:	9a07      	ldr	r2, [sp, #28]
 800d8b0:	4654      	mov	r4, sl
 800d8b2:	2000      	movs	r0, #0
 800d8b4:	f04f 0c0a 	mov.w	ip, #10
 800d8b8:	4621      	mov	r1, r4
 800d8ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d8be:	3b30      	subs	r3, #48	; 0x30
 800d8c0:	2b09      	cmp	r3, #9
 800d8c2:	d94e      	bls.n	800d962 <_svfiprintf_r+0x17e>
 800d8c4:	b1b0      	cbz	r0, 800d8f4 <_svfiprintf_r+0x110>
 800d8c6:	9207      	str	r2, [sp, #28]
 800d8c8:	e014      	b.n	800d8f4 <_svfiprintf_r+0x110>
 800d8ca:	eba0 0308 	sub.w	r3, r0, r8
 800d8ce:	fa09 f303 	lsl.w	r3, r9, r3
 800d8d2:	4313      	orrs	r3, r2
 800d8d4:	9304      	str	r3, [sp, #16]
 800d8d6:	46a2      	mov	sl, r4
 800d8d8:	e7d2      	b.n	800d880 <_svfiprintf_r+0x9c>
 800d8da:	9b03      	ldr	r3, [sp, #12]
 800d8dc:	1d19      	adds	r1, r3, #4
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	9103      	str	r1, [sp, #12]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	bfbb      	ittet	lt
 800d8e6:	425b      	neglt	r3, r3
 800d8e8:	f042 0202 	orrlt.w	r2, r2, #2
 800d8ec:	9307      	strge	r3, [sp, #28]
 800d8ee:	9307      	strlt	r3, [sp, #28]
 800d8f0:	bfb8      	it	lt
 800d8f2:	9204      	strlt	r2, [sp, #16]
 800d8f4:	7823      	ldrb	r3, [r4, #0]
 800d8f6:	2b2e      	cmp	r3, #46	; 0x2e
 800d8f8:	d10c      	bne.n	800d914 <_svfiprintf_r+0x130>
 800d8fa:	7863      	ldrb	r3, [r4, #1]
 800d8fc:	2b2a      	cmp	r3, #42	; 0x2a
 800d8fe:	d135      	bne.n	800d96c <_svfiprintf_r+0x188>
 800d900:	9b03      	ldr	r3, [sp, #12]
 800d902:	1d1a      	adds	r2, r3, #4
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	9203      	str	r2, [sp, #12]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	bfb8      	it	lt
 800d90c:	f04f 33ff 	movlt.w	r3, #4294967295
 800d910:	3402      	adds	r4, #2
 800d912:	9305      	str	r3, [sp, #20]
 800d914:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d9e0 <_svfiprintf_r+0x1fc>
 800d918:	7821      	ldrb	r1, [r4, #0]
 800d91a:	2203      	movs	r2, #3
 800d91c:	4650      	mov	r0, sl
 800d91e:	f7f2 fc47 	bl	80001b0 <memchr>
 800d922:	b140      	cbz	r0, 800d936 <_svfiprintf_r+0x152>
 800d924:	2340      	movs	r3, #64	; 0x40
 800d926:	eba0 000a 	sub.w	r0, r0, sl
 800d92a:	fa03 f000 	lsl.w	r0, r3, r0
 800d92e:	9b04      	ldr	r3, [sp, #16]
 800d930:	4303      	orrs	r3, r0
 800d932:	3401      	adds	r4, #1
 800d934:	9304      	str	r3, [sp, #16]
 800d936:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d93a:	4826      	ldr	r0, [pc, #152]	; (800d9d4 <_svfiprintf_r+0x1f0>)
 800d93c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d940:	2206      	movs	r2, #6
 800d942:	f7f2 fc35 	bl	80001b0 <memchr>
 800d946:	2800      	cmp	r0, #0
 800d948:	d038      	beq.n	800d9bc <_svfiprintf_r+0x1d8>
 800d94a:	4b23      	ldr	r3, [pc, #140]	; (800d9d8 <_svfiprintf_r+0x1f4>)
 800d94c:	bb1b      	cbnz	r3, 800d996 <_svfiprintf_r+0x1b2>
 800d94e:	9b03      	ldr	r3, [sp, #12]
 800d950:	3307      	adds	r3, #7
 800d952:	f023 0307 	bic.w	r3, r3, #7
 800d956:	3308      	adds	r3, #8
 800d958:	9303      	str	r3, [sp, #12]
 800d95a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d95c:	4433      	add	r3, r6
 800d95e:	9309      	str	r3, [sp, #36]	; 0x24
 800d960:	e767      	b.n	800d832 <_svfiprintf_r+0x4e>
 800d962:	fb0c 3202 	mla	r2, ip, r2, r3
 800d966:	460c      	mov	r4, r1
 800d968:	2001      	movs	r0, #1
 800d96a:	e7a5      	b.n	800d8b8 <_svfiprintf_r+0xd4>
 800d96c:	2300      	movs	r3, #0
 800d96e:	3401      	adds	r4, #1
 800d970:	9305      	str	r3, [sp, #20]
 800d972:	4619      	mov	r1, r3
 800d974:	f04f 0c0a 	mov.w	ip, #10
 800d978:	4620      	mov	r0, r4
 800d97a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d97e:	3a30      	subs	r2, #48	; 0x30
 800d980:	2a09      	cmp	r2, #9
 800d982:	d903      	bls.n	800d98c <_svfiprintf_r+0x1a8>
 800d984:	2b00      	cmp	r3, #0
 800d986:	d0c5      	beq.n	800d914 <_svfiprintf_r+0x130>
 800d988:	9105      	str	r1, [sp, #20]
 800d98a:	e7c3      	b.n	800d914 <_svfiprintf_r+0x130>
 800d98c:	fb0c 2101 	mla	r1, ip, r1, r2
 800d990:	4604      	mov	r4, r0
 800d992:	2301      	movs	r3, #1
 800d994:	e7f0      	b.n	800d978 <_svfiprintf_r+0x194>
 800d996:	ab03      	add	r3, sp, #12
 800d998:	9300      	str	r3, [sp, #0]
 800d99a:	462a      	mov	r2, r5
 800d99c:	4b0f      	ldr	r3, [pc, #60]	; (800d9dc <_svfiprintf_r+0x1f8>)
 800d99e:	a904      	add	r1, sp, #16
 800d9a0:	4638      	mov	r0, r7
 800d9a2:	f3af 8000 	nop.w
 800d9a6:	1c42      	adds	r2, r0, #1
 800d9a8:	4606      	mov	r6, r0
 800d9aa:	d1d6      	bne.n	800d95a <_svfiprintf_r+0x176>
 800d9ac:	89ab      	ldrh	r3, [r5, #12]
 800d9ae:	065b      	lsls	r3, r3, #25
 800d9b0:	f53f af2c 	bmi.w	800d80c <_svfiprintf_r+0x28>
 800d9b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d9b6:	b01d      	add	sp, #116	; 0x74
 800d9b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9bc:	ab03      	add	r3, sp, #12
 800d9be:	9300      	str	r3, [sp, #0]
 800d9c0:	462a      	mov	r2, r5
 800d9c2:	4b06      	ldr	r3, [pc, #24]	; (800d9dc <_svfiprintf_r+0x1f8>)
 800d9c4:	a904      	add	r1, sp, #16
 800d9c6:	4638      	mov	r0, r7
 800d9c8:	f000 f9d4 	bl	800dd74 <_printf_i>
 800d9cc:	e7eb      	b.n	800d9a6 <_svfiprintf_r+0x1c2>
 800d9ce:	bf00      	nop
 800d9d0:	0800f124 	.word	0x0800f124
 800d9d4:	0800f12e 	.word	0x0800f12e
 800d9d8:	00000000 	.word	0x00000000
 800d9dc:	0800d72d 	.word	0x0800d72d
 800d9e0:	0800f12a 	.word	0x0800f12a

0800d9e4 <__sfputc_r>:
 800d9e4:	6893      	ldr	r3, [r2, #8]
 800d9e6:	3b01      	subs	r3, #1
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	b410      	push	{r4}
 800d9ec:	6093      	str	r3, [r2, #8]
 800d9ee:	da08      	bge.n	800da02 <__sfputc_r+0x1e>
 800d9f0:	6994      	ldr	r4, [r2, #24]
 800d9f2:	42a3      	cmp	r3, r4
 800d9f4:	db01      	blt.n	800d9fa <__sfputc_r+0x16>
 800d9f6:	290a      	cmp	r1, #10
 800d9f8:	d103      	bne.n	800da02 <__sfputc_r+0x1e>
 800d9fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d9fe:	f000 bb33 	b.w	800e068 <__swbuf_r>
 800da02:	6813      	ldr	r3, [r2, #0]
 800da04:	1c58      	adds	r0, r3, #1
 800da06:	6010      	str	r0, [r2, #0]
 800da08:	7019      	strb	r1, [r3, #0]
 800da0a:	4608      	mov	r0, r1
 800da0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da10:	4770      	bx	lr

0800da12 <__sfputs_r>:
 800da12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da14:	4606      	mov	r6, r0
 800da16:	460f      	mov	r7, r1
 800da18:	4614      	mov	r4, r2
 800da1a:	18d5      	adds	r5, r2, r3
 800da1c:	42ac      	cmp	r4, r5
 800da1e:	d101      	bne.n	800da24 <__sfputs_r+0x12>
 800da20:	2000      	movs	r0, #0
 800da22:	e007      	b.n	800da34 <__sfputs_r+0x22>
 800da24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da28:	463a      	mov	r2, r7
 800da2a:	4630      	mov	r0, r6
 800da2c:	f7ff ffda 	bl	800d9e4 <__sfputc_r>
 800da30:	1c43      	adds	r3, r0, #1
 800da32:	d1f3      	bne.n	800da1c <__sfputs_r+0xa>
 800da34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800da38 <_vfiprintf_r>:
 800da38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da3c:	460d      	mov	r5, r1
 800da3e:	b09d      	sub	sp, #116	; 0x74
 800da40:	4614      	mov	r4, r2
 800da42:	4698      	mov	r8, r3
 800da44:	4606      	mov	r6, r0
 800da46:	b118      	cbz	r0, 800da50 <_vfiprintf_r+0x18>
 800da48:	6983      	ldr	r3, [r0, #24]
 800da4a:	b90b      	cbnz	r3, 800da50 <_vfiprintf_r+0x18>
 800da4c:	f7ff fd3a 	bl	800d4c4 <__sinit>
 800da50:	4b89      	ldr	r3, [pc, #548]	; (800dc78 <_vfiprintf_r+0x240>)
 800da52:	429d      	cmp	r5, r3
 800da54:	d11b      	bne.n	800da8e <_vfiprintf_r+0x56>
 800da56:	6875      	ldr	r5, [r6, #4]
 800da58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800da5a:	07d9      	lsls	r1, r3, #31
 800da5c:	d405      	bmi.n	800da6a <_vfiprintf_r+0x32>
 800da5e:	89ab      	ldrh	r3, [r5, #12]
 800da60:	059a      	lsls	r2, r3, #22
 800da62:	d402      	bmi.n	800da6a <_vfiprintf_r+0x32>
 800da64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800da66:	f7ff fdcb 	bl	800d600 <__retarget_lock_acquire_recursive>
 800da6a:	89ab      	ldrh	r3, [r5, #12]
 800da6c:	071b      	lsls	r3, r3, #28
 800da6e:	d501      	bpl.n	800da74 <_vfiprintf_r+0x3c>
 800da70:	692b      	ldr	r3, [r5, #16]
 800da72:	b9eb      	cbnz	r3, 800dab0 <_vfiprintf_r+0x78>
 800da74:	4629      	mov	r1, r5
 800da76:	4630      	mov	r0, r6
 800da78:	f000 fb5a 	bl	800e130 <__swsetup_r>
 800da7c:	b1c0      	cbz	r0, 800dab0 <_vfiprintf_r+0x78>
 800da7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800da80:	07dc      	lsls	r4, r3, #31
 800da82:	d50e      	bpl.n	800daa2 <_vfiprintf_r+0x6a>
 800da84:	f04f 30ff 	mov.w	r0, #4294967295
 800da88:	b01d      	add	sp, #116	; 0x74
 800da8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da8e:	4b7b      	ldr	r3, [pc, #492]	; (800dc7c <_vfiprintf_r+0x244>)
 800da90:	429d      	cmp	r5, r3
 800da92:	d101      	bne.n	800da98 <_vfiprintf_r+0x60>
 800da94:	68b5      	ldr	r5, [r6, #8]
 800da96:	e7df      	b.n	800da58 <_vfiprintf_r+0x20>
 800da98:	4b79      	ldr	r3, [pc, #484]	; (800dc80 <_vfiprintf_r+0x248>)
 800da9a:	429d      	cmp	r5, r3
 800da9c:	bf08      	it	eq
 800da9e:	68f5      	ldreq	r5, [r6, #12]
 800daa0:	e7da      	b.n	800da58 <_vfiprintf_r+0x20>
 800daa2:	89ab      	ldrh	r3, [r5, #12]
 800daa4:	0598      	lsls	r0, r3, #22
 800daa6:	d4ed      	bmi.n	800da84 <_vfiprintf_r+0x4c>
 800daa8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800daaa:	f7ff fdaa 	bl	800d602 <__retarget_lock_release_recursive>
 800daae:	e7e9      	b.n	800da84 <_vfiprintf_r+0x4c>
 800dab0:	2300      	movs	r3, #0
 800dab2:	9309      	str	r3, [sp, #36]	; 0x24
 800dab4:	2320      	movs	r3, #32
 800dab6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800daba:	f8cd 800c 	str.w	r8, [sp, #12]
 800dabe:	2330      	movs	r3, #48	; 0x30
 800dac0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800dc84 <_vfiprintf_r+0x24c>
 800dac4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dac8:	f04f 0901 	mov.w	r9, #1
 800dacc:	4623      	mov	r3, r4
 800dace:	469a      	mov	sl, r3
 800dad0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dad4:	b10a      	cbz	r2, 800dada <_vfiprintf_r+0xa2>
 800dad6:	2a25      	cmp	r2, #37	; 0x25
 800dad8:	d1f9      	bne.n	800dace <_vfiprintf_r+0x96>
 800dada:	ebba 0b04 	subs.w	fp, sl, r4
 800dade:	d00b      	beq.n	800daf8 <_vfiprintf_r+0xc0>
 800dae0:	465b      	mov	r3, fp
 800dae2:	4622      	mov	r2, r4
 800dae4:	4629      	mov	r1, r5
 800dae6:	4630      	mov	r0, r6
 800dae8:	f7ff ff93 	bl	800da12 <__sfputs_r>
 800daec:	3001      	adds	r0, #1
 800daee:	f000 80aa 	beq.w	800dc46 <_vfiprintf_r+0x20e>
 800daf2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800daf4:	445a      	add	r2, fp
 800daf6:	9209      	str	r2, [sp, #36]	; 0x24
 800daf8:	f89a 3000 	ldrb.w	r3, [sl]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	f000 80a2 	beq.w	800dc46 <_vfiprintf_r+0x20e>
 800db02:	2300      	movs	r3, #0
 800db04:	f04f 32ff 	mov.w	r2, #4294967295
 800db08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800db0c:	f10a 0a01 	add.w	sl, sl, #1
 800db10:	9304      	str	r3, [sp, #16]
 800db12:	9307      	str	r3, [sp, #28]
 800db14:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800db18:	931a      	str	r3, [sp, #104]	; 0x68
 800db1a:	4654      	mov	r4, sl
 800db1c:	2205      	movs	r2, #5
 800db1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db22:	4858      	ldr	r0, [pc, #352]	; (800dc84 <_vfiprintf_r+0x24c>)
 800db24:	f7f2 fb44 	bl	80001b0 <memchr>
 800db28:	9a04      	ldr	r2, [sp, #16]
 800db2a:	b9d8      	cbnz	r0, 800db64 <_vfiprintf_r+0x12c>
 800db2c:	06d1      	lsls	r1, r2, #27
 800db2e:	bf44      	itt	mi
 800db30:	2320      	movmi	r3, #32
 800db32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800db36:	0713      	lsls	r3, r2, #28
 800db38:	bf44      	itt	mi
 800db3a:	232b      	movmi	r3, #43	; 0x2b
 800db3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800db40:	f89a 3000 	ldrb.w	r3, [sl]
 800db44:	2b2a      	cmp	r3, #42	; 0x2a
 800db46:	d015      	beq.n	800db74 <_vfiprintf_r+0x13c>
 800db48:	9a07      	ldr	r2, [sp, #28]
 800db4a:	4654      	mov	r4, sl
 800db4c:	2000      	movs	r0, #0
 800db4e:	f04f 0c0a 	mov.w	ip, #10
 800db52:	4621      	mov	r1, r4
 800db54:	f811 3b01 	ldrb.w	r3, [r1], #1
 800db58:	3b30      	subs	r3, #48	; 0x30
 800db5a:	2b09      	cmp	r3, #9
 800db5c:	d94e      	bls.n	800dbfc <_vfiprintf_r+0x1c4>
 800db5e:	b1b0      	cbz	r0, 800db8e <_vfiprintf_r+0x156>
 800db60:	9207      	str	r2, [sp, #28]
 800db62:	e014      	b.n	800db8e <_vfiprintf_r+0x156>
 800db64:	eba0 0308 	sub.w	r3, r0, r8
 800db68:	fa09 f303 	lsl.w	r3, r9, r3
 800db6c:	4313      	orrs	r3, r2
 800db6e:	9304      	str	r3, [sp, #16]
 800db70:	46a2      	mov	sl, r4
 800db72:	e7d2      	b.n	800db1a <_vfiprintf_r+0xe2>
 800db74:	9b03      	ldr	r3, [sp, #12]
 800db76:	1d19      	adds	r1, r3, #4
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	9103      	str	r1, [sp, #12]
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	bfbb      	ittet	lt
 800db80:	425b      	neglt	r3, r3
 800db82:	f042 0202 	orrlt.w	r2, r2, #2
 800db86:	9307      	strge	r3, [sp, #28]
 800db88:	9307      	strlt	r3, [sp, #28]
 800db8a:	bfb8      	it	lt
 800db8c:	9204      	strlt	r2, [sp, #16]
 800db8e:	7823      	ldrb	r3, [r4, #0]
 800db90:	2b2e      	cmp	r3, #46	; 0x2e
 800db92:	d10c      	bne.n	800dbae <_vfiprintf_r+0x176>
 800db94:	7863      	ldrb	r3, [r4, #1]
 800db96:	2b2a      	cmp	r3, #42	; 0x2a
 800db98:	d135      	bne.n	800dc06 <_vfiprintf_r+0x1ce>
 800db9a:	9b03      	ldr	r3, [sp, #12]
 800db9c:	1d1a      	adds	r2, r3, #4
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	9203      	str	r2, [sp, #12]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	bfb8      	it	lt
 800dba6:	f04f 33ff 	movlt.w	r3, #4294967295
 800dbaa:	3402      	adds	r4, #2
 800dbac:	9305      	str	r3, [sp, #20]
 800dbae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800dc94 <_vfiprintf_r+0x25c>
 800dbb2:	7821      	ldrb	r1, [r4, #0]
 800dbb4:	2203      	movs	r2, #3
 800dbb6:	4650      	mov	r0, sl
 800dbb8:	f7f2 fafa 	bl	80001b0 <memchr>
 800dbbc:	b140      	cbz	r0, 800dbd0 <_vfiprintf_r+0x198>
 800dbbe:	2340      	movs	r3, #64	; 0x40
 800dbc0:	eba0 000a 	sub.w	r0, r0, sl
 800dbc4:	fa03 f000 	lsl.w	r0, r3, r0
 800dbc8:	9b04      	ldr	r3, [sp, #16]
 800dbca:	4303      	orrs	r3, r0
 800dbcc:	3401      	adds	r4, #1
 800dbce:	9304      	str	r3, [sp, #16]
 800dbd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbd4:	482c      	ldr	r0, [pc, #176]	; (800dc88 <_vfiprintf_r+0x250>)
 800dbd6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dbda:	2206      	movs	r2, #6
 800dbdc:	f7f2 fae8 	bl	80001b0 <memchr>
 800dbe0:	2800      	cmp	r0, #0
 800dbe2:	d03f      	beq.n	800dc64 <_vfiprintf_r+0x22c>
 800dbe4:	4b29      	ldr	r3, [pc, #164]	; (800dc8c <_vfiprintf_r+0x254>)
 800dbe6:	bb1b      	cbnz	r3, 800dc30 <_vfiprintf_r+0x1f8>
 800dbe8:	9b03      	ldr	r3, [sp, #12]
 800dbea:	3307      	adds	r3, #7
 800dbec:	f023 0307 	bic.w	r3, r3, #7
 800dbf0:	3308      	adds	r3, #8
 800dbf2:	9303      	str	r3, [sp, #12]
 800dbf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbf6:	443b      	add	r3, r7
 800dbf8:	9309      	str	r3, [sp, #36]	; 0x24
 800dbfa:	e767      	b.n	800dacc <_vfiprintf_r+0x94>
 800dbfc:	fb0c 3202 	mla	r2, ip, r2, r3
 800dc00:	460c      	mov	r4, r1
 800dc02:	2001      	movs	r0, #1
 800dc04:	e7a5      	b.n	800db52 <_vfiprintf_r+0x11a>
 800dc06:	2300      	movs	r3, #0
 800dc08:	3401      	adds	r4, #1
 800dc0a:	9305      	str	r3, [sp, #20]
 800dc0c:	4619      	mov	r1, r3
 800dc0e:	f04f 0c0a 	mov.w	ip, #10
 800dc12:	4620      	mov	r0, r4
 800dc14:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dc18:	3a30      	subs	r2, #48	; 0x30
 800dc1a:	2a09      	cmp	r2, #9
 800dc1c:	d903      	bls.n	800dc26 <_vfiprintf_r+0x1ee>
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d0c5      	beq.n	800dbae <_vfiprintf_r+0x176>
 800dc22:	9105      	str	r1, [sp, #20]
 800dc24:	e7c3      	b.n	800dbae <_vfiprintf_r+0x176>
 800dc26:	fb0c 2101 	mla	r1, ip, r1, r2
 800dc2a:	4604      	mov	r4, r0
 800dc2c:	2301      	movs	r3, #1
 800dc2e:	e7f0      	b.n	800dc12 <_vfiprintf_r+0x1da>
 800dc30:	ab03      	add	r3, sp, #12
 800dc32:	9300      	str	r3, [sp, #0]
 800dc34:	462a      	mov	r2, r5
 800dc36:	4b16      	ldr	r3, [pc, #88]	; (800dc90 <_vfiprintf_r+0x258>)
 800dc38:	a904      	add	r1, sp, #16
 800dc3a:	4630      	mov	r0, r6
 800dc3c:	f3af 8000 	nop.w
 800dc40:	4607      	mov	r7, r0
 800dc42:	1c78      	adds	r0, r7, #1
 800dc44:	d1d6      	bne.n	800dbf4 <_vfiprintf_r+0x1bc>
 800dc46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dc48:	07d9      	lsls	r1, r3, #31
 800dc4a:	d405      	bmi.n	800dc58 <_vfiprintf_r+0x220>
 800dc4c:	89ab      	ldrh	r3, [r5, #12]
 800dc4e:	059a      	lsls	r2, r3, #22
 800dc50:	d402      	bmi.n	800dc58 <_vfiprintf_r+0x220>
 800dc52:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dc54:	f7ff fcd5 	bl	800d602 <__retarget_lock_release_recursive>
 800dc58:	89ab      	ldrh	r3, [r5, #12]
 800dc5a:	065b      	lsls	r3, r3, #25
 800dc5c:	f53f af12 	bmi.w	800da84 <_vfiprintf_r+0x4c>
 800dc60:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dc62:	e711      	b.n	800da88 <_vfiprintf_r+0x50>
 800dc64:	ab03      	add	r3, sp, #12
 800dc66:	9300      	str	r3, [sp, #0]
 800dc68:	462a      	mov	r2, r5
 800dc6a:	4b09      	ldr	r3, [pc, #36]	; (800dc90 <_vfiprintf_r+0x258>)
 800dc6c:	a904      	add	r1, sp, #16
 800dc6e:	4630      	mov	r0, r6
 800dc70:	f000 f880 	bl	800dd74 <_printf_i>
 800dc74:	e7e4      	b.n	800dc40 <_vfiprintf_r+0x208>
 800dc76:	bf00      	nop
 800dc78:	0800f0e4 	.word	0x0800f0e4
 800dc7c:	0800f104 	.word	0x0800f104
 800dc80:	0800f0c4 	.word	0x0800f0c4
 800dc84:	0800f124 	.word	0x0800f124
 800dc88:	0800f12e 	.word	0x0800f12e
 800dc8c:	00000000 	.word	0x00000000
 800dc90:	0800da13 	.word	0x0800da13
 800dc94:	0800f12a 	.word	0x0800f12a

0800dc98 <_printf_common>:
 800dc98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc9c:	4616      	mov	r6, r2
 800dc9e:	4699      	mov	r9, r3
 800dca0:	688a      	ldr	r2, [r1, #8]
 800dca2:	690b      	ldr	r3, [r1, #16]
 800dca4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800dca8:	4293      	cmp	r3, r2
 800dcaa:	bfb8      	it	lt
 800dcac:	4613      	movlt	r3, r2
 800dcae:	6033      	str	r3, [r6, #0]
 800dcb0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800dcb4:	4607      	mov	r7, r0
 800dcb6:	460c      	mov	r4, r1
 800dcb8:	b10a      	cbz	r2, 800dcbe <_printf_common+0x26>
 800dcba:	3301      	adds	r3, #1
 800dcbc:	6033      	str	r3, [r6, #0]
 800dcbe:	6823      	ldr	r3, [r4, #0]
 800dcc0:	0699      	lsls	r1, r3, #26
 800dcc2:	bf42      	ittt	mi
 800dcc4:	6833      	ldrmi	r3, [r6, #0]
 800dcc6:	3302      	addmi	r3, #2
 800dcc8:	6033      	strmi	r3, [r6, #0]
 800dcca:	6825      	ldr	r5, [r4, #0]
 800dccc:	f015 0506 	ands.w	r5, r5, #6
 800dcd0:	d106      	bne.n	800dce0 <_printf_common+0x48>
 800dcd2:	f104 0a19 	add.w	sl, r4, #25
 800dcd6:	68e3      	ldr	r3, [r4, #12]
 800dcd8:	6832      	ldr	r2, [r6, #0]
 800dcda:	1a9b      	subs	r3, r3, r2
 800dcdc:	42ab      	cmp	r3, r5
 800dcde:	dc26      	bgt.n	800dd2e <_printf_common+0x96>
 800dce0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800dce4:	1e13      	subs	r3, r2, #0
 800dce6:	6822      	ldr	r2, [r4, #0]
 800dce8:	bf18      	it	ne
 800dcea:	2301      	movne	r3, #1
 800dcec:	0692      	lsls	r2, r2, #26
 800dcee:	d42b      	bmi.n	800dd48 <_printf_common+0xb0>
 800dcf0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dcf4:	4649      	mov	r1, r9
 800dcf6:	4638      	mov	r0, r7
 800dcf8:	47c0      	blx	r8
 800dcfa:	3001      	adds	r0, #1
 800dcfc:	d01e      	beq.n	800dd3c <_printf_common+0xa4>
 800dcfe:	6823      	ldr	r3, [r4, #0]
 800dd00:	68e5      	ldr	r5, [r4, #12]
 800dd02:	6832      	ldr	r2, [r6, #0]
 800dd04:	f003 0306 	and.w	r3, r3, #6
 800dd08:	2b04      	cmp	r3, #4
 800dd0a:	bf08      	it	eq
 800dd0c:	1aad      	subeq	r5, r5, r2
 800dd0e:	68a3      	ldr	r3, [r4, #8]
 800dd10:	6922      	ldr	r2, [r4, #16]
 800dd12:	bf0c      	ite	eq
 800dd14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dd18:	2500      	movne	r5, #0
 800dd1a:	4293      	cmp	r3, r2
 800dd1c:	bfc4      	itt	gt
 800dd1e:	1a9b      	subgt	r3, r3, r2
 800dd20:	18ed      	addgt	r5, r5, r3
 800dd22:	2600      	movs	r6, #0
 800dd24:	341a      	adds	r4, #26
 800dd26:	42b5      	cmp	r5, r6
 800dd28:	d11a      	bne.n	800dd60 <_printf_common+0xc8>
 800dd2a:	2000      	movs	r0, #0
 800dd2c:	e008      	b.n	800dd40 <_printf_common+0xa8>
 800dd2e:	2301      	movs	r3, #1
 800dd30:	4652      	mov	r2, sl
 800dd32:	4649      	mov	r1, r9
 800dd34:	4638      	mov	r0, r7
 800dd36:	47c0      	blx	r8
 800dd38:	3001      	adds	r0, #1
 800dd3a:	d103      	bne.n	800dd44 <_printf_common+0xac>
 800dd3c:	f04f 30ff 	mov.w	r0, #4294967295
 800dd40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd44:	3501      	adds	r5, #1
 800dd46:	e7c6      	b.n	800dcd6 <_printf_common+0x3e>
 800dd48:	18e1      	adds	r1, r4, r3
 800dd4a:	1c5a      	adds	r2, r3, #1
 800dd4c:	2030      	movs	r0, #48	; 0x30
 800dd4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800dd52:	4422      	add	r2, r4
 800dd54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800dd58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800dd5c:	3302      	adds	r3, #2
 800dd5e:	e7c7      	b.n	800dcf0 <_printf_common+0x58>
 800dd60:	2301      	movs	r3, #1
 800dd62:	4622      	mov	r2, r4
 800dd64:	4649      	mov	r1, r9
 800dd66:	4638      	mov	r0, r7
 800dd68:	47c0      	blx	r8
 800dd6a:	3001      	adds	r0, #1
 800dd6c:	d0e6      	beq.n	800dd3c <_printf_common+0xa4>
 800dd6e:	3601      	adds	r6, #1
 800dd70:	e7d9      	b.n	800dd26 <_printf_common+0x8e>
	...

0800dd74 <_printf_i>:
 800dd74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dd78:	7e0f      	ldrb	r7, [r1, #24]
 800dd7a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800dd7c:	2f78      	cmp	r7, #120	; 0x78
 800dd7e:	4691      	mov	r9, r2
 800dd80:	4680      	mov	r8, r0
 800dd82:	460c      	mov	r4, r1
 800dd84:	469a      	mov	sl, r3
 800dd86:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800dd8a:	d807      	bhi.n	800dd9c <_printf_i+0x28>
 800dd8c:	2f62      	cmp	r7, #98	; 0x62
 800dd8e:	d80a      	bhi.n	800dda6 <_printf_i+0x32>
 800dd90:	2f00      	cmp	r7, #0
 800dd92:	f000 80d8 	beq.w	800df46 <_printf_i+0x1d2>
 800dd96:	2f58      	cmp	r7, #88	; 0x58
 800dd98:	f000 80a3 	beq.w	800dee2 <_printf_i+0x16e>
 800dd9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dda0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800dda4:	e03a      	b.n	800de1c <_printf_i+0xa8>
 800dda6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ddaa:	2b15      	cmp	r3, #21
 800ddac:	d8f6      	bhi.n	800dd9c <_printf_i+0x28>
 800ddae:	a101      	add	r1, pc, #4	; (adr r1, 800ddb4 <_printf_i+0x40>)
 800ddb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ddb4:	0800de0d 	.word	0x0800de0d
 800ddb8:	0800de21 	.word	0x0800de21
 800ddbc:	0800dd9d 	.word	0x0800dd9d
 800ddc0:	0800dd9d 	.word	0x0800dd9d
 800ddc4:	0800dd9d 	.word	0x0800dd9d
 800ddc8:	0800dd9d 	.word	0x0800dd9d
 800ddcc:	0800de21 	.word	0x0800de21
 800ddd0:	0800dd9d 	.word	0x0800dd9d
 800ddd4:	0800dd9d 	.word	0x0800dd9d
 800ddd8:	0800dd9d 	.word	0x0800dd9d
 800dddc:	0800dd9d 	.word	0x0800dd9d
 800dde0:	0800df2d 	.word	0x0800df2d
 800dde4:	0800de51 	.word	0x0800de51
 800dde8:	0800df0f 	.word	0x0800df0f
 800ddec:	0800dd9d 	.word	0x0800dd9d
 800ddf0:	0800dd9d 	.word	0x0800dd9d
 800ddf4:	0800df4f 	.word	0x0800df4f
 800ddf8:	0800dd9d 	.word	0x0800dd9d
 800ddfc:	0800de51 	.word	0x0800de51
 800de00:	0800dd9d 	.word	0x0800dd9d
 800de04:	0800dd9d 	.word	0x0800dd9d
 800de08:	0800df17 	.word	0x0800df17
 800de0c:	682b      	ldr	r3, [r5, #0]
 800de0e:	1d1a      	adds	r2, r3, #4
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	602a      	str	r2, [r5, #0]
 800de14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800de18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800de1c:	2301      	movs	r3, #1
 800de1e:	e0a3      	b.n	800df68 <_printf_i+0x1f4>
 800de20:	6820      	ldr	r0, [r4, #0]
 800de22:	6829      	ldr	r1, [r5, #0]
 800de24:	0606      	lsls	r6, r0, #24
 800de26:	f101 0304 	add.w	r3, r1, #4
 800de2a:	d50a      	bpl.n	800de42 <_printf_i+0xce>
 800de2c:	680e      	ldr	r6, [r1, #0]
 800de2e:	602b      	str	r3, [r5, #0]
 800de30:	2e00      	cmp	r6, #0
 800de32:	da03      	bge.n	800de3c <_printf_i+0xc8>
 800de34:	232d      	movs	r3, #45	; 0x2d
 800de36:	4276      	negs	r6, r6
 800de38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de3c:	485e      	ldr	r0, [pc, #376]	; (800dfb8 <_printf_i+0x244>)
 800de3e:	230a      	movs	r3, #10
 800de40:	e019      	b.n	800de76 <_printf_i+0x102>
 800de42:	680e      	ldr	r6, [r1, #0]
 800de44:	602b      	str	r3, [r5, #0]
 800de46:	f010 0f40 	tst.w	r0, #64	; 0x40
 800de4a:	bf18      	it	ne
 800de4c:	b236      	sxthne	r6, r6
 800de4e:	e7ef      	b.n	800de30 <_printf_i+0xbc>
 800de50:	682b      	ldr	r3, [r5, #0]
 800de52:	6820      	ldr	r0, [r4, #0]
 800de54:	1d19      	adds	r1, r3, #4
 800de56:	6029      	str	r1, [r5, #0]
 800de58:	0601      	lsls	r1, r0, #24
 800de5a:	d501      	bpl.n	800de60 <_printf_i+0xec>
 800de5c:	681e      	ldr	r6, [r3, #0]
 800de5e:	e002      	b.n	800de66 <_printf_i+0xf2>
 800de60:	0646      	lsls	r6, r0, #25
 800de62:	d5fb      	bpl.n	800de5c <_printf_i+0xe8>
 800de64:	881e      	ldrh	r6, [r3, #0]
 800de66:	4854      	ldr	r0, [pc, #336]	; (800dfb8 <_printf_i+0x244>)
 800de68:	2f6f      	cmp	r7, #111	; 0x6f
 800de6a:	bf0c      	ite	eq
 800de6c:	2308      	moveq	r3, #8
 800de6e:	230a      	movne	r3, #10
 800de70:	2100      	movs	r1, #0
 800de72:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800de76:	6865      	ldr	r5, [r4, #4]
 800de78:	60a5      	str	r5, [r4, #8]
 800de7a:	2d00      	cmp	r5, #0
 800de7c:	bfa2      	ittt	ge
 800de7e:	6821      	ldrge	r1, [r4, #0]
 800de80:	f021 0104 	bicge.w	r1, r1, #4
 800de84:	6021      	strge	r1, [r4, #0]
 800de86:	b90e      	cbnz	r6, 800de8c <_printf_i+0x118>
 800de88:	2d00      	cmp	r5, #0
 800de8a:	d04d      	beq.n	800df28 <_printf_i+0x1b4>
 800de8c:	4615      	mov	r5, r2
 800de8e:	fbb6 f1f3 	udiv	r1, r6, r3
 800de92:	fb03 6711 	mls	r7, r3, r1, r6
 800de96:	5dc7      	ldrb	r7, [r0, r7]
 800de98:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800de9c:	4637      	mov	r7, r6
 800de9e:	42bb      	cmp	r3, r7
 800dea0:	460e      	mov	r6, r1
 800dea2:	d9f4      	bls.n	800de8e <_printf_i+0x11a>
 800dea4:	2b08      	cmp	r3, #8
 800dea6:	d10b      	bne.n	800dec0 <_printf_i+0x14c>
 800dea8:	6823      	ldr	r3, [r4, #0]
 800deaa:	07de      	lsls	r6, r3, #31
 800deac:	d508      	bpl.n	800dec0 <_printf_i+0x14c>
 800deae:	6923      	ldr	r3, [r4, #16]
 800deb0:	6861      	ldr	r1, [r4, #4]
 800deb2:	4299      	cmp	r1, r3
 800deb4:	bfde      	ittt	le
 800deb6:	2330      	movle	r3, #48	; 0x30
 800deb8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800debc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800dec0:	1b52      	subs	r2, r2, r5
 800dec2:	6122      	str	r2, [r4, #16]
 800dec4:	f8cd a000 	str.w	sl, [sp]
 800dec8:	464b      	mov	r3, r9
 800deca:	aa03      	add	r2, sp, #12
 800decc:	4621      	mov	r1, r4
 800dece:	4640      	mov	r0, r8
 800ded0:	f7ff fee2 	bl	800dc98 <_printf_common>
 800ded4:	3001      	adds	r0, #1
 800ded6:	d14c      	bne.n	800df72 <_printf_i+0x1fe>
 800ded8:	f04f 30ff 	mov.w	r0, #4294967295
 800dedc:	b004      	add	sp, #16
 800dede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dee2:	4835      	ldr	r0, [pc, #212]	; (800dfb8 <_printf_i+0x244>)
 800dee4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800dee8:	6829      	ldr	r1, [r5, #0]
 800deea:	6823      	ldr	r3, [r4, #0]
 800deec:	f851 6b04 	ldr.w	r6, [r1], #4
 800def0:	6029      	str	r1, [r5, #0]
 800def2:	061d      	lsls	r5, r3, #24
 800def4:	d514      	bpl.n	800df20 <_printf_i+0x1ac>
 800def6:	07df      	lsls	r7, r3, #31
 800def8:	bf44      	itt	mi
 800defa:	f043 0320 	orrmi.w	r3, r3, #32
 800defe:	6023      	strmi	r3, [r4, #0]
 800df00:	b91e      	cbnz	r6, 800df0a <_printf_i+0x196>
 800df02:	6823      	ldr	r3, [r4, #0]
 800df04:	f023 0320 	bic.w	r3, r3, #32
 800df08:	6023      	str	r3, [r4, #0]
 800df0a:	2310      	movs	r3, #16
 800df0c:	e7b0      	b.n	800de70 <_printf_i+0xfc>
 800df0e:	6823      	ldr	r3, [r4, #0]
 800df10:	f043 0320 	orr.w	r3, r3, #32
 800df14:	6023      	str	r3, [r4, #0]
 800df16:	2378      	movs	r3, #120	; 0x78
 800df18:	4828      	ldr	r0, [pc, #160]	; (800dfbc <_printf_i+0x248>)
 800df1a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800df1e:	e7e3      	b.n	800dee8 <_printf_i+0x174>
 800df20:	0659      	lsls	r1, r3, #25
 800df22:	bf48      	it	mi
 800df24:	b2b6      	uxthmi	r6, r6
 800df26:	e7e6      	b.n	800def6 <_printf_i+0x182>
 800df28:	4615      	mov	r5, r2
 800df2a:	e7bb      	b.n	800dea4 <_printf_i+0x130>
 800df2c:	682b      	ldr	r3, [r5, #0]
 800df2e:	6826      	ldr	r6, [r4, #0]
 800df30:	6961      	ldr	r1, [r4, #20]
 800df32:	1d18      	adds	r0, r3, #4
 800df34:	6028      	str	r0, [r5, #0]
 800df36:	0635      	lsls	r5, r6, #24
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	d501      	bpl.n	800df40 <_printf_i+0x1cc>
 800df3c:	6019      	str	r1, [r3, #0]
 800df3e:	e002      	b.n	800df46 <_printf_i+0x1d2>
 800df40:	0670      	lsls	r0, r6, #25
 800df42:	d5fb      	bpl.n	800df3c <_printf_i+0x1c8>
 800df44:	8019      	strh	r1, [r3, #0]
 800df46:	2300      	movs	r3, #0
 800df48:	6123      	str	r3, [r4, #16]
 800df4a:	4615      	mov	r5, r2
 800df4c:	e7ba      	b.n	800dec4 <_printf_i+0x150>
 800df4e:	682b      	ldr	r3, [r5, #0]
 800df50:	1d1a      	adds	r2, r3, #4
 800df52:	602a      	str	r2, [r5, #0]
 800df54:	681d      	ldr	r5, [r3, #0]
 800df56:	6862      	ldr	r2, [r4, #4]
 800df58:	2100      	movs	r1, #0
 800df5a:	4628      	mov	r0, r5
 800df5c:	f7f2 f928 	bl	80001b0 <memchr>
 800df60:	b108      	cbz	r0, 800df66 <_printf_i+0x1f2>
 800df62:	1b40      	subs	r0, r0, r5
 800df64:	6060      	str	r0, [r4, #4]
 800df66:	6863      	ldr	r3, [r4, #4]
 800df68:	6123      	str	r3, [r4, #16]
 800df6a:	2300      	movs	r3, #0
 800df6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800df70:	e7a8      	b.n	800dec4 <_printf_i+0x150>
 800df72:	6923      	ldr	r3, [r4, #16]
 800df74:	462a      	mov	r2, r5
 800df76:	4649      	mov	r1, r9
 800df78:	4640      	mov	r0, r8
 800df7a:	47d0      	blx	sl
 800df7c:	3001      	adds	r0, #1
 800df7e:	d0ab      	beq.n	800ded8 <_printf_i+0x164>
 800df80:	6823      	ldr	r3, [r4, #0]
 800df82:	079b      	lsls	r3, r3, #30
 800df84:	d413      	bmi.n	800dfae <_printf_i+0x23a>
 800df86:	68e0      	ldr	r0, [r4, #12]
 800df88:	9b03      	ldr	r3, [sp, #12]
 800df8a:	4298      	cmp	r0, r3
 800df8c:	bfb8      	it	lt
 800df8e:	4618      	movlt	r0, r3
 800df90:	e7a4      	b.n	800dedc <_printf_i+0x168>
 800df92:	2301      	movs	r3, #1
 800df94:	4632      	mov	r2, r6
 800df96:	4649      	mov	r1, r9
 800df98:	4640      	mov	r0, r8
 800df9a:	47d0      	blx	sl
 800df9c:	3001      	adds	r0, #1
 800df9e:	d09b      	beq.n	800ded8 <_printf_i+0x164>
 800dfa0:	3501      	adds	r5, #1
 800dfa2:	68e3      	ldr	r3, [r4, #12]
 800dfa4:	9903      	ldr	r1, [sp, #12]
 800dfa6:	1a5b      	subs	r3, r3, r1
 800dfa8:	42ab      	cmp	r3, r5
 800dfaa:	dcf2      	bgt.n	800df92 <_printf_i+0x21e>
 800dfac:	e7eb      	b.n	800df86 <_printf_i+0x212>
 800dfae:	2500      	movs	r5, #0
 800dfb0:	f104 0619 	add.w	r6, r4, #25
 800dfb4:	e7f5      	b.n	800dfa2 <_printf_i+0x22e>
 800dfb6:	bf00      	nop
 800dfb8:	0800f135 	.word	0x0800f135
 800dfbc:	0800f146 	.word	0x0800f146

0800dfc0 <_sbrk_r>:
 800dfc0:	b538      	push	{r3, r4, r5, lr}
 800dfc2:	4d06      	ldr	r5, [pc, #24]	; (800dfdc <_sbrk_r+0x1c>)
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	4604      	mov	r4, r0
 800dfc8:	4608      	mov	r0, r1
 800dfca:	602b      	str	r3, [r5, #0]
 800dfcc:	f7f2 fcea 	bl	80009a4 <_sbrk>
 800dfd0:	1c43      	adds	r3, r0, #1
 800dfd2:	d102      	bne.n	800dfda <_sbrk_r+0x1a>
 800dfd4:	682b      	ldr	r3, [r5, #0]
 800dfd6:	b103      	cbz	r3, 800dfda <_sbrk_r+0x1a>
 800dfd8:	6023      	str	r3, [r4, #0]
 800dfda:	bd38      	pop	{r3, r4, r5, pc}
 800dfdc:	200019a0 	.word	0x200019a0

0800dfe0 <__sread>:
 800dfe0:	b510      	push	{r4, lr}
 800dfe2:	460c      	mov	r4, r1
 800dfe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfe8:	f000 fafc 	bl	800e5e4 <_read_r>
 800dfec:	2800      	cmp	r0, #0
 800dfee:	bfab      	itete	ge
 800dff0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800dff2:	89a3      	ldrhlt	r3, [r4, #12]
 800dff4:	181b      	addge	r3, r3, r0
 800dff6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800dffa:	bfac      	ite	ge
 800dffc:	6563      	strge	r3, [r4, #84]	; 0x54
 800dffe:	81a3      	strhlt	r3, [r4, #12]
 800e000:	bd10      	pop	{r4, pc}

0800e002 <__swrite>:
 800e002:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e006:	461f      	mov	r7, r3
 800e008:	898b      	ldrh	r3, [r1, #12]
 800e00a:	05db      	lsls	r3, r3, #23
 800e00c:	4605      	mov	r5, r0
 800e00e:	460c      	mov	r4, r1
 800e010:	4616      	mov	r6, r2
 800e012:	d505      	bpl.n	800e020 <__swrite+0x1e>
 800e014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e018:	2302      	movs	r3, #2
 800e01a:	2200      	movs	r2, #0
 800e01c:	f000 f9c8 	bl	800e3b0 <_lseek_r>
 800e020:	89a3      	ldrh	r3, [r4, #12]
 800e022:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e026:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e02a:	81a3      	strh	r3, [r4, #12]
 800e02c:	4632      	mov	r2, r6
 800e02e:	463b      	mov	r3, r7
 800e030:	4628      	mov	r0, r5
 800e032:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e036:	f000 b869 	b.w	800e10c <_write_r>

0800e03a <__sseek>:
 800e03a:	b510      	push	{r4, lr}
 800e03c:	460c      	mov	r4, r1
 800e03e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e042:	f000 f9b5 	bl	800e3b0 <_lseek_r>
 800e046:	1c43      	adds	r3, r0, #1
 800e048:	89a3      	ldrh	r3, [r4, #12]
 800e04a:	bf15      	itete	ne
 800e04c:	6560      	strne	r0, [r4, #84]	; 0x54
 800e04e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e052:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e056:	81a3      	strheq	r3, [r4, #12]
 800e058:	bf18      	it	ne
 800e05a:	81a3      	strhne	r3, [r4, #12]
 800e05c:	bd10      	pop	{r4, pc}

0800e05e <__sclose>:
 800e05e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e062:	f000 b8d3 	b.w	800e20c <_close_r>
	...

0800e068 <__swbuf_r>:
 800e068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e06a:	460e      	mov	r6, r1
 800e06c:	4614      	mov	r4, r2
 800e06e:	4605      	mov	r5, r0
 800e070:	b118      	cbz	r0, 800e07a <__swbuf_r+0x12>
 800e072:	6983      	ldr	r3, [r0, #24]
 800e074:	b90b      	cbnz	r3, 800e07a <__swbuf_r+0x12>
 800e076:	f7ff fa25 	bl	800d4c4 <__sinit>
 800e07a:	4b21      	ldr	r3, [pc, #132]	; (800e100 <__swbuf_r+0x98>)
 800e07c:	429c      	cmp	r4, r3
 800e07e:	d12b      	bne.n	800e0d8 <__swbuf_r+0x70>
 800e080:	686c      	ldr	r4, [r5, #4]
 800e082:	69a3      	ldr	r3, [r4, #24]
 800e084:	60a3      	str	r3, [r4, #8]
 800e086:	89a3      	ldrh	r3, [r4, #12]
 800e088:	071a      	lsls	r2, r3, #28
 800e08a:	d52f      	bpl.n	800e0ec <__swbuf_r+0x84>
 800e08c:	6923      	ldr	r3, [r4, #16]
 800e08e:	b36b      	cbz	r3, 800e0ec <__swbuf_r+0x84>
 800e090:	6923      	ldr	r3, [r4, #16]
 800e092:	6820      	ldr	r0, [r4, #0]
 800e094:	1ac0      	subs	r0, r0, r3
 800e096:	6963      	ldr	r3, [r4, #20]
 800e098:	b2f6      	uxtb	r6, r6
 800e09a:	4283      	cmp	r3, r0
 800e09c:	4637      	mov	r7, r6
 800e09e:	dc04      	bgt.n	800e0aa <__swbuf_r+0x42>
 800e0a0:	4621      	mov	r1, r4
 800e0a2:	4628      	mov	r0, r5
 800e0a4:	f000 f948 	bl	800e338 <_fflush_r>
 800e0a8:	bb30      	cbnz	r0, 800e0f8 <__swbuf_r+0x90>
 800e0aa:	68a3      	ldr	r3, [r4, #8]
 800e0ac:	3b01      	subs	r3, #1
 800e0ae:	60a3      	str	r3, [r4, #8]
 800e0b0:	6823      	ldr	r3, [r4, #0]
 800e0b2:	1c5a      	adds	r2, r3, #1
 800e0b4:	6022      	str	r2, [r4, #0]
 800e0b6:	701e      	strb	r6, [r3, #0]
 800e0b8:	6963      	ldr	r3, [r4, #20]
 800e0ba:	3001      	adds	r0, #1
 800e0bc:	4283      	cmp	r3, r0
 800e0be:	d004      	beq.n	800e0ca <__swbuf_r+0x62>
 800e0c0:	89a3      	ldrh	r3, [r4, #12]
 800e0c2:	07db      	lsls	r3, r3, #31
 800e0c4:	d506      	bpl.n	800e0d4 <__swbuf_r+0x6c>
 800e0c6:	2e0a      	cmp	r6, #10
 800e0c8:	d104      	bne.n	800e0d4 <__swbuf_r+0x6c>
 800e0ca:	4621      	mov	r1, r4
 800e0cc:	4628      	mov	r0, r5
 800e0ce:	f000 f933 	bl	800e338 <_fflush_r>
 800e0d2:	b988      	cbnz	r0, 800e0f8 <__swbuf_r+0x90>
 800e0d4:	4638      	mov	r0, r7
 800e0d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e0d8:	4b0a      	ldr	r3, [pc, #40]	; (800e104 <__swbuf_r+0x9c>)
 800e0da:	429c      	cmp	r4, r3
 800e0dc:	d101      	bne.n	800e0e2 <__swbuf_r+0x7a>
 800e0de:	68ac      	ldr	r4, [r5, #8]
 800e0e0:	e7cf      	b.n	800e082 <__swbuf_r+0x1a>
 800e0e2:	4b09      	ldr	r3, [pc, #36]	; (800e108 <__swbuf_r+0xa0>)
 800e0e4:	429c      	cmp	r4, r3
 800e0e6:	bf08      	it	eq
 800e0e8:	68ec      	ldreq	r4, [r5, #12]
 800e0ea:	e7ca      	b.n	800e082 <__swbuf_r+0x1a>
 800e0ec:	4621      	mov	r1, r4
 800e0ee:	4628      	mov	r0, r5
 800e0f0:	f000 f81e 	bl	800e130 <__swsetup_r>
 800e0f4:	2800      	cmp	r0, #0
 800e0f6:	d0cb      	beq.n	800e090 <__swbuf_r+0x28>
 800e0f8:	f04f 37ff 	mov.w	r7, #4294967295
 800e0fc:	e7ea      	b.n	800e0d4 <__swbuf_r+0x6c>
 800e0fe:	bf00      	nop
 800e100:	0800f0e4 	.word	0x0800f0e4
 800e104:	0800f104 	.word	0x0800f104
 800e108:	0800f0c4 	.word	0x0800f0c4

0800e10c <_write_r>:
 800e10c:	b538      	push	{r3, r4, r5, lr}
 800e10e:	4d07      	ldr	r5, [pc, #28]	; (800e12c <_write_r+0x20>)
 800e110:	4604      	mov	r4, r0
 800e112:	4608      	mov	r0, r1
 800e114:	4611      	mov	r1, r2
 800e116:	2200      	movs	r2, #0
 800e118:	602a      	str	r2, [r5, #0]
 800e11a:	461a      	mov	r2, r3
 800e11c:	f7fe f8f4 	bl	800c308 <_write>
 800e120:	1c43      	adds	r3, r0, #1
 800e122:	d102      	bne.n	800e12a <_write_r+0x1e>
 800e124:	682b      	ldr	r3, [r5, #0]
 800e126:	b103      	cbz	r3, 800e12a <_write_r+0x1e>
 800e128:	6023      	str	r3, [r4, #0]
 800e12a:	bd38      	pop	{r3, r4, r5, pc}
 800e12c:	200019a0 	.word	0x200019a0

0800e130 <__swsetup_r>:
 800e130:	4b32      	ldr	r3, [pc, #200]	; (800e1fc <__swsetup_r+0xcc>)
 800e132:	b570      	push	{r4, r5, r6, lr}
 800e134:	681d      	ldr	r5, [r3, #0]
 800e136:	4606      	mov	r6, r0
 800e138:	460c      	mov	r4, r1
 800e13a:	b125      	cbz	r5, 800e146 <__swsetup_r+0x16>
 800e13c:	69ab      	ldr	r3, [r5, #24]
 800e13e:	b913      	cbnz	r3, 800e146 <__swsetup_r+0x16>
 800e140:	4628      	mov	r0, r5
 800e142:	f7ff f9bf 	bl	800d4c4 <__sinit>
 800e146:	4b2e      	ldr	r3, [pc, #184]	; (800e200 <__swsetup_r+0xd0>)
 800e148:	429c      	cmp	r4, r3
 800e14a:	d10f      	bne.n	800e16c <__swsetup_r+0x3c>
 800e14c:	686c      	ldr	r4, [r5, #4]
 800e14e:	89a3      	ldrh	r3, [r4, #12]
 800e150:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e154:	0719      	lsls	r1, r3, #28
 800e156:	d42c      	bmi.n	800e1b2 <__swsetup_r+0x82>
 800e158:	06dd      	lsls	r5, r3, #27
 800e15a:	d411      	bmi.n	800e180 <__swsetup_r+0x50>
 800e15c:	2309      	movs	r3, #9
 800e15e:	6033      	str	r3, [r6, #0]
 800e160:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e164:	81a3      	strh	r3, [r4, #12]
 800e166:	f04f 30ff 	mov.w	r0, #4294967295
 800e16a:	e03e      	b.n	800e1ea <__swsetup_r+0xba>
 800e16c:	4b25      	ldr	r3, [pc, #148]	; (800e204 <__swsetup_r+0xd4>)
 800e16e:	429c      	cmp	r4, r3
 800e170:	d101      	bne.n	800e176 <__swsetup_r+0x46>
 800e172:	68ac      	ldr	r4, [r5, #8]
 800e174:	e7eb      	b.n	800e14e <__swsetup_r+0x1e>
 800e176:	4b24      	ldr	r3, [pc, #144]	; (800e208 <__swsetup_r+0xd8>)
 800e178:	429c      	cmp	r4, r3
 800e17a:	bf08      	it	eq
 800e17c:	68ec      	ldreq	r4, [r5, #12]
 800e17e:	e7e6      	b.n	800e14e <__swsetup_r+0x1e>
 800e180:	0758      	lsls	r0, r3, #29
 800e182:	d512      	bpl.n	800e1aa <__swsetup_r+0x7a>
 800e184:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e186:	b141      	cbz	r1, 800e19a <__swsetup_r+0x6a>
 800e188:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e18c:	4299      	cmp	r1, r3
 800e18e:	d002      	beq.n	800e196 <__swsetup_r+0x66>
 800e190:	4630      	mov	r0, r6
 800e192:	f000 f9ab 	bl	800e4ec <_free_r>
 800e196:	2300      	movs	r3, #0
 800e198:	6363      	str	r3, [r4, #52]	; 0x34
 800e19a:	89a3      	ldrh	r3, [r4, #12]
 800e19c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e1a0:	81a3      	strh	r3, [r4, #12]
 800e1a2:	2300      	movs	r3, #0
 800e1a4:	6063      	str	r3, [r4, #4]
 800e1a6:	6923      	ldr	r3, [r4, #16]
 800e1a8:	6023      	str	r3, [r4, #0]
 800e1aa:	89a3      	ldrh	r3, [r4, #12]
 800e1ac:	f043 0308 	orr.w	r3, r3, #8
 800e1b0:	81a3      	strh	r3, [r4, #12]
 800e1b2:	6923      	ldr	r3, [r4, #16]
 800e1b4:	b94b      	cbnz	r3, 800e1ca <__swsetup_r+0x9a>
 800e1b6:	89a3      	ldrh	r3, [r4, #12]
 800e1b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e1bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e1c0:	d003      	beq.n	800e1ca <__swsetup_r+0x9a>
 800e1c2:	4621      	mov	r1, r4
 800e1c4:	4630      	mov	r0, r6
 800e1c6:	f000 f92b 	bl	800e420 <__smakebuf_r>
 800e1ca:	89a0      	ldrh	r0, [r4, #12]
 800e1cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e1d0:	f010 0301 	ands.w	r3, r0, #1
 800e1d4:	d00a      	beq.n	800e1ec <__swsetup_r+0xbc>
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	60a3      	str	r3, [r4, #8]
 800e1da:	6963      	ldr	r3, [r4, #20]
 800e1dc:	425b      	negs	r3, r3
 800e1de:	61a3      	str	r3, [r4, #24]
 800e1e0:	6923      	ldr	r3, [r4, #16]
 800e1e2:	b943      	cbnz	r3, 800e1f6 <__swsetup_r+0xc6>
 800e1e4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e1e8:	d1ba      	bne.n	800e160 <__swsetup_r+0x30>
 800e1ea:	bd70      	pop	{r4, r5, r6, pc}
 800e1ec:	0781      	lsls	r1, r0, #30
 800e1ee:	bf58      	it	pl
 800e1f0:	6963      	ldrpl	r3, [r4, #20]
 800e1f2:	60a3      	str	r3, [r4, #8]
 800e1f4:	e7f4      	b.n	800e1e0 <__swsetup_r+0xb0>
 800e1f6:	2000      	movs	r0, #0
 800e1f8:	e7f7      	b.n	800e1ea <__swsetup_r+0xba>
 800e1fa:	bf00      	nop
 800e1fc:	20000030 	.word	0x20000030
 800e200:	0800f0e4 	.word	0x0800f0e4
 800e204:	0800f104 	.word	0x0800f104
 800e208:	0800f0c4 	.word	0x0800f0c4

0800e20c <_close_r>:
 800e20c:	b538      	push	{r3, r4, r5, lr}
 800e20e:	4d06      	ldr	r5, [pc, #24]	; (800e228 <_close_r+0x1c>)
 800e210:	2300      	movs	r3, #0
 800e212:	4604      	mov	r4, r0
 800e214:	4608      	mov	r0, r1
 800e216:	602b      	str	r3, [r5, #0]
 800e218:	f7f2 fb90 	bl	800093c <_close>
 800e21c:	1c43      	adds	r3, r0, #1
 800e21e:	d102      	bne.n	800e226 <_close_r+0x1a>
 800e220:	682b      	ldr	r3, [r5, #0]
 800e222:	b103      	cbz	r3, 800e226 <_close_r+0x1a>
 800e224:	6023      	str	r3, [r4, #0]
 800e226:	bd38      	pop	{r3, r4, r5, pc}
 800e228:	200019a0 	.word	0x200019a0

0800e22c <__sflush_r>:
 800e22c:	898a      	ldrh	r2, [r1, #12]
 800e22e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e232:	4605      	mov	r5, r0
 800e234:	0710      	lsls	r0, r2, #28
 800e236:	460c      	mov	r4, r1
 800e238:	d458      	bmi.n	800e2ec <__sflush_r+0xc0>
 800e23a:	684b      	ldr	r3, [r1, #4]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	dc05      	bgt.n	800e24c <__sflush_r+0x20>
 800e240:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e242:	2b00      	cmp	r3, #0
 800e244:	dc02      	bgt.n	800e24c <__sflush_r+0x20>
 800e246:	2000      	movs	r0, #0
 800e248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e24c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e24e:	2e00      	cmp	r6, #0
 800e250:	d0f9      	beq.n	800e246 <__sflush_r+0x1a>
 800e252:	2300      	movs	r3, #0
 800e254:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e258:	682f      	ldr	r7, [r5, #0]
 800e25a:	602b      	str	r3, [r5, #0]
 800e25c:	d032      	beq.n	800e2c4 <__sflush_r+0x98>
 800e25e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e260:	89a3      	ldrh	r3, [r4, #12]
 800e262:	075a      	lsls	r2, r3, #29
 800e264:	d505      	bpl.n	800e272 <__sflush_r+0x46>
 800e266:	6863      	ldr	r3, [r4, #4]
 800e268:	1ac0      	subs	r0, r0, r3
 800e26a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e26c:	b10b      	cbz	r3, 800e272 <__sflush_r+0x46>
 800e26e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e270:	1ac0      	subs	r0, r0, r3
 800e272:	2300      	movs	r3, #0
 800e274:	4602      	mov	r2, r0
 800e276:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e278:	6a21      	ldr	r1, [r4, #32]
 800e27a:	4628      	mov	r0, r5
 800e27c:	47b0      	blx	r6
 800e27e:	1c43      	adds	r3, r0, #1
 800e280:	89a3      	ldrh	r3, [r4, #12]
 800e282:	d106      	bne.n	800e292 <__sflush_r+0x66>
 800e284:	6829      	ldr	r1, [r5, #0]
 800e286:	291d      	cmp	r1, #29
 800e288:	d82c      	bhi.n	800e2e4 <__sflush_r+0xb8>
 800e28a:	4a2a      	ldr	r2, [pc, #168]	; (800e334 <__sflush_r+0x108>)
 800e28c:	40ca      	lsrs	r2, r1
 800e28e:	07d6      	lsls	r6, r2, #31
 800e290:	d528      	bpl.n	800e2e4 <__sflush_r+0xb8>
 800e292:	2200      	movs	r2, #0
 800e294:	6062      	str	r2, [r4, #4]
 800e296:	04d9      	lsls	r1, r3, #19
 800e298:	6922      	ldr	r2, [r4, #16]
 800e29a:	6022      	str	r2, [r4, #0]
 800e29c:	d504      	bpl.n	800e2a8 <__sflush_r+0x7c>
 800e29e:	1c42      	adds	r2, r0, #1
 800e2a0:	d101      	bne.n	800e2a6 <__sflush_r+0x7a>
 800e2a2:	682b      	ldr	r3, [r5, #0]
 800e2a4:	b903      	cbnz	r3, 800e2a8 <__sflush_r+0x7c>
 800e2a6:	6560      	str	r0, [r4, #84]	; 0x54
 800e2a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e2aa:	602f      	str	r7, [r5, #0]
 800e2ac:	2900      	cmp	r1, #0
 800e2ae:	d0ca      	beq.n	800e246 <__sflush_r+0x1a>
 800e2b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e2b4:	4299      	cmp	r1, r3
 800e2b6:	d002      	beq.n	800e2be <__sflush_r+0x92>
 800e2b8:	4628      	mov	r0, r5
 800e2ba:	f000 f917 	bl	800e4ec <_free_r>
 800e2be:	2000      	movs	r0, #0
 800e2c0:	6360      	str	r0, [r4, #52]	; 0x34
 800e2c2:	e7c1      	b.n	800e248 <__sflush_r+0x1c>
 800e2c4:	6a21      	ldr	r1, [r4, #32]
 800e2c6:	2301      	movs	r3, #1
 800e2c8:	4628      	mov	r0, r5
 800e2ca:	47b0      	blx	r6
 800e2cc:	1c41      	adds	r1, r0, #1
 800e2ce:	d1c7      	bne.n	800e260 <__sflush_r+0x34>
 800e2d0:	682b      	ldr	r3, [r5, #0]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d0c4      	beq.n	800e260 <__sflush_r+0x34>
 800e2d6:	2b1d      	cmp	r3, #29
 800e2d8:	d001      	beq.n	800e2de <__sflush_r+0xb2>
 800e2da:	2b16      	cmp	r3, #22
 800e2dc:	d101      	bne.n	800e2e2 <__sflush_r+0xb6>
 800e2de:	602f      	str	r7, [r5, #0]
 800e2e0:	e7b1      	b.n	800e246 <__sflush_r+0x1a>
 800e2e2:	89a3      	ldrh	r3, [r4, #12]
 800e2e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e2e8:	81a3      	strh	r3, [r4, #12]
 800e2ea:	e7ad      	b.n	800e248 <__sflush_r+0x1c>
 800e2ec:	690f      	ldr	r7, [r1, #16]
 800e2ee:	2f00      	cmp	r7, #0
 800e2f0:	d0a9      	beq.n	800e246 <__sflush_r+0x1a>
 800e2f2:	0793      	lsls	r3, r2, #30
 800e2f4:	680e      	ldr	r6, [r1, #0]
 800e2f6:	bf08      	it	eq
 800e2f8:	694b      	ldreq	r3, [r1, #20]
 800e2fa:	600f      	str	r7, [r1, #0]
 800e2fc:	bf18      	it	ne
 800e2fe:	2300      	movne	r3, #0
 800e300:	eba6 0807 	sub.w	r8, r6, r7
 800e304:	608b      	str	r3, [r1, #8]
 800e306:	f1b8 0f00 	cmp.w	r8, #0
 800e30a:	dd9c      	ble.n	800e246 <__sflush_r+0x1a>
 800e30c:	6a21      	ldr	r1, [r4, #32]
 800e30e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e310:	4643      	mov	r3, r8
 800e312:	463a      	mov	r2, r7
 800e314:	4628      	mov	r0, r5
 800e316:	47b0      	blx	r6
 800e318:	2800      	cmp	r0, #0
 800e31a:	dc06      	bgt.n	800e32a <__sflush_r+0xfe>
 800e31c:	89a3      	ldrh	r3, [r4, #12]
 800e31e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e322:	81a3      	strh	r3, [r4, #12]
 800e324:	f04f 30ff 	mov.w	r0, #4294967295
 800e328:	e78e      	b.n	800e248 <__sflush_r+0x1c>
 800e32a:	4407      	add	r7, r0
 800e32c:	eba8 0800 	sub.w	r8, r8, r0
 800e330:	e7e9      	b.n	800e306 <__sflush_r+0xda>
 800e332:	bf00      	nop
 800e334:	20400001 	.word	0x20400001

0800e338 <_fflush_r>:
 800e338:	b538      	push	{r3, r4, r5, lr}
 800e33a:	690b      	ldr	r3, [r1, #16]
 800e33c:	4605      	mov	r5, r0
 800e33e:	460c      	mov	r4, r1
 800e340:	b913      	cbnz	r3, 800e348 <_fflush_r+0x10>
 800e342:	2500      	movs	r5, #0
 800e344:	4628      	mov	r0, r5
 800e346:	bd38      	pop	{r3, r4, r5, pc}
 800e348:	b118      	cbz	r0, 800e352 <_fflush_r+0x1a>
 800e34a:	6983      	ldr	r3, [r0, #24]
 800e34c:	b90b      	cbnz	r3, 800e352 <_fflush_r+0x1a>
 800e34e:	f7ff f8b9 	bl	800d4c4 <__sinit>
 800e352:	4b14      	ldr	r3, [pc, #80]	; (800e3a4 <_fflush_r+0x6c>)
 800e354:	429c      	cmp	r4, r3
 800e356:	d11b      	bne.n	800e390 <_fflush_r+0x58>
 800e358:	686c      	ldr	r4, [r5, #4]
 800e35a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d0ef      	beq.n	800e342 <_fflush_r+0xa>
 800e362:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e364:	07d0      	lsls	r0, r2, #31
 800e366:	d404      	bmi.n	800e372 <_fflush_r+0x3a>
 800e368:	0599      	lsls	r1, r3, #22
 800e36a:	d402      	bmi.n	800e372 <_fflush_r+0x3a>
 800e36c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e36e:	f7ff f947 	bl	800d600 <__retarget_lock_acquire_recursive>
 800e372:	4628      	mov	r0, r5
 800e374:	4621      	mov	r1, r4
 800e376:	f7ff ff59 	bl	800e22c <__sflush_r>
 800e37a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e37c:	07da      	lsls	r2, r3, #31
 800e37e:	4605      	mov	r5, r0
 800e380:	d4e0      	bmi.n	800e344 <_fflush_r+0xc>
 800e382:	89a3      	ldrh	r3, [r4, #12]
 800e384:	059b      	lsls	r3, r3, #22
 800e386:	d4dd      	bmi.n	800e344 <_fflush_r+0xc>
 800e388:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e38a:	f7ff f93a 	bl	800d602 <__retarget_lock_release_recursive>
 800e38e:	e7d9      	b.n	800e344 <_fflush_r+0xc>
 800e390:	4b05      	ldr	r3, [pc, #20]	; (800e3a8 <_fflush_r+0x70>)
 800e392:	429c      	cmp	r4, r3
 800e394:	d101      	bne.n	800e39a <_fflush_r+0x62>
 800e396:	68ac      	ldr	r4, [r5, #8]
 800e398:	e7df      	b.n	800e35a <_fflush_r+0x22>
 800e39a:	4b04      	ldr	r3, [pc, #16]	; (800e3ac <_fflush_r+0x74>)
 800e39c:	429c      	cmp	r4, r3
 800e39e:	bf08      	it	eq
 800e3a0:	68ec      	ldreq	r4, [r5, #12]
 800e3a2:	e7da      	b.n	800e35a <_fflush_r+0x22>
 800e3a4:	0800f0e4 	.word	0x0800f0e4
 800e3a8:	0800f104 	.word	0x0800f104
 800e3ac:	0800f0c4 	.word	0x0800f0c4

0800e3b0 <_lseek_r>:
 800e3b0:	b538      	push	{r3, r4, r5, lr}
 800e3b2:	4d07      	ldr	r5, [pc, #28]	; (800e3d0 <_lseek_r+0x20>)
 800e3b4:	4604      	mov	r4, r0
 800e3b6:	4608      	mov	r0, r1
 800e3b8:	4611      	mov	r1, r2
 800e3ba:	2200      	movs	r2, #0
 800e3bc:	602a      	str	r2, [r5, #0]
 800e3be:	461a      	mov	r2, r3
 800e3c0:	f7f2 fae3 	bl	800098a <_lseek>
 800e3c4:	1c43      	adds	r3, r0, #1
 800e3c6:	d102      	bne.n	800e3ce <_lseek_r+0x1e>
 800e3c8:	682b      	ldr	r3, [r5, #0]
 800e3ca:	b103      	cbz	r3, 800e3ce <_lseek_r+0x1e>
 800e3cc:	6023      	str	r3, [r4, #0]
 800e3ce:	bd38      	pop	{r3, r4, r5, pc}
 800e3d0:	200019a0 	.word	0x200019a0

0800e3d4 <__swhatbuf_r>:
 800e3d4:	b570      	push	{r4, r5, r6, lr}
 800e3d6:	460e      	mov	r6, r1
 800e3d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e3dc:	2900      	cmp	r1, #0
 800e3de:	b096      	sub	sp, #88	; 0x58
 800e3e0:	4614      	mov	r4, r2
 800e3e2:	461d      	mov	r5, r3
 800e3e4:	da08      	bge.n	800e3f8 <__swhatbuf_r+0x24>
 800e3e6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e3ea:	2200      	movs	r2, #0
 800e3ec:	602a      	str	r2, [r5, #0]
 800e3ee:	061a      	lsls	r2, r3, #24
 800e3f0:	d410      	bmi.n	800e414 <__swhatbuf_r+0x40>
 800e3f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e3f6:	e00e      	b.n	800e416 <__swhatbuf_r+0x42>
 800e3f8:	466a      	mov	r2, sp
 800e3fa:	f000 f905 	bl	800e608 <_fstat_r>
 800e3fe:	2800      	cmp	r0, #0
 800e400:	dbf1      	blt.n	800e3e6 <__swhatbuf_r+0x12>
 800e402:	9a01      	ldr	r2, [sp, #4]
 800e404:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e408:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e40c:	425a      	negs	r2, r3
 800e40e:	415a      	adcs	r2, r3
 800e410:	602a      	str	r2, [r5, #0]
 800e412:	e7ee      	b.n	800e3f2 <__swhatbuf_r+0x1e>
 800e414:	2340      	movs	r3, #64	; 0x40
 800e416:	2000      	movs	r0, #0
 800e418:	6023      	str	r3, [r4, #0]
 800e41a:	b016      	add	sp, #88	; 0x58
 800e41c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e420 <__smakebuf_r>:
 800e420:	898b      	ldrh	r3, [r1, #12]
 800e422:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e424:	079d      	lsls	r5, r3, #30
 800e426:	4606      	mov	r6, r0
 800e428:	460c      	mov	r4, r1
 800e42a:	d507      	bpl.n	800e43c <__smakebuf_r+0x1c>
 800e42c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e430:	6023      	str	r3, [r4, #0]
 800e432:	6123      	str	r3, [r4, #16]
 800e434:	2301      	movs	r3, #1
 800e436:	6163      	str	r3, [r4, #20]
 800e438:	b002      	add	sp, #8
 800e43a:	bd70      	pop	{r4, r5, r6, pc}
 800e43c:	ab01      	add	r3, sp, #4
 800e43e:	466a      	mov	r2, sp
 800e440:	f7ff ffc8 	bl	800e3d4 <__swhatbuf_r>
 800e444:	9900      	ldr	r1, [sp, #0]
 800e446:	4605      	mov	r5, r0
 800e448:	4630      	mov	r0, r6
 800e44a:	f7ff f8fb 	bl	800d644 <_malloc_r>
 800e44e:	b948      	cbnz	r0, 800e464 <__smakebuf_r+0x44>
 800e450:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e454:	059a      	lsls	r2, r3, #22
 800e456:	d4ef      	bmi.n	800e438 <__smakebuf_r+0x18>
 800e458:	f023 0303 	bic.w	r3, r3, #3
 800e45c:	f043 0302 	orr.w	r3, r3, #2
 800e460:	81a3      	strh	r3, [r4, #12]
 800e462:	e7e3      	b.n	800e42c <__smakebuf_r+0xc>
 800e464:	4b0d      	ldr	r3, [pc, #52]	; (800e49c <__smakebuf_r+0x7c>)
 800e466:	62b3      	str	r3, [r6, #40]	; 0x28
 800e468:	89a3      	ldrh	r3, [r4, #12]
 800e46a:	6020      	str	r0, [r4, #0]
 800e46c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e470:	81a3      	strh	r3, [r4, #12]
 800e472:	9b00      	ldr	r3, [sp, #0]
 800e474:	6163      	str	r3, [r4, #20]
 800e476:	9b01      	ldr	r3, [sp, #4]
 800e478:	6120      	str	r0, [r4, #16]
 800e47a:	b15b      	cbz	r3, 800e494 <__smakebuf_r+0x74>
 800e47c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e480:	4630      	mov	r0, r6
 800e482:	f000 f8d3 	bl	800e62c <_isatty_r>
 800e486:	b128      	cbz	r0, 800e494 <__smakebuf_r+0x74>
 800e488:	89a3      	ldrh	r3, [r4, #12]
 800e48a:	f023 0303 	bic.w	r3, r3, #3
 800e48e:	f043 0301 	orr.w	r3, r3, #1
 800e492:	81a3      	strh	r3, [r4, #12]
 800e494:	89a0      	ldrh	r0, [r4, #12]
 800e496:	4305      	orrs	r5, r0
 800e498:	81a5      	strh	r5, [r4, #12]
 800e49a:	e7cd      	b.n	800e438 <__smakebuf_r+0x18>
 800e49c:	0800d45d 	.word	0x0800d45d

0800e4a0 <memmove>:
 800e4a0:	4288      	cmp	r0, r1
 800e4a2:	b510      	push	{r4, lr}
 800e4a4:	eb01 0402 	add.w	r4, r1, r2
 800e4a8:	d902      	bls.n	800e4b0 <memmove+0x10>
 800e4aa:	4284      	cmp	r4, r0
 800e4ac:	4623      	mov	r3, r4
 800e4ae:	d807      	bhi.n	800e4c0 <memmove+0x20>
 800e4b0:	1e43      	subs	r3, r0, #1
 800e4b2:	42a1      	cmp	r1, r4
 800e4b4:	d008      	beq.n	800e4c8 <memmove+0x28>
 800e4b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e4ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e4be:	e7f8      	b.n	800e4b2 <memmove+0x12>
 800e4c0:	4402      	add	r2, r0
 800e4c2:	4601      	mov	r1, r0
 800e4c4:	428a      	cmp	r2, r1
 800e4c6:	d100      	bne.n	800e4ca <memmove+0x2a>
 800e4c8:	bd10      	pop	{r4, pc}
 800e4ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e4ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e4d2:	e7f7      	b.n	800e4c4 <memmove+0x24>

0800e4d4 <__malloc_lock>:
 800e4d4:	4801      	ldr	r0, [pc, #4]	; (800e4dc <__malloc_lock+0x8>)
 800e4d6:	f7ff b893 	b.w	800d600 <__retarget_lock_acquire_recursive>
 800e4da:	bf00      	nop
 800e4dc:	20001994 	.word	0x20001994

0800e4e0 <__malloc_unlock>:
 800e4e0:	4801      	ldr	r0, [pc, #4]	; (800e4e8 <__malloc_unlock+0x8>)
 800e4e2:	f7ff b88e 	b.w	800d602 <__retarget_lock_release_recursive>
 800e4e6:	bf00      	nop
 800e4e8:	20001994 	.word	0x20001994

0800e4ec <_free_r>:
 800e4ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e4ee:	2900      	cmp	r1, #0
 800e4f0:	d044      	beq.n	800e57c <_free_r+0x90>
 800e4f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4f6:	9001      	str	r0, [sp, #4]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	f1a1 0404 	sub.w	r4, r1, #4
 800e4fe:	bfb8      	it	lt
 800e500:	18e4      	addlt	r4, r4, r3
 800e502:	f7ff ffe7 	bl	800e4d4 <__malloc_lock>
 800e506:	4a1e      	ldr	r2, [pc, #120]	; (800e580 <_free_r+0x94>)
 800e508:	9801      	ldr	r0, [sp, #4]
 800e50a:	6813      	ldr	r3, [r2, #0]
 800e50c:	b933      	cbnz	r3, 800e51c <_free_r+0x30>
 800e50e:	6063      	str	r3, [r4, #4]
 800e510:	6014      	str	r4, [r2, #0]
 800e512:	b003      	add	sp, #12
 800e514:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e518:	f7ff bfe2 	b.w	800e4e0 <__malloc_unlock>
 800e51c:	42a3      	cmp	r3, r4
 800e51e:	d908      	bls.n	800e532 <_free_r+0x46>
 800e520:	6825      	ldr	r5, [r4, #0]
 800e522:	1961      	adds	r1, r4, r5
 800e524:	428b      	cmp	r3, r1
 800e526:	bf01      	itttt	eq
 800e528:	6819      	ldreq	r1, [r3, #0]
 800e52a:	685b      	ldreq	r3, [r3, #4]
 800e52c:	1949      	addeq	r1, r1, r5
 800e52e:	6021      	streq	r1, [r4, #0]
 800e530:	e7ed      	b.n	800e50e <_free_r+0x22>
 800e532:	461a      	mov	r2, r3
 800e534:	685b      	ldr	r3, [r3, #4]
 800e536:	b10b      	cbz	r3, 800e53c <_free_r+0x50>
 800e538:	42a3      	cmp	r3, r4
 800e53a:	d9fa      	bls.n	800e532 <_free_r+0x46>
 800e53c:	6811      	ldr	r1, [r2, #0]
 800e53e:	1855      	adds	r5, r2, r1
 800e540:	42a5      	cmp	r5, r4
 800e542:	d10b      	bne.n	800e55c <_free_r+0x70>
 800e544:	6824      	ldr	r4, [r4, #0]
 800e546:	4421      	add	r1, r4
 800e548:	1854      	adds	r4, r2, r1
 800e54a:	42a3      	cmp	r3, r4
 800e54c:	6011      	str	r1, [r2, #0]
 800e54e:	d1e0      	bne.n	800e512 <_free_r+0x26>
 800e550:	681c      	ldr	r4, [r3, #0]
 800e552:	685b      	ldr	r3, [r3, #4]
 800e554:	6053      	str	r3, [r2, #4]
 800e556:	4421      	add	r1, r4
 800e558:	6011      	str	r1, [r2, #0]
 800e55a:	e7da      	b.n	800e512 <_free_r+0x26>
 800e55c:	d902      	bls.n	800e564 <_free_r+0x78>
 800e55e:	230c      	movs	r3, #12
 800e560:	6003      	str	r3, [r0, #0]
 800e562:	e7d6      	b.n	800e512 <_free_r+0x26>
 800e564:	6825      	ldr	r5, [r4, #0]
 800e566:	1961      	adds	r1, r4, r5
 800e568:	428b      	cmp	r3, r1
 800e56a:	bf04      	itt	eq
 800e56c:	6819      	ldreq	r1, [r3, #0]
 800e56e:	685b      	ldreq	r3, [r3, #4]
 800e570:	6063      	str	r3, [r4, #4]
 800e572:	bf04      	itt	eq
 800e574:	1949      	addeq	r1, r1, r5
 800e576:	6021      	streq	r1, [r4, #0]
 800e578:	6054      	str	r4, [r2, #4]
 800e57a:	e7ca      	b.n	800e512 <_free_r+0x26>
 800e57c:	b003      	add	sp, #12
 800e57e:	bd30      	pop	{r4, r5, pc}
 800e580:	20001998 	.word	0x20001998

0800e584 <_realloc_r>:
 800e584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e588:	4680      	mov	r8, r0
 800e58a:	4614      	mov	r4, r2
 800e58c:	460e      	mov	r6, r1
 800e58e:	b921      	cbnz	r1, 800e59a <_realloc_r+0x16>
 800e590:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e594:	4611      	mov	r1, r2
 800e596:	f7ff b855 	b.w	800d644 <_malloc_r>
 800e59a:	b92a      	cbnz	r2, 800e5a8 <_realloc_r+0x24>
 800e59c:	f7ff ffa6 	bl	800e4ec <_free_r>
 800e5a0:	4625      	mov	r5, r4
 800e5a2:	4628      	mov	r0, r5
 800e5a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5a8:	f000 f850 	bl	800e64c <_malloc_usable_size_r>
 800e5ac:	4284      	cmp	r4, r0
 800e5ae:	4607      	mov	r7, r0
 800e5b0:	d802      	bhi.n	800e5b8 <_realloc_r+0x34>
 800e5b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e5b6:	d812      	bhi.n	800e5de <_realloc_r+0x5a>
 800e5b8:	4621      	mov	r1, r4
 800e5ba:	4640      	mov	r0, r8
 800e5bc:	f7ff f842 	bl	800d644 <_malloc_r>
 800e5c0:	4605      	mov	r5, r0
 800e5c2:	2800      	cmp	r0, #0
 800e5c4:	d0ed      	beq.n	800e5a2 <_realloc_r+0x1e>
 800e5c6:	42bc      	cmp	r4, r7
 800e5c8:	4622      	mov	r2, r4
 800e5ca:	4631      	mov	r1, r6
 800e5cc:	bf28      	it	cs
 800e5ce:	463a      	movcs	r2, r7
 800e5d0:	f7fe fe84 	bl	800d2dc <memcpy>
 800e5d4:	4631      	mov	r1, r6
 800e5d6:	4640      	mov	r0, r8
 800e5d8:	f7ff ff88 	bl	800e4ec <_free_r>
 800e5dc:	e7e1      	b.n	800e5a2 <_realloc_r+0x1e>
 800e5de:	4635      	mov	r5, r6
 800e5e0:	e7df      	b.n	800e5a2 <_realloc_r+0x1e>
	...

0800e5e4 <_read_r>:
 800e5e4:	b538      	push	{r3, r4, r5, lr}
 800e5e6:	4d07      	ldr	r5, [pc, #28]	; (800e604 <_read_r+0x20>)
 800e5e8:	4604      	mov	r4, r0
 800e5ea:	4608      	mov	r0, r1
 800e5ec:	4611      	mov	r1, r2
 800e5ee:	2200      	movs	r2, #0
 800e5f0:	602a      	str	r2, [r5, #0]
 800e5f2:	461a      	mov	r2, r3
 800e5f4:	f7f2 f985 	bl	8000902 <_read>
 800e5f8:	1c43      	adds	r3, r0, #1
 800e5fa:	d102      	bne.n	800e602 <_read_r+0x1e>
 800e5fc:	682b      	ldr	r3, [r5, #0]
 800e5fe:	b103      	cbz	r3, 800e602 <_read_r+0x1e>
 800e600:	6023      	str	r3, [r4, #0]
 800e602:	bd38      	pop	{r3, r4, r5, pc}
 800e604:	200019a0 	.word	0x200019a0

0800e608 <_fstat_r>:
 800e608:	b538      	push	{r3, r4, r5, lr}
 800e60a:	4d07      	ldr	r5, [pc, #28]	; (800e628 <_fstat_r+0x20>)
 800e60c:	2300      	movs	r3, #0
 800e60e:	4604      	mov	r4, r0
 800e610:	4608      	mov	r0, r1
 800e612:	4611      	mov	r1, r2
 800e614:	602b      	str	r3, [r5, #0]
 800e616:	f7f2 f99d 	bl	8000954 <_fstat>
 800e61a:	1c43      	adds	r3, r0, #1
 800e61c:	d102      	bne.n	800e624 <_fstat_r+0x1c>
 800e61e:	682b      	ldr	r3, [r5, #0]
 800e620:	b103      	cbz	r3, 800e624 <_fstat_r+0x1c>
 800e622:	6023      	str	r3, [r4, #0]
 800e624:	bd38      	pop	{r3, r4, r5, pc}
 800e626:	bf00      	nop
 800e628:	200019a0 	.word	0x200019a0

0800e62c <_isatty_r>:
 800e62c:	b538      	push	{r3, r4, r5, lr}
 800e62e:	4d06      	ldr	r5, [pc, #24]	; (800e648 <_isatty_r+0x1c>)
 800e630:	2300      	movs	r3, #0
 800e632:	4604      	mov	r4, r0
 800e634:	4608      	mov	r0, r1
 800e636:	602b      	str	r3, [r5, #0]
 800e638:	f7f2 f99c 	bl	8000974 <_isatty>
 800e63c:	1c43      	adds	r3, r0, #1
 800e63e:	d102      	bne.n	800e646 <_isatty_r+0x1a>
 800e640:	682b      	ldr	r3, [r5, #0]
 800e642:	b103      	cbz	r3, 800e646 <_isatty_r+0x1a>
 800e644:	6023      	str	r3, [r4, #0]
 800e646:	bd38      	pop	{r3, r4, r5, pc}
 800e648:	200019a0 	.word	0x200019a0

0800e64c <_malloc_usable_size_r>:
 800e64c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e650:	1f18      	subs	r0, r3, #4
 800e652:	2b00      	cmp	r3, #0
 800e654:	bfbc      	itt	lt
 800e656:	580b      	ldrlt	r3, [r1, r0]
 800e658:	18c0      	addlt	r0, r0, r3
 800e65a:	4770      	bx	lr

0800e65c <_init>:
 800e65c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e65e:	bf00      	nop
 800e660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e662:	bc08      	pop	{r3}
 800e664:	469e      	mov	lr, r3
 800e666:	4770      	bx	lr

0800e668 <_fini>:
 800e668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e66a:	bf00      	nop
 800e66c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e66e:	bc08      	pop	{r3}
 800e670:	469e      	mov	lr, r3
 800e672:	4770      	bx	lr
