Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar  6 06:22:42 2024
| Host         : DESKTOP-21LHLN4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.931        0.000                      0                 1493        0.017        0.000                      0                 1493        4.020        0.000                       0                   685  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.931        0.000                      0                 1442        0.017        0.000                      0                 1442        4.020        0.000                       0                   685  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.912        0.000                      0                   51        0.957        0.000                      0                   51  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 3.049ns (52.214%)  route 2.790ns (47.786%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.699     2.993    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.736     4.185    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/Q[2]
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.309 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/r_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.309    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/S[1]
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.859 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.859    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.973 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.973    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__0_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.087 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.087    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__2/O[3]
                         net (fo=1, routed)           1.173     6.573    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2[16]
    SLICE_X30Y95         LUT6 (Prop_lut6_I2_O)        0.306     6.879 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.879    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_i_3_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.412 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.412    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.641 f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__1/CO[2]
                         net (fo=33, routed)          0.881     8.522    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__1_n_1
    SLICE_X33Y93         LUT3 (Prop_lut3_I0_O)        0.310     8.832 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.832    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[7]_i_1_n_0
    SLICE_X33Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.479    12.658    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X33Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[7]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y93         FDCE (Setup_fdce_C_D)        0.031    12.764    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/o_sec_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 3.049ns (52.249%)  route 2.786ns (47.751%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.699     2.993    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.736     4.185    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/Q[2]
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.309 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/r_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.309    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/S[1]
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.859 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.859    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.973 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.973    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__0_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.087 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.087    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__2/O[3]
                         net (fo=1, routed)           1.173     6.573    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2[16]
    SLICE_X30Y95         LUT6 (Prop_lut6_I2_O)        0.306     6.879 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.879    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_i_3_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.412 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.412    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.641 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__1/CO[2]
                         net (fo=33, routed)          0.877     8.518    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__1_n_1
    SLICE_X33Y93         LUT2 (Prop_lut2_I0_O)        0.310     8.828 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/o_sec_tick_i_1/O
                         net (fo=1, routed)           0.000     8.828    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/o_sec_tick_i_1_n_0
    SLICE_X33Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/o_sec_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.479    12.658    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X33Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/o_sec_tick_reg/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y93         FDCE (Setup_fdce_C_D)        0.029    12.762    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/o_sec_tick_reg
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 3.044ns (52.173%)  route 2.790ns (47.827%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.699     2.993    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.736     4.185    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/Q[2]
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.309 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/r_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.309    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/S[1]
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.859 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.859    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.973 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.973    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__0_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.087 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.087    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__2/O[3]
                         net (fo=1, routed)           1.173     6.573    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2[16]
    SLICE_X30Y95         LUT6 (Prop_lut6_I2_O)        0.306     6.879 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.879    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_i_3_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.412 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.412    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.641 f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__1/CO[2]
                         net (fo=33, routed)          0.881     8.522    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__1_n_1
    SLICE_X33Y93         LUT3 (Prop_lut3_I0_O)        0.305     8.827 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.827    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[8]_i_1_n_0
    SLICE_X33Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.479    12.658    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X33Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[8]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y93         FDCE (Setup_fdce_C_D)        0.075    12.808    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 3.043ns (52.200%)  route 2.786ns (47.800%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.699     2.993    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.736     4.185    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/Q[2]
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.309 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/r_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.309    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/S[1]
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.859 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.859    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.973 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.973    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__0_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.087 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.087    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__2/O[3]
                         net (fo=1, routed)           1.173     6.573    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2[16]
    SLICE_X30Y95         LUT6 (Prop_lut6_I2_O)        0.306     6.879 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.879    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_i_3_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.412 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.412    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.641 f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__1/CO[2]
                         net (fo=33, routed)          0.877     8.518    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__1_n_1
    SLICE_X33Y93         LUT3 (Prop_lut3_I0_O)        0.304     8.822 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.822    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[0]_i_1_n_0
    SLICE_X33Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.479    12.658    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X33Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[0]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y93         FDCE (Setup_fdce_C_D)        0.075    12.808    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 2.295ns (39.102%)  route 3.574ns (60.898%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           0.776     4.381    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X30Y101        LUT3 (Prop_lut3_I1_O)        0.321     4.702 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.476     5.177    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X26Y100        LUT6 (Prop_lut6_I3_O)        0.355     5.532 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.769     6.302    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y102        LUT3 (Prop_lut3_I2_O)        0.120     6.422 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.570     6.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y102        LUT4 (Prop_lut4_I3_O)        0.327     7.319 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.319    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X28Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.743 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.984     8.726    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X31Y102        LUT3 (Prop_lut3_I0_O)        0.329     9.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X31Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.700    12.879    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.282    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X31Y102        FDRE (Setup_fdre_C_D)        0.075    13.082    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 3.049ns (52.230%)  route 2.789ns (47.770%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.699     2.993    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.736     4.185    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/Q[2]
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.309 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/r_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.309    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/S[1]
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.859 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.859    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.973 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.973    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__0_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.087 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.087    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__2/O[3]
                         net (fo=1, routed)           1.173     6.573    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2[16]
    SLICE_X30Y95         LUT6 (Prop_lut6_I2_O)        0.306     6.879 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.879    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_i_3_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.412 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.412    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.641 f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__1/CO[2]
                         net (fo=33, routed)          0.879     8.521    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__1_n_1
    SLICE_X31Y100        LUT3 (Prop_lut3_I0_O)        0.310     8.831 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[27]_i_1/O
                         net (fo=1, routed)           0.000     8.831    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[27]_i_1_n_0
    SLICE_X31Y100        FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.700    12.879    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X31Y100        FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[27]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y100        FDCE (Setup_fdce_C_D)        0.031    12.885    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[27]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 3.077ns (52.458%)  route 2.789ns (47.542%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.699     2.993    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.736     4.185    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/Q[2]
    SLICE_X29Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.309 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/r_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.309    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/S[1]
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.859 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.859    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.973 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.973    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__0_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.087 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.087    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__1_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2_carry__2/O[3]
                         net (fo=1, routed)           1.173     6.573    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count2[16]
    SLICE_X30Y95         LUT6 (Prop_lut6_I2_O)        0.306     6.879 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.879    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_i_3_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.412 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.412    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__0_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.641 f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__1/CO[2]
                         net (fo=33, routed)          0.879     8.521    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count1_carry__1_n_1
    SLICE_X31Y100        LUT3 (Prop_lut3_I0_O)        0.338     8.859 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[28]_i_1/O
                         net (fo=1, routed)           0.000     8.859    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[28]_i_1_n_0
    SLICE_X31Y100        FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.700    12.879    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X31Y100        FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[28]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y100        FDCE (Setup_fdce_C_D)        0.075    12.929    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[28]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 1.222ns (23.737%)  route 3.926ns (76.263%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.888     3.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.478     3.660 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.342     5.002    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X34Y101        LUT2 (Prop_lut2_I0_O)        0.295     5.297 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.839     6.137    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X28Y101        LUT4 (Prop_lut4_I2_O)        0.117     6.254 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=12, routed)          0.694     6.948    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X28Y100        LUT4 (Prop_lut4_I0_O)        0.332     7.280 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           1.050     8.330    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X33Y95         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.479    12.658    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X33Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.428    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 1.222ns (23.737%)  route 3.926ns (76.263%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.888     3.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.478     3.660 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.342     5.002    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X34Y101        LUT2 (Prop_lut2_I0_O)        0.295     5.297 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.839     6.137    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X28Y101        LUT4 (Prop_lut4_I2_O)        0.117     6.254 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=12, routed)          0.694     6.948    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X28Y100        LUT4 (Prop_lut4_I0_O)        0.332     7.280 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           1.050     8.330    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X33Y95         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.479    12.658    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X33Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.428    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 1.222ns (23.737%)  route 3.926ns (76.263%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.888     3.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.478     3.660 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.342     5.002    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X34Y101        LUT2 (Prop_lut2_I0_O)        0.295     5.297 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.839     6.137    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X28Y101        LUT4 (Prop_lut4_I2_O)        0.117     6.254 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=12, routed)          0.694     6.948    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X28Y100        LUT4 (Prop_lut4_I0_O)        0.332     7.280 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           1.050     8.330    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X33Y95         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.479    12.658    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X33Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.428    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  4.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.557%)  route 0.132ns (41.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.659     0.995    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[26]/Q
                         net (fo=1, routed)           0.132     1.268    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2[26]
    SLICE_X30Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.313 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.313    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X30Y99         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.845     1.211    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120     1.296    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.574     0.910    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.115     1.166    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.319%)  route 0.184ns (49.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.659     0.995    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[28]/Q
                         net (fo=1, routed)           0.184     1.320    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2[28]
    SLICE_X30Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.365 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.365    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X30Y99         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.845     1.211    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     1.297    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.984%)  route 0.172ns (48.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.656     0.992    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[18]/Q
                         net (fo=1, routed)           0.172     1.305    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2[18]
    SLICE_X28Y98         LUT5 (Prop_lut5_I2_O)        0.045     1.350 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.350    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X28Y98         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.845     1.211    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.558     0.894    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y94         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.113     1.148    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.577     0.913    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.103     1.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.046    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.558     0.894    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y94         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.113     1.148    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.036    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.577     0.913    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q
                         net (fo=3, routed)           0.066     1.120    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/Q[29]
    SLICE_X30Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.165 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     1.165    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X30Y99         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.845     1.211    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     1.047    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.114%)  route 0.236ns (55.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.659     0.995    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2_reg[31]/Q
                         net (fo=1, routed)           0.236     1.372    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/slv_reg2[31]
    SLICE_X30Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.417 r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000     1.417    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X30Y99         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.845     1.211    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     1.297    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.554     0.890    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y86         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.086    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X33Y86         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.820     1.186    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y86         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.890    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.075     0.965    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.957ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.580ns (16.536%)  route 2.927ns (83.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.695     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.345     4.790    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.914 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         1.583     6.496    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/SR[0]
    SLICE_X28Y95         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.525    12.704    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X28Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[11]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X28Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.409    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.580ns (16.536%)  route 2.927ns (83.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.695     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.345     4.790    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.914 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         1.583     6.496    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/SR[0]
    SLICE_X28Y95         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.525    12.704    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X28Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[12]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X28Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.409    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.580ns (16.536%)  route 2.927ns (83.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.695     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.345     4.790    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.914 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         1.583     6.496    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/SR[0]
    SLICE_X28Y95         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.525    12.704    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X28Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[13]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X28Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.409    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.580ns (16.536%)  route 2.927ns (83.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.695     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.345     4.790    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.914 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         1.583     6.496    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/SR[0]
    SLICE_X28Y95         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.525    12.704    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X28Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[14]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X28Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.409    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.580ns (16.536%)  route 2.927ns (83.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.695     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.345     4.790    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.914 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         1.583     6.496    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/SR[0]
    SLICE_X28Y95         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.525    12.704    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X28Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[15]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X28Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.409    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.580ns (16.536%)  route 2.927ns (83.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.695     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.345     4.790    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.914 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         1.583     6.496    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/SR[0]
    SLICE_X28Y95         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.525    12.704    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X28Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[16]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X28Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.409    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.580ns (16.536%)  route 2.927ns (83.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.695     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.345     4.790    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.914 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         1.583     6.496    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/SR[0]
    SLICE_X28Y95         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.525    12.704    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X28Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[17]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X28Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.409    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[17]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.580ns (16.536%)  route 2.927ns (83.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.695     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.345     4.790    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.914 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         1.583     6.496    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/SR[0]
    SLICE_X28Y95         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.525    12.704    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X28Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[18]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X28Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.409    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[18]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.580ns (17.267%)  route 2.779ns (82.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.695     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.345     4.790    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.914 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         1.434     6.348    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/SR[0]
    SLICE_X31Y100        FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.700    12.879    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X31Y100        FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[25]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    12.449    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.580ns (17.267%)  route 2.779ns (82.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.695     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.345     4.790    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.914 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         1.434     6.348    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/SR[0]
    SLICE_X31Y100        FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.700    12.879    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X31Y100        FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[26]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y100        FDCE (Recov_fdce_C_CLR)     -0.405    12.449    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[26]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  6.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.460%)  route 0.723ns (79.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.573     0.909    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.536     1.585    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.630 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         0.187     1.818    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/SR[0]
    SLICE_X32Y97         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.826     1.192    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[19]/C
                         clock pessimism             -0.264     0.928    
    SLICE_X32Y97         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.460%)  route 0.723ns (79.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.573     0.909    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.536     1.585    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.630 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         0.187     1.818    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/SR[0]
    SLICE_X32Y97         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.826     1.192    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[20]/C
                         clock pessimism             -0.264     0.928    
    SLICE_X32Y97         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.460%)  route 0.723ns (79.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.573     0.909    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.536     1.585    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.630 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         0.187     1.818    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/SR[0]
    SLICE_X32Y97         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.826     1.192    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[21]/C
                         clock pessimism             -0.264     0.928    
    SLICE_X32Y97         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.460%)  route 0.723ns (79.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.573     0.909    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.536     1.585    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.630 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         0.187     1.818    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/SR[0]
    SLICE_X32Y97         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.826     1.192    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[22]/C
                         clock pessimism             -0.264     0.928    
    SLICE_X32Y97         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.460%)  route 0.723ns (79.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.573     0.909    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.536     1.585    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.630 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         0.187     1.818    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/SR[0]
    SLICE_X32Y97         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.826     1.192    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[23]/C
                         clock pessimism             -0.264     0.928    
    SLICE_X32Y97         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.460%)  route 0.723ns (79.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.573     0.909    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.536     1.585    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.630 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         0.187     1.818    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/SR[0]
    SLICE_X32Y97         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.826     1.192    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[24]/C
                         clock pessimism             -0.264     0.928    
    SLICE_X32Y97         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.240%)  route 0.733ns (79.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.573     0.909    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.536     1.585    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.630 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         0.197     1.828    design_1_i/watch_top_0/inst/u_watch_op/SR[0]
    SLICE_X33Y96         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.825     1.191    design_1_i/watch_top_0/inst/u_watch_op/s00_axi_aclk
    SLICE_X33Y96         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[1]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X33Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.240%)  route 0.733ns (79.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.573     0.909    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.536     1.585    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.630 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         0.197     1.828    design_1_i/watch_top_0/inst/u_watch_op/SR[0]
    SLICE_X33Y96         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.825     1.191    design_1_i/watch_top_0/inst/u_watch_op/s00_axi_aclk
    SLICE_X33Y96         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[2]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X33Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.240%)  route 0.733ns (79.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.573     0.909    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.536     1.585    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.630 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         0.197     1.828    design_1_i/watch_top_0/inst/u_watch_op/SR[0]
    SLICE_X33Y96         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.825     1.191    design_1_i/watch_top_0/inst/u_watch_op/s00_axi_aclk
    SLICE_X33Y96         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[3]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X33Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.240%)  route 0.733ns (79.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.573     0.909    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X31Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.536     1.585    design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.630 f  design_1_i/watch_top_0/inst/AXI4_Lite_IP_v1_0_inst/AXI4_Lite_IP_v1_0_S00_AXI_inst/o_hour[0]_i_3/O
                         net (fo=189, routed)         0.197     1.828    design_1_i/watch_top_0/inst/u_watch_op/SR[0]
    SLICE_X33Y96         FDCE                                         f  design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.825     1.191    design_1_i/watch_top_0/inst/u_watch_op/s00_axi_aclk
    SLICE_X33Y96         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[4]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X33Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.993    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.956ns  (logic 0.124ns (6.340%)  route 1.832ns (93.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.289     1.289    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X30Y87         LUT1 (Prop_lut1_I0_O)        0.124     1.413 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.543     1.956    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y86         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.474     2.653    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y86         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.045ns (6.181%)  route 0.683ns (93.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.439     0.439    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X30Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.484 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.244     0.728    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y86         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.820     1.186    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y86         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.501ns  (logic 5.020ns (59.057%)  route 3.480ns (40.943%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          3.480     5.011    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.490     8.501 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.501    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.489ns (59.906%)  route 0.996ns (40.094%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          0.996     1.294    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.191     2.485 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.485    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.238ns  (logic 3.956ns (42.825%)  route 5.282ns (57.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.652     2.946    design_1_i/watch_top_0/inst/u_watch_op/s00_axi_aclk
    SLICE_X35Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     3.402 r  design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[0]/Q
                         net (fo=8, routed)           5.282     8.684    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.184 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.184    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/watch_top_0/inst/u_watch_op/o_sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.582ns  (logic 4.099ns (47.764%)  route 4.483ns (52.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.651     2.945    design_1_i/watch_top_0/inst/u_watch_op/s00_axi_aclk
    SLICE_X32Y91         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/o_sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_1_i/watch_top_0/inst/u_watch_op/o_sec_reg[0]/Q
                         net (fo=9, routed)           4.483     7.946    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581    11.527 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.527    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/watch_top_0/inst/u_watch_op/o_min_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.539ns  (logic 4.101ns (48.025%)  route 4.438ns (51.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.650     2.944    design_1_i/watch_top_0/inst/u_watch_op/s00_axi_aclk
    SLICE_X32Y90         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/o_min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDCE (Prop_fdce_C_Q)         0.518     3.462 r  design_1_i/watch_top_0/inst/u_watch_op/o_min_reg[0]/Q
                         net (fo=9, routed)           4.438     7.900    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.583    11.483 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.483    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/watch_top_0/inst/u_watch_op/o_min_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.156ns  (logic 1.447ns (45.852%)  route 1.709ns (54.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.557     0.893    design_1_i/watch_top_0/inst/u_watch_op/s00_axi_aclk
    SLICE_X32Y90         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/o_min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDCE (Prop_fdce_C_Q)         0.164     1.057 r  design_1_i/watch_top_0/inst/u_watch_op/o_min_reg[0]/Q
                         net (fo=9, routed)           1.709     2.766    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.283     4.049 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.049    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/watch_top_0/inst/u_watch_op/o_sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.199ns  (logic 1.445ns (45.181%)  route 1.754ns (54.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.557     0.893    design_1_i/watch_top_0/inst/u_watch_op/s00_axi_aclk
    SLICE_X32Y91         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/o_sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.164     1.057 r  design_1_i/watch_top_0/inst/u_watch_op/o_sec_reg[0]/Q
                         net (fo=9, routed)           1.754     2.810    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     4.092 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.092    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.377ns  (logic 1.342ns (39.749%)  route 2.035ns (60.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.558     0.894    design_1_i/watch_top_0/inst/u_watch_op/s00_axi_aclk
    SLICE_X35Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  design_1_i/watch_top_0/inst/u_watch_op/o_hour_reg[0]/Q
                         net (fo=8, routed)           2.035     3.070    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.201     4.271 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.271    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.591ns  (logic 1.680ns (30.053%)  route 3.910ns (69.947%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          3.910     5.441    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.150     5.591 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[26]_i_1/O
                         net (fo=1, routed)           0.000     5.591    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[26]_i_1_n_0
    SLICE_X31Y100        FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.700     2.879    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X31Y100        FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[26]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.589ns  (logic 1.680ns (30.064%)  route 3.908ns (69.936%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          3.908     5.439    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.150     5.589 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[28]_i_1/O
                         net (fo=1, routed)           0.000     5.589    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[28]_i_1_n_0
    SLICE_X31Y100        FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.700     2.879    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X31Y100        FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[28]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.654ns (29.726%)  route 3.910ns (70.274%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          3.910     5.441    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.124     5.565 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[25]_i_1/O
                         net (fo=1, routed)           0.000     5.565    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[25]_i_1_n_0
    SLICE_X31Y100        FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.700     2.879    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X31Y100        FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[25]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.563ns  (logic 1.654ns (29.737%)  route 3.908ns (70.263%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          3.908     5.439    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.124     5.563 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[27]_i_1/O
                         net (fo=1, routed)           0.000     5.563    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[27]_i_1_n_0
    SLICE_X31Y100        FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.700     2.879    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X31Y100        FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[27]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.553ns  (logic 1.676ns (30.182%)  route 3.877ns (69.818%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          3.877     5.407    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I1_O)        0.146     5.553 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[9]_i_1/O
                         net (fo=1, routed)           0.000     5.553    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[9]_i_1_n_0
    SLICE_X30Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.525     2.704    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X30Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[9]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.531ns  (logic 1.654ns (29.904%)  route 3.877ns (70.096%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          3.877     5.407    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I1_O)        0.124     5.531 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[10]_i_1/O
                         net (fo=1, routed)           0.000     5.531    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[10]_i_1_n_0
    SLICE_X30Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.525     2.704    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X30Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[10]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.465ns  (logic 1.684ns (30.818%)  route 3.781ns (69.182%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          3.781     5.311    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.154     5.465 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[16]_i_1/O
                         net (fo=1, routed)           0.000     5.465    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[16]_i_1_n_0
    SLICE_X28Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.525     2.704    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X28Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[16]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.455ns  (logic 1.680ns (30.798%)  route 3.775ns (69.202%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          3.775     5.305    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.150     5.455 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[18]_i_1/O
                         net (fo=1, routed)           0.000     5.455    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[18]_i_1_n_0
    SLICE_X28Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.525     2.704    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X28Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[18]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 1.654ns (30.436%)  route 3.781ns (69.564%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          3.781     5.311    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.435 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[15]_i_1/O
                         net (fo=1, routed)           0.000     5.435    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[15]_i_1_n_0
    SLICE_X28Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.525     2.704    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X28Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[15]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.429ns  (logic 1.654ns (30.466%)  route 3.775ns (69.534%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          3.775     5.305    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.124     5.429 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[17]_i_1/O
                         net (fo=1, routed)           0.000     5.429    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[17]_i_1_n_0
    SLICE_X28Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         1.525     2.704    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X28Y95         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.340ns (20.087%)  route 1.355ns (79.913%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          1.355     1.652    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.043     1.695 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[24]_i_1/O
                         net (fo=1, routed)           0.000     1.695    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[24]_i_1_n_0
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.826     1.192    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[24]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.342ns (20.181%)  route 1.355ns (79.819%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          1.355     1.652    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.045     1.697 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[23]_i_1/O
                         net (fo=1, routed)           0.000     1.697    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[23]_i_1_n_0
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.826     1.192    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[23]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.806ns  (logic 0.342ns (18.960%)  route 1.464ns (81.040%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          1.464     1.761    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.045     1.806 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[21]_i_1/O
                         net (fo=1, routed)           0.000     1.806    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[21]_i_1_n_0
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.826     1.192    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[21]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.344ns (19.050%)  route 1.464ns (80.950%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          1.464     1.761    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.047     1.808 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[22]_i_1/O
                         net (fo=1, routed)           0.000     1.808    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[22]_i_1_n_0
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.826     1.192    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[22]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.835ns  (logic 0.341ns (18.611%)  route 1.493ns (81.389%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          1.493     1.791    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.044     1.835 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[20]_i_1/O
                         net (fo=1, routed)           0.000     1.835    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[20]_i_1_n_0
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.826     1.192    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[20]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.836ns  (logic 0.342ns (18.656%)  route 1.493ns (81.344%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          1.493     1.791    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.045     1.836 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.836    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[19]_i_1_n_0
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.826     1.192    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X32Y97         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[19]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.840ns  (logic 0.342ns (18.616%)  route 1.497ns (81.384%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          1.497     1.795    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I1_O)        0.045     1.840 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.840    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[5]_i_1_n_0
    SLICE_X30Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.844     1.210    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X30Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[5]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.346ns (18.793%)  route 1.497ns (81.207%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          1.497     1.795    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I1_O)        0.049     1.844 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.844    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[6]_i_1_n_0
    SLICE_X30Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.844     1.210    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X30Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[6]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.342ns (18.525%)  route 1.506ns (81.475%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          1.506     1.804    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I1_O)        0.045     1.849 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.849    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[3]_i_1_n_0
    SLICE_X30Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.844     1.210    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X30Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.853ns  (logic 0.346ns (18.701%)  route 1.506ns (81.299%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=34, routed)          1.506     1.804    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/sw[0]
    SLICE_X30Y93         LUT3 (Prop_lut3_I1_O)        0.049     1.853 r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.853    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count[4]_i_1_n_0
    SLICE_X30Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=685, routed)         0.844     1.210    design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/s00_axi_aclk
    SLICE_X30Y93         FDCE                                         r  design_1_i/watch_top_0/inst/u_watch_op/u_sec_generator/r_count_reg[4]/C





