// Seed: 1536247112
module module_0 (
    input wor id_0,
    input wand id_1,
    output supply0 id_2,
    output wand id_3,
    input wor id_4,
    output tri id_5,
    output uwire id_6,
    output supply0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    output uwire id_10,
    input wand id_11,
    input tri1 id_12,
    output wor id_13,
    input uwire id_14,
    output supply1 id_15,
    output tri id_16,
    output wor id_17,
    output supply0 id_18,
    output supply1 id_19,
    output supply0 id_20
);
  assign id_13 = id_14;
  assign id_6  = 1;
  wire id_22;
  wire id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34, id_35;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output wire id_2,
    input supply0 id_3,
    output wor id_4
);
  assign id_4 = 1;
  assign id_2 = id_3;
  tri0 id_6, id_7, id_8 = id_7 && 1;
  module_0(
      id_1,
      id_0,
      id_4,
      id_2,
      id_3,
      id_4,
      id_4,
      id_2,
      id_3,
      id_2,
      id_4,
      id_0,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_4
  );
  wor id_9 = 1;
  tri id_10;
  assign id_10 = id_9;
endmodule
