<stg><name>encode</name>


<trans_list>

<trans id="542" from="1" to="2">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="2" to="3">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="3" to="4">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="4" to="5">
<condition id="90">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="4" to="8">
<condition id="89">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="5" to="6">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="6" to="7">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="7" to="4">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="8" to="9">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="9" to="10">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="10" to="11">
<condition id="101">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="10" to="12">
<condition id="100">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="11" to="10">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="12" to="13">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="13" to="14">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="14" to="15">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="15" to="16">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="16" to="17">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="17" to="18">
<condition id="113">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="17" to="23">
<condition id="112">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="18" to="19">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="19" to="20">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="20" to="21">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="21" to="22">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="22" to="17">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="23" to="24">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="24" to="25">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="25" to="26">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="26" to="27">
<condition id="126">
<or_exp><and_exp><literal name="tmp_67_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="26" to="28">
<condition id="127">
<or_exp><and_exp><literal name="tmp_67_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="27" to="28">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="28" to="26">
<condition id="131">
<or_exp><and_exp><literal name="tmp_67_i" val="1"/>
<literal name="tmp_71_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="28" to="29">
<condition id="132">
<or_exp><and_exp><literal name="tmp_67_i" val="0"/>
</and_exp><and_exp><literal name="tmp_71_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="29" to="30">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="30" to="31">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="31" to="32">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="32" to="33">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="33" to="34">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="34" to="35">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="35" to="36">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="36" to="37">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="37" to="38">
<condition id="144">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="37" to="43">
<condition id="143">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="38" to="39">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="39" to="40">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="40" to="41">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="41" to="42">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="42" to="37">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="43" to="44">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="44" to="45">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="45" to="46">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="46" to="47">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="47" to="48">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="48" to="49">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="49" to="50">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="50" to="51">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="51" to="52">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="52" to="53">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="53" to="54">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="54" to="55">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32">
<![CDATA[
:13  %tqmf_load_1 = load i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name="tqmf_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32">
<![CDATA[
:6  %tqmf_load = load i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="tqmf_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32">
<![CDATA[
:13  %tqmf_load_1 = load i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name="tqmf_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %xin1) nounwind, !map !420

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %xin2) nounwind, !map !426

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !430

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @encode_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %xin2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %xin2) nounwind

]]></node>
<StgValue><ssdm name="xin2_read"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %xin1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %xin1) nounwind

]]></node>
<StgValue><ssdm name="xin1_read"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32">
<![CDATA[
:6  %tqmf_load = load i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="tqmf_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
:7  %p_shl = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %tqmf_load, i4 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="37" op_0_bw="36">
<![CDATA[
:8  %p_shl_cast = sext i36 %p_shl to i37

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:9  %p_shl1 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tqmf_load, i2 0)

]]></node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="37" op_0_bw="34">
<![CDATA[
:10  %p_shl1_cast = sext i34 %p_shl1 to i37

]]></node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:11  %xa = sub i37 %p_shl_cast, %p_shl1_cast

]]></node>
<StgValue><ssdm name="xa"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="50" op_0_bw="37">
<![CDATA[
:12  %xa_cast = sext i37 %xa to i50

]]></node>
<StgValue><ssdm name="xa_cast"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="39" op_0_bw="32">
<![CDATA[
:14  %tmp_3_cast = sext i32 %tqmf_load_1 to i39

]]></node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:15  %xb = mul i39 %tmp_3_cast, -44

]]></node>
<StgValue><ssdm name="xb"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="50" op_0_bw="39">
<![CDATA[
:16  %xb_cast = sext i39 %xb to i50

]]></node>
<StgValue><ssdm name="xb_cast"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %tqmf_ptr_0_rec = phi i5 [ 2, %0 ], [ %phitmp, %2 ]

]]></node>
<StgValue><ssdm name="tqmf_ptr_0_rec"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %i = phi i4 [ 0, %0 ], [ %i_2, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
:2  %xa1 = phi i50 [ %xa_cast, %0 ], [ %xa_2, %2 ]

]]></node>
<StgValue><ssdm name="xa1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
:3  %xb1 = phi i50 [ %xb_cast, %0 ], [ %xb_2, %2 ]

]]></node>
<StgValue><ssdm name="xb1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="5">
<![CDATA[
:4  %tqmf_ptr_0_rec_cast = zext i5 %tqmf_ptr_0_rec to i64

]]></node>
<StgValue><ssdm name="tqmf_ptr_0_rec_cast"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %h_addr = getelementptr [24 x i15]* @h, i64 0, i64 %tqmf_ptr_0_rec_cast

]]></node>
<StgValue><ssdm name="h_addr"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %tqmf_addr = getelementptr [24 x i32]* @tqmf, i64 0, i64 %tqmf_ptr_0_rec_cast

]]></node>
<StgValue><ssdm name="tqmf_addr"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %exitcond2 = icmp eq i4 %i, -6

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %i_2 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %exitcond2, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tqmf_ptr_0_sum1 = or i5 %tqmf_ptr_0_rec, 1

]]></node>
<StgValue><ssdm name="tqmf_ptr_0_sum1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="5">
<![CDATA[
:1  %tqmf_ptr_0_sum1_cast = zext i5 %tqmf_ptr_0_sum1 to i64

]]></node>
<StgValue><ssdm name="tqmf_ptr_0_sum1_cast"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %tqmf_ptr = getelementptr [24 x i32]* @tqmf, i64 0, i64 %tqmf_ptr_0_sum1_cast

]]></node>
<StgValue><ssdm name="tqmf_ptr"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="5">
<![CDATA[
:3  %tqmf_load_4 = load i32* %tqmf_addr, align 8

]]></node>
<StgValue><ssdm name="tqmf_load_4"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %h_ptr = getelementptr [24 x i15]* @h, i64 0, i64 %tqmf_ptr_0_sum1_cast

]]></node>
<StgValue><ssdm name="h_ptr"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="15" op_0_bw="5">
<![CDATA[
:6  %h_load = load i15* %h_addr, align 4

]]></node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="5">
<![CDATA[
:11  %tqmf_ptr_load = load i32* %tqmf_ptr, align 4

]]></node>
<StgValue><ssdm name="tqmf_ptr_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="15" op_0_bw="5">
<![CDATA[
:13  %h_ptr_load = load i15* %h_ptr, align 2

]]></node>
<StgValue><ssdm name="h_ptr_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:18  %phitmp = add i5 %tqmf_ptr_0_rec, 2

]]></node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32">
<![CDATA[
:0  %tqmf_load_2 = load i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 22), align 8

]]></node>
<StgValue><ssdm name="tqmf_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="97" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="5">
<![CDATA[
:3  %tqmf_load_4 = load i32* %tqmf_addr, align 8

]]></node>
<StgValue><ssdm name="tqmf_load_4"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="15" op_0_bw="5">
<![CDATA[
:6  %h_load = load i15* %h_addr, align 4

]]></node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="5">
<![CDATA[
:11  %tqmf_ptr_load = load i32* %tqmf_ptr, align 4

]]></node>
<StgValue><ssdm name="tqmf_ptr_load"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="15" op_0_bw="5">
<![CDATA[
:13  %h_ptr_load = load i15* %h_ptr, align 2

]]></node>
<StgValue><ssdm name="h_ptr_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="46" op_0_bw="32">
<![CDATA[
:4  %tmp_cast = sext i32 %tqmf_load_4 to i46

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="46" op_0_bw="15">
<![CDATA[
:7  %tmp_1_cast = sext i15 %h_load to i46

]]></node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:8  %tmp_2 = mul i46 %tmp_1_cast, %tmp_cast

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="46" op_0_bw="32">
<![CDATA[
:12  %tmp_4_cast = sext i32 %tqmf_ptr_load to i46

]]></node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="46" op_0_bw="15">
<![CDATA[
:14  %tmp_7_cast = sext i15 %h_ptr_load to i46

]]></node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:15  %tmp_s = mul i46 %tmp_7_cast, %tmp_4_cast

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="50" op_0_bw="46">
<![CDATA[
:9  %tmp_2_cast = sext i46 %tmp_2 to i50

]]></node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
:10  %xa_2 = add i50 %tmp_2_cast, %xa1

]]></node>
<StgValue><ssdm name="xa_2"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="50" op_0_bw="46">
<![CDATA[
:16  %tmp_10_cast = sext i46 %tmp_s to i50

]]></node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
:17  %xb_2 = add i50 %tmp_10_cast, %xb1

]]></node>
<StgValue><ssdm name="xb_2"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="112" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32">
<![CDATA[
:0  %tqmf_load_2 = load i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 22), align 8

]]></node>
<StgValue><ssdm name="tqmf_load_2"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32">
<![CDATA[
:7  %tqmf_load_3 = load i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 23), align 4

]]></node>
<StgValue><ssdm name="tqmf_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="39" op_0_bw="32">
<![CDATA[
:1  %tmp_5_cast = sext i32 %tqmf_load_2 to i39

]]></node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:2  %tmp_6 = mul i39 -44, %tmp_5_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="50" op_0_bw="39">
<![CDATA[
:3  %tmp_6_cast = sext i39 %tmp_6 to i50

]]></node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
:4  %xa_1 = add i50 %xa1, %tmp_6_cast

]]></node>
<StgValue><ssdm name="xa_1"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="51" op_0_bw="50">
<![CDATA[
:5  %xa_1_cast1 = zext i50 %xa_1 to i51

]]></node>
<StgValue><ssdm name="xa_1_cast1"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="47" op_0_bw="50">
<![CDATA[
:6  %tmp = trunc i50 %xa_1 to i47

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32">
<![CDATA[
:7  %tqmf_load_3 = load i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 23), align 4

]]></node>
<StgValue><ssdm name="tqmf_load_3"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
:8  %p_shl2 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %tqmf_load_3, i4 0)

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="37" op_0_bw="36">
<![CDATA[
:9  %p_shl2_cast = sext i36 %p_shl2 to i37

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:10  %p_shl3 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tqmf_load_3, i2 0)

]]></node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="37" op_0_bw="34">
<![CDATA[
:11  %p_shl3_cast = sext i34 %p_shl3 to i37

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:12  %tmp_9 = sub i37 %p_shl2_cast, %p_shl3_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="50" op_0_bw="37">
<![CDATA[
:13  %tmp_9_cast = sext i37 %tmp_9 to i50

]]></node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
:14  %xb_1 = add i50 %xb1, %tmp_9_cast

]]></node>
<StgValue><ssdm name="xb_1"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="51" op_0_bw="50">
<![CDATA[
:15  %xb_1_cast1 = zext i50 %xb_1 to i51

]]></node>
<StgValue><ssdm name="xb_1_cast1"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="47" op_0_bw="50">
<![CDATA[
:16  %tmp_3 = trunc i50 %xb_1 to i47

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %tqmf_ptr_0_pn_rec = phi i6 [ 0, %3 ], [ %tqmf_ptr1_0_rec, %5 ]

]]></node>
<StgValue><ssdm name="tqmf_ptr_0_pn_rec"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %i_1 = phi i5 [ 0, %3 ], [ %i_3, %5 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="5" op_0_bw="6">
<![CDATA[
:2  %tmp_15 = trunc i6 %tqmf_ptr_0_pn_rec to i5

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %p_sum = add i5 -9, %tmp_15

]]></node>
<StgValue><ssdm name="p_sum"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="5">
<![CDATA[
:4  %p_sum_cast = zext i5 %p_sum to i64

]]></node>
<StgValue><ssdm name="p_sum_cast"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %tqmf_addr_2 = getelementptr [24 x i32]* @tqmf, i64 0, i64 %p_sum_cast

]]></node>
<StgValue><ssdm name="tqmf_addr_2"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %tqmf_ptr1_0_rec = add i6 -1, %tqmf_ptr_0_pn_rec

]]></node>
<StgValue><ssdm name="tqmf_ptr1_0_rec"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %tqmf_ptr_0_sum = add i6 21, %tqmf_ptr_0_pn_rec

]]></node>
<StgValue><ssdm name="tqmf_ptr_0_sum"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="6">
<![CDATA[
:8  %tqmf_ptr_0_sum_cast = zext i6 %tqmf_ptr_0_sum to i64

]]></node>
<StgValue><ssdm name="tqmf_ptr_0_sum_cast"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %tqmf_ptr1 = getelementptr [24 x i32]* @tqmf, i64 0, i64 %tqmf_ptr_0_sum_cast

]]></node>
<StgValue><ssdm name="tqmf_ptr1"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %exitcond = icmp eq i5 %i_1, -10

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:11  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 22, i64 22, i64 22) nounwind

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %i_3 = add i5 1, %i_1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond, label %6, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="5">
<![CDATA[
:0  %tqmf_ptr1_load = load i32* %tqmf_ptr1, align 4

]]></node>
<StgValue><ssdm name="tqmf_ptr1_load"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %xin1_read, i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %xin2_read, i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
:2  %tmp_1 = add i51 %xa_1_cast1, %xb_1_cast1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i51.i32.i32(i51 %tmp_1, i32 15, i32 46)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %tmp_4, i32* @xl, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:5  %tmp_5 = sub i47 %tmp, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %tmp_5, i32 15, i32 46)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %tmp_8, i32* @xh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
:8  %delay_bpl_load = load i32* getelementptr inbounds ([6 x i32]* @delay_bpl, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="delay_bpl_load"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32">
<![CDATA[
:10  %delay_dltx_load = load i32* getelementptr inbounds ([6 x i32]* @delay_dltx, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="delay_dltx_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="156" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="5">
<![CDATA[
:0  %tqmf_ptr1_load = load i32* %tqmf_ptr1, align 4

]]></node>
<StgValue><ssdm name="tqmf_ptr1_load"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1  store i32 %tqmf_ptr1_load, i32* %tqmf_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="159" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
:8  %delay_bpl_load = load i32* getelementptr inbounds ([6 x i32]* @delay_bpl, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="delay_bpl_load"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32">
<![CDATA[
:10  %delay_dltx_load = load i32* getelementptr inbounds ([6 x i32]* @delay_dltx, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="delay_dltx_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_i = sext i32 %delay_bpl_load to i64

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_i_23 = sext i32 %delay_dltx_load to i64

]]></node>
<StgValue><ssdm name="tmp_i_23"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %zl = mul nsw i64 %tmp_i_23, %tmp_i

]]></node>
<StgValue><ssdm name="zl"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="164" st_id="14" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %zl = mul nsw i64 %tmp_i_23, %tmp_i

]]></node>
<StgValue><ssdm name="zl"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="165" st_id="15" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %zl = mul nsw i64 %tmp_i_23, %tmp_i

]]></node>
<StgValue><ssdm name="zl"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %zl1_i = phi i64 [ %zl, %6 ], [ %zl_1, %8 ]

]]></node>
<StgValue><ssdm name="zl1_i"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %dlt_pn_rec_i = phi i3 [ 0, %6 ], [ %p_01_rec_i, %8 ]

]]></node>
<StgValue><ssdm name="dlt_pn_rec_i"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %p_01_rec_i = add i3 %dlt_pn_rec_i, 1

]]></node>
<StgValue><ssdm name="p_01_rec_i"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="64" op_0_bw="3">
<![CDATA[
:3  %p_01_rec_i_cast = zext i3 %p_01_rec_i to i64

]]></node>
<StgValue><ssdm name="p_01_rec_i_cast"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %delay_dltx_addr = getelementptr [6 x i32]* @delay_dltx, i64 0, i64 %p_01_rec_i_cast

]]></node>
<StgValue><ssdm name="delay_dltx_addr"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %delay_bpl_addr = getelementptr [6 x i32]* @delay_bpl, i64 0, i64 %p_01_rec_i_cast

]]></node>
<StgValue><ssdm name="delay_bpl_addr"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %exitcond3 = icmp eq i3 %dlt_pn_rec_i, -3

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond3, label %filtez.exit, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="3">
<![CDATA[
:0  %delay_bpl_load_1 = load i32* %delay_bpl_addr, align 4

]]></node>
<StgValue><ssdm name="delay_bpl_load_1"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="3">
<![CDATA[
:2  %delay_dltx_load_1 = load i32* %delay_dltx_addr, align 4

]]></node>
<StgValue><ssdm name="delay_dltx_load_1"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32">
<![CDATA[
filtez.exit:2  %rlt1_load_1 = load i32* @rlt1, align 4

]]></node>
<StgValue><ssdm name="rlt1_load_1"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32">
<![CDATA[
filtez.exit:3  %al1_load = load i32* @al1, align 4

]]></node>
<StgValue><ssdm name="al1_load"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32">
<![CDATA[
filtez.exit:4  %rlt2_load = load i32* @rlt2, align 4

]]></node>
<StgValue><ssdm name="rlt2_load"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32">
<![CDATA[
filtez.exit:5  %al2_load = load i32* @al2, align 4

]]></node>
<StgValue><ssdm name="al2_load"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit:6  %tmp_19 = shl i32 %rlt1_load_1, 1

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="64" op_0_bw="32">
<![CDATA[
filtez.exit:7  %pl = sext i32 %tmp_19 to i64

]]></node>
<StgValue><ssdm name="pl"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="64" op_0_bw="32">
<![CDATA[
filtez.exit:8  %tmp_i1 = sext i32 %al1_load to i64

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
filtez.exit:9  %pl_1 = mul nsw i64 %tmp_i1, %pl

]]></node>
<StgValue><ssdm name="pl_1"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit:10  %tmp_22 = shl i32 %rlt2_load, 1

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="64" op_0_bw="32">
<![CDATA[
filtez.exit:11  %pl2 = sext i32 %tmp_22 to i64

]]></node>
<StgValue><ssdm name="pl2"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="64" op_0_bw="32">
<![CDATA[
filtez.exit:12  %tmp_63_i1 = sext i32 %al2_load to i64

]]></node>
<StgValue><ssdm name="tmp_63_i1"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
filtez.exit:13  %tmp_64_i1 = mul nsw i64 %tmp_63_i1, %pl2

]]></node>
<StgValue><ssdm name="tmp_64_i1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="190" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="3">
<![CDATA[
:0  %delay_bpl_load_1 = load i32* %delay_bpl_addr, align 4

]]></node>
<StgValue><ssdm name="delay_bpl_load_1"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="3">
<![CDATA[
:2  %delay_dltx_load_1 = load i32* %delay_dltx_addr, align 4

]]></node>
<StgValue><ssdm name="delay_dltx_load_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_64_i = sext i32 %delay_bpl_load_1 to i64

]]></node>
<StgValue><ssdm name="tmp_64_i"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_65_i = sext i32 %delay_dltx_load_1 to i64

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_66_i = mul nsw i64 %tmp_65_i, %tmp_64_i

]]></node>
<StgValue><ssdm name="tmp_66_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="195" st_id="20" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_66_i = mul nsw i64 %tmp_65_i, %tmp_64_i

]]></node>
<StgValue><ssdm name="tmp_66_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="196" st_id="21" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_66_i = mul nsw i64 %tmp_65_i, %tmp_64_i

]]></node>
<StgValue><ssdm name="tmp_66_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="197" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %zl_1 = add nsw i64 %tmp_66_i, %zl1_i

]]></node>
<StgValue><ssdm name="zl_1"/></StgValue>
</operation>

<operation id="198" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="199" st_id="23" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
filtez.exit:9  %pl_1 = mul nsw i64 %tmp_i1, %pl

]]></node>
<StgValue><ssdm name="pl_1"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
filtez.exit:13  %tmp_64_i1 = mul nsw i64 %tmp_63_i1, %pl2

]]></node>
<StgValue><ssdm name="tmp_64_i1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="201" st_id="24" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
filtez.exit:9  %pl_1 = mul nsw i64 %tmp_i1, %pl

]]></node>
<StgValue><ssdm name="pl_1"/></StgValue>
</operation>

<operation id="202" st_id="24" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
filtez.exit:13  %tmp_64_i1 = mul nsw i64 %tmp_63_i1, %pl2

]]></node>
<StgValue><ssdm name="tmp_64_i1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="203" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit:0  %tmp_63_i = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %zl1_i, i32 14, i32 45)

]]></node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="204" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit:1  store i32 %tmp_63_i, i32* @szl, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
filtez.exit:14  %pl_2 = add nsw i64 %tmp_64_i1, %pl_1

]]></node>
<StgValue><ssdm name="pl_2"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit:15  %tmp_66_i1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %pl_2, i32 15, i32 46)

]]></node>
<StgValue><ssdm name="tmp_66_i1"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit:16  store i32 %tmp_66_i1, i32* @spl, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit:17  %tmp_7 = add nsw i32 %tmp_66_i1, %tmp_63_i

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit:18  store i32 %tmp_7, i32* @sl, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit:19  %el_assign = sub nsw i32 %tmp_4, %tmp_7

]]></node>
<StgValue><ssdm name="el_assign"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit:20  store i32 %el_assign, i32* @el, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32">
<![CDATA[
filtez.exit:21  %detl_load = load i32* @detl, align 4

]]></node>
<StgValue><ssdm name="detl_load"/></StgValue>
</operation>

<operation id="213" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
filtez.exit:22  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %el_assign, i32 31)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="214" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit:23  %m = sub nsw i32 0, %el_assign

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="215" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
filtez.exit:24  %n_assign_1 = select i1 %tmp_23, i32 %m, i32 %el_assign

]]></node>
<StgValue><ssdm name="n_assign_1"/></StgValue>
</operation>

<operation id="216" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="47" op_0_bw="32">
<![CDATA[
filtez.exit:25  %tmp_i2_cast = sext i32 %detl_load to i47

]]></node>
<StgValue><ssdm name="tmp_i2_cast"/></StgValue>
</operation>

<operation id="217" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="0">
<![CDATA[
filtez.exit:26  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="218" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %mil_i = phi i5 [ 0, %filtez.exit ], [ %mil, %10 ]

]]></node>
<StgValue><ssdm name="mil_i"/></StgValue>
</operation>

<operation id="219" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp_67_i = icmp ult i5 %mil_i, -2

]]></node>
<StgValue><ssdm name="tmp_67_i"/></StgValue>
</operation>

<operation id="220" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 30, i64 15) nounwind

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %mil = add i5 %mil_i, 1

]]></node>
<StgValue><ssdm name="mil"/></StgValue>
</operation>

<operation id="222" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_67_i, label %10, label %.loopexit.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_67_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_68_i = zext i5 %mil_i to i64

]]></node>
<StgValue><ssdm name="tmp_68_i"/></StgValue>
</operation>

<operation id="224" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_67_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %decis_levl_addr = getelementptr [30 x i15]* @decis_levl, i64 0, i64 %tmp_68_i

]]></node>
<StgValue><ssdm name="decis_levl_addr"/></StgValue>
</operation>

<operation id="225" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_67_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="15" op_0_bw="5">
<![CDATA[
:2  %decis_levl_load = load i15* %decis_levl_addr, align 2

]]></node>
<StgValue><ssdm name="decis_levl_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="226" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="15" op_0_bw="5">
<![CDATA[
:2  %decis_levl_load = load i15* %decis_levl_addr, align 2

]]></node>
<StgValue><ssdm name="decis_levl_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_67_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="47" op_0_bw="15">
<![CDATA[
:3  %tmp_69_i_cast = zext i15 %decis_levl_load to i47

]]></node>
<StgValue><ssdm name="tmp_69_i_cast"/></StgValue>
</operation>

<operation id="228" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_67_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:4  %tmp_70_i = mul i47 %tmp_69_i_cast, %tmp_i2_cast

]]></node>
<StgValue><ssdm name="tmp_70_i"/></StgValue>
</operation>

<operation id="229" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_67_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %tmp_70_i, i32 15, i32 46)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="230" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_67_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_71_i = icmp sgt i32 %n_assign_1, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_71_i"/></StgValue>
</operation>

<operation id="231" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_67_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_71_i, label %9, label %.loopexit.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_67_i" val="0"/>
</and_exp><and_exp><literal name="tmp_71_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="64" op_0_bw="5">
<![CDATA[
.loopexit.i_ifconv:0  %tmp_73_i = zext i5 %mil_i to i64

]]></node>
<StgValue><ssdm name="tmp_73_i"/></StgValue>
</operation>

<operation id="233" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_67_i" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp><and_exp><literal name="tmp_71_i" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.i_ifconv:1  %quant26bt_pos_addr = getelementptr [31 x i6]* @quant26bt_pos, i64 0, i64 %tmp_73_i

]]></node>
<StgValue><ssdm name="quant26bt_pos_addr"/></StgValue>
</operation>

<operation id="234" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_67_i" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp><and_exp><literal name="tmp_71_i" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="6" op_0_bw="5">
<![CDATA[
.loopexit.i_ifconv:2  %ril = load i6* %quant26bt_pos_addr, align 1

]]></node>
<StgValue><ssdm name="ril"/></StgValue>
</operation>

<operation id="235" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_67_i" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp><and_exp><literal name="tmp_71_i" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.i_ifconv:3  %quant26bt_neg_addr = getelementptr [31 x i6]* @quant26bt_neg, i64 0, i64 %tmp_73_i

]]></node>
<StgValue><ssdm name="quant26bt_neg_addr"/></StgValue>
</operation>

<operation id="236" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="tmp_67_i" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp><and_exp><literal name="tmp_71_i" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="6" op_0_bw="5">
<![CDATA[
.loopexit.i_ifconv:4  %ril_1 = load i6* %quant26bt_neg_addr, align 1

]]></node>
<StgValue><ssdm name="ril_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="237" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="6" op_0_bw="5">
<![CDATA[
.loopexit.i_ifconv:2  %ril = load i6* %quant26bt_pos_addr, align 1

]]></node>
<StgValue><ssdm name="ril"/></StgValue>
</operation>

<operation id="238" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="6" op_0_bw="5">
<![CDATA[
.loopexit.i_ifconv:4  %ril_1 = load i6* %quant26bt_neg_addr, align 1

]]></node>
<StgValue><ssdm name="ril_1"/></StgValue>
</operation>

<operation id="239" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.loopexit.i_ifconv:5  %ril_2 = select i1 %tmp_23, i6 %ril_1, i6 %ril

]]></node>
<StgValue><ssdm name="ril_2"/></StgValue>
</operation>

<operation id="240" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="6">
<![CDATA[
.loopexit.i_ifconv:6  %il_assign_cast = zext i6 %ril_2 to i32

]]></node>
<StgValue><ssdm name="il_assign_cast"/></StgValue>
</operation>

<operation id="241" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:7  store i32 %il_assign_cast, i32* @il, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i_ifconv:8  %tmp_11 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %ril_2, i32 2, i32 5)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="243" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="64" op_0_bw="4">
<![CDATA[
.loopexit.i_ifconv:9  %tmp_12 = zext i4 %tmp_11 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="244" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.i_ifconv:10  %qq4_code4_table_addr = getelementptr [16 x i16]* @qq4_code4_table, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="qq4_code4_table_addr"/></StgValue>
</operation>

<operation id="245" st_id="29" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="16" op_0_bw="4">
<![CDATA[
.loopexit.i_ifconv:11  %qq4_code4_table_load = load i16* %qq4_code4_table_addr, align 2

]]></node>
<StgValue><ssdm name="qq4_code4_table_load"/></StgValue>
</operation>

<operation id="246" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.i_ifconv:22  %wl_code_table_addr = getelementptr [16 x i13]* @wl_code_table, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="wl_code_table_addr"/></StgValue>
</operation>

<operation id="247" st_id="29" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="13" op_0_bw="4">
<![CDATA[
.loopexit.i_ifconv:23  %wl_code_table_load = load i13* %wl_code_table_addr, align 2

]]></node>
<StgValue><ssdm name="wl_code_table_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="248" st_id="30" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="16" op_0_bw="4">
<![CDATA[
.loopexit.i_ifconv:11  %qq4_code4_table_load = load i16* %qq4_code4_table_addr, align 2

]]></node>
<StgValue><ssdm name="qq4_code4_table_load"/></StgValue>
</operation>

<operation id="249" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:16  %nbl_load = load i32* @nbl, align 4

]]></node>
<StgValue><ssdm name="nbl_load"/></StgValue>
</operation>

<operation id="250" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="40" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:17  %tmp_i2_cast_26 = sext i32 %nbl_load to i40

]]></node>
<StgValue><ssdm name="tmp_i2_cast_26"/></StgValue>
</operation>

<operation id="251" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="39" op_0_bw="39" op_1_bw="32" op_2_bw="7">
<![CDATA[
.loopexit.i_ifconv:18  %p_shl_i = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %nbl_load, i7 0)

]]></node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="252" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="40" op_0_bw="39">
<![CDATA[
.loopexit.i_ifconv:19  %p_shl_i_cast = zext i39 %p_shl_i to i40

]]></node>
<StgValue><ssdm name="p_shl_i_cast"/></StgValue>
</operation>

<operation id="253" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.loopexit.i_ifconv:20  %tmp_i3 = sub i40 %p_shl_i_cast, %tmp_i2_cast_26

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="254" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i_ifconv:21  %tmp_75_i = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %tmp_i3, i32 7, i32 38)

]]></node>
<StgValue><ssdm name="tmp_75_i"/></StgValue>
</operation>

<operation id="255" st_id="30" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="13" op_0_bw="4">
<![CDATA[
.loopexit.i_ifconv:23  %wl_code_table_load = load i13* %wl_code_table_addr, align 2

]]></node>
<StgValue><ssdm name="wl_code_table_load"/></StgValue>
</operation>

<operation id="256" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="13">
<![CDATA[
.loopexit.i_ifconv:24  %wl_code_table_load_cast = sext i13 %wl_code_table_load to i32

]]></node>
<StgValue><ssdm name="wl_code_table_load_cast"/></StgValue>
</operation>

<operation id="257" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:25  %nbl_assign_1 = add nsw i32 %tmp_75_i, %wl_code_table_load_cast

]]></node>
<StgValue><ssdm name="nbl_assign_1"/></StgValue>
</operation>

<operation id="258" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="31" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:26  %tmp_26 = trunc i32 %nbl_assign_1 to i31

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="259" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit.i_ifconv:27  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %nbl_assign_1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="260" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.loopexit.i_ifconv:28  %p_i = select i1 %tmp_32, i31 0, i31 %tmp_26

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="261" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="15" op_0_bw="31">
<![CDATA[
.loopexit.i_ifconv:29  %tmp_36 = trunc i31 %p_i to i15

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="262" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.loopexit.i_ifconv:30  %tmp_78_i = icmp ugt i31 %p_i, 18432

]]></node>
<StgValue><ssdm name="tmp_78_i"/></StgValue>
</operation>

<operation id="263" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.loopexit.i_ifconv:31  %nbl_assign_2 = select i1 %tmp_78_i, i15 -14336, i15 %tmp_36

]]></node>
<StgValue><ssdm name="nbl_assign_2"/></StgValue>
</operation>

<operation id="264" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="15">
<![CDATA[
.loopexit.i_ifconv:32  %nbl_assign_2_cast = zext i15 %nbl_assign_2 to i32

]]></node>
<StgValue><ssdm name="nbl_assign_2_cast"/></StgValue>
</operation>

<operation id="265" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:33  store i32 %nbl_assign_2_cast, i32* @nbl, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i_ifconv:34  %wd1 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %nbl_assign_2, i32 6, i32 10)

]]></node>
<StgValue><ssdm name="wd1"/></StgValue>
</operation>

<operation id="267" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i_ifconv:35  %wd2_cast = call i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %nbl_assign_2, i32 11, i32 14)

]]></node>
<StgValue><ssdm name="wd2_cast"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="268" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="47" op_0_bw="16">
<![CDATA[
.loopexit.i_ifconv:12  %tmp_23_cast = sext i16 %qq4_code4_table_load to i47

]]></node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="269" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.loopexit.i_ifconv:13  %tmp_13 = mul i47 %tmp_i2_cast, %tmp_23_cast

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="270" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i_ifconv:14  %tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %tmp_13, i32 15, i32 46)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="271" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:15  store i32 %tmp_14, i32* @dlt, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="64" op_0_bw="5">
<![CDATA[
.loopexit.i_ifconv:36  %tmp_i4 = zext i5 %wd1 to i64

]]></node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="273" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.i_ifconv:37  %ilb_table_addr = getelementptr [32 x i12]* @ilb_table, i64 0, i64 %tmp_i4

]]></node>
<StgValue><ssdm name="ilb_table_addr"/></StgValue>
</operation>

<operation id="274" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="12" op_0_bw="5">
<![CDATA[
.loopexit.i_ifconv:38  %ilb_table_load = load i12* %ilb_table_addr, align 2

]]></node>
<StgValue><ssdm name="ilb_table_load"/></StgValue>
</operation>

<operation id="275" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:45  %tmp_16 = add nsw i32 %tmp_14, %tmp_63_i

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="276" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:46  store i32 %tmp_16, i32* @plt, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:112  %delay_bph_load = load i32* getelementptr inbounds ([6 x i32]* @delay_bph, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="delay_bph_load"/></StgValue>
</operation>

<operation id="278" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:114  %delay_dhx_load = load i32* getelementptr inbounds ([6 x i32]* @delay_dhx, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="delay_dhx_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="279" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="12" op_0_bw="5">
<![CDATA[
.loopexit.i_ifconv:38  %ilb_table_load = load i12* %ilb_table_addr, align 2

]]></node>
<StgValue><ssdm name="ilb_table_load"/></StgValue>
</operation>

<operation id="280" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit.i_ifconv:39  %tmp_80_i = sub i4 -7, %wd2_cast

]]></node>
<StgValue><ssdm name="tmp_80_i"/></StgValue>
</operation>

<operation id="281" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="12" op_0_bw="4">
<![CDATA[
.loopexit.i_ifconv:40  %tmp_80_i_cast_cast = zext i4 %tmp_80_i to i12

]]></node>
<StgValue><ssdm name="tmp_80_i_cast_cast"/></StgValue>
</operation>

<operation id="282" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit.i_ifconv:41  %wd3 = lshr i12 %ilb_table_load, %tmp_80_i_cast_cast

]]></node>
<StgValue><ssdm name="wd3"/></StgValue>
</operation>

<operation id="283" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
.loopexit.i_ifconv:42  %tmp_81_i = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %wd3, i3 0)

]]></node>
<StgValue><ssdm name="tmp_81_i"/></StgValue>
</operation>

<operation id="284" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="15">
<![CDATA[
.loopexit.i_ifconv:43  %tmp_81_i_cast = zext i15 %tmp_81_i to i32

]]></node>
<StgValue><ssdm name="tmp_81_i_cast"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:44  store i32 %tmp_81_i_cast, i32* @detl, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i_ifconv:47  call fastcc void @encode_upzero(i32 %tmp_14, [6 x i32]* @delay_dltx, [6 x i32]* @delay_bpl) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:50  %plt_load = load i32* @plt, align 4

]]></node>
<StgValue><ssdm name="plt_load"/></StgValue>
</operation>

<operation id="288" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:51  %plt1_load = load i32* @plt1, align 4

]]></node>
<StgValue><ssdm name="plt1_load"/></StgValue>
</operation>

<operation id="289" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:52  %plt2_load = load i32* @plt2, align 4

]]></node>
<StgValue><ssdm name="plt2_load"/></StgValue>
</operation>

<operation id="290" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="64" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:56  %tmp_i5 = sext i32 %plt_load to i64

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="291" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="64" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:57  %tmp_82_i = sext i32 %plt1_load to i64

]]></node>
<StgValue><ssdm name="tmp_82_i"/></StgValue>
</operation>

<operation id="292" st_id="32" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i_ifconv:58  %tmp_83_i = mul nsw i64 %tmp_82_i, %tmp_i5

]]></node>
<StgValue><ssdm name="tmp_83_i"/></StgValue>
</operation>

<operation id="293" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="64" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:66  %tmp_86_i = sext i32 %plt2_load to i64

]]></node>
<StgValue><ssdm name="tmp_86_i"/></StgValue>
</operation>

<operation id="294" st_id="32" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i_ifconv:67  %tmp_87_i = mul nsw i64 %tmp_86_i, %tmp_i5

]]></node>
<StgValue><ssdm name="tmp_87_i"/></StgValue>
</operation>

<operation id="295" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:110  store i32 %plt1_load, i32* @plt2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:111  store i32 %plt_load, i32* @plt1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:112  %delay_bph_load = load i32* getelementptr inbounds ([6 x i32]* @delay_bph, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="delay_bph_load"/></StgValue>
</operation>

<operation id="298" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:114  %delay_dhx_load = load i32* getelementptr inbounds ([6 x i32]* @delay_dhx, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="delay_dhx_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="299" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i_ifconv:47  call fastcc void @encode_upzero(i32 %tmp_14, [6 x i32]* @delay_dltx, [6 x i32]* @delay_bpl) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="33" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i_ifconv:58  %tmp_83_i = mul nsw i64 %tmp_82_i, %tmp_i5

]]></node>
<StgValue><ssdm name="tmp_83_i"/></StgValue>
</operation>

<operation id="301" st_id="33" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i_ifconv:67  %tmp_87_i = mul nsw i64 %tmp_86_i, %tmp_i5

]]></node>
<StgValue><ssdm name="tmp_87_i"/></StgValue>
</operation>

<operation id="302" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="64" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:113  %tmp_i6_27 = sext i32 %delay_bph_load to i64

]]></node>
<StgValue><ssdm name="tmp_i6_27"/></StgValue>
</operation>

<operation id="303" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="64" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:115  %tmp_i7 = sext i32 %delay_dhx_load to i64

]]></node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="304" st_id="33" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i_ifconv:116  %zl_2 = mul nsw i64 %tmp_i6_27, %tmp_i7

]]></node>
<StgValue><ssdm name="zl_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="305" st_id="34" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i_ifconv:58  %tmp_83_i = mul nsw i64 %tmp_82_i, %tmp_i5

]]></node>
<StgValue><ssdm name="tmp_83_i"/></StgValue>
</operation>

<operation id="306" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.loopexit.i_ifconv:59  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_83_i, i32 63)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="307" st_id="34" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i_ifconv:67  %tmp_87_i = mul nsw i64 %tmp_86_i, %tmp_i5

]]></node>
<StgValue><ssdm name="tmp_87_i"/></StgValue>
</operation>

<operation id="308" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.loopexit.i_ifconv:68  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_87_i, i32 63)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="309" st_id="34" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i_ifconv:116  %zl_2 = mul nsw i64 %tmp_i6_27, %tmp_i7

]]></node>
<StgValue><ssdm name="zl_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="310" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:48  %al1_load_1 = load i32* @al1, align 4

]]></node>
<StgValue><ssdm name="al1_load_1"/></StgValue>
</operation>

<operation id="311" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:49  %al2_load_1 = load i32* @al2, align 4

]]></node>
<StgValue><ssdm name="al2_load_1"/></StgValue>
</operation>

<operation id="312" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="41" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:53  %tmp_i4_cast1 = sext i32 %al1_load_1 to i41

]]></node>
<StgValue><ssdm name="tmp_i4_cast1"/></StgValue>
</operation>

<operation id="313" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
.loopexit.i_ifconv:54  %wd2 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %al1_load_1, i2 0)

]]></node>
<StgValue><ssdm name="wd2"/></StgValue>
</operation>

<operation id="314" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="35" op_0_bw="34">
<![CDATA[
.loopexit.i_ifconv:55  %wd2_1_cast = sext i34 %wd2 to i35

]]></node>
<StgValue><ssdm name="wd2_1_cast"/></StgValue>
</operation>

<operation id="315" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.loopexit.i_ifconv:60  %wd2_1 = sub i35 0, %wd2_1_cast

]]></node>
<StgValue><ssdm name="wd2_1"/></StgValue>
</operation>

<operation id="316" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i_ifconv:61  %tmp_17 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %al1_load_1, i32 5, i32 31)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="317" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="28" op_0_bw="27">
<![CDATA[
.loopexit.i_ifconv:62  %tmp_18 = sext i27 %tmp_17 to i28

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="318" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="28" op_0_bw="28" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i_ifconv:63  %tmp_42 = call i28 @_ssdm_op_PartSelect.i28.i35.i32.i32(i35 %wd2_1, i32 7, i32 34)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="319" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.loopexit.i_ifconv:64  %tmp_43 = select i1 %tmp_39, i28 %tmp_18, i28 %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="320" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="29" op_0_bw="28">
<![CDATA[
.loopexit.i_ifconv:65  %tmp_85_i_cast_cast = sext i28 %tmp_43 to i29

]]></node>
<StgValue><ssdm name="tmp_85_i_cast_cast"/></StgValue>
</operation>

<operation id="321" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
.loopexit.i_ifconv:69  %tmp_88_i_cast_cast = select i1 %tmp_44, i29 -128, i29 128

]]></node>
<StgValue><ssdm name="tmp_88_i_cast_cast"/></StgValue>
</operation>

<operation id="322" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="40" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:70  %tmp_89_i_cast = sext i32 %al2_load_1 to i40

]]></node>
<StgValue><ssdm name="tmp_89_i_cast"/></StgValue>
</operation>

<operation id="323" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="39" op_0_bw="39" op_1_bw="32" op_2_bw="7">
<![CDATA[
.loopexit.i_ifconv:71  %p_shl_i1 = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %al2_load_1, i7 0)

]]></node>
<StgValue><ssdm name="p_shl_i1"/></StgValue>
</operation>

<operation id="324" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="40" op_0_bw="39">
<![CDATA[
.loopexit.i_ifconv:72  %p_shl_i1_cast = zext i39 %p_shl_i1 to i40

]]></node>
<StgValue><ssdm name="p_shl_i1_cast"/></StgValue>
</operation>

<operation id="325" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.loopexit.i_ifconv:73  %tmp_90_i = sub i40 %p_shl_i1_cast, %tmp_89_i_cast

]]></node>
<StgValue><ssdm name="tmp_90_i"/></StgValue>
</operation>

<operation id="326" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i_ifconv:74  %tmp_91_i_cast_cast = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %tmp_90_i, i32 7, i32 38)

]]></node>
<StgValue><ssdm name="tmp_91_i_cast_cast"/></StgValue>
</operation>

<operation id="327" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.loopexit.i_ifconv:75  %tmp4 = add i29 %tmp_88_i_cast_cast, %tmp_85_i_cast_cast

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="328" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="29">
<![CDATA[
.loopexit.i_ifconv:76  %tmp4_cast = sext i29 %tmp4 to i32

]]></node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="329" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:77  %apl2 = add i32 %tmp_91_i_cast_cast, %tmp4_cast

]]></node>
<StgValue><ssdm name="apl2"/></StgValue>
</operation>

<operation id="330" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:78  %tmp_93_i = icmp sgt i32 %apl2, 12288

]]></node>
<StgValue><ssdm name="tmp_93_i"/></StgValue>
</operation>

<operation id="331" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.loopexit.i_ifconv:85  %p_shl_i2 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %al1_load_1, i8 0)

]]></node>
<StgValue><ssdm name="p_shl_i2"/></StgValue>
</operation>

<operation id="332" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="41" op_0_bw="40">
<![CDATA[
.loopexit.i_ifconv:86  %p_shl_i2_cast = zext i40 %p_shl_i2 to i41

]]></node>
<StgValue><ssdm name="p_shl_i2_cast"/></StgValue>
</operation>

<operation id="333" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.loopexit.i_ifconv:87  %tmp_i6 = sub i41 %p_shl_i2_cast, %tmp_i4_cast1

]]></node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="334" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i_ifconv:88  %tmp_99_i = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_i6, i32 8, i32 39)

]]></node>
<StgValue><ssdm name="tmp_99_i"/></StgValue>
</operation>

<operation id="335" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit.i_ifconv:89  %apl_i_v_cast_cast = select i1 %tmp_39, i32 -192, i32 192

]]></node>
<StgValue><ssdm name="apl_i_v_cast_cast"/></StgValue>
</operation>

<operation id="336" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:90  %apl1 = add i32 %apl_i_v_cast_cast, %tmp_99_i

]]></node>
<StgValue><ssdm name="apl1"/></StgValue>
</operation>

<operation id="337" st_id="35" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i_ifconv:116  %zl_2 = mul nsw i64 %tmp_i6_27, %tmp_i7

]]></node>
<StgValue><ssdm name="zl_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="338" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit.i_ifconv:79  %p_i1 = select i1 %tmp_93_i, i32 12288, i32 %apl2

]]></node>
<StgValue><ssdm name="p_i1"/></StgValue>
</operation>

<operation id="339" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="15" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:80  %tmp_45 = trunc i32 %p_i1 to i15

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="340" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:81  %tmp_94_i = icmp slt i32 %p_i1, -12288

]]></node>
<StgValue><ssdm name="tmp_94_i"/></StgValue>
</operation>

<operation id="341" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.loopexit.i_ifconv:82  %apl2_assign = select i1 %tmp_94_i, i15 -12288, i15 %tmp_45

]]></node>
<StgValue><ssdm name="apl2_assign"/></StgValue>
</operation>

<operation id="342" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="15">
<![CDATA[
.loopexit.i_ifconv:83  %apl2_assign_cast = sext i15 %apl2_assign to i32

]]></node>
<StgValue><ssdm name="apl2_assign_cast"/></StgValue>
</operation>

<operation id="343" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:84  store i32 %apl2_assign_cast, i32* @al2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.loopexit.i_ifconv:91  %apl1_8 = sub i15 15360, %apl2_assign

]]></node>
<StgValue><ssdm name="apl1_8"/></StgValue>
</operation>

<operation id="345" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="16" op_0_bw="15">
<![CDATA[
.loopexit.i_ifconv:92  %apl1_10_cast1 = zext i15 %apl1_8 to i16

]]></node>
<StgValue><ssdm name="apl1_10_cast1"/></StgValue>
</operation>

<operation id="346" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="15">
<![CDATA[
.loopexit.i_ifconv:93  %apl1_10_cast = zext i15 %apl1_8 to i32

]]></node>
<StgValue><ssdm name="apl1_10_cast"/></StgValue>
</operation>

<operation id="347" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:94  %tmp_101_i = icmp sgt i32 %apl1, %apl1_10_cast

]]></node>
<StgValue><ssdm name="tmp_101_i"/></StgValue>
</operation>

<operation id="348" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit.i_ifconv:95  %wd3_0_apl1_i = select i1 %tmp_101_i, i32 %apl1_10_cast, i32 %apl1

]]></node>
<StgValue><ssdm name="wd3_0_apl1_i"/></StgValue>
</operation>

<operation id="349" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="16" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:96  %tmp_46 = trunc i32 %wd3_0_apl1_i to i16

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="350" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit.i_ifconv:97  %apl1_2 = sub i16 0, %apl1_10_cast1

]]></node>
<StgValue><ssdm name="apl1_2"/></StgValue>
</operation>

<operation id="351" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="16">
<![CDATA[
.loopexit.i_ifconv:98  %apl1_3_cast = sext i16 %apl1_2 to i32

]]></node>
<StgValue><ssdm name="apl1_3_cast"/></StgValue>
</operation>

<operation id="352" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:99  %tmp_102_i = icmp slt i32 %wd3_0_apl1_i, %apl1_3_cast

]]></node>
<StgValue><ssdm name="tmp_102_i"/></StgValue>
</operation>

<operation id="353" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.loopexit.i_ifconv:100  %apl1_3 = select i1 %tmp_102_i, i16 %apl1_2, i16 %tmp_46

]]></node>
<StgValue><ssdm name="apl1_3"/></StgValue>
</operation>

<operation id="354" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="16">
<![CDATA[
.loopexit.i_ifconv:101  %apl1_4_cast = sext i16 %apl1_3 to i32

]]></node>
<StgValue><ssdm name="apl1_4_cast"/></StgValue>
</operation>

<operation id="355" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:102  store i32 %apl1_4_cast, i32* @al1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:103  %sl_load = load i32* @sl, align 4

]]></node>
<StgValue><ssdm name="sl_load"/></StgValue>
</operation>

<operation id="357" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:104  %dlt_load = load i32* @dlt, align 4

]]></node>
<StgValue><ssdm name="dlt_load"/></StgValue>
</operation>

<operation id="358" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:105  %tmp_20 = add nsw i32 %dlt_load, %sl_load

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="359" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:106  store i32 %tmp_20, i32* @rlt, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32">
<![CDATA[
.loopexit.i_ifconv:107  %rlt1_load = load i32* @rlt1, align 4

]]></node>
<StgValue><ssdm name="rlt1_load"/></StgValue>
</operation>

<operation id="361" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:108  store i32 %rlt1_load, i32* @rlt2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i_ifconv:109  store i32 %tmp_20, i32* @rlt1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i_ifconv:117  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="364" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %zl1_i1 = phi i64 [ %zl_2, %.loopexit.i_ifconv ], [ %zl_3, %12 ]

]]></node>
<StgValue><ssdm name="zl1_i1"/></StgValue>
</operation>

<operation id="365" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %dlt_pn_rec_i1 = phi i3 [ 0, %.loopexit.i_ifconv ], [ %p_01_rec_i1, %12 ]

]]></node>
<StgValue><ssdm name="dlt_pn_rec_i1"/></StgValue>
</operation>

<operation id="366" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %p_01_rec_i1 = add i3 %dlt_pn_rec_i1, 1

]]></node>
<StgValue><ssdm name="p_01_rec_i1"/></StgValue>
</operation>

<operation id="367" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="64" op_0_bw="3">
<![CDATA[
:3  %p_01_rec_i1_cast = zext i3 %p_01_rec_i1 to i64

]]></node>
<StgValue><ssdm name="p_01_rec_i1_cast"/></StgValue>
</operation>

<operation id="368" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %delay_dhx_addr = getelementptr [6 x i32]* @delay_dhx, i64 0, i64 %p_01_rec_i1_cast

]]></node>
<StgValue><ssdm name="delay_dhx_addr"/></StgValue>
</operation>

<operation id="369" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %delay_bph_addr = getelementptr [6 x i32]* @delay_bph, i64 0, i64 %p_01_rec_i1_cast

]]></node>
<StgValue><ssdm name="delay_bph_addr"/></StgValue>
</operation>

<operation id="370" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="371" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %exitcond1 = icmp eq i3 %dlt_pn_rec_i1, -3

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="372" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond1, label %filtez.exit52, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="3">
<![CDATA[
:0  %delay_bph_load_1 = load i32* %delay_bph_addr, align 4

]]></node>
<StgValue><ssdm name="delay_bph_load_1"/></StgValue>
</operation>

<operation id="374" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="3">
<![CDATA[
:2  %delay_dhx_load_1 = load i32* %delay_dhx_addr, align 4

]]></node>
<StgValue><ssdm name="delay_dhx_load_1"/></StgValue>
</operation>

<operation id="375" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32">
<![CDATA[
filtez.exit52:2  %rh1_load_1 = load i32* @rh1, align 4

]]></node>
<StgValue><ssdm name="rh1_load_1"/></StgValue>
</operation>

<operation id="376" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32">
<![CDATA[
filtez.exit52:3  %ah1_load = load i32* @ah1, align 4

]]></node>
<StgValue><ssdm name="ah1_load"/></StgValue>
</operation>

<operation id="377" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32">
<![CDATA[
filtez.exit52:4  %rh2_load = load i32* @rh2, align 4

]]></node>
<StgValue><ssdm name="rh2_load"/></StgValue>
</operation>

<operation id="378" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32">
<![CDATA[
filtez.exit52:5  %ah2_load = load i32* @ah2, align 4

]]></node>
<StgValue><ssdm name="ah2_load"/></StgValue>
</operation>

<operation id="379" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit52:6  %tmp_47 = shl i32 %rh1_load_1, 1

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="380" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="64" op_0_bw="32">
<![CDATA[
filtez.exit52:7  %pl_3 = sext i32 %tmp_47 to i64

]]></node>
<StgValue><ssdm name="pl_3"/></StgValue>
</operation>

<operation id="381" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="64" op_0_bw="32">
<![CDATA[
filtez.exit52:8  %tmp_i8 = sext i32 %ah1_load to i64

]]></node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="382" st_id="37" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
filtez.exit52:9  %pl_4 = mul nsw i64 %tmp_i8, %pl_3

]]></node>
<StgValue><ssdm name="pl_4"/></StgValue>
</operation>

<operation id="383" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit52:10  %tmp_48 = shl i32 %rh2_load, 1

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="384" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="64" op_0_bw="32">
<![CDATA[
filtez.exit52:11  %pl2_1 = sext i32 %tmp_48 to i64

]]></node>
<StgValue><ssdm name="pl2_1"/></StgValue>
</operation>

<operation id="385" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="64" op_0_bw="32">
<![CDATA[
filtez.exit52:12  %tmp_63_i3 = sext i32 %ah2_load to i64

]]></node>
<StgValue><ssdm name="tmp_63_i3"/></StgValue>
</operation>

<operation id="386" st_id="37" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
filtez.exit52:13  %tmp_64_i2 = mul nsw i64 %tmp_63_i3, %pl2_1

]]></node>
<StgValue><ssdm name="tmp_64_i2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="387" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="3">
<![CDATA[
:0  %delay_bph_load_1 = load i32* %delay_bph_addr, align 4

]]></node>
<StgValue><ssdm name="delay_bph_load_1"/></StgValue>
</operation>

<operation id="388" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="3">
<![CDATA[
:2  %delay_dhx_load_1 = load i32* %delay_dhx_addr, align 4

]]></node>
<StgValue><ssdm name="delay_dhx_load_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="389" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_64_i3 = sext i32 %delay_bph_load_1 to i64

]]></node>
<StgValue><ssdm name="tmp_64_i3"/></StgValue>
</operation>

<operation id="390" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_65_i3 = sext i32 %delay_dhx_load_1 to i64

]]></node>
<StgValue><ssdm name="tmp_65_i3"/></StgValue>
</operation>

<operation id="391" st_id="39" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_66_i3 = mul nsw i64 %tmp_65_i3, %tmp_64_i3

]]></node>
<StgValue><ssdm name="tmp_66_i3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="392" st_id="40" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_66_i3 = mul nsw i64 %tmp_65_i3, %tmp_64_i3

]]></node>
<StgValue><ssdm name="tmp_66_i3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="393" st_id="41" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_66_i3 = mul nsw i64 %tmp_65_i3, %tmp_64_i3

]]></node>
<StgValue><ssdm name="tmp_66_i3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="394" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %zl_3 = add nsw i64 %tmp_66_i3, %zl1_i1

]]></node>
<StgValue><ssdm name="zl_3"/></StgValue>
</operation>

<operation id="395" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="396" st_id="43" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
filtez.exit52:9  %pl_4 = mul nsw i64 %tmp_i8, %pl_3

]]></node>
<StgValue><ssdm name="pl_4"/></StgValue>
</operation>

<operation id="397" st_id="43" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
filtez.exit52:13  %tmp_64_i2 = mul nsw i64 %tmp_63_i3, %pl2_1

]]></node>
<StgValue><ssdm name="tmp_64_i2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="398" st_id="44" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
filtez.exit52:9  %pl_4 = mul nsw i64 %tmp_i8, %pl_3

]]></node>
<StgValue><ssdm name="pl_4"/></StgValue>
</operation>

<operation id="399" st_id="44" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
filtez.exit52:13  %tmp_64_i2 = mul nsw i64 %tmp_63_i3, %pl2_1

]]></node>
<StgValue><ssdm name="tmp_64_i2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="400" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit52:0  %tmp_63_i2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %zl1_i1, i32 14, i32 45)

]]></node>
<StgValue><ssdm name="tmp_63_i2"/></StgValue>
</operation>

<operation id="401" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit52:1  store i32 %tmp_63_i2, i32* @szh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
filtez.exit52:14  %pl_5 = add nsw i64 %tmp_64_i2, %pl_4

]]></node>
<StgValue><ssdm name="pl_5"/></StgValue>
</operation>

<operation id="403" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit52:15  %tmp_66_i2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %pl_5, i32 15, i32 46)

]]></node>
<StgValue><ssdm name="tmp_66_i2"/></StgValue>
</operation>

<operation id="404" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit52:16  store i32 %tmp_66_i2, i32* @sph, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit52:17  %tmp_21 = add nsw i32 %tmp_66_i2, %tmp_63_i2

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="406" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit52:18  store i32 %tmp_21, i32* @sh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32">
<![CDATA[
filtez.exit52:19  %xh_load = load i32* @xh, align 4

]]></node>
<StgValue><ssdm name="xh_load"/></StgValue>
</operation>

<operation id="408" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit52:20  %n_assign_2 = sub nsw i32 %xh_load, %tmp_21

]]></node>
<StgValue><ssdm name="n_assign_2"/></StgValue>
</operation>

<operation id="409" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit52:21  store i32 %n_assign_2, i32* @eh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
filtez.exit52:22  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %n_assign_2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="411" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
filtez.exit52:24  %tmp_33_cast_cast = select i1 %tmp_49, i32 1, i32 3

]]></node>
<StgValue><ssdm name="tmp_33_cast_cast"/></StgValue>
</operation>

<operation id="412" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit52:25  store i32 %tmp_33_cast_cast, i32* @ih, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32">
<![CDATA[
filtez.exit52:26  %deth_load = load i32* @deth, align 4

]]></node>
<StgValue><ssdm name="deth_load"/></StgValue>
</operation>

<operation id="414" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="42" op_0_bw="32">
<![CDATA[
filtez.exit52:28  %tmp_34_cast = sext i32 %deth_load to i42

]]></node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="415" st_id="45" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
filtez.exit52:29  %tmp_25 = mul i42 564, %tmp_34_cast

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="416" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="30" op_0_bw="30" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
filtez.exit52:30  %tmp_27 = call i30 @_ssdm_op_PartSelect.i30.i42.i32.i32(i42 %tmp_25, i32 12, i32 41)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="417" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
filtez.exit52:32  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %n_assign_2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="418" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit52:33  %m_1 = sub nsw i32 0, %n_assign_2

]]></node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="419" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
filtez.exit52:34  %n_assign_3 = select i1 %tmp_50, i32 %m_1, i32 %n_assign_2

]]></node>
<StgValue><ssdm name="n_assign_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="420" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
filtez.exit52:23  %tmp_24 = select i1 %tmp_49, i2 1, i2 -1

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="421" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="47" op_0_bw="32">
<![CDATA[
filtez.exit52:27  %tmp_34_cast1 = sext i32 %deth_load to i47

]]></node>
<StgValue><ssdm name="tmp_34_cast1"/></StgValue>
</operation>

<operation id="422" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="30">
<![CDATA[
filtez.exit52:31  %decis = sext i30 %tmp_27 to i32

]]></node>
<StgValue><ssdm name="decis"/></StgValue>
</operation>

<operation id="423" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
filtez.exit52:35  %tmp_28 = icmp sgt i32 %n_assign_3, %decis

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="424" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
filtez.exit52:36  br i1 %tmp_28, label %13, label %._crit_edge_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  %tmp_29 = select i1 %tmp_49, i2 0, i2 -2

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="426" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_38_cast_cast = select i1 %tmp_49, i32 0, i32 2

]]></node>
<StgValue><ssdm name="tmp_38_cast_cast"/></StgValue>
</operation>

<operation id="427" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %tmp_38_cast_cast, i32* @ih, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:0  %ih_assign = phi i2 [ %tmp_29, %13 ], [ %tmp_24, %filtez.exit52 ]

]]></node>
<StgValue><ssdm name="ih_assign"/></StgValue>
</operation>

<operation id="430" st_id="46" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
._crit_edge_ifconv:1  %tmp_30 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 -7408, i32 -1616, i32 7408, i32 1616, i2 %ih_assign) nounwind

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="431" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="47" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:2  %tmp_40_cast = sext i32 %tmp_30 to i47

]]></node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="432" st_id="47" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
._crit_edge_ifconv:3  %tmp_31 = mul i47 %tmp_40_cast, %tmp_34_cast1

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="433" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:6  %nbh_load = load i32* @nbh, align 4

]]></node>
<StgValue><ssdm name="nbh_load"/></StgValue>
</operation>

<operation id="434" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="40" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:7  %tmp_i9_cast = sext i32 %nbh_load to i40

]]></node>
<StgValue><ssdm name="tmp_i9_cast"/></StgValue>
</operation>

<operation id="435" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="39" op_0_bw="39" op_1_bw="32" op_2_bw="7">
<![CDATA[
._crit_edge_ifconv:8  %p_shl_i3 = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %nbh_load, i7 0)

]]></node>
<StgValue><ssdm name="p_shl_i3"/></StgValue>
</operation>

<operation id="436" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="40" op_0_bw="39">
<![CDATA[
._crit_edge_ifconv:9  %p_shl_i3_cast = zext i39 %p_shl_i3 to i40

]]></node>
<StgValue><ssdm name="p_shl_i3_cast"/></StgValue>
</operation>

<operation id="437" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge_ifconv:10  %tmp_i9 = sub i40 %p_shl_i3_cast, %tmp_i9_cast

]]></node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="438" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:11  %wd = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %tmp_i9, i32 7, i32 38)

]]></node>
<StgValue><ssdm name="wd"/></StgValue>
</operation>

<operation id="439" st_id="47" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
._crit_edge_ifconv:12  %tmp_34 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 798, i32 -214, i32 798, i32 -214, i2 %ih_assign) nounwind

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="440" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:13  %nbh_assign_1 = add nsw i32 %wd, %tmp_34

]]></node>
<StgValue><ssdm name="nbh_assign_1"/></StgValue>
</operation>

<operation id="441" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:14  %tmp_51 = trunc i32 %nbh_assign_1 to i31

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="442" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:15  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %nbh_assign_1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="443" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge_ifconv:16  %p_i2 = select i1 %tmp_52, i31 0, i31 %tmp_51

]]></node>
<StgValue><ssdm name="p_i2"/></StgValue>
</operation>

<operation id="444" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="15" op_0_bw="31">
<![CDATA[
._crit_edge_ifconv:17  %tmp_53 = trunc i31 %p_i2 to i15

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="445" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge_ifconv:18  %tmp_105_i = icmp ugt i31 %p_i2, 22528

]]></node>
<StgValue><ssdm name="tmp_105_i"/></StgValue>
</operation>

<operation id="446" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge_ifconv:19  %nbl_assign_3 = select i1 %tmp_105_i, i15 -10240, i15 %tmp_53

]]></node>
<StgValue><ssdm name="nbl_assign_3"/></StgValue>
</operation>

<operation id="447" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge_ifconv:20  %nbl_assign_3_cast = zext i15 %nbl_assign_3 to i32

]]></node>
<StgValue><ssdm name="nbl_assign_3_cast"/></StgValue>
</operation>

<operation id="448" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:21  store i32 %nbl_assign_3_cast, i32* @nbh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:22  %wd1_1 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %nbl_assign_3, i32 6, i32 10)

]]></node>
<StgValue><ssdm name="wd1_1"/></StgValue>
</operation>

<operation id="450" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="4" op_0_bw="4" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:23  %wd2_4_cast = call i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %nbl_assign_3, i32 11, i32 14)

]]></node>
<StgValue><ssdm name="wd2_4_cast"/></StgValue>
</operation>

<operation id="451" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:24  %tmp_i2 = zext i5 %wd1_1 to i64

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="452" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:25  %ilb_table_addr_1 = getelementptr [32 x i12]* @ilb_table, i64 0, i64 %tmp_i2

]]></node>
<StgValue><ssdm name="ilb_table_addr_1"/></StgValue>
</operation>

<operation id="453" st_id="47" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="12" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:26  %ilb_table_load_1 = load i12* %ilb_table_addr_1, align 2

]]></node>
<StgValue><ssdm name="ilb_table_load_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="454" st_id="48" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
._crit_edge_ifconv:3  %tmp_31 = mul i47 %tmp_40_cast, %tmp_34_cast1

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="455" st_id="48" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="12" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:26  %ilb_table_load_1 = load i12* %ilb_table_addr_1, align 2

]]></node>
<StgValue><ssdm name="ilb_table_load_1"/></StgValue>
</operation>

<operation id="456" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:27  %tmp_80_i1 = sub i4 -5, %wd2_4_cast

]]></node>
<StgValue><ssdm name="tmp_80_i1"/></StgValue>
</operation>

<operation id="457" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="12" op_0_bw="4">
<![CDATA[
._crit_edge_ifconv:28  %tmp_80_i1_cast_cast = zext i4 %tmp_80_i1 to i12

]]></node>
<StgValue><ssdm name="tmp_80_i1_cast_cast"/></StgValue>
</operation>

<operation id="458" st_id="48" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge_ifconv:29  %wd3_2 = lshr i12 %ilb_table_load_1, %tmp_80_i1_cast_cast

]]></node>
<StgValue><ssdm name="wd3_2"/></StgValue>
</operation>

<operation id="459" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:30  %tmp_81_i1 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %wd3_2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_81_i1"/></StgValue>
</operation>

<operation id="460" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge_ifconv:31  %tmp_81_i1_cast = zext i15 %tmp_81_i1 to i32

]]></node>
<StgValue><ssdm name="tmp_81_i1_cast"/></StgValue>
</operation>

<operation id="461" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:32  store i32 %tmp_81_i1_cast, i32* @deth, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="462" st_id="49" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
._crit_edge_ifconv:3  %tmp_31 = mul i47 %tmp_40_cast, %tmp_34_cast1

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="463" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:4  %tmp_33 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %tmp_31, i32 15, i32 46)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="464" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:5  store i32 %tmp_33, i32* @dh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="465" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:33  %tmp_35 = add nsw i32 %tmp_63_i2, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="466" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:34  store i32 %tmp_35, i32* @ph, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:35  call fastcc void @encode_upzero(i32 %tmp_33, [6 x i32]* @delay_dhx, [6 x i32]* @delay_bph) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="468" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:35  call fastcc void @encode_upzero(i32 %tmp_33, [6 x i32]* @delay_dhx, [6 x i32]* @delay_bph) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:38  %ph_load = load i32* @ph, align 4

]]></node>
<StgValue><ssdm name="ph_load"/></StgValue>
</operation>

<operation id="470" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:39  %ph1_load = load i32* @ph1, align 4

]]></node>
<StgValue><ssdm name="ph1_load"/></StgValue>
</operation>

<operation id="471" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:40  %ph2_load = load i32* @ph2, align 4

]]></node>
<StgValue><ssdm name="ph2_load"/></StgValue>
</operation>

<operation id="472" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:44  %tmp_i10 = sext i32 %ph_load to i64

]]></node>
<StgValue><ssdm name="tmp_i10"/></StgValue>
</operation>

<operation id="473" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:45  %tmp_82_i1 = sext i32 %ph1_load to i64

]]></node>
<StgValue><ssdm name="tmp_82_i1"/></StgValue>
</operation>

<operation id="474" st_id="51" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:46  %tmp_83_i1 = mul nsw i64 %tmp_82_i1, %tmp_i10

]]></node>
<StgValue><ssdm name="tmp_83_i1"/></StgValue>
</operation>

<operation id="475" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:54  %tmp_86_i1 = sext i32 %ph2_load to i64

]]></node>
<StgValue><ssdm name="tmp_86_i1"/></StgValue>
</operation>

<operation id="476" st_id="51" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:55  %tmp_87_i1 = mul nsw i64 %tmp_86_i1, %tmp_i10

]]></node>
<StgValue><ssdm name="tmp_87_i1"/></StgValue>
</operation>

<operation id="477" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:98  store i32 %ph1_load, i32* @ph2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:99  store i32 %ph_load, i32* @ph1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="479" st_id="52" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:46  %tmp_83_i1 = mul nsw i64 %tmp_82_i1, %tmp_i10

]]></node>
<StgValue><ssdm name="tmp_83_i1"/></StgValue>
</operation>

<operation id="480" st_id="52" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:55  %tmp_87_i1 = mul nsw i64 %tmp_86_i1, %tmp_i10

]]></node>
<StgValue><ssdm name="tmp_87_i1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="481" st_id="53" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:46  %tmp_83_i1 = mul nsw i64 %tmp_82_i1, %tmp_i10

]]></node>
<StgValue><ssdm name="tmp_83_i1"/></StgValue>
</operation>

<operation id="482" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:47  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_83_i1, i32 63)

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="483" st_id="53" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge_ifconv:55  %tmp_87_i1 = mul nsw i64 %tmp_86_i1, %tmp_i10

]]></node>
<StgValue><ssdm name="tmp_87_i1"/></StgValue>
</operation>

<operation id="484" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:56  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_87_i1, i32 63)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="485" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:36  %ah1_load_1 = load i32* @ah1, align 4

]]></node>
<StgValue><ssdm name="ah1_load_1"/></StgValue>
</operation>

<operation id="486" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:37  %ah2_load_1 = load i32* @ah2, align 4

]]></node>
<StgValue><ssdm name="ah2_load_1"/></StgValue>
</operation>

<operation id="487" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="41" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:41  %tmp_i11_cast8 = sext i32 %ah1_load_1 to i41

]]></node>
<StgValue><ssdm name="tmp_i11_cast8"/></StgValue>
</operation>

<operation id="488" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
._crit_edge_ifconv:42  %wd2_2 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %ah1_load_1, i2 0)

]]></node>
<StgValue><ssdm name="wd2_2"/></StgValue>
</operation>

<operation id="489" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="35" op_0_bw="34">
<![CDATA[
._crit_edge_ifconv:43  %wd2_5_cast = sext i34 %wd2_2 to i35

]]></node>
<StgValue><ssdm name="wd2_5_cast"/></StgValue>
</operation>

<operation id="490" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge_ifconv:48  %wd2_3 = sub i35 0, %wd2_5_cast

]]></node>
<StgValue><ssdm name="wd2_3"/></StgValue>
</operation>

<operation id="491" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:49  %tmp_37 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %ah1_load_1, i32 5, i32 31)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="492" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="28" op_0_bw="27">
<![CDATA[
._crit_edge_ifconv:50  %tmp_41 = sext i27 %tmp_37 to i28

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="493" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="28" op_0_bw="28" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:51  %tmp_55 = call i28 @_ssdm_op_PartSelect.i28.i35.i32.i32(i35 %wd2_3, i32 7, i32 34)

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="494" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
._crit_edge_ifconv:52  %tmp_56 = select i1 %tmp_54, i28 %tmp_41, i28 %tmp_55

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="495" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="29" op_0_bw="28">
<![CDATA[
._crit_edge_ifconv:53  %tmp_85_i1_cast_cast = sext i28 %tmp_56 to i29

]]></node>
<StgValue><ssdm name="tmp_85_i1_cast_cast"/></StgValue>
</operation>

<operation id="496" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
._crit_edge_ifconv:57  %tmp_88_i1_cast_cast = select i1 %tmp_57, i29 -128, i29 128

]]></node>
<StgValue><ssdm name="tmp_88_i1_cast_cast"/></StgValue>
</operation>

<operation id="497" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="40" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:58  %tmp_89_i1_cast7 = sext i32 %ah2_load_1 to i40

]]></node>
<StgValue><ssdm name="tmp_89_i1_cast7"/></StgValue>
</operation>

<operation id="498" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="39" op_0_bw="39" op_1_bw="32" op_2_bw="7">
<![CDATA[
._crit_edge_ifconv:59  %p_shl_i4 = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %ah2_load_1, i7 0)

]]></node>
<StgValue><ssdm name="p_shl_i4"/></StgValue>
</operation>

<operation id="499" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="40" op_0_bw="39">
<![CDATA[
._crit_edge_ifconv:60  %p_shl_i4_cast = zext i39 %p_shl_i4 to i40

]]></node>
<StgValue><ssdm name="p_shl_i4_cast"/></StgValue>
</operation>

<operation id="500" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge_ifconv:61  %tmp_90_i1 = sub i40 %p_shl_i4_cast, %tmp_89_i1_cast7

]]></node>
<StgValue><ssdm name="tmp_90_i1"/></StgValue>
</operation>

<operation id="501" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:62  %tmp_91_i1_cast_cast = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %tmp_90_i1, i32 7, i32 38)

]]></node>
<StgValue><ssdm name="tmp_91_i1_cast_cast"/></StgValue>
</operation>

<operation id="502" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge_ifconv:63  %tmp5 = add i29 %tmp_88_i1_cast_cast, %tmp_85_i1_cast_cast

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="503" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="29">
<![CDATA[
._crit_edge_ifconv:64  %tmp5_cast = sext i29 %tmp5 to i32

]]></node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="504" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:65  %apl2_1 = add i32 %tmp_91_i1_cast_cast, %tmp5_cast

]]></node>
<StgValue><ssdm name="apl2_1"/></StgValue>
</operation>

<operation id="505" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:66  %tmp_93_i1 = icmp sgt i32 %apl2_1, 12288

]]></node>
<StgValue><ssdm name="tmp_93_i1"/></StgValue>
</operation>

<operation id="506" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:73  %p_shl_i5 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %ah1_load_1, i8 0)

]]></node>
<StgValue><ssdm name="p_shl_i5"/></StgValue>
</operation>

<operation id="507" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="41" op_0_bw="40">
<![CDATA[
._crit_edge_ifconv:74  %p_shl_i5_cast = zext i40 %p_shl_i5 to i41

]]></node>
<StgValue><ssdm name="p_shl_i5_cast"/></StgValue>
</operation>

<operation id="508" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge_ifconv:75  %tmp_i11 = sub i41 %p_shl_i5_cast, %tmp_i11_cast8

]]></node>
<StgValue><ssdm name="tmp_i11"/></StgValue>
</operation>

<operation id="509" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:76  %tmp_99_i1 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_i11, i32 8, i32 39)

]]></node>
<StgValue><ssdm name="tmp_99_i1"/></StgValue>
</operation>

<operation id="510" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:77  %apl_i1_v_cast_cast = select i1 %tmp_54, i32 -192, i32 192

]]></node>
<StgValue><ssdm name="apl_i1_v_cast_cast"/></StgValue>
</operation>

<operation id="511" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:78  %apl1_4 = add i32 %apl_i1_v_cast_cast, %tmp_99_i1

]]></node>
<StgValue><ssdm name="apl1_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="512" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:67  %p_i3 = select i1 %tmp_93_i1, i32 12288, i32 %apl2_1

]]></node>
<StgValue><ssdm name="p_i3"/></StgValue>
</operation>

<operation id="513" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="15" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:68  %tmp_58 = trunc i32 %p_i3 to i15

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="514" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:69  %tmp_94_i1 = icmp slt i32 %p_i3, -12288

]]></node>
<StgValue><ssdm name="tmp_94_i1"/></StgValue>
</operation>

<operation id="515" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge_ifconv:70  %apl2_assign_1 = select i1 %tmp_94_i1, i15 -12288, i15 %tmp_58

]]></node>
<StgValue><ssdm name="apl2_assign_1"/></StgValue>
</operation>

<operation id="516" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge_ifconv:71  %apl2_assign_1_cast = sext i15 %apl2_assign_1 to i32

]]></node>
<StgValue><ssdm name="apl2_assign_1_cast"/></StgValue>
</operation>

<operation id="517" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:72  store i32 %apl2_assign_1_cast, i32* @ah2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge_ifconv:79  %apl1_9 = sub i15 15360, %apl2_assign_1

]]></node>
<StgValue><ssdm name="apl1_9"/></StgValue>
</operation>

<operation id="519" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge_ifconv:80  %apl1_11_cast6 = zext i15 %apl1_9 to i16

]]></node>
<StgValue><ssdm name="apl1_11_cast6"/></StgValue>
</operation>

<operation id="520" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge_ifconv:81  %apl1_11_cast = zext i15 %apl1_9 to i32

]]></node>
<StgValue><ssdm name="apl1_11_cast"/></StgValue>
</operation>

<operation id="521" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:82  %tmp_101_i1 = icmp sgt i32 %apl1_4, %apl1_11_cast

]]></node>
<StgValue><ssdm name="tmp_101_i1"/></StgValue>
</operation>

<operation id="522" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:83  %wd3_0_apl1_i1 = select i1 %tmp_101_i1, i32 %apl1_11_cast, i32 %apl1_4

]]></node>
<StgValue><ssdm name="wd3_0_apl1_i1"/></StgValue>
</operation>

<operation id="523" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:84  %tmp_59 = trunc i32 %wd3_0_apl1_i1 to i16

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="524" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge_ifconv:85  %apl1_6 = sub i16 0, %apl1_11_cast6

]]></node>
<StgValue><ssdm name="apl1_6"/></StgValue>
</operation>

<operation id="525" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge_ifconv:86  %apl1_8_cast = sext i16 %apl1_6 to i32

]]></node>
<StgValue><ssdm name="apl1_8_cast"/></StgValue>
</operation>

<operation id="526" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:87  %tmp_102_i1 = icmp slt i32 %wd3_0_apl1_i1, %apl1_8_cast

]]></node>
<StgValue><ssdm name="tmp_102_i1"/></StgValue>
</operation>

<operation id="527" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge_ifconv:88  %apl1_7 = select i1 %tmp_102_i1, i16 %apl1_6, i16 %tmp_59

]]></node>
<StgValue><ssdm name="apl1_7"/></StgValue>
</operation>

<operation id="528" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge_ifconv:89  %apl1_9_cast = sext i16 %apl1_7 to i32

]]></node>
<StgValue><ssdm name="apl1_9_cast"/></StgValue>
</operation>

<operation id="529" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:90  store i32 %apl1_9_cast, i32* @ah1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:91  %sh_load = load i32* @sh, align 4

]]></node>
<StgValue><ssdm name="sh_load"/></StgValue>
</operation>

<operation id="531" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:92  %dh_load = load i32* @dh, align 4

]]></node>
<StgValue><ssdm name="dh_load"/></StgValue>
</operation>

<operation id="532" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:93  %tmp_38 = add nsw i32 %sh_load, %dh_load

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="533" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:94  store i32 %tmp_38, i32* @yh, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:95  %rh1_load = load i32* @rh1, align 4

]]></node>
<StgValue><ssdm name="rh1_load"/></StgValue>
</operation>

<operation id="535" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:96  store i32 %rh1_load, i32* @rh2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:97  store i32 %tmp_38, i32* @rh1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:100  %il_load = load i32* @il, align 4

]]></node>
<StgValue><ssdm name="il_load"/></StgValue>
</operation>

<operation id="538" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:101  %ih_load = load i32* @ih, align 4

]]></node>
<StgValue><ssdm name="ih_load"/></StgValue>
</operation>

<operation id="539" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:102  %tmp_60 = shl i32 %ih_load, 6

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="540" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:103  %tmp_40 = or i32 %il_load, %tmp_60

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="541" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:104  ret i32 %tmp_40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
