Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jul 21 05:09:38 2023
| Host         : DESKTOP-UT90URG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  249         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (249)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (537)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (249)
--------------------------
 There are 249 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (537)
--------------------------------------------------
 There are 537 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  544          inf        0.000                      0                  544           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           544 Endpoints
Min Delay           544 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_OLEDCtrl/state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.355ns  (logic 4.226ns (37.220%)  route 7.129ns (62.780%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE                         0.000     0.000 r  m_OLEDCtrl/state_reg[6]/C
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m_OLEDCtrl/state_reg[6]/Q
                         net (fo=17, routed)          1.051     1.507    m_OLEDCtrl/state_reg_n_0_[6]
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.124     1.631 f  m_OLEDCtrl/led_OBUF[0]_inst_i_2/O
                         net (fo=27, routed)          1.230     2.861    m_OLEDCtrl/state_reg[1]_0
    SLICE_X17Y40         LUT4 (Prop_lut4_I2_O)        0.124     2.985 r  m_OLEDCtrl/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.848     7.833    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    11.355 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.355    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oled_sdin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.910ns  (logic 4.497ns (45.374%)  route 5.414ns (54.626%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE                         0.000     0.000 r  m_OLEDCtrl/state_reg[0]/C
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m_OLEDCtrl/state_reg[0]/Q
                         net (fo=42, routed)          1.718     2.236    m_OLEDCtrl/state_reg_n_0_[0]
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.360 r  m_OLEDCtrl/oled_sdin_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.653     3.013    m_OLEDCtrl/oled_sdin_OBUF_inst_i_4_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.137 r  m_OLEDCtrl/oled_sdin_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.954     4.091    m_OLEDCtrl/SPI_CTRL/oled_sdin
    SLICE_X11Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.215 r  m_OLEDCtrl/SPI_CTRL/oled_sdin_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.089     6.304    oled_sdin_OBUF
    AA12                 OBUF (Prop_obuf_I_O)         3.607     9.910 r  oled_sdin_OBUF_inst/O
                         net (fo=0)                   0.000     9.910    oled_sdin
    AA12                                                              r  oled_sdin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oled_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.793ns  (logic 4.489ns (45.839%)  route 5.304ns (54.161%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE                         0.000     0.000 r  m_OLEDCtrl/state_reg[0]/C
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m_OLEDCtrl/state_reg[0]/Q
                         net (fo=42, routed)          1.718     2.236    m_OLEDCtrl/state_reg_n_0_[0]
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.360 r  m_OLEDCtrl/oled_sdin_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.653     3.013    m_OLEDCtrl/oled_sdin_OBUF_inst_i_4_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.137 r  m_OLEDCtrl/oled_sdin_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.843     3.980    m_OLEDCtrl/SPI_CTRL/oled_sdin
    SLICE_X10Y37         LUT4 (Prop_lut4_I0_O)        0.124     4.104 r  m_OLEDCtrl/SPI_CTRL/oled_sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.090     6.194    oled_sclk_OBUF
    AB12                 OBUF (Prop_obuf_I_O)         3.599     9.793 r  oled_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     9.793    oled_sclk
    AB12                                                              r  oled_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/oled_vbat_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            oled_vbat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.285ns  (logic 4.197ns (66.780%)  route 2.088ns (33.220%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE                         0.000     0.000 r  m_OLEDCtrl/oled_vbat_reg/C
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  m_OLEDCtrl/oled_vbat_reg/Q
                         net (fo=1, routed)           2.088     2.606    oled_vbat_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.679     6.285 r  oled_vbat_OBUF_inst/O
                         net (fo=0)                   0.000     6.285    oled_vbat
    U11                                                               r  oled_vbat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/oled_vdd_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            oled_vdd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.255ns  (logic 4.190ns (66.985%)  route 2.065ns (33.015%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDSE                         0.000     0.000 r  m_OLEDCtrl/oled_vdd_reg/C
    SLICE_X8Y38          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  m_OLEDCtrl/oled_vdd_reg/Q
                         net (fo=1, routed)           2.065     2.583    oled_vdd_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.672     6.255 r  oled_vdd_OBUF_inst/O
                         net (fo=0)                   0.000     6.255    oled_vdd
    U12                                                               r  oled_vdd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/oled_dc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oled_dc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.118ns  (logic 3.995ns (65.310%)  route 2.122ns (34.691%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE                         0.000     0.000 r  m_OLEDCtrl/oled_dc_reg/C
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m_OLEDCtrl/oled_dc_reg/Q
                         net (fo=1, routed)           2.122     2.578    oled_dc_OBUF
    U10                  OBUF (Prop_obuf_I_O)         3.539     6.118 r  oled_dc_OBUF_inst/O
                         net (fo=0)                   0.000     6.118    oled_dc
    U10                                                               r  oled_dc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/oled_res_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            oled_res
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.964ns  (logic 4.041ns (67.755%)  route 1.923ns (32.245%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE                         0.000     0.000 r  m_OLEDCtrl/oled_res_reg/C
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m_OLEDCtrl/oled_res_reg/Q
                         net (fo=1, routed)           1.923     2.441    oled_res_OBUF
    U9                   OBUF (Prop_obuf_I_O)         3.523     5.964 r  oled_res_OBUF_inst/O
                         net (fo=0)                   0.000     5.964    oled_res
    U9                                                                r  oled_res (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_OLEDCtrl/temp_index_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.746ns  (logic 0.952ns (16.568%)  route 4.794ns (83.432%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE                         0.000     0.000 r  m_OLEDCtrl/state_reg[6]/C
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m_OLEDCtrl/state_reg[6]/Q
                         net (fo=17, routed)          1.051     1.507    m_OLEDCtrl/state_reg_n_0_[6]
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.124     1.631 f  m_OLEDCtrl/led_OBUF[0]_inst_i_2/O
                         net (fo=27, routed)          1.169     2.799    m_OLEDCtrl/state_reg[1]_0
    SLICE_X16Y38         LUT3 (Prop_lut3_I2_O)        0.124     2.923 r  m_OLEDCtrl/temp_spi_data[7]_i_6/O
                         net (fo=3, routed)           0.972     3.895    m_OLEDCtrl/temp_spi_data[7]_i_6_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.019 r  m_OLEDCtrl/temp_index[6]_i_3/O
                         net (fo=1, routed)           0.800     4.819    m_OLEDCtrl/temp_index[6]_i_3_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.943 r  m_OLEDCtrl/temp_index[6]_i_1/O
                         net (fo=10, routed)          0.803     5.746    m_OLEDCtrl/temp_index[6]_i_1_n_0
    SLICE_X21Y35         FDRE                                         r  m_OLEDCtrl/temp_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_OLEDCtrl/temp_index_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.746ns  (logic 0.952ns (16.568%)  route 4.794ns (83.432%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE                         0.000     0.000 r  m_OLEDCtrl/state_reg[6]/C
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m_OLEDCtrl/state_reg[6]/Q
                         net (fo=17, routed)          1.051     1.507    m_OLEDCtrl/state_reg_n_0_[6]
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.124     1.631 f  m_OLEDCtrl/led_OBUF[0]_inst_i_2/O
                         net (fo=27, routed)          1.169     2.799    m_OLEDCtrl/state_reg[1]_0
    SLICE_X16Y38         LUT3 (Prop_lut3_I2_O)        0.124     2.923 r  m_OLEDCtrl/temp_spi_data[7]_i_6/O
                         net (fo=3, routed)           0.972     3.895    m_OLEDCtrl/temp_spi_data[7]_i_6_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.019 r  m_OLEDCtrl/temp_index[6]_i_3/O
                         net (fo=1, routed)           0.800     4.819    m_OLEDCtrl/temp_index[6]_i_3_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.943 r  m_OLEDCtrl/temp_index[6]_i_1/O
                         net (fo=10, routed)          0.803     5.746    m_OLEDCtrl/temp_index[6]_i_1_n_0
    SLICE_X21Y35         FDRE                                         r  m_OLEDCtrl/temp_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_OLEDCtrl/temp_index_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.746ns  (logic 0.952ns (16.568%)  route 4.794ns (83.432%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE                         0.000     0.000 r  m_OLEDCtrl/state_reg[6]/C
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m_OLEDCtrl/state_reg[6]/Q
                         net (fo=17, routed)          1.051     1.507    m_OLEDCtrl/state_reg_n_0_[6]
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.124     1.631 f  m_OLEDCtrl/led_OBUF[0]_inst_i_2/O
                         net (fo=27, routed)          1.169     2.799    m_OLEDCtrl/state_reg[1]_0
    SLICE_X16Y38         LUT3 (Prop_lut3_I2_O)        0.124     2.923 r  m_OLEDCtrl/temp_spi_data[7]_i_6/O
                         net (fo=3, routed)           0.972     3.895    m_OLEDCtrl/temp_spi_data[7]_i_6_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.019 r  m_OLEDCtrl/temp_index[6]_i_3/O
                         net (fo=1, routed)           0.800     4.819    m_OLEDCtrl/temp_index[6]_i_3_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.943 r  m_OLEDCtrl/temp_index[6]_i_1/O
                         net (fo=10, routed)          0.803     5.746    m_OLEDCtrl/temp_index[6]_i_1_n_0
    SLICE_X21Y35         FDRE                                         r  m_OLEDCtrl/temp_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_OLEDCtrl/temp_delay_ms_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            m_OLEDCtrl/MS_DELAY/stop_time_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDSE                         0.000     0.000 r  m_OLEDCtrl/temp_delay_ms_reg[7]/C
    SLICE_X11Y37         FDSE (Prop_fdse_C_Q)         0.128     0.128 r  m_OLEDCtrl/temp_delay_ms_reg[7]/Q
                         net (fo=1, routed)           0.115     0.243    m_OLEDCtrl/MS_DELAY/stop_time_reg[8]_0[7]
    SLICE_X11Y36         FDRE                                         r  m_OLEDCtrl/MS_DELAY/stop_time_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/temp_delay_ms_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            m_OLEDCtrl/MS_DELAY/stop_time_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDSE                         0.000     0.000 r  m_OLEDCtrl/temp_delay_ms_reg[2]/C
    SLICE_X11Y37         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  m_OLEDCtrl/temp_delay_ms_reg[2]/Q
                         net (fo=1, routed)           0.107     0.248    m_OLEDCtrl/MS_DELAY/stop_time_reg[8]_0[2]
    SLICE_X11Y36         FDRE                                         r  m_OLEDCtrl/MS_DELAY/stop_time_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/iop_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_OLEDCtrl/temp_delay_ms_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE                         0.000     0.000 r  m_OLEDCtrl/iop_data_reg[1]/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  m_OLEDCtrl/iop_data_reg[1]/Q
                         net (fo=2, routed)           0.122     0.263    m_OLEDCtrl/iop_data[1]
    SLICE_X11Y34         FDRE                                         r  m_OLEDCtrl/temp_delay_ms_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/iop_res_val_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_OLEDCtrl/oled_res_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE                         0.000     0.000 r  m_OLEDCtrl/iop_res_val_reg/C
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  m_OLEDCtrl/iop_res_val_reg/Q
                         net (fo=1, routed)           0.112     0.276    m_OLEDCtrl/iop_res_val
    SLICE_X8Y37          FDRE                                         r  m_OLEDCtrl/oled_res_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/temp_delay_ms_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_OLEDCtrl/MS_DELAY/stop_time_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE                         0.000     0.000 r  m_OLEDCtrl/temp_delay_ms_reg[0]/C
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  m_OLEDCtrl/temp_delay_ms_reg[0]/Q
                         net (fo=1, routed)           0.136     0.277    m_OLEDCtrl/MS_DELAY/stop_time_reg[8]_0[0]
    SLICE_X11Y36         FDRE                                         r  m_OLEDCtrl/MS_DELAY/stop_time_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/iop_vbat_val_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_OLEDCtrl/oled_vbat_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (58.934%)  route 0.114ns (41.066%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE                         0.000     0.000 r  m_OLEDCtrl/iop_vbat_val_reg/C
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  m_OLEDCtrl/iop_vbat_val_reg/Q
                         net (fo=1, routed)           0.114     0.278    m_OLEDCtrl/iop_vbat_val
    SLICE_X10Y37         FDSE                                         r  m_OLEDCtrl/oled_vbat_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/temp_delay_ms_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            m_OLEDCtrl/MS_DELAY/stop_time_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.664%)  route 0.137ns (49.336%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDSE                         0.000     0.000 r  m_OLEDCtrl/temp_delay_ms_reg[3]/C
    SLICE_X11Y37         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  m_OLEDCtrl/temp_delay_ms_reg[3]/Q
                         net (fo=1, routed)           0.137     0.278    m_OLEDCtrl/MS_DELAY/stop_time_reg[8]_0[3]
    SLICE_X11Y36         FDRE                                         r  m_OLEDCtrl/MS_DELAY/stop_time_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/iop_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_OLEDCtrl/temp_delay_ms_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.164ns (56.480%)  route 0.126ns (43.520%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE                         0.000     0.000 r  m_OLEDCtrl/iop_data_reg[6]/C
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  m_OLEDCtrl/iop_data_reg[6]/Q
                         net (fo=2, routed)           0.126     0.290    m_OLEDCtrl/iop_data[6]
    SLICE_X11Y37         FDRE                                         r  m_OLEDCtrl/temp_delay_ms_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/temp_delay_ms_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            m_OLEDCtrl/MS_DELAY/stop_time_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.128ns (42.882%)  route 0.170ns (57.118%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDSE                         0.000     0.000 r  m_OLEDCtrl/temp_delay_ms_reg[5]/C
    SLICE_X11Y37         FDSE (Prop_fdse_C_Q)         0.128     0.128 r  m_OLEDCtrl/temp_delay_ms_reg[5]/Q
                         net (fo=1, routed)           0.170     0.298    m_OLEDCtrl/MS_DELAY/stop_time_reg[8]_0[5]
    SLICE_X11Y36         FDRE                                         r  m_OLEDCtrl/MS_DELAY/stop_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_OLEDCtrl/temp_delay_ms_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_OLEDCtrl/MS_DELAY/stop_time_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.381%)  route 0.174ns (57.619%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE                         0.000     0.000 r  m_OLEDCtrl/temp_delay_ms_reg[6]/C
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  m_OLEDCtrl/temp_delay_ms_reg[6]/Q
                         net (fo=1, routed)           0.174     0.302    m_OLEDCtrl/MS_DELAY/stop_time_reg[8]_0[6]
    SLICE_X11Y36         FDRE                                         r  m_OLEDCtrl/MS_DELAY/stop_time_reg[6]/D
  -------------------------------------------------------------------    -------------------





