#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Dec 19 00:15:19 2020
# Process ID: 20808
# Current directory: C:/Users/lsima/Desktop/opcode/lab3v3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16972 C:\Users\lsima\Desktop\opcode\lab3v3\lab3v3.xpr
# Log file: C:/Users/lsima/Desktop/opcode/lab3v3/vivado.log
# Journal file: C:/Users/lsima/Desktop/opcode/lab3v3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lsima/Desktop/opcode/lab3v3/lab3v3.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/lsima/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Programas/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1028.395 ; gain = 0.000
update_compile_order -fileset sources_1
archive_project C:/Users/lsima/Desktop/psd_final/lab3v3.xpr.zip -temp_dir C:/Users/lsima/Desktop/opcode/lab3v3/.Xil/Vivado-20808-Simas-PC1 -force -exclude_run_results -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/lsima/Desktop/opcode/lab3v3/.Xil/Vivado-20808-Simas-PC1' for archiving project
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/lsima/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
