// Seed: 4280606640
module module_0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output supply0 id_4
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  uwire id_0,
    output wire  id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_1 (
    output tri0 id_0,
    inout logic id_1,
    input tri1 id_2,
    input wor id_3,
    input uwire id_4,
    input wor id_5,
    input supply1 module_3,
    output tri id_7,
    input tri1 id_8,
    input wor id_9,
    input wand id_10,
    input supply1 id_11,
    output supply0 id_12,
    input tri0 id_13,
    output supply1 id_14,
    input wire id_15,
    input supply1 id_16,
    input wor id_17,
    output supply1 id_18,
    input supply1 id_19,
    output tri id_20,
    output supply1 id_21,
    input uwire id_22,
    output wire id_23,
    output wand id_24,
    input tri id_25,
    output tri0 id_26,
    input supply0 id_27
    , id_36,
    input logic id_28,
    output tri id_29,
    input uwire id_30,
    output tri0 id_31,
    output uwire id_32,
    input tri1 id_33,
    input wand id_34
);
  always @("") begin : LABEL_0
    id_1 <= {id_28{1}};
  end
  xor primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_13,
      id_15,
      id_16,
      id_17,
      id_19,
      id_2,
      id_22,
      id_25,
      id_27,
      id_28,
      id_3,
      id_30,
      id_33,
      id_34,
      id_36,
      id_4,
      id_5,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
