#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Sep 26 18:32:23 2024
# Process ID: 33452
# Current directory: C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40392 C:\Users\keyur\Documents\Vivado\FlappyBird\FlappyBird\FlappyBird.xpr
# Log file: C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/vivado.log
# Journal file: C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.xpr
open_project C:/Users/keyur/Documents/Vivado/Processor/Processor.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/keyur/Documents/Vivado/Processor/Processor.srcs/sources_1/bd/uproc_top_level/uproc_top_level.bd}
close_bd_design [get_bd_designs uproc_top_level]
close_project
open_project C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.xpr
create_bd_design "HDMI_Tester"
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.srcs/sources_1/new/vga_ctrl.vhd C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.srcs/sources_1/new/clock_div_25.vhd C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.srcs/sources_1/new/clock_div.vhd C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.srcs/sources_1/new/pixel_pusher.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_cell -type module -reference clock_div clock_div_0
create_bd_cell -type module -reference clock_div_25 clock_div_25_0
create_bd_cell -type module -reference pixel_pusher pixel_pusher_0
create_bd_cell -type module -reference vga_ctrl vga_ctrl_0
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins clock_div_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins clock_div_25_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins pixel_pusher_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins vga_ctrl_0/clk]
endgroup
connect_bd_net [get_bd_pins vga_ctrl_0/en] [get_bd_pins clock_div_25_0/div]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_cells clock_div_0]
delete_bd_objs [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_nets clk_wiz_2_clk_out1] [get_bd_cells clk_wiz_2]
delete_bd_objs [get_bd_nets clk_wiz_1_clk_out1]
delete_bd_objs [get_bd_cells clk_wiz_1]
startgroup
make_bd_pins_external  [get_bd_pins clock_div_25_0/clk]
endgroup
set_property name clk [get_bd_ports clk_0]
delete_bd_objs [get_bd_nets clk_wiz_3_clk_out1] [get_bd_cells clk_wiz_3]
connect_bd_net [get_bd_ports clk] [get_bd_pins vga_ctrl_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins pixel_pusher_0/clk]
set_property  ip_repo_paths  C:/Users/keyur/Documents/Vivado/vivado-library-master [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0
endgroup
set_property -dict [list CONFIG.kGenerateSerialClk {false}] [get_bd_cells rgb2dvi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins rgb2dvi_0/aRst]
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
endgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins rgb2dvi_0/SerialClk]
connect_bd_net [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins clock_div_25_0/div]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER CONFIG.IN2_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {3} CONFIG.IN0_WIDTH {8} CONFIG.IN1_WIDTH {8} CONFIG.IN2_WIDTH {8}] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins pixel_pusher_0/R] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins pixel_pusher_0/B] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins pixel_pusher_0/G] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins rgb2dvi_0/vid_pData] [get_bd_pins xlconcat_0/dout]
regenerate_bd_layout
connect_bd_net [get_bd_pins vga_ctrl_0/vs] [get_bd_pins rgb2dvi_0/vid_pVSync]
connect_bd_net [get_bd_pins vga_ctrl_0/hs] [get_bd_pins rgb2dvi_0/vid_pHSync]
connect_bd_net [get_bd_pins vga_ctrl_0/vid] [get_bd_pins rgb2dvi_0/vid_pVDE]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
connect_bd_net [get_bd_ports clk] [get_bd_pins blk_mem_gen_0/clka]
connect_bd_net [get_bd_pins vga_ctrl_0/hcount] [get_bd_pins pixel_pusher_0/hcount]
connect_bd_net [get_bd_pins pixel_pusher_0/vid] [get_bd_pins vga_ctrl_0/vid]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins pixel_pusher_0/pixel]
connect_bd_net [get_bd_pins pixel_pusher_0/vs] [get_bd_pins vga_ctrl_0/vs]
connect_bd_net [get_bd_pins pixel_pusher_0/clk_enable] [get_bd_pins clock_div_25_0/div]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins pixel_pusher_0/addr]
connect_bd_net [get_bd_pins blk_mem_gen_0/ena] [get_bd_pins clock_div_25_0/div]
startgroup
make_bd_pins_external  [get_bd_pins rgb2dvi_0/TMDS_Clk_n] [get_bd_pins rgb2dvi_0/TMDS_Data_p] [get_bd_pins rgb2dvi_0/TMDS_Clk_p] [get_bd_pins rgb2dvi_0/TMDS_Data_n]
endgroup
set_property name clk_p [get_bd_ports TMDS_Clk_p_0]
set_property name clk_n [get_bd_ports TMDS_Clk_n_0]
set_property name data_p [get_bd_ports TMDS_Data_p_0]
set_property name data_n [get_bd_ports TMDS_Data_n_0]
startgroup
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/keyur/Documents/Vivado/HDMI_tester/pic.coe}] [get_bd_cells blk_mem_gen_0]
endgroup
set_property name picture [get_bd_cells blk_mem_gen_0]
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_bd_cells picture]
endgroup
regenerate_bd_layout
create_bd_port -dir O hdmi_tx_hpd
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
connect_bd_net [get_bd_ports hdmi_tx_hpd] [get_bd_pins xlconstant_1/dout]
regenerate_bd_layout
save_bd_design
file mkdir C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.srcs/constrs_1
file mkdir C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.srcs/constrs_1/new
close [ open C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.srcs/constrs_1/new/Zybo-Z710.xdc w ]
add_files -fileset constrs_1 C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.srcs/constrs_1/new/Zybo-Z710.xdc
make_wrapper -files [get_files C:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.srcs/sources_1/bd/HDMI_Tester/HDMI_Tester.bd] -top
add_files -norecurse c:/Users/keyur/Documents/Vivado/HDMI_tester/HDMI_tester.gen/sources_1/bd/HDMI_Tester/hdl/HDMI_Tester_wrapper.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top HDMI_Tester_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
close_design
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Users/keyur/Documents/Vivado/HDMI_tester/pic.coe}] [get_bd_cells picture]
endgroup
save_bd_design
reset_run synth_1
reset_run HDMI_Tester_blk_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
get_ports
open_run impl_1
get_ports
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
close_design
delete_bd_objs [get_bd_nets xlconcat_0_dout] [get_bd_nets rgb2dvi_0_TMDS_Clk_p] [get_bd_nets rgb2dvi_0_TMDS_Clk_n] [get_bd_nets rgb2dvi_0_TMDS_Data_p] [get_bd_nets rgb2dvi_0_TMDS_Data_n] [get_bd_nets xlconstant_0_dout] [get_bd_nets vga_ctrl_0_hs] [get_bd_cells rgb2dvi_0]
delete_bd_objs [get_bd_ports data_n]
delete_bd_objs [get_bd_ports data_p]
delete_bd_objs [get_bd_ports clk_n]
delete_bd_objs [get_bd_ports clk_p]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0
endgroup
set_property -dict [list CONFIG.kRstActiveHigh {true} CONFIG.kGenerateSerialClk {false}] [get_bd_cells rgb2dvi_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins rgb2dvi_0/aRst] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_ports clk] [get_bd_pins rgb2dvi_0/SerialClk]
connect_bd_net [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins clock_div_25_0/div]
startgroup
make_bd_pins_external  [get_bd_pins rgb2dvi_0/TMDS_Clk_p]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins rgb2dvi_0/TMDS_Clk_n]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins rgb2dvi_0/TMDS_Data_p]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins rgb2dvi_0/TMDS_Data_n]
endgroup
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins rgb2dvi_0/vid_pData] [get_bd_pins vga_ctrl_0/vid]
connect_bd_net [get_bd_pins rgb2dvi_0/vid_pHSync] [get_bd_pins vga_ctrl_0/hs]
connect_bd_net [get_bd_pins rgb2dvi_0/vid_pVSync] [get_bd_pins vga_ctrl_0/vs]
connect_bd_net [get_bd_pins rgb2dvi_0/vid_pVDE] [get_bd_pins vga_ctrl_0/vid]
delete_bd_objs [get_bd_nets vga_ctrl_0_vid]
connect_bd_net [get_bd_pins rgb2dvi_0/vid_pData] [get_bd_pins xlconcat_0/dout]
connect_bd_net [get_bd_pins rgb2dvi_0/vid_pVDE] [get_bd_pins vga_ctrl_0/vid]
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins pixel_pusher_0/vid] [get_bd_pins vga_ctrl_0/vid]
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
set_property name clk_p [get_bd_ports TMDS_Clk_p_0]
set_property name clk_n [get_bd_ports TMDS_Clk_n_0]
set_property name data_p [get_bd_ports TMDS_Data_p_0]
set_property name data_n [get_bd_ports TMDS_Data_n_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
regenerate_bd_layout
