

================================================================
== Vitis HLS Report for 'pool1'
================================================================
* Date:           Sun Jan 26 19:55:57 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.552 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    77857|    77857|  0.779 ms|  0.779 ms|  77857|  77857|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_1  |    77856|    77856|       811|          -|          -|    96|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul20 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul18 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 8 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_109 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_110 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 11 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mux_case_115 = alloca i32 1"   --->   Operation 12 'alloca' 'mux_case_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mux_case_322 = alloca i32 1"   --->   Operation 13 'alloca' 'mux_case_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_529 = alloca i32 1"   --->   Operation 14 'alloca' 'mux_case_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_736 = alloca i32 1"   --->   Operation 15 'alloca' 'mux_case_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mux_case_943 = alloca i32 1"   --->   Operation 16 'alloca' 'mux_case_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mux_case_1150 = alloca i32 1"   --->   Operation 17 'alloca' 'mux_case_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mux_case_1357 = alloca i32 1"   --->   Operation 18 'alloca' 'mux_case_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mux_case_1564 = alloca i32 1"   --->   Operation 19 'alloca' 'mux_case_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mux_case_1771 = alloca i32 1"   --->   Operation 20 'alloca' 'mux_case_1771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_1978 = alloca i32 1"   --->   Operation 21 'alloca' 'mux_case_1978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_2185 = alloca i32 1"   --->   Operation 22 'alloca' 'mux_case_2185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_2392 = alloca i32 1"   --->   Operation 23 'alloca' 'mux_case_2392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mux_case_2599 = alloca i32 1"   --->   Operation 24 'alloca' 'mux_case_2599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_27106 = alloca i32 1"   --->   Operation 25 'alloca' 'mux_case_27106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_29113 = alloca i32 1"   --->   Operation 26 'alloca' 'mux_case_29113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_31120 = alloca i32 1"   --->   Operation 27 'alloca' 'mux_case_31120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_33127 = alloca i32 1"   --->   Operation 28 'alloca' 'mux_case_33127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_35134 = alloca i32 1"   --->   Operation 29 'alloca' 'mux_case_35134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_37141 = alloca i32 1"   --->   Operation 30 'alloca' 'mux_case_37141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_39148 = alloca i32 1"   --->   Operation 31 'alloca' 'mux_case_39148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_41155 = alloca i32 1"   --->   Operation 32 'alloca' 'mux_case_41155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_43162 = alloca i32 1"   --->   Operation 33 'alloca' 'mux_case_43162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_45169 = alloca i32 1"   --->   Operation 34 'alloca' 'mux_case_45169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_47176 = alloca i32 1"   --->   Operation 35 'alloca' 'mux_case_47176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_49183 = alloca i32 1"   --->   Operation 36 'alloca' 'mux_case_49183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_51190 = alloca i32 1"   --->   Operation 37 'alloca' 'mux_case_51190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_53197 = alloca i32 1"   --->   Operation 38 'alloca' 'mux_case_53197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_2204 = alloca i32 1"   --->   Operation 39 'alloca' 'mux_case_2204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_case_4211 = alloca i32 1"   --->   Operation 40 'alloca' 'mux_case_4211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_6218 = alloca i32 1"   --->   Operation 41 'alloca' 'mux_case_6218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mux_case_8225 = alloca i32 1"   --->   Operation 42 'alloca' 'mux_case_8225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mux_case_10232 = alloca i32 1"   --->   Operation 43 'alloca' 'mux_case_10232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mux_case_12239 = alloca i32 1"   --->   Operation 44 'alloca' 'mux_case_12239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mux_case_14246 = alloca i32 1"   --->   Operation 45 'alloca' 'mux_case_14246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_case_16253 = alloca i32 1"   --->   Operation 46 'alloca' 'mux_case_16253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mux_case_18260 = alloca i32 1"   --->   Operation 47 'alloca' 'mux_case_18260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mux_case_20267 = alloca i32 1"   --->   Operation 48 'alloca' 'mux_case_20267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_case_22274 = alloca i32 1"   --->   Operation 49 'alloca' 'mux_case_22274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_case_24281 = alloca i32 1"   --->   Operation 50 'alloca' 'mux_case_24281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_26288 = alloca i32 1"   --->   Operation 51 'alloca' 'mux_case_26288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_28295 = alloca i32 1"   --->   Operation 52 'alloca' 'mux_case_28295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_case_30302 = alloca i32 1"   --->   Operation 53 'alloca' 'mux_case_30302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mux_case_32309 = alloca i32 1"   --->   Operation 54 'alloca' 'mux_case_32309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mux_case_34316 = alloca i32 1"   --->   Operation 55 'alloca' 'mux_case_34316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mux_case_36323 = alloca i32 1"   --->   Operation 56 'alloca' 'mux_case_36323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_case_38330 = alloca i32 1"   --->   Operation 57 'alloca' 'mux_case_38330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_case_40337 = alloca i32 1"   --->   Operation 58 'alloca' 'mux_case_40337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mux_case_42344 = alloca i32 1"   --->   Operation 59 'alloca' 'mux_case_42344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_44351 = alloca i32 1"   --->   Operation 60 'alloca' 'mux_case_44351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mux_case_46358 = alloca i32 1"   --->   Operation 61 'alloca' 'mux_case_46358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mux_case_48365 = alloca i32 1"   --->   Operation 62 'alloca' 'mux_case_48365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mux_case_50372 = alloca i32 1"   --->   Operation 63 'alloca' 'mux_case_50372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_case_52379 = alloca i32 1"   --->   Operation 64 'alloca' 'mux_case_52379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mux_case_54386 = alloca i32 1"   --->   Operation 65 'alloca' 'mux_case_54386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_111 = alloca i32 1"   --->   Operation 66 'alloca' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mux_case_114_loc = alloca i64 1"   --->   Operation 67 'alloca' 'mux_case_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mux_case_321_loc = alloca i64 1"   --->   Operation 68 'alloca' 'mux_case_321_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mux_case_528_loc = alloca i64 1"   --->   Operation 69 'alloca' 'mux_case_528_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_735_loc = alloca i64 1"   --->   Operation 70 'alloca' 'mux_case_735_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_942_loc = alloca i64 1"   --->   Operation 71 'alloca' 'mux_case_942_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_1149_loc = alloca i64 1"   --->   Operation 72 'alloca' 'mux_case_1149_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_1356_loc = alloca i64 1"   --->   Operation 73 'alloca' 'mux_case_1356_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mux_case_1563_loc = alloca i64 1"   --->   Operation 74 'alloca' 'mux_case_1563_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mux_case_1770_loc = alloca i64 1"   --->   Operation 75 'alloca' 'mux_case_1770_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mux_case_1977_loc = alloca i64 1"   --->   Operation 76 'alloca' 'mux_case_1977_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mux_case_2184_loc = alloca i64 1"   --->   Operation 77 'alloca' 'mux_case_2184_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mux_case_2391_loc = alloca i64 1"   --->   Operation 78 'alloca' 'mux_case_2391_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mux_case_2598_loc = alloca i64 1"   --->   Operation 79 'alloca' 'mux_case_2598_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mux_case_27105_loc = alloca i64 1"   --->   Operation 80 'alloca' 'mux_case_27105_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mux_case_29112_loc = alloca i64 1"   --->   Operation 81 'alloca' 'mux_case_29112_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mux_case_31119_loc = alloca i64 1"   --->   Operation 82 'alloca' 'mux_case_31119_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mux_case_33126_loc = alloca i64 1"   --->   Operation 83 'alloca' 'mux_case_33126_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mux_case_35133_loc = alloca i64 1"   --->   Operation 84 'alloca' 'mux_case_35133_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mux_case_37140_loc = alloca i64 1"   --->   Operation 85 'alloca' 'mux_case_37140_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mux_case_39147_loc = alloca i64 1"   --->   Operation 86 'alloca' 'mux_case_39147_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mux_case_41154_loc = alloca i64 1"   --->   Operation 87 'alloca' 'mux_case_41154_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mux_case_43161_loc = alloca i64 1"   --->   Operation 88 'alloca' 'mux_case_43161_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mux_case_45168_loc = alloca i64 1"   --->   Operation 89 'alloca' 'mux_case_45168_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mux_case_47175_loc = alloca i64 1"   --->   Operation 90 'alloca' 'mux_case_47175_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mux_case_49182_loc = alloca i64 1"   --->   Operation 91 'alloca' 'mux_case_49182_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mux_case_51189_loc = alloca i64 1"   --->   Operation 92 'alloca' 'mux_case_51189_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mux_case_53196_loc = alloca i64 1"   --->   Operation 93 'alloca' 'mux_case_53196_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mux_case_2203_loc = alloca i64 1"   --->   Operation 94 'alloca' 'mux_case_2203_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mux_case_4210_loc = alloca i64 1"   --->   Operation 95 'alloca' 'mux_case_4210_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mux_case_6217_loc = alloca i64 1"   --->   Operation 96 'alloca' 'mux_case_6217_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mux_case_8224_loc = alloca i64 1"   --->   Operation 97 'alloca' 'mux_case_8224_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mux_case_10231_loc = alloca i64 1"   --->   Operation 98 'alloca' 'mux_case_10231_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mux_case_12238_loc = alloca i64 1"   --->   Operation 99 'alloca' 'mux_case_12238_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mux_case_14245_loc = alloca i64 1"   --->   Operation 100 'alloca' 'mux_case_14245_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mux_case_16252_loc = alloca i64 1"   --->   Operation 101 'alloca' 'mux_case_16252_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mux_case_18259_loc = alloca i64 1"   --->   Operation 102 'alloca' 'mux_case_18259_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mux_case_20266_loc = alloca i64 1"   --->   Operation 103 'alloca' 'mux_case_20266_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mux_case_22273_loc = alloca i64 1"   --->   Operation 104 'alloca' 'mux_case_22273_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mux_case_24280_loc = alloca i64 1"   --->   Operation 105 'alloca' 'mux_case_24280_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mux_case_26287_loc = alloca i64 1"   --->   Operation 106 'alloca' 'mux_case_26287_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mux_case_28294_loc = alloca i64 1"   --->   Operation 107 'alloca' 'mux_case_28294_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mux_case_30301_loc = alloca i64 1"   --->   Operation 108 'alloca' 'mux_case_30301_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mux_case_32308_loc = alloca i64 1"   --->   Operation 109 'alloca' 'mux_case_32308_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mux_case_34315_loc = alloca i64 1"   --->   Operation 110 'alloca' 'mux_case_34315_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mux_case_36322_loc = alloca i64 1"   --->   Operation 111 'alloca' 'mux_case_36322_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mux_case_38329_loc = alloca i64 1"   --->   Operation 112 'alloca' 'mux_case_38329_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mux_case_40336_loc = alloca i64 1"   --->   Operation 113 'alloca' 'mux_case_40336_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%mux_case_42343_loc = alloca i64 1"   --->   Operation 114 'alloca' 'mux_case_42343_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mux_case_44350_loc = alloca i64 1"   --->   Operation 115 'alloca' 'mux_case_44350_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%mux_case_46357_loc = alloca i64 1"   --->   Operation 116 'alloca' 'mux_case_46357_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mux_case_48364_loc = alloca i64 1"   --->   Operation 117 'alloca' 'mux_case_48364_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%mux_case_50371_loc = alloca i64 1"   --->   Operation 118 'alloca' 'mux_case_50371_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mux_case_52378_loc = alloca i64 1"   --->   Operation 119 'alloca' 'mux_case_52378_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%mux_case_54385_loc = alloca i64 1"   --->   Operation 120 'alloca' 'mux_case_54385_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 121 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln51 = store i7 0, i7 %c" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 122 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul18"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %phi_mul20"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln51 = br void %L3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 125 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.86>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%phi_mul20_load = load i16 %phi_mul20" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 126 'load' 'phi_mul20_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%phi_mul18_load = load i17 %phi_mul18" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 127 'load' 'phi_mul18_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%c_3 = load i7 %c" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 128 'load' 'c_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.85ns)   --->   "%add_ln51_5 = add i16 %phi_mul20_load, i16 605" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 129 'add' 'add_ln51_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.86ns)   --->   "%add_ln51_6 = add i17 %phi_mul18_load, i17 729" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 130 'add' 'add_ln51_6' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.77ns)   --->   "%icmp_ln51 = icmp_eq  i7 %c_3, i7 96" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 131 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.77ns)   --->   "%add_ln51 = add i7 %c_3, i7 1" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 132 'add' 'add_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %L3.split, void %for.end270" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 133 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%mux_case_115_load = load i32 %mux_case_115"   --->   Operation 134 'load' 'mux_case_115_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%mux_case_322_load = load i32 %mux_case_322"   --->   Operation 135 'load' 'mux_case_322_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%mux_case_529_load = load i32 %mux_case_529"   --->   Operation 136 'load' 'mux_case_529_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%mux_case_736_load = load i32 %mux_case_736"   --->   Operation 137 'load' 'mux_case_736_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%mux_case_943_load = load i32 %mux_case_943"   --->   Operation 138 'load' 'mux_case_943_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%mux_case_1150_load = load i32 %mux_case_1150"   --->   Operation 139 'load' 'mux_case_1150_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%mux_case_1357_load = load i32 %mux_case_1357"   --->   Operation 140 'load' 'mux_case_1357_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%mux_case_1564_load = load i32 %mux_case_1564"   --->   Operation 141 'load' 'mux_case_1564_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%mux_case_1771_load = load i32 %mux_case_1771"   --->   Operation 142 'load' 'mux_case_1771_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%mux_case_1978_load = load i32 %mux_case_1978"   --->   Operation 143 'load' 'mux_case_1978_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%mux_case_2185_load = load i32 %mux_case_2185"   --->   Operation 144 'load' 'mux_case_2185_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%mux_case_2392_load = load i32 %mux_case_2392"   --->   Operation 145 'load' 'mux_case_2392_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%mux_case_2599_load = load i32 %mux_case_2599"   --->   Operation 146 'load' 'mux_case_2599_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%mux_case_27106_load = load i32 %mux_case_27106"   --->   Operation 147 'load' 'mux_case_27106_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%mux_case_29113_load = load i32 %mux_case_29113"   --->   Operation 148 'load' 'mux_case_29113_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%mux_case_31120_load = load i32 %mux_case_31120"   --->   Operation 149 'load' 'mux_case_31120_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%mux_case_33127_load = load i32 %mux_case_33127"   --->   Operation 150 'load' 'mux_case_33127_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%mux_case_35134_load = load i32 %mux_case_35134"   --->   Operation 151 'load' 'mux_case_35134_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%mux_case_37141_load = load i32 %mux_case_37141"   --->   Operation 152 'load' 'mux_case_37141_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%mux_case_39148_load = load i32 %mux_case_39148"   --->   Operation 153 'load' 'mux_case_39148_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%mux_case_41155_load = load i32 %mux_case_41155"   --->   Operation 154 'load' 'mux_case_41155_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%mux_case_43162_load = load i32 %mux_case_43162"   --->   Operation 155 'load' 'mux_case_43162_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%mux_case_45169_load = load i32 %mux_case_45169"   --->   Operation 156 'load' 'mux_case_45169_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%mux_case_47176_load = load i32 %mux_case_47176"   --->   Operation 157 'load' 'mux_case_47176_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%mux_case_49183_load = load i32 %mux_case_49183"   --->   Operation 158 'load' 'mux_case_49183_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%mux_case_51190_load = load i32 %mux_case_51190"   --->   Operation 159 'load' 'mux_case_51190_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%mux_case_53197_load = load i32 %mux_case_53197"   --->   Operation 160 'load' 'mux_case_53197_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%mux_case_2204_load = load i32 %mux_case_2204"   --->   Operation 161 'load' 'mux_case_2204_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%mux_case_4211_load = load i32 %mux_case_4211"   --->   Operation 162 'load' 'mux_case_4211_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%mux_case_6218_load = load i32 %mux_case_6218"   --->   Operation 163 'load' 'mux_case_6218_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%mux_case_8225_load = load i32 %mux_case_8225"   --->   Operation 164 'load' 'mux_case_8225_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%mux_case_10232_load = load i32 %mux_case_10232"   --->   Operation 165 'load' 'mux_case_10232_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%mux_case_12239_load = load i32 %mux_case_12239"   --->   Operation 166 'load' 'mux_case_12239_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%mux_case_14246_load = load i32 %mux_case_14246"   --->   Operation 167 'load' 'mux_case_14246_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%mux_case_16253_load = load i32 %mux_case_16253"   --->   Operation 168 'load' 'mux_case_16253_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%mux_case_18260_load = load i32 %mux_case_18260"   --->   Operation 169 'load' 'mux_case_18260_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%mux_case_20267_load = load i32 %mux_case_20267"   --->   Operation 170 'load' 'mux_case_20267_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%mux_case_22274_load = load i32 %mux_case_22274"   --->   Operation 171 'load' 'mux_case_22274_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%mux_case_24281_load = load i32 %mux_case_24281"   --->   Operation 172 'load' 'mux_case_24281_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%mux_case_26288_load = load i32 %mux_case_26288"   --->   Operation 173 'load' 'mux_case_26288_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%mux_case_28295_load = load i32 %mux_case_28295"   --->   Operation 174 'load' 'mux_case_28295_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%mux_case_30302_load = load i32 %mux_case_30302"   --->   Operation 175 'load' 'mux_case_30302_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%mux_case_32309_load = load i32 %mux_case_32309"   --->   Operation 176 'load' 'mux_case_32309_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%mux_case_34316_load = load i32 %mux_case_34316"   --->   Operation 177 'load' 'mux_case_34316_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%mux_case_36323_load = load i32 %mux_case_36323"   --->   Operation 178 'load' 'mux_case_36323_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%mux_case_38330_load = load i32 %mux_case_38330"   --->   Operation 179 'load' 'mux_case_38330_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%mux_case_40337_load = load i32 %mux_case_40337"   --->   Operation 180 'load' 'mux_case_40337_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%mux_case_42344_load = load i32 %mux_case_42344"   --->   Operation 181 'load' 'mux_case_42344_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%mux_case_44351_load = load i32 %mux_case_44351"   --->   Operation 182 'load' 'mux_case_44351_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%mux_case_46358_load = load i32 %mux_case_46358"   --->   Operation 183 'load' 'mux_case_46358_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%mux_case_48365_load = load i32 %mux_case_48365"   --->   Operation 184 'load' 'mux_case_48365_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%mux_case_50372_load = load i32 %mux_case_50372"   --->   Operation 185 'load' 'mux_case_50372_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%mux_case_52379_load = load i32 %mux_case_52379"   --->   Operation 186 'load' 'mux_case_52379_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%mux_case_54386_load = load i32 %mux_case_54386"   --->   Operation 187 'load' 'mux_case_54386_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_111"   --->   Operation 188 'load' 'p_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 189 [2/2] (2.09ns)   --->   "%call_ln51 = call void @pool1_Pipeline_L4, i32 %p_load, i32 %mux_case_54386_load, i32 %mux_case_52379_load, i32 %mux_case_50372_load, i32 %mux_case_48365_load, i32 %mux_case_46358_load, i32 %mux_case_44351_load, i32 %mux_case_42344_load, i32 %mux_case_40337_load, i32 %mux_case_38330_load, i32 %mux_case_36323_load, i32 %mux_case_34316_load, i32 %mux_case_32309_load, i32 %mux_case_30302_load, i32 %mux_case_28295_load, i32 %mux_case_26288_load, i32 %mux_case_24281_load, i32 %mux_case_22274_load, i32 %mux_case_20267_load, i32 %mux_case_18260_load, i32 %mux_case_16253_load, i32 %mux_case_14246_load, i32 %mux_case_12239_load, i32 %mux_case_10232_load, i32 %mux_case_8225_load, i32 %mux_case_6218_load, i32 %mux_case_4211_load, i32 %mux_case_2204_load, i32 %mux_case_53197_load, i32 %mux_case_51190_load, i32 %mux_case_49183_load, i32 %mux_case_47176_load, i32 %mux_case_45169_load, i32 %mux_case_43162_load, i32 %mux_case_41155_load, i32 %mux_case_39148_load, i32 %mux_case_37141_load, i32 %mux_case_35134_load, i32 %mux_case_33127_load, i32 %mux_case_31120_load, i32 %mux_case_29113_load, i32 %mux_case_27106_load, i32 %mux_case_2599_load, i32 %mux_case_2392_load, i32 %mux_case_2185_load, i32 %mux_case_1978_load, i32 %mux_case_1771_load, i32 %mux_case_1564_load, i32 %mux_case_1357_load, i32 %mux_case_1150_load, i32 %mux_case_943_load, i32 %mux_case_736_load, i32 %mux_case_529_load, i32 %mux_case_322_load, i32 %mux_case_115_load, i16 %phi_mul20_load, i32 %inp_img_0, i32 %inp_img_1, i32 %inp_img_2, i32 %inp_img_3, i32 %inp_img_4, i32 %p_loc, i32 %mux_case_54385_loc, i32 %mux_case_52378_loc, i32 %mux_case_50371_loc, i32 %mux_case_48364_loc, i32 %mux_case_46357_loc, i32 %mux_case_44350_loc, i32 %mux_case_42343_loc, i32 %mux_case_40336_loc, i32 %mux_case_38329_loc, i32 %mux_case_36322_loc, i32 %mux_case_34315_loc, i32 %mux_case_32308_loc, i32 %mux_case_30301_loc, i32 %mux_case_28294_loc, i32 %mux_case_26287_loc, i32 %mux_case_24280_loc, i32 %mux_case_22273_loc, i32 %mux_case_20266_loc, i32 %mux_case_18259_loc, i32 %mux_case_16252_loc, i32 %mux_case_14245_loc, i32 %mux_case_12238_loc, i32 %mux_case_10231_loc, i32 %mux_case_8224_loc, i32 %mux_case_6217_loc, i32 %mux_case_4210_loc, i32 %mux_case_2203_loc, i32 %mux_case_53196_loc, i32 %mux_case_51189_loc, i32 %mux_case_49182_loc, i32 %mux_case_47175_loc, i32 %mux_case_45168_loc, i32 %mux_case_43161_loc, i32 %mux_case_41154_loc, i32 %mux_case_39147_loc, i32 %mux_case_37140_loc, i32 %mux_case_35133_loc, i32 %mux_case_33126_loc, i32 %mux_case_31119_loc, i32 %mux_case_29112_loc, i32 %mux_case_27105_loc, i32 %mux_case_2598_loc, i32 %mux_case_2391_loc, i32 %mux_case_2184_loc, i32 %mux_case_1977_loc, i32 %mux_case_1770_loc, i32 %mux_case_1563_loc, i32 %mux_case_1356_loc, i32 %mux_case_1149_loc, i32 %mux_case_942_loc, i32 %mux_case_735_loc, i32 %mux_case_528_loc, i32 %mux_case_321_loc, i32 %mux_case_114_loc" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 189 'call' 'call_ln51' <Predicate = (!icmp_ln51)> <Delay = 2.09> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 190 [1/1] (0.42ns)   --->   "%store_ln51 = store i7 %add_ln51, i7 %c" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 190 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_2 : Operation 191 [1/1] (0.42ns)   --->   "%store_ln51 = store i17 %add_ln51_6, i17 %phi_mul18" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 191 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_2 : Operation 192 [1/1] (0.42ns)   --->   "%store_ln51 = store i16 %add_ln51_5, i16 %phi_mul20" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 192 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:167]   --->   Operation 193 'ret' 'ret_ln167' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.63>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%p_load31 = load i32 %empty"   --->   Operation 194 'load' 'p_load31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%p_load30 = load i32 %empty_109"   --->   Operation 195 'load' 'p_load30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%p_load29 = load i32 %empty_110"   --->   Operation 196 'load' 'p_load29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/2] (1.63ns)   --->   "%call_ln51 = call void @pool1_Pipeline_L4, i32 %p_load, i32 %mux_case_54386_load, i32 %mux_case_52379_load, i32 %mux_case_50372_load, i32 %mux_case_48365_load, i32 %mux_case_46358_load, i32 %mux_case_44351_load, i32 %mux_case_42344_load, i32 %mux_case_40337_load, i32 %mux_case_38330_load, i32 %mux_case_36323_load, i32 %mux_case_34316_load, i32 %mux_case_32309_load, i32 %mux_case_30302_load, i32 %mux_case_28295_load, i32 %mux_case_26288_load, i32 %mux_case_24281_load, i32 %mux_case_22274_load, i32 %mux_case_20267_load, i32 %mux_case_18260_load, i32 %mux_case_16253_load, i32 %mux_case_14246_load, i32 %mux_case_12239_load, i32 %mux_case_10232_load, i32 %mux_case_8225_load, i32 %mux_case_6218_load, i32 %mux_case_4211_load, i32 %mux_case_2204_load, i32 %mux_case_53197_load, i32 %mux_case_51190_load, i32 %mux_case_49183_load, i32 %mux_case_47176_load, i32 %mux_case_45169_load, i32 %mux_case_43162_load, i32 %mux_case_41155_load, i32 %mux_case_39148_load, i32 %mux_case_37141_load, i32 %mux_case_35134_load, i32 %mux_case_33127_load, i32 %mux_case_31120_load, i32 %mux_case_29113_load, i32 %mux_case_27106_load, i32 %mux_case_2599_load, i32 %mux_case_2392_load, i32 %mux_case_2185_load, i32 %mux_case_1978_load, i32 %mux_case_1771_load, i32 %mux_case_1564_load, i32 %mux_case_1357_load, i32 %mux_case_1150_load, i32 %mux_case_943_load, i32 %mux_case_736_load, i32 %mux_case_529_load, i32 %mux_case_322_load, i32 %mux_case_115_load, i16 %phi_mul20_load, i32 %inp_img_0, i32 %inp_img_1, i32 %inp_img_2, i32 %inp_img_3, i32 %inp_img_4, i32 %p_loc, i32 %mux_case_54385_loc, i32 %mux_case_52378_loc, i32 %mux_case_50371_loc, i32 %mux_case_48364_loc, i32 %mux_case_46357_loc, i32 %mux_case_44350_loc, i32 %mux_case_42343_loc, i32 %mux_case_40336_loc, i32 %mux_case_38329_loc, i32 %mux_case_36322_loc, i32 %mux_case_34315_loc, i32 %mux_case_32308_loc, i32 %mux_case_30301_loc, i32 %mux_case_28294_loc, i32 %mux_case_26287_loc, i32 %mux_case_24280_loc, i32 %mux_case_22273_loc, i32 %mux_case_20266_loc, i32 %mux_case_18259_loc, i32 %mux_case_16252_loc, i32 %mux_case_14245_loc, i32 %mux_case_12238_loc, i32 %mux_case_10231_loc, i32 %mux_case_8224_loc, i32 %mux_case_6217_loc, i32 %mux_case_4210_loc, i32 %mux_case_2203_loc, i32 %mux_case_53196_loc, i32 %mux_case_51189_loc, i32 %mux_case_49182_loc, i32 %mux_case_47175_loc, i32 %mux_case_45168_loc, i32 %mux_case_43161_loc, i32 %mux_case_41154_loc, i32 %mux_case_39147_loc, i32 %mux_case_37140_loc, i32 %mux_case_35133_loc, i32 %mux_case_33126_loc, i32 %mux_case_31119_loc, i32 %mux_case_29112_loc, i32 %mux_case_27105_loc, i32 %mux_case_2598_loc, i32 %mux_case_2391_loc, i32 %mux_case_2184_loc, i32 %mux_case_1977_loc, i32 %mux_case_1770_loc, i32 %mux_case_1563_loc, i32 %mux_case_1356_loc, i32 %mux_case_1149_loc, i32 %mux_case_942_loc, i32 %mux_case_735_loc, i32 %mux_case_528_loc, i32 %mux_case_321_loc, i32 %mux_case_114_loc" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 197 'call' 'call_ln51' <Predicate = true> <Delay = 1.63> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 2.94>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 198 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%mux_case_54385_loc_load = load i32 %mux_case_54385_loc"   --->   Operation 199 'load' 'mux_case_54385_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%mux_case_52378_loc_load = load i32 %mux_case_52378_loc"   --->   Operation 200 'load' 'mux_case_52378_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%mux_case_50371_loc_load = load i32 %mux_case_50371_loc"   --->   Operation 201 'load' 'mux_case_50371_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%mux_case_48364_loc_load = load i32 %mux_case_48364_loc"   --->   Operation 202 'load' 'mux_case_48364_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%mux_case_46357_loc_load = load i32 %mux_case_46357_loc"   --->   Operation 203 'load' 'mux_case_46357_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%mux_case_44350_loc_load = load i32 %mux_case_44350_loc"   --->   Operation 204 'load' 'mux_case_44350_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%mux_case_42343_loc_load = load i32 %mux_case_42343_loc"   --->   Operation 205 'load' 'mux_case_42343_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%mux_case_40336_loc_load = load i32 %mux_case_40336_loc"   --->   Operation 206 'load' 'mux_case_40336_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%mux_case_38329_loc_load = load i32 %mux_case_38329_loc"   --->   Operation 207 'load' 'mux_case_38329_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%mux_case_36322_loc_load = load i32 %mux_case_36322_loc"   --->   Operation 208 'load' 'mux_case_36322_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%mux_case_34315_loc_load = load i32 %mux_case_34315_loc"   --->   Operation 209 'load' 'mux_case_34315_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%mux_case_32308_loc_load = load i32 %mux_case_32308_loc"   --->   Operation 210 'load' 'mux_case_32308_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%mux_case_30301_loc_load = load i32 %mux_case_30301_loc"   --->   Operation 211 'load' 'mux_case_30301_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%mux_case_28294_loc_load = load i32 %mux_case_28294_loc"   --->   Operation 212 'load' 'mux_case_28294_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%mux_case_26287_loc_load = load i32 %mux_case_26287_loc"   --->   Operation 213 'load' 'mux_case_26287_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%mux_case_24280_loc_load = load i32 %mux_case_24280_loc"   --->   Operation 214 'load' 'mux_case_24280_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%mux_case_22273_loc_load = load i32 %mux_case_22273_loc"   --->   Operation 215 'load' 'mux_case_22273_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%mux_case_20266_loc_load = load i32 %mux_case_20266_loc"   --->   Operation 216 'load' 'mux_case_20266_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%mux_case_18259_loc_load = load i32 %mux_case_18259_loc"   --->   Operation 217 'load' 'mux_case_18259_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%mux_case_16252_loc_load = load i32 %mux_case_16252_loc"   --->   Operation 218 'load' 'mux_case_16252_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%mux_case_14245_loc_load = load i32 %mux_case_14245_loc"   --->   Operation 219 'load' 'mux_case_14245_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%mux_case_12238_loc_load = load i32 %mux_case_12238_loc"   --->   Operation 220 'load' 'mux_case_12238_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%mux_case_10231_loc_load = load i32 %mux_case_10231_loc"   --->   Operation 221 'load' 'mux_case_10231_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%mux_case_8224_loc_load = load i32 %mux_case_8224_loc"   --->   Operation 222 'load' 'mux_case_8224_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%mux_case_6217_loc_load = load i32 %mux_case_6217_loc"   --->   Operation 223 'load' 'mux_case_6217_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%mux_case_4210_loc_load = load i32 %mux_case_4210_loc"   --->   Operation 224 'load' 'mux_case_4210_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%mux_case_2203_loc_load = load i32 %mux_case_2203_loc"   --->   Operation 225 'load' 'mux_case_2203_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%mux_case_53196_loc_load = load i32 %mux_case_53196_loc"   --->   Operation 226 'load' 'mux_case_53196_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%mux_case_51189_loc_load = load i32 %mux_case_51189_loc"   --->   Operation 227 'load' 'mux_case_51189_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%mux_case_49182_loc_load = load i32 %mux_case_49182_loc"   --->   Operation 228 'load' 'mux_case_49182_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%mux_case_47175_loc_load = load i32 %mux_case_47175_loc"   --->   Operation 229 'load' 'mux_case_47175_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%mux_case_45168_loc_load = load i32 %mux_case_45168_loc"   --->   Operation 230 'load' 'mux_case_45168_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%mux_case_43161_loc_load = load i32 %mux_case_43161_loc"   --->   Operation 231 'load' 'mux_case_43161_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%mux_case_41154_loc_load = load i32 %mux_case_41154_loc"   --->   Operation 232 'load' 'mux_case_41154_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%mux_case_39147_loc_load = load i32 %mux_case_39147_loc"   --->   Operation 233 'load' 'mux_case_39147_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%mux_case_37140_loc_load = load i32 %mux_case_37140_loc"   --->   Operation 234 'load' 'mux_case_37140_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%mux_case_35133_loc_load = load i32 %mux_case_35133_loc"   --->   Operation 235 'load' 'mux_case_35133_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%mux_case_33126_loc_load = load i32 %mux_case_33126_loc"   --->   Operation 236 'load' 'mux_case_33126_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%mux_case_31119_loc_load = load i32 %mux_case_31119_loc"   --->   Operation 237 'load' 'mux_case_31119_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%mux_case_29112_loc_load = load i32 %mux_case_29112_loc"   --->   Operation 238 'load' 'mux_case_29112_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%mux_case_27105_loc_load = load i32 %mux_case_27105_loc"   --->   Operation 239 'load' 'mux_case_27105_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%mux_case_2598_loc_load = load i32 %mux_case_2598_loc"   --->   Operation 240 'load' 'mux_case_2598_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%mux_case_2391_loc_load = load i32 %mux_case_2391_loc"   --->   Operation 241 'load' 'mux_case_2391_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%mux_case_2184_loc_load = load i32 %mux_case_2184_loc"   --->   Operation 242 'load' 'mux_case_2184_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%mux_case_1977_loc_load = load i32 %mux_case_1977_loc"   --->   Operation 243 'load' 'mux_case_1977_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%mux_case_1770_loc_load = load i32 %mux_case_1770_loc"   --->   Operation 244 'load' 'mux_case_1770_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%mux_case_1563_loc_load = load i32 %mux_case_1563_loc"   --->   Operation 245 'load' 'mux_case_1563_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%mux_case_1356_loc_load = load i32 %mux_case_1356_loc"   --->   Operation 246 'load' 'mux_case_1356_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%mux_case_1149_loc_load = load i32 %mux_case_1149_loc"   --->   Operation 247 'load' 'mux_case_1149_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%mux_case_942_loc_load = load i32 %mux_case_942_loc"   --->   Operation 248 'load' 'mux_case_942_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%mux_case_735_loc_load = load i32 %mux_case_735_loc"   --->   Operation 249 'load' 'mux_case_735_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%mux_case_528_loc_load = load i32 %mux_case_528_loc"   --->   Operation 250 'load' 'mux_case_528_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%mux_case_321_loc_load = load i32 %mux_case_321_loc"   --->   Operation 251 'load' 'mux_case_321_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%mux_case_114_loc_load = load i32 %mux_case_114_loc"   --->   Operation 252 'load' 'mux_case_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [2/2] (2.94ns)   --->   "%call_ln51 = call void @pool1_Pipeline_L5_L6, i32 %p_loc_load, i32 %mux_case_54385_loc_load, i32 %mux_case_52378_loc_load, i32 %mux_case_50371_loc_load, i32 %mux_case_48364_loc_load, i32 %mux_case_46357_loc_load, i32 %mux_case_44350_loc_load, i32 %mux_case_42343_loc_load, i32 %mux_case_40336_loc_load, i32 %mux_case_38329_loc_load, i32 %mux_case_36322_loc_load, i32 %mux_case_34315_loc_load, i32 %mux_case_32308_loc_load, i32 %mux_case_30301_loc_load, i32 %mux_case_28294_loc_load, i32 %mux_case_26287_loc_load, i32 %mux_case_24280_loc_load, i32 %mux_case_22273_loc_load, i32 %mux_case_20266_loc_load, i32 %mux_case_18259_loc_load, i32 %mux_case_16252_loc_load, i32 %mux_case_14245_loc_load, i32 %mux_case_12238_loc_load, i32 %mux_case_10231_loc_load, i32 %mux_case_8224_loc_load, i32 %mux_case_6217_loc_load, i32 %mux_case_4210_loc_load, i32 %mux_case_2203_loc_load, i32 %mux_case_53196_loc_load, i32 %mux_case_51189_loc_load, i32 %mux_case_49182_loc_load, i32 %mux_case_47175_loc_load, i32 %mux_case_45168_loc_load, i32 %mux_case_43161_loc_load, i32 %mux_case_41154_loc_load, i32 %mux_case_39147_loc_load, i32 %mux_case_37140_loc_load, i32 %mux_case_35133_loc_load, i32 %mux_case_33126_loc_load, i32 %mux_case_31119_loc_load, i32 %mux_case_29112_loc_load, i32 %mux_case_27105_loc_load, i32 %mux_case_2598_loc_load, i32 %mux_case_2391_loc_load, i32 %mux_case_2184_loc_load, i32 %mux_case_1977_loc_load, i32 %mux_case_1770_loc_load, i32 %mux_case_1563_loc_load, i32 %mux_case_1356_loc_load, i32 %mux_case_1149_loc_load, i32 %mux_case_942_loc_load, i32 %mux_case_735_loc_load, i32 %mux_case_528_loc_load, i32 %mux_case_321_loc_load, i32 %mux_case_114_loc_load, i32 %p_load29, i32 %p_load30, i32 %p_load31, i17 %phi_mul18_load, i32 %out_img, i16 %phi_mul20_load, i32 %inp_img_0, i32 %inp_img_1, i32 %inp_img_2, i32 %inp_img_3, i32 %inp_img_4, i32 %empty_111, i32 %mux_case_54386, i32 %mux_case_52379, i32 %mux_case_50372, i32 %mux_case_48365, i32 %mux_case_46358, i32 %mux_case_44351, i32 %mux_case_42344, i32 %mux_case_40337, i32 %mux_case_38330, i32 %mux_case_36323, i32 %mux_case_34316, i32 %mux_case_32309, i32 %mux_case_30302, i32 %mux_case_28295, i32 %mux_case_26288, i32 %mux_case_24281, i32 %mux_case_22274, i32 %mux_case_20267, i32 %mux_case_18260, i32 %mux_case_16253, i32 %mux_case_14246, i32 %mux_case_12239, i32 %mux_case_10232, i32 %mux_case_8225, i32 %mux_case_6218, i32 %mux_case_4211, i32 %mux_case_2204, i32 %mux_case_53197, i32 %mux_case_51190, i32 %mux_case_49183, i32 %mux_case_47176, i32 %mux_case_45169, i32 %mux_case_43162, i32 %mux_case_41155, i32 %mux_case_39148, i32 %mux_case_37141, i32 %mux_case_35134, i32 %mux_case_33127, i32 %mux_case_31120, i32 %mux_case_29113, i32 %mux_case_27106, i32 %mux_case_2599, i32 %mux_case_2392, i32 %mux_case_2185, i32 %mux_case_1978, i32 %mux_case_1771, i32 %mux_case_1564, i32 %mux_case_1357, i32 %mux_case_1150, i32 %mux_case_943, i32 %mux_case_736, i32 %mux_case_529, i32 %mux_case_322, i32 %mux_case_115, i32 %empty_110, i32 %empty_109, i32 %empty" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 253 'call' 'call_ln51' <Predicate = true> <Delay = 2.94> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 96, i64 96, i64 96" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 254 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 255 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/2] (0.00ns)   --->   "%call_ln51 = call void @pool1_Pipeline_L5_L6, i32 %p_loc_load, i32 %mux_case_54385_loc_load, i32 %mux_case_52378_loc_load, i32 %mux_case_50371_loc_load, i32 %mux_case_48364_loc_load, i32 %mux_case_46357_loc_load, i32 %mux_case_44350_loc_load, i32 %mux_case_42343_loc_load, i32 %mux_case_40336_loc_load, i32 %mux_case_38329_loc_load, i32 %mux_case_36322_loc_load, i32 %mux_case_34315_loc_load, i32 %mux_case_32308_loc_load, i32 %mux_case_30301_loc_load, i32 %mux_case_28294_loc_load, i32 %mux_case_26287_loc_load, i32 %mux_case_24280_loc_load, i32 %mux_case_22273_loc_load, i32 %mux_case_20266_loc_load, i32 %mux_case_18259_loc_load, i32 %mux_case_16252_loc_load, i32 %mux_case_14245_loc_load, i32 %mux_case_12238_loc_load, i32 %mux_case_10231_loc_load, i32 %mux_case_8224_loc_load, i32 %mux_case_6217_loc_load, i32 %mux_case_4210_loc_load, i32 %mux_case_2203_loc_load, i32 %mux_case_53196_loc_load, i32 %mux_case_51189_loc_load, i32 %mux_case_49182_loc_load, i32 %mux_case_47175_loc_load, i32 %mux_case_45168_loc_load, i32 %mux_case_43161_loc_load, i32 %mux_case_41154_loc_load, i32 %mux_case_39147_loc_load, i32 %mux_case_37140_loc_load, i32 %mux_case_35133_loc_load, i32 %mux_case_33126_loc_load, i32 %mux_case_31119_loc_load, i32 %mux_case_29112_loc_load, i32 %mux_case_27105_loc_load, i32 %mux_case_2598_loc_load, i32 %mux_case_2391_loc_load, i32 %mux_case_2184_loc_load, i32 %mux_case_1977_loc_load, i32 %mux_case_1770_loc_load, i32 %mux_case_1563_loc_load, i32 %mux_case_1356_loc_load, i32 %mux_case_1149_loc_load, i32 %mux_case_942_loc_load, i32 %mux_case_735_loc_load, i32 %mux_case_528_loc_load, i32 %mux_case_321_loc_load, i32 %mux_case_114_loc_load, i32 %p_load29, i32 %p_load30, i32 %p_load31, i17 %phi_mul18_load, i32 %out_img, i16 %phi_mul20_load, i32 %inp_img_0, i32 %inp_img_1, i32 %inp_img_2, i32 %inp_img_3, i32 %inp_img_4, i32 %empty_111, i32 %mux_case_54386, i32 %mux_case_52379, i32 %mux_case_50372, i32 %mux_case_48365, i32 %mux_case_46358, i32 %mux_case_44351, i32 %mux_case_42344, i32 %mux_case_40337, i32 %mux_case_38330, i32 %mux_case_36323, i32 %mux_case_34316, i32 %mux_case_32309, i32 %mux_case_30302, i32 %mux_case_28295, i32 %mux_case_26288, i32 %mux_case_24281, i32 %mux_case_22274, i32 %mux_case_20267, i32 %mux_case_18260, i32 %mux_case_16253, i32 %mux_case_14246, i32 %mux_case_12239, i32 %mux_case_10232, i32 %mux_case_8225, i32 %mux_case_6218, i32 %mux_case_4211, i32 %mux_case_2204, i32 %mux_case_53197, i32 %mux_case_51190, i32 %mux_case_49183, i32 %mux_case_47176, i32 %mux_case_45169, i32 %mux_case_43162, i32 %mux_case_41155, i32 %mux_case_39148, i32 %mux_case_37141, i32 %mux_case_35134, i32 %mux_case_33127, i32 %mux_case_31120, i32 %mux_case_29113, i32 %mux_case_27106, i32 %mux_case_2599, i32 %mux_case_2392, i32 %mux_case_2185, i32 %mux_case_1978, i32 %mux_case_1771, i32 %mux_case_1564, i32 %mux_case_1357, i32 %mux_case_1150, i32 %mux_case_943, i32 %mux_case_736, i32 %mux_case_529, i32 %mux_case_322, i32 %mux_case_115, i32 %empty_110, i32 %empty_109, i32 %empty" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 256 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln51 = br void %L3" [../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51]   --->   Operation 257 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 7 bit ('c', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51) [12]  (0.000 ns)
	'store' operation 0 bit ('store_ln51', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51) of constant 0 on local variable 'c', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51 [123]  (0.427 ns)

 <State 2>: 2.863ns
The critical path consists of the following:
	'load' operation 7 bit ('c', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51) on local variable 'c', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51 [130]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51) [133]  (0.773 ns)
	'call' operation 0 bit ('call_ln51', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51) to 'pool1_Pipeline_L4' [197]  (2.090 ns)

 <State 3>: 1.635ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln51', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51) to 'pool1_Pipeline_L4' [197]  (1.635 ns)

 <State 4>: 2.943ns
The critical path consists of the following:
	'load' operation 32 bit ('p_loc_load') on local variable 'p_loc' [198]  (0.000 ns)
	'call' operation 0 bit ('call_ln51', ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:51) to 'pool1_Pipeline_L5_L6' [253]  (2.943 ns)

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
