FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"LO_STAR_OUT_P";
2"EXT_PED_OUT";
3"EXT_PED_IN";
4"DGT_P";
5"DGT_N";
6"LO_STAR_OUT_N";
7"MTCD_LO*";
8"GND\G";
9"UN$1$CNTRLREGISTER$I10$LOSEL";
10"UN$1$CNTRLREGISTER$I10$ECALENABLE";
11"SCALER<1..3>";
12"TTL_TO_ECL_IN";
13"LVDS_TO_ECL_IN_P";
14"LVDS_TO_ECL_IN_N";
15"NIM_TO_ECL_IN";
16"ECL_TO_TTL_IN";
17"ECL_TO_LVDS_IN";
18"NIM_TO_ECL_OUT";
19"ECL_TO_NIM_IN";
20"PULSE_INV_IN";
21"SMELLIE_DELAY_IN";
22"SMELLIE_PULSE_OUT";
23"TELLIE_PULSE_OUT";
24"SMELLIE_DELAY_OUT";
25"TELLIE_DELAY_OUT";
26"MTCA_MIMI2_PULSE_ANAL";
27"UN$1$LOGEN$I13$LOSTAR2";
28"UN$1$LOGEN$I13$DGT2";
29"MTCA_MIMIC2_OUT_N";
30"MTCA_MIMIC2_OUT_P";
31"MTCA_MIMIC1_OUT_N";
32"MTCA_MIMIC1_OUT_P";
33"MTCA_MIMIC1_PULSE_ANAL";
34"LVDS_TO_ECL_OUT";
35"ECL_TO_NIM_OUT";
36"ECL_TO_LVDS_OUT_N";
37"ECL_TO_LVDS_OUT_P";
38"ECL_TO_TTL_OUT";
39"PULSE_IN_ANAL<0..11>";
40"CAEN_OUT_ANAL<0..7>";
41"SYNC_P";
42"SYNC_N";
43"SYNC24_P";
44"GT_P";
45"GT_N";
46"SYNC24_N";
47"SYNC_LVDS_P";
48"SYNC_LVDS_N";
49"SYNC24_LVDS_P";
50"SYNC24_LVDS_N";
51"SCOPE_OUT_ANAL<0..7>";
52"GT_NIM";
53"UN$1$CAENCOMS$I8$GT2P";
54"TELLIE_DELAY_IN";
55"TTL_TO_ECL_OUT";
56"PULSE_INV_OUT";
57"RIBBON_PULSE_OUT_N";
58"RIBBON_PULSE_OUT_P";
59"GENERIC_DELAY_OUT";
60"RIBBON_PULSE_IN_P";
61"RIBBON_PULSE_IN_N";
62"GENERIC_PULSE_OUT";
63"UN$1$MICROZEDMODULE$I1$MTCAMIMICDATARDY";
64"UN$1$HCT238$I53$A2";
65"SPKR";
66"VCC\G";
67"VCC\G";
68"UN$1$CNTRLREGISTER$I10$DATARDY";
69"UN$1$CNTRLREGISTER$I10$REGVAL";
70"UN$1$ELLIECOMS$I9$TELLIEPREDELAYTTL";
71"LE_MTCA_MIMIC";
72"LE_GT_DELAYS";
73"LE_CAEN";
74"UN$1$CAENCOMS$I8$DATARDY";
75"LE_CNTRL_REG";
76"UN$1$CAENCOMS$I8$GTTTL";
77"UN$1$CAENCOMS$I8$SYNCTTL";
78"UN$1$CAENCOMS$I8$SYNC24TTL";
79"UN$1$ELLIECOMS$I9$SMELLIEPREDELAYTTL";
80"UN$1$CNTRLREGISTER$I10$READBIT";
81"CLK100_P";
82"CLK100_N";
83"TUBII_RT_OUT";
84"UN$1$HCT238$I53$A1";
85"UN$1$HCT238$I53$A0";
86"SCALER<4..6>";
87"LE_GEN_UTILS";
88"UN$1$EXTTRIGS$I70$EXTTRIGOUT";
89"EXT_TRIG_IN<0..15>";
90"UN$1$ELLIECOMS$I9$SMELLIEDELAYOUTTTL";
91"UN$1$ELLIECOMS$I9$TELLIEDELAYOUTTTL";
92"UN$1$ELLIECOMS$I9$SMELLIEPULSE";
93"UN$1$ELLIECOMS$I9$TELLIEPULSE";
94"UN$1$GENERALUTILITIES$I4$GENERICPULSEIN";
95"UN$1$GENERALUTILITIES$I4$GENERICDELAYIN";
96"GENERIC_DELAY_IN";
97"UN$1$CLOCKS$I2$BCKPUSED";
98"UN$1$CLOCKS$I2$CLK100TTL";
99"UN$1$CLOCKS$I2$RESET";
100"TUB_CLK_IN";
101"SR_CLK";
102"SR_DATA";
103"UN$1$CLOCKS$I2$DATARDY";
104"LE_CLKS";
105"UN$1$CLOCKS$I2$CLKSEL";
%"MICROZED_MODULE"
"1","(-500,2775)","0","tubii_tk2_lib","I1";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"RESET_CLK"
VHDL_MODE"OUT"99;
"TUBII_RT_OUT"
VHDL_MODE"OUT"83;
"EXT_TRIG<0..15>"
VHDL_MODE"IN"88;
"CLK100_IN"
VHDL_MODE"IN"98;
"READ_CNTRL_REG_BIT"
VHDL_MODE"OUT"80;
"CNTRL_REG_CHK"
VHDL_MODE"IN"69;
"CNTRL_RDY"
VHDL_MODE"OUT"68;
"SPKR"
VHDL_MODE"OUT"65;
"LE<2>"
VHDL_MODE"OUT"64;
"LE<1>"
VHDL_MODE"OUT"84;
"LE<0>"
VHDL_MODE"OUT"85;
"GENERIC_DELAY_IN"
VHDL_MODE"IN"96;
"GENERIC_DELAY_OUT"
VHDL_MODE"OUT"95;
"GENERIC_PULSE"
VHDL_MODE"OUT"94;
"DATA"
VHDL_MODE"OUT"102;
"CLK"
VHDL_MODE"OUT"101;
"CAEN_DATA_RDY"
VHDL_MODE"OUT"74;
"MTCA_MIMIC_DATA_RDY"
VHDL_MODE"OUT"63;
"CLOCKS_DATA_RDY"
VHDL_MODE"OUT"103;
"SMELLIE_PRE_DELAY"
VHDL_MODE"IN"79;
"TELLIE_PRE_DELAY"
VHDL_MODE"IN"70;
"SYNC24"
VHDL_MODE"IN"78;
"SYNC"
VHDL_MODE"IN"77;
"GT"
VHDL_MODE"IN"76;
"SCALER<4..6>"
VHDL_MODE"OUT"86;
"TELLIE_PULSE"
VHDL_MODE"OUT"93;
"SMELLIE_PULSE"
VHDL_MODE"OUT"92;
"TELLIE_DELAY"
VHDL_MODE"OUT"91;
"SMELLIE_DELAY"
VHDL_MODE"OUT"90;
"BCKP_CLK_IN_USE"
VHDL_MODE"IN"97;
%"CNTRL_REGISTER"
"1","(1950,4325)","0","tubii_tk2_lib","I10";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"DATA_RDY"
VHDL_MODE"IN"68;
"REG_VAL"
VHDL_MODE"OUT"69;
"DISPLAY<1..3>"
VHDL_MODE"OUT"11;
"ECAL_ENABLE"
VHDL_MODE"OUT"10;
"LO_SEL"
VHDL_MODE"OUT"9;
"DEFAULT_CLK_SEL"
VHDL_MODE"OUT"105;
"READ_BIT"
VHDL_MODE"IN"80;
"LE"
VHDL_MODE"IN"75;
"CLK"
VHDL_MODE"IN"101;
"DATA"
VHDL_MODE"IN"102;
%"TUBII_SPKR"
"1","(-3100,300)","2","tubii_tk2_lib","I11";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"SPKR_SIG"
VHDL_MODE"IN"65;
%"BASELINE_BUFFER"
"1","(-3850,375)","0","tubii_tk2_lib","I12";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
%"LO_GEN"
"1","(1875,2075)","0","tubii_tk2_lib","I13";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"DGT2"
VHDL_MODE"OUT"28;
"LO_STAR2"
VHDL_MODE"OUT"27;
"LO_STAR_OUT_N \B"
VHDL_MODE"OUT"6;
"LO_STAR_OUT_P"
VHDL_MODE"OUT"1;
"GT_TTL"
VHDL_MODE"IN"76;
"CLK"
VHDL_MODE"IN"101;
"DATA"
VHDL_MODE"IN"102;
"LE"
VHDL_MODE"IN"72;
"LO_SEL"
VHDL_MODE"IN"9;
"MTCD_LO* \B"
VHDL_MODE"IN"7;
"DGT_P"
VHDL_MODE"OUT"4;
"DGT_N \B"
VHDL_MODE"OUT"5;
%"INPORT"
"1","(-4250,2750)","0","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"INPORT"
"1","(-4250,2675)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"13;
%"INPORT"
"1","(-4250,2625)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"14;
%"INPORT"
"1","(-4250,2525)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"15;
%"INPORT"
"1","(-4250,2450)","0","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
%"INPORT"
"1","(-4250,2375)","0","standard","I19";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"17;
%"CLOCKS"
"1","(-3050,4450)","0","tubii_tk2_lib","I2";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"RESET"
VHDL_MODE"IN"99;
"DATA_RDY"
VHDL_MODE"IN"103;
"CLK100_TTL"
VHDL_MODE"OUT"98;
"CLK100_P"
VHDL_MODE"OUT"81;
"CLK_SEL"
VHDL_MODE"IN"105;
"TUB_CLK_IN"
VHDL_MODE"IN"100;
"BCKP_USED"
VHDL_MODE"OUT"97;
"CLK100_N \B"
VHDL_MODE"OUT"82;
"DATA"
VHDL_MODE"IN"102;
"SR_CLK"
VHDL_MODE"IN"101;
"LE"
VHDL_MODE"IN"104;
%"INPORT"
"1","(-4250,2300)","0","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"19;
%"OUTPORT"
"1","(-1675,2950)","0","standard","I21";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"55;
%"OUTPORT"
"1","(-1675,2775)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"34;
%"OUTPORT"
"1","(-1675,2600)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"18;
%"OUTPORT"
"1","(-1675,2500)","0","standard","I26";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"38;
%"OUTPORT"
"1","(-1675,2425)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"37;
%"OUTPORT"
"1","(-1675,2350)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"36;
%"OUTPORT"
"1","(-1675,2275)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"35;
%"MTCA_MIMIC"
"1","(-650,475)","0","tubii_tk2_lib","I3";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"DATA_RDY"
VHDL_MODE"IN"63;
"DATA"
VHDL_MODE"IN"102;
"CLK"
VHDL_MODE"IN"101;
"LE"
VHDL_MODE"IN"71;
"PULSE2_ANAL"
VHDL_MODE"IN"26;
"PULSE1_ANAL"
VHDL_MODE"IN"33;
"LO* \B"
VHDL_MODE"IN"27;
"GT"
VHDL_MODE"IN"53;
"DGT"
VHDL_MODE"IN"28;
"TRIG2_OUT_N \B"
VHDL_MODE"OUT"29;
"TRIG2_OUT_P"
VHDL_MODE"OUT"30;
"TRIG1_OUT_N \B"
VHDL_MODE"OUT"31;
"TRIG1_OUT_P"
VHDL_MODE"OUT"32;
%"INPORT"
"1","(-4225,2850)","0","standard","I30";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"20;
%"INPORT"
"1","(-4225,2900)","0","standard","I31";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"61;
%"INPORT"
"1","(-4225,2975)","0","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"60;
%"INPORT"
"1","(-1800,3850)","0","standard","I33";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"96;
%"OUTPORT"
"1","(-1650,3125)","0","standard","I34";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"56;
%"OUTPORT"
"1","(-1650,3225)","0","standard","I35";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"57;
%"OUTPORT"
"1","(-1650,3325)","0","standard","I36";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"58;
%"OUTPORT"
"1","(-1650,3400)","0","standard","I37";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"59;
%"OUTPORT"
"1","(-1650,3475)","0","standard","I38";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"62;
%"INPORT"
"1","(925,3650)","0","standard","I39";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"41;
%"GENERAL_UTILITIES"
"1","(-2700,2675)","0","tubii_tk2_lib","I4";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"ECL_TO_NIM_OUT"
VHDL_MODE"OUT"35;
"ECL_TO_LVDS_OUT_N \B"
VHDL_MODE"OUT"36;
"ECL_TO_LVDS_OUT_P"
VHDL_MODE"OUT"37;
"ECL_TO_TTL_OUT"
VHDL_MODE"OUT"38;
"NIM_TO_ECL_OUT"
VHDL_MODE"OUT"18;
"PULSE_INV_OUT"
VHDL_MODE"OUT"56;
"RIBBON_PULSE_OUT_N \B"
VHDL_MODE"OUT"57;
"RIBBON_PULSE_OUT_P"
VHDL_MODE"OUT"58;
"GENERIC_DELAY_OUT"
VHDL_MODE"OUT"59;
"GENERIC_PULSE_OUT"
VHDL_MODE"OUT"62;
"TTL_TO_ECL_OUT"
VHDL_MODE"OUT"55;
"LVDS_TO_ECL_OUT"
VHDL_MODE"OUT"34;
"GENERIC_PULSE_IN"
VHDL_MODE"IN"94;
"GENERIC_DELAY_IN"
VHDL_MODE"IN"95;
"TTL_TO_ECL_IN"
VHDL_MODE"IN"12;
"LVDS_TO_ECL_IN_P"
VHDL_MODE"IN"13;
"LVDS_TO_ECL_IN_N \B"
VHDL_MODE"IN"14;
"NIM_TO_ECL_IN"
VHDL_MODE"IN"15;
"ECL_TO_TTL_IN"
VHDL_MODE"IN"16;
"ECL_TO_LVDS_IN"
VHDL_MODE"IN"17;
"ECL_TO_NIM_IN"
VHDL_MODE"IN"19;
"PULSE_INV_IN"
VHDL_MODE"IN"20;
"RIBBON_PULSE_IN_N \B"
VHDL_MODE"IN"61;
"CLK"
VHDL_MODE"IN"101;
"LE"
VHDL_MODE"IN"87;
"RIBBON_PULSE_IN_P"
VHDL_MODE"IN"60;
"DATA"
VHDL_MODE"IN"102;
%"INPORT"
"1","(925,3600)","0","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"42;
%"INPORT"
"1","(925,3475)","0","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"43;
%"INPORT"
"1","(925,3425)","0","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"46;
%"INPORT"
"1","(950,3275)","0","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"44;
%"INPORT"
"1","(950,3200)","0","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"45;
%"INPORT"
"1","(900,3125)","0","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"39;
%"OUTPORT"
"1","(3200,2925)","0","standard","I46";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"40;
%"OUTPORT"
"1","(3200,2975)","0","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"51;
%"OUTPORT"
"1","(3150,3275)","0","standard","I48";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"52;
%"OUTPORT"
"1","(3150,3375)","0","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"50;
%"POWER"
"1","(3225,925)","0","tubii_tk2_lib","I5";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
%"OUTPORT"
"1","(3150,3425)","0","standard","I50";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"49;
%"OUTPORT"
"1","(3125,3525)","0","standard","I51";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"48;
%"OUTPORT"
"1","(3125,3600)","0","standard","I52";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"47;
%"HCT238"
"1","(450,2625)","0","ttl","I53";
;
$LOCATION"U61"
CDS_LOCATION"U61"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"TSSOP"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
CDS_LIB"ttl";
"A2"
$PN"3"64;
"A1"
$PN"2"84;
"A0"
$PN"1"85;
"E3"
$PN"6"8;
"E2 \B"
$PN"5"67;
"E1 \B"
$PN"4"66;
"Y7"
$PN"7"0;
"Y6"
$PN"9"0;
"Y5"
$PN"10"104;
"Y4"
$PN"11"87;
"Y3"
$PN"12"71;
"Y2"
$PN"13"72;
"Y1"
$PN"14"73;
"Y0"
$PN"15"75;
%"INPORT"
"1","(950,1875)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"OUTPORT"
"1","(2875,2375)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"OUTPORT"
"1","(2875,2300)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"5;
%"OUTPORT"
"1","(2875,2200)","0","standard","I57";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"OUTPORT"
"1","(2875,2075)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"6;
%"OUTPORT"
"1","(2425,1200)","0","standard","I59";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"2;
%"ECAL_CONTROL"
"1","(1400,1150)","0","tubii_tk2_lib","I6";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"EXT_PED_OUT"
VHDL_MODE"OUT"2;
"EXT_PED_IN"
VHDL_MODE"IN"3;
"GT"
VHDL_MODE"IN"53;
"ECAL_ACTIVE"
VHDL_MODE"IN"10;
%"INPORT"
"1","(350,1050)","0","standard","I60";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"3;
%"OUTPORT"
"1","(375,450)","0","standard","I61";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"30;
%"OUTPORT"
"1","(375,350)","0","standard","I62";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"29;
%"OUTPORT"
"1","(375,700)","0","standard","I63";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"32;
%"OUTPORT"
"1","(375,625)","0","standard","I64";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"31;
%"INPORT"
"1","(-1725,1000)","0","standard","I65";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"33;
%"INPORT"
"1","(-1725,875)","0","standard","I66";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"26;
%"INPORT"
"1","(-4175,4300)","0","standard","I67";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"100;
%"OUTPORT"
"1","(-2100,4525)","0","standard","I68";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"82;
%"OUTPORT"
"1","(-2100,4600)","0","standard","I69";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"81;
%"EXT_TRIGS"
"1","(-3300,1225)","0","tubii_tk2_lib","I70";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"EXT_TRIG_OUT<0..15>"
VHDL_MODE"OUT"88;
"EXT_TRIG_IN<0..15>"
VHDL_MODE"IN"89;
%"INPORT"
"1","(-4200,1325)","0","standard","I71";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"89;
%"OUTPORT"
"1","(500,4575)","0","standard","I72";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"22;
%"OUTPORT"
"1","(500,4500)","0","standard","I73";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"23;
%"OUTPORT"
"1","(500,4425)","0","standard","I74";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"24;
%"OUTPORT"
"1","(500,4350)","0","standard","I75";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"25;
%"INPORT"
"1","(-1850,4550)","0","standard","I76";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"21;
%"INPORT"
"1","(-1850,4475)","0","standard","I77";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"54;
%"OUTPORT"
"1","(2925,4150)","0","standard","I78";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"OUTPORT"
"1","(575,1875)","0","standard","I79";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"86;
%"CAEN_COMS"
"1","(2050,3100)","0","tubii_tk2_lib","I8";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"PULSE_IN_ANAL<0..11>"
VHDL_MODE"IN"39;
"SYNC24_TTL"
VHDL_MODE"OUT"78;
"SYNC_TTL"
VHDL_MODE"OUT"77;
"CAEN_OUT_ANAL<0..7>"
VHDL_MODE"OUT"40;
"SYNC_P"
VHDL_MODE"IN"41;
"SYNC_N \B"
VHDL_MODE"IN"42;
"SYNC24_P"
VHDL_MODE"IN"43;
"GT_P"
VHDL_MODE"IN"44;
"GT_N \B"
VHDL_MODE"IN"45;
"SYNC24_N \B"
VHDL_MODE"IN"46;
"DATA"
VHDL_MODE"IN"102;
"CLK"
VHDL_MODE"IN"101;
"LE"
VHDL_MODE"IN"73;
"DATA_RDY"
VHDL_MODE"IN"74;
"SYNC_LVDS_P"
VHDL_MODE"OUT"47;
"SYNC_LVDS_N \B"
VHDL_MODE"OUT"48;
"SYNC24_LVDS_P"
VHDL_MODE"OUT"49;
"SYNC24_LVDS_N \B"
VHDL_MODE"OUT"50;
"SCOPE_OUT_ANAL<0..7>"
VHDL_MODE"OUT"51;
"GT_NIM"
VHDL_MODE"OUT"52;
"GT_TTL"
VHDL_MODE"OUT"76;
"GT2_P"
VHDL_MODE"OUT"53;
"GT2_N \B"
VHDL_MODE"OUT"0;
%"OUTPORT"
"1","(-1675,2100)","2","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"83;
%"ELLIE_COMS"
"1","(-475,4375)","0","tubii_tk2_lib","I9";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"TELLIE_PRE_DELAY_ECL"
VHDL_MODE"IN"54;
"TELLIE_PULSE"
VHDL_MODE"IN"93;
"SMELLIE_PULSE"
VHDL_MODE"IN"92;
"SMELLIE_PRE_DELAY_ECL"
VHDL_MODE"IN"21;
"SMELLIE_PRE_DELAY_TTL"
VHDL_MODE"OUT"79;
"TELLIE_PRE_DELAY_TTL"
VHDL_MODE"OUT"70;
"TELLIE_DELAY_OUT_TTL"
VHDL_MODE"IN"91;
"SMELLIE_DELAY_OUT_TTL"
VHDL_MODE"IN"90;
"SMELLIE_DELAY_OUT"
VHDL_MODE"OUT"22;
"TELLIE_DELAY_OUT"
VHDL_MODE"OUT"23;
"SMELLIE_PULSE_OUT"
VHDL_MODE"OUT"24;
"TELLIE_PULSE_OUT"
VHDL_MODE"OUT"25;
END.
