<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Instantiation</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part23.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part25.htm">Next &gt;</a></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark23">&zwnj;</a>Instantiation</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The provided design consists of three separate modules. The AXI performance monitor combines two sub-</p><p style="text-indent: 0pt;text-align: left;"><span><img width="120" height="21" alt="image" src="Image_210.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">axi_bw_monitor</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">axi_bw_monitor</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">axi_bw_monitor</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">modules, with the bandwidth measurement being performed by          , and the latency</p><p style="text-indent: 0pt;text-align: left;"><span><img width="338" height="67" alt="image" src="Image_211.png"/></span></p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: justify;">measurement by <span class="s8">axi_lat_monitor </span>. These two modules are then combined within</p><p class="s8" style="padding-top: 4pt;padding-left: 14pt;text-indent: 0pt;text-align: justify;">axi_performance_monitor <span class="p">to create the combined bandwidth and latency monitor as described above. It is</span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="604" alt="image" src="Image_212.png"/></span></p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;line-height: 107%;text-align: justify;">expected that the the full <span class="s8">axi_performance_monitor </span>would normally be instantiated, however if the user design requires it, it is possible to instantiate both of the sub-modules separately. Instantiation templates for all three instances are shown in the following example.</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="padding-left: 46pt;text-indent: 0pt;line-height: 114%;text-align: left;">// Instantiate AXI performance monitor axi_performance_monitor #(</p><p class="s18" style="padding-left: 76pt;text-indent: 0pt;line-height: 11pt;text-align: left;">.BW_WINDOW_SIZE        (1024),</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.LAT_AVERAGE_SIZE_EXP      (5)</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.STOP_COUNT          (STOP_COUNT),</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.AUTO_START          (AUTO_START),</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.CLOCK_FREQ          (CLOCK_FREQ),</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.DATA_WIDTH          (AXI_DATA_WIDTH)</p><p class="s18" style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">) i_axi_performance_monitor_nap (</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">// Inputs</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.i_clk             (clk),</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.i_reset_n           (reset_n),</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.i_start            (start),</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.i_stop            (stop),</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.i_counter_reset        (counter_reset),</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="padding-left: 76pt;text-indent: 0pt;text-align: left;">// Interfaces</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.axi_if            (axi_if),</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="padding-left: 76pt;text-indent: 0pt;text-align: left;">// Outputs</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.o_bw_results_rd        (bw_results_rd),</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.o_bw_results_wr        (bw_results_wr),</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.o_latency_results_current   (latency_results_current),</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.o_latency_results_avg     (latency_results_avg),</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.o_latency_results_max     (latency_results_max),</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.o_latency_results_min     (latency_results_min),</p><p class="s18" style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.o_clock_freq_data_width    (clock_freq_data_width)</p><p class="s18" style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="padding-left: 46pt;text-indent: 0pt;line-height: 114%;text-align: left;">// Instantiate submodule AXI bandwidth monitor axi_bw_monitor #(</p><p class="s18" style="padding-left: 70pt;text-indent: 0pt;line-height: 11pt;text-align: left;">.BW_WINDOW_SIZE       (BW_WINDOW_SIZE),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.STOP_COUNT         (STOP_COUNT),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.AUTO_START         (AUTO_START),</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="1" height="746" alt="image" src="Image_213.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="1" height="746" alt="image" src="Image_214.png"/></span></p><p class="s18" style="padding-left: 70pt;text-indent: 0pt;text-align: left;">.CLOCK_FREQ         (CLOCK_FREQ),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.DATA_WIDTH         (DATA_WIDTH)</p><p class="s18" style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">) i_axi_bw_monitor_nap (</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">// Inputs</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_clk            (i_clk),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_reset_n          (i_reset_n),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_start           (i_start),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_stop            (i_stop),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_counter_reset       (i_counter_reset),</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="padding-left: 70pt;text-indent: 0pt;text-align: left;">// Interfaces</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.axi_if            (axi_if),</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="padding-left: 70pt;text-indent: 0pt;text-align: left;">// Outputs</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.o_bw_results_rd       (bw_results_rd),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.o_bw_results_wr       (bw_results_wr),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.o_clock_freq_data_width    (clock_freq_data_width)</p><p class="s18" style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="padding-left: 46pt;text-indent: 0pt;line-height: 114%;text-align: left;">// Instantiate submodule AXI latency monitor axi_latency_monitor #(</p><p class="s18" style="padding-left: 70pt;text-indent: 0pt;line-height: 11pt;text-align: left;">.LAT_AVERAGE_SIZE_EXP     (LAT_AVERAGE_SIZE_EXP),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.STOP_COUNT          (STOP_COUNT),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.AUTO_START          (AUTO_START),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.CLOCK_FREQ          (CLOCK_FREQ),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.DATA_WIDTH          (DATA_WIDTH)</p><p class="s18" style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">) i_axi_latency_monitor_nap (</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">// Inputs</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_clk            (i_clk),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_reset_n          (i_reset_n),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_start           (i_start),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_stop            (i_stop),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_counter_reset       (i_counter_reset),</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="padding-left: 70pt;text-indent: 0pt;text-align: left;">// Interfaces</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.axi_if            (axi_if),</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="padding-left: 70pt;text-indent: 0pt;text-align: left;">// Outputs</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.o_latency_results_current   (latency_results_current),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.o_latency_results_avg     (latency_results_avg),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.o_latency_results_max     (latency_results_max),</p><p class="s18" style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.o_latency_results_min     (latency_results_min),</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="75" alt="image" src="Image_215.png"/></span></p><p class="s18" style="text-indent: 0pt;text-align: left;">.o_clock_freq_data_width</p><p class="s18" style="text-indent: 0pt;text-align: left;">.o_clock_freq_data_width</p><p style="text-indent: 0pt;text-align: left;"/><p class="s18" style="text-indent: 0pt;text-align: left;">.o_clock_freq_data_width</p><p class="s18" style="text-indent: 0pt;text-align: left;">(clock_freq_data_width)</p><p class="s18" style="text-indent: 0pt;text-align: left;">(clock_freq_data_width)</p><p style="text-indent: 0pt;text-align: left;"/><p class="s18" style="text-indent: 0pt;text-align: left;">(clock_freq_data_width)</p><p class="s18" style="text-indent: 0pt;text-align: left;">);</p><p class="s18" style="text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"/><p class="s18" style="text-indent: 0pt;text-align: left;">);</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part23.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part25.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
