<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: STM32G0</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('modules.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">STM32G0</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here is a list of all modules:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span><span onclick="javascript:toggleLevel(4);">4</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_0_" class="arrow" onclick="toggleFolder('0_')">&#9660;</span><a class="el" href="group__CM3__defines.html" target="_self">CM3 Defines</a></td><td class="desc">Defined Constants and Types for Cortex M3 core features </td></tr>
<tr id="row_0_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__debugging.html" target="_self">Debugging</a></td><td class="desc">Macros and functions to aid in debugging </td></tr>
<tr id="row_0_1_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_1_" class="arrow" onclick="toggleFolder('0_1_')">&#9658;</span><a class="el" href="group__CM3__cortex__defines.html" target="_self">Cortex Core Defines</a></td><td class="desc"><b>libopencm3 Defined Constants and Types for the Cortex Core </b> </td></tr>
<tr id="row_0_1_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__cortex__atomic__defines.html" target="_self">Cortex Core Atomic support Defines</a></td><td class="desc">Atomic operation support </td></tr>
<tr id="row_0_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cm__dwt.html" target="_self">Cortex-M Data Watch and Trace unit.</a></td><td class="desc">System Control Space (SCS) =&gt; Data Watchpoint and Trace (DWT) </td></tr>
<tr id="row_0_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cm__fpb.html" target="_self">Cortex-M Flash Patch and Breakpoint (FPB) unit</a></td><td class="desc"></td></tr>
<tr id="row_0_4_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cm__itm.html" target="_self">Cortex-M Instrumentation Trace Macrocell (ITM)</a></td><td class="desc"></td></tr>
<tr id="row_0_5_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_5_" class="arrow" onclick="toggleFolder('0_5_')">&#9658;</span><a class="el" href="group__CM3__mpu__defines.html" target="_self">Cortex-M MPU Defines</a></td><td class="desc"><b>libopencm3 Cortex Memory Protection Unit</b> </td></tr>
<tr id="row_0_5_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__registers.html" target="_self">MPU Registers</a></td><td class="desc"></td></tr>
<tr id="row_0_5_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__type.html" target="_self">MPU TYPE register fields</a></td><td class="desc">The MPU_TYPE register is always available, even if the MPU is not implemented </td></tr>
<tr id="row_0_5_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__ctrl.html" target="_self">MPU CTRL register fields</a></td><td class="desc">Defines for the Control Register </td></tr>
<tr id="row_0_5_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__rnr.html" target="_self">MPU RNR register fields</a></td><td class="desc">Defines for the Region Number Register </td></tr>
<tr id="row_0_5_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__rbar.html" target="_self">MPU RBAR register fields</a></td><td class="desc">Defines for the Region Base Address Register </td></tr>
<tr id="row_0_5_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_0_5_5_" class="arrow" onclick="toggleFolder('0_5_5_')">&#9658;</span><a class="el" href="group__CM3__mpu__rasr.html" target="_self">MPU RASR register fields</a></td><td class="desc">Defines for the Region Attribute and Size Register </td></tr>
<tr id="row_0_5_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__mpu__rasr__attributes.html" target="_self">MPU RASR Attributes</a></td><td class="desc">Not all attributes are available on v6m </td></tr>
<tr id="row_0_6_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_6_" class="arrow" onclick="toggleFolder('0_6_')">&#9658;</span><a class="el" href="group__CM3__nvic__defines.html" target="_self">Cortex-M NVIC Defines</a></td><td class="desc"><b>libopencm3 Cortex Nested Vectored Interrupt Controller</b> </td></tr>
<tr id="row_0_6_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__nvic__registers.html" target="_self">NVIC Registers</a></td><td class="desc"></td></tr>
<tr id="row_0_6_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__nvic__sysint.html" target="_self">Cortex M0/M3/M4 System Interrupts</a></td><td class="desc">IRQ numbers -3 and -6 to -9 are reserved </td></tr>
<tr id="row_0_6_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__nvic__defines__irqs.html" target="_self">User interrupts for STM32 G0 series</a></td><td class="desc"></td></tr>
<tr id="row_0_7_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_7_" class="arrow" onclick="toggleFolder('0_7_')">&#9658;</span><a class="el" href="group__cm__scb.html" target="_self">Cortex-M System Control Block</a></td><td class="desc">The System Control Block is a section of the System Control Space </td></tr>
<tr id="row_0_7_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm__scb__registers.html" target="_self">SCB Registers</a></td><td class="desc"></td></tr>
<tr id="row_0_7_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__cpuid__values.html" target="_self">SCB_CPUID Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__icsr__values.html" target="_self">SCB_ICSR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__vtor__values.html" target="_self">SCB_VTOR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__aicr__values.html" target="_self">SCB_AICR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__scr__values.html" target="_self">SCB_SCR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__ccr__values.html" target="_self">SCB_CCR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_8_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_8_" class="arrow" onclick="toggleFolder('0_8_')">&#9658;</span><a class="el" href="group__cm__scs.html" target="_self">Cortex-M System Control Space</a></td><td class="desc">The System Control Space (SCS) is a memory-mapped 4KB address space that provides 32-bit registers for configuration, status reporting and control </td></tr>
<tr id="row_0_8_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm__scs__registers.html" target="_self">SCS Registers</a></td><td class="desc"></td></tr>
<tr id="row_0_9_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_9_" class="arrow" onclick="toggleFolder('0_9_')">&#9658;</span><a class="el" href="group__CM3__systick__defines.html" target="_self">Cortex-M SysTick Defines</a></td><td class="desc"><b>libopencm3 Defined Constants and Types for the Cortex SysTick </b> </td></tr>
<tr id="row_0_9_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_0_9_0_" class="arrow" onclick="toggleFolder('0_9_0_')">&#9658;</span><a class="el" href="group__STK__CSR__VALUES.html" target="_self">STK_CSR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_9_0_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__systick__clksource.html" target="_self">Clock source selection</a></td><td class="desc"></td></tr>
<tr id="row_0_9_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__STK__RVR__VALUES.html" target="_self">STK_RVR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_9_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__STK__CALIB__VALUES.html" target="_self">STK_CALIB Values</a></td><td class="desc"></td></tr>
<tr id="row_0_10_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cm__tpiu.html" target="_self">Cortex-M Trace Port Interface Unit (TPIU)</a></td><td class="desc"></td></tr>
<tr id="row_1_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_1_" class="arrow" onclick="toggleFolder('1_')">&#9660;</span><a class="el" href="group__CM3__files.html" target="_self">Cortex Core Peripheral APIs</a></td><td class="desc">APIs for Cortex Core peripherals </td></tr>
<tr id="row_1_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__dwt__file.html" target="_self">DWT</a></td><td class="desc"><b>libopencm3 Cortex-M Data Watchpoint and Trace unit</b> </td></tr>
<tr id="row_1_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__nvic__file.html" target="_self">NVIC</a></td><td class="desc"><b>libopencm3 Cortex Nested Vectored Interrupt Controller</b> </td></tr>
<tr id="row_1_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__scb__file.html" target="_self">SCB</a></td><td class="desc"><b>libopencm3 Cortex-M System Control Block</b> </td></tr>
<tr id="row_1_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__systick__file.html" target="_self">SysTick</a></td><td class="desc"><b>libopencm3 Cortex System Tick Timer</b> </td></tr>
<tr id="row_2_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__coresight__registers.html" target="_self">Coresight Registers</a></td><td class="desc">CoreSight Lock Status Registers and Lock Access Registers are documented for the DWT, ITM, FPB and TPIU peripherals </td></tr>
<tr id="row_3_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_3_" class="arrow" onclick="toggleFolder('3_')">&#9660;</span><a class="el" href="group__peripheral__apis.html" target="_self">Peripheral APIs</a></td><td class="desc">APIs for device peripherals </td></tr>
<tr id="row_3_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__dma__file.html" target="_self">DMA peripheral API</a></td><td class="desc">DMA library for the multi channel controller found in F0/1/3 &amp; L/G parts </td></tr>
<tr id="row_3_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__flash__file.html" target="_self">FLASH peripheral API</a></td><td class="desc"><b>libopencm3 STM32G0xx FLASH</b> </td></tr>
<tr id="row_3_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__pwr__file.html" target="_self">PWR peripheral API</a></td><td class="desc"><b>libopencm3 STM32G0xx Power Control</b> </td></tr>
<tr id="row_3_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__file.html" target="_self">RCC peripheral API</a></td><td class="desc"><b>libopencm3 STM32G0xx Reset and Clock Control</b> </td></tr>
<tr id="row_3_4_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__adc__file.html" target="_self">ADC peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_5_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__crc__file.html" target="_self">CRC peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_6_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__dac__file.html" target="_self">DAC peripheral API</a></td><td class="desc">Digital to Analog Converter </td></tr>
<tr id="row_3_7_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__file.html" target="_self">DMAMUX peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_8_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__exti__file.html" target="_self">EXTI peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_9_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__file.html" target="_self">GPIO peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_10_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__i2c__file.html" target="_self">I2C peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_11_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__iwdg__file.html" target="_self">IWDG peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_12_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__lptimer__file.html" target="_self">LPTIM peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_13_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__rng__file.html" target="_self">RNG peripheral API</a></td><td class="desc">This library supports "version 1" of the random number generator peripheral (RNG) in the STM32 series of ARM Cortex Microcontrollers by ST Microelectronics </td></tr>
<tr id="row_3_14_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__spi__file.html" target="_self">SPI peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_15_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__timer__file.html" target="_self">TIMER peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_3_16_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__usart__file.html" target="_self">USART peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_4_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__STM32G0xx.html" target="_self">STM32G0xx</a></td><td class="desc">Libraries for ST Microelectronics STM32G0xx series </td></tr>
<tr id="row_5_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_5_" class="arrow" onclick="toggleFolder('5_')">&#9660;</span><a class="el" href="group__STM32G0xx__defines.html" target="_self">STM32G0xx Defines</a></td><td class="desc">Defined Constants and Types for the STM32G0xx series </td></tr>
<tr id="row_5_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_0_" class="arrow" onclick="toggleFolder('5_0_')">&#9658;</span><a class="el" href="group__adc__defines.html" target="_self">ADC Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32STM32G0xx Analog to Digital Converter</b> </td></tr>
<tr id="row_5_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__reg__base.html" target="_self">ADC register base addresses</a></td><td class="desc"></td></tr>
<tr id="row_5_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__channel.html" target="_self">ADC Channel Numbers</a></td><td class="desc"></td></tr>
<tr id="row_5_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__awdtr1.html" target="_self">AWDTR1 ADC watchdog threshold register 1</a></td><td class="desc">Shadows adc adc_tr1 register on other chips </td></tr>
<tr id="row_5_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__awdtr2.html" target="_self">AWDTR2 ADC watchdog threshold register 2</a></td><td class="desc"></td></tr>
<tr id="row_5_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__awd2cr.html" target="_self">AWD2CR ADC Analog watchdog 2 configuration register</a></td><td class="desc"></td></tr>
<tr id="row_5_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__awd3cr.html" target="_self">AWD3CR ADC Analog watchdog 3 configuration register</a></td><td class="desc"></td></tr>
<tr id="row_5_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__api__clksource.html" target="_self">ADC clock source</a></td><td class="desc"></td></tr>
<tr id="row_5_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__api__smptime.html" target="_self">ADC Sampling Time</a></td><td class="desc"></td></tr>
<tr id="row_5_0_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__registers.html" target="_self">ADC registers</a></td><td class="desc"></td></tr>
<tr id="row_5_0_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__isr.html" target="_self">ISR ADC interrupt status register</a></td><td class="desc"></td></tr>
<tr id="row_5_0_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__ier.html" target="_self">IER ADC interrupt enable register</a></td><td class="desc"></td></tr>
<tr id="row_5_0_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__cr.html" target="_self">CR ADC control register</a></td><td class="desc"></td></tr>
<tr id="row_5_0_12_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_0_12_" class="arrow" onclick="toggleFolder('5_0_12_')">&#9658;</span><a class="el" href="group__adc__cfgr1.html" target="_self">CFGR1 ADC configuration register 1</a></td><td class="desc"></td></tr>
<tr id="row_5_0_12_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__adc__cfgr1__extsel.html" target="_self">ADC external trigger selection values</a></td><td class="desc"></td></tr>
<tr id="row_5_0_12_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__adc__cfgr1__exten.html" target="_self">EXTEN: External trigger enable and polarity selection for regular channels</a></td><td class="desc"></td></tr>
<tr id="row_5_0_12_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__adc__cfgr1__res.html" target="_self">RES: Data resolution</a></td><td class="desc"></td></tr>
<tr id="row_5_0_13_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_0_13_" class="arrow" onclick="toggleFolder('5_0_13_')">&#9658;</span><a class="el" href="group__adc__smpr.html" target="_self">SMPR ADC sample time register</a></td><td class="desc"></td></tr>
<tr id="row_5_0_13_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__adc__smpr__smpsel.html" target="_self">ADC Sample Time selection</a></td><td class="desc"></td></tr>
<tr id="row_5_0_13_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__adc__smpr__smp.html" target="_self">ADC Sample Time selection values</a></td><td class="desc"></td></tr>
<tr id="row_5_0_14_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_0_14_" class="arrow" onclick="toggleFolder('5_0_14_')">&#9658;</span><a class="el" href="group__adc__cfgr2.html" target="_self">CFGR2 ADC configuration register 2</a></td><td class="desc"></td></tr>
<tr id="row_5_0_14_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__adc__cfgr2__ckmode.html" target="_self">ADC Clock mode</a></td><td class="desc"></td></tr>
<tr id="row_5_0_14_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__adc__cfgr2__ovss.html" target="_self">ADC Oversampling shift</a></td><td class="desc"></td></tr>
<tr id="row_5_0_14_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__adc__cfgr2__ovsr.html" target="_self">ADC Oversampling ratio</a></td><td class="desc"></td></tr>
<tr id="row_5_0_15_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__tr1.html" target="_self">TR1 ADC watchdog threshold register 1</a></td><td class="desc"></td></tr>
<tr id="row_5_0_16_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_0_16_" class="arrow" onclick="toggleFolder('5_0_16_')">&#9658;</span><a class="el" href="group__adc__ccr.html" target="_self">CCR ADC common configuration register</a></td><td class="desc"></td></tr>
<tr id="row_5_0_16_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__adc__ccr__presc.html" target="_self">ADC clock prescaler</a></td><td class="desc"></td></tr>
<tr id="row_5_0_17_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__chselr.html" target="_self">CHSELR ADC Channel Selection register</a></td><td class="desc"></td></tr>
<tr id="row_5_1_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_1_" class="arrow" onclick="toggleFolder('5_1_')">&#9658;</span><a class="el" href="group__crc__defines.html" target="_self">CRC Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G0xx CRC Generator </b> </td></tr>
<tr id="row_5_1_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__crc__registers.html" target="_self">CRC Registers</a></td><td class="desc"></td></tr>
<tr id="row_5_1_1_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_1_1_" class="arrow" onclick="toggleFolder('5_1_1_')">&#9658;</span><a class="el" href="group__crc__cr__values.html" target="_self">CRC_CR values</a></td><td class="desc"></td></tr>
<tr id="row_5_1_1_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__crc__rev__in.html" target="_self">CRC Reverse input options</a></td><td class="desc"></td></tr>
<tr id="row_5_1_1_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__crc__polysize.html" target="_self">CRC Polynomial size</a></td><td class="desc"></td></tr>
<tr id="row_5_2_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_2_" class="arrow" onclick="toggleFolder('5_2_')">&#9658;</span><a class="el" href="group__dac__defines.html" target="_self">DAC Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G0xx Digital-to-Analog Converter</b> </td></tr>
<tr id="row_5_2_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__reg__base.html" target="_self">DAC register base addresses</a></td><td class="desc"></td></tr>
<tr id="row_5_2_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__registers.html" target="_self">DAC Registers</a></td><td class="desc"></td></tr>
<tr id="row_5_2_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_2_2_" class="arrow" onclick="toggleFolder('5_2_2_')">&#9658;</span><a class="el" href="group__dac__cr__values.html" target="_self">DAC_CR values</a></td><td class="desc"></td></tr>
<tr id="row_5_2_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__dac__trig2__sel.html" target="_self">DAC Channel 2 Trigger Source Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_2_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__dac__trig1__sel.html" target="_self">DAC Channel 1 Trigger Source Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_2_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__swtrigr__values.html" target="_self">DAC_SWTRIGR Values</a></td><td class="desc"></td></tr>
<tr id="row_5_2_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__dhrxxx__values.html" target="_self">DAC_DHRxxx Values</a></td><td class="desc"></td></tr>
<tr id="row_5_2_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__dorx__values.html" target="_self">DAC_DORx Values</a></td><td class="desc"></td></tr>
<tr id="row_5_2_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__sr__values.html" target="_self">DAC_SR Values</a></td><td class="desc"></td></tr>
<tr id="row_5_2_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dac__channel__id.html" target="_self">DAC Channel Identifier</a></td><td class="desc"></td></tr>
<tr id="row_5_3_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_3_" class="arrow" onclick="toggleFolder('5_3_')">&#9658;</span><a class="el" href="group__dma__defines.html" target="_self">DMA Defines</a></td><td class="desc">Defined Constants and Types for the STM32G0xx DMA Controller </td></tr>
<tr id="row_5_3_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dma__if__offset.html" target="_self">DMA Interrupt Flag Offsets within channel flag</a></td><td class="desc">Group </td></tr>
<tr id="row_5_3_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dma__ch__pri.html" target="_self">DMA Channel Priority Levels</a></td><td class="desc"></td></tr>
<tr id="row_5_3_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dma__ch__memwidth.html" target="_self">DMA Channel Memory Word Width</a></td><td class="desc"></td></tr>
<tr id="row_5_3_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dma__ch__perwidth.html" target="_self">DMA Channel Peripheral Word Width</a></td><td class="desc"></td></tr>
<tr id="row_5_3_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dma__ch.html" target="_self">DMA Channel Number</a></td><td class="desc"></td></tr>
<tr id="row_5_4_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_4_" class="arrow" onclick="toggleFolder('5_4_')">&#9658;</span><a class="el" href="group__dmamux__defines.html" target="_self">DMAMUX Defines</a></td><td class="desc">Defined Constants and Types for the STM32G0xx DMAMUX DMA request router </td></tr>
<tr id="row_5_4_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__reg__base.html" target="_self">DMAMUX register base addresses</a></td><td class="desc"></td></tr>
<tr id="row_5_4_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__cxcr__sync__id.html" target="_self">SYNCID Synchronization input selected</a></td><td class="desc"></td></tr>
<tr id="row_5_4_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__cxcr__dmareq__id.html" target="_self">DMAREQID DMA request line selected</a></td><td class="desc"></td></tr>
<tr id="row_5_4_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__rgxcr__sig__id.html" target="_self">SIGID DMA request trigger input selected</a></td><td class="desc"></td></tr>
<tr id="row_5_4_4_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_4_4_" class="arrow" onclick="toggleFolder('5_4_4_')">&#9658;</span><a class="el" href="group__dmamux__cxcr.html" target="_self">CxCR DMA request line multiplexer channel x control register</a></td><td class="desc"></td></tr>
<tr id="row_5_4_4_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__cxcr__spol.html" target="_self">SPOL Event Polarity</a></td><td class="desc">Synchronization event type selector </td></tr>
<tr id="row_5_4_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__csr.html" target="_self">CSR request line multiplexer interrupt channel status register</a></td><td class="desc"></td></tr>
<tr id="row_5_4_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__cfr.html" target="_self">CFR request line multiplexer interrupt clear flag register</a></td><td class="desc"></td></tr>
<tr id="row_5_4_7_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_4_7_" class="arrow" onclick="toggleFolder('5_4_7_')">&#9658;</span><a class="el" href="group__dmamux__rgxcr.html" target="_self">RGxCR DMA request generator channel x control register</a></td><td class="desc"></td></tr>
<tr id="row_5_4_7_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__rgxcr__gpol.html" target="_self">GPOL Event Polarity</a></td><td class="desc">DMA request generator trigger event type selection </td></tr>
<tr id="row_5_4_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__rgsr.html" target="_self">RGSR DMA request generator interrupt status register</a></td><td class="desc"></td></tr>
<tr id="row_5_4_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__rgcfr.html" target="_self">RGCFR DMA request generator clear flag register</a></td><td class="desc"></td></tr>
<tr id="row_5_4_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dmamux__rg__channel.html" target="_self">DMAMUX Request Generator Channel Number</a></td><td class="desc"></td></tr>
<tr id="row_5_5_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_5_" class="arrow" onclick="toggleFolder('5_5_')">&#9658;</span><a class="el" href="group__exti__defines.html" target="_self">EXTI Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G0xx EXTI Control</b> </td></tr>
<tr id="row_5_5_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__exti__registers.html" target="_self">EXTI Registers</a></td><td class="desc"></td></tr>
<tr id="row_5_6_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_6_" class="arrow" onclick="toggleFolder('5_6_')">&#9658;</span><a class="el" href="group__flash__defines.html" target="_self">FLASH Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G0xx Flash Control</b> </td></tr>
<tr id="row_5_6_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__flash__registers.html" target="_self">FLASH Registers</a></td><td class="desc"></td></tr>
<tr id="row_5_6_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_6_1_" class="arrow" onclick="toggleFolder('5_6_1_')">&#9658;</span><a class="el" href="group__flash__acr.html" target="_self">ACR Access control register</a></td><td class="desc"></td></tr>
<tr id="row_5_6_1_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__flash__latency.html" target="_self">FLASH Wait States</a></td><td class="desc">Flash memory access latency </td></tr>
<tr id="row_5_6_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__flash__keyr.html" target="_self">KEYR Flash key register</a></td><td class="desc"></td></tr>
<tr id="row_5_6_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__flash__optkeyr.html" target="_self">OPTKEYR Option byte key register</a></td><td class="desc"></td></tr>
<tr id="row_5_6_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__flash__sr.html" target="_self">SR Status register</a></td><td class="desc"></td></tr>
<tr id="row_5_6_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__flash__cr.html" target="_self">CR Flash control register</a></td><td class="desc"></td></tr>
<tr id="row_5_6_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__flash__eccr.html" target="_self">ECCR Flash ECC register</a></td><td class="desc"></td></tr>
<tr id="row_5_6_7_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_6_7_" class="arrow" onclick="toggleFolder('5_6_7_')">&#9658;</span><a class="el" href="group__flash__optr.html" target="_self">OPTR Flash option register</a></td><td class="desc"></td></tr>
<tr id="row_5_6_7_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__flash__optr__nrst__mode.html" target="_self">NRST MODE</a></td><td class="desc">NRST_MODE </td></tr>
<tr id="row_5_6_7_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__flash__optr__borr__lev.html" target="_self">BORR LEV</a></td><td class="desc">These bits contain the VDD supply level threshold that releases the reset </td></tr>
<tr id="row_5_6_7_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__flash__optr__borf__lev.html" target="_self">BOR FLEV</a></td><td class="desc">These bits contain the VDD supply level threshold that activates the reset </td></tr>
<tr id="row_5_6_7_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__flash__optr__rdp.html" target="_self">RDP</a></td><td class="desc">Read protection level </td></tr>
<tr id="row_5_7_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_7_" class="arrow" onclick="toggleFolder('5_7_')">&#9658;</span><a class="el" href="group__gpio__defines.html" target="_self">GPIO Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G0xx General Purpose I/O</b> </td></tr>
<tr id="row_5_7_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__speed.html" target="_self">GPIO Output Pin Speed</a></td><td class="desc"></td></tr>
<tr id="row_5_7_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__pin__id.html" target="_self">GPIO Pin Identifiers</a></td><td class="desc"></td></tr>
<tr id="row_5_7_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__port__id.html" target="_self">GPIO Port IDs</a></td><td class="desc"></td></tr>
<tr id="row_5_7_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__mode.html" target="_self">GPIO Pin Direction and Analog/Digital Mode</a></td><td class="desc"></td></tr>
<tr id="row_5_7_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__output__type.html" target="_self">GPIO Output Pin Driver Type</a></td><td class="desc"></td></tr>
<tr id="row_5_7_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__pup.html" target="_self">GPIO Output Pin Pullup</a></td><td class="desc"></td></tr>
<tr id="row_5_7_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__af__num.html" target="_self">Alternate Function Pin Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_8_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_8_" class="arrow" onclick="toggleFolder('5_8_')">&#9658;</span><a class="el" href="group__i2c__defines.html" target="_self">I2C Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G0xx I2C</b> </td></tr>
<tr id="row_5_8_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__i2c__reg__base.html" target="_self">I2C register base address</a></td><td class="desc"></td></tr>
<tr id="row_5_9_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_9_" class="arrow" onclick="toggleFolder('5_9_')">&#9658;</span><a class="el" href="group__iwdg__defines.html" target="_self">IWDG Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G0xx Independent Watchdog Timer</b> </td></tr>
<tr id="row_5_9_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__iwdg__key.html" target="_self">IWDG Key Values</a></td><td class="desc"></td></tr>
<tr id="row_5_9_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__iwdg__prediv.html" target="_self">IWDG prescaler divider</a></td><td class="desc"></td></tr>
<tr id="row_5_9_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__iwdg__sr__values.html" target="_self">IWDG Status Register Values</a></td><td class="desc"></td></tr>
<tr id="row_5_10_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_10_" class="arrow" onclick="toggleFolder('5_10_')">&#9658;</span><a class="el" href="group__lptimer__defines.html" target="_self">LPTIM Defines</a></td><td class="desc"><b>libopencm3 Defined Constants and Types for the STM32G0xx Low Power Timer</b> </td></tr>
<tr id="row_5_10_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__reg__base.html" target="_self">Low Power Timer register base addresses</a></td><td class="desc"></td></tr>
<tr id="row_5_10_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__cfgr2.html" target="_self">LPTIM_CFGR2 Configuration Register 2</a></td><td class="desc"></td></tr>
<tr id="row_5_10_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__isr.html" target="_self">LPTIM_ISR Interrupt and Status Register</a></td><td class="desc"></td></tr>
<tr id="row_5_10_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__icr.html" target="_self">LPTIM_ICR Interrupt Clear Register</a></td><td class="desc"></td></tr>
<tr id="row_5_10_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__ier.html" target="_self">LPTIM_IER Interrupt Enable Register</a></td><td class="desc"></td></tr>
<tr id="row_5_10_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_10_5_" class="arrow" onclick="toggleFolder('5_10_5_')">&#9658;</span><a class="el" href="group__lptim__cfgr.html" target="_self">LPTIM_CFGR Configuration Register</a></td><td class="desc"></td></tr>
<tr id="row_5_10_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__cfgr__ckpol.html" target="_self">LPTIM_CFGR CKPOL Clock Polarity</a></td><td class="desc"></td></tr>
<tr id="row_5_10_5_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__cfgr__ckflt.html" target="_self">LPTIM_CFGR CKFLT Configurable digital filter for external clock</a></td><td class="desc"></td></tr>
<tr id="row_5_10_5_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__cfgr__trgflt.html" target="_self">LPTIM_CFGR TRGFLT Configurable digital filter for trigger</a></td><td class="desc"></td></tr>
<tr id="row_5_10_5_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__cfgr__presc.html" target="_self">LPTIM_CFGR PRESC Clock prescaler</a></td><td class="desc"></td></tr>
<tr id="row_5_10_5_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__cfgr__trigsel.html" target="_self">LPTIM_CFGR TRIGSEL Trigger selector</a></td><td class="desc"></td></tr>
<tr id="row_5_10_5_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__LPTIM__CFGR__TRIGEN.html" target="_self">LPTIM_CFGR TRIGEN Trigger enable and polarity</a></td><td class="desc"></td></tr>
<tr id="row_5_10_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__cr.html" target="_self">LPTIM_CR Control Register</a></td><td class="desc"></td></tr>
<tr id="row_5_11_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_11_" class="arrow" onclick="toggleFolder('5_11_')">&#9658;</span><a class="el" href="group__pwr__defines.html" target="_self">PWR Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G0xx PWR Control</b> </td></tr>
<tr id="row_5_11_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__pwr__registers.html" target="_self">PWR Registers</a></td><td class="desc"></td></tr>
<tr id="row_5_11_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__pwr__cr1__vos.html" target="_self">VOS</a></td><td class="desc">Voltage scaling range selection </td></tr>
<tr id="row_5_11_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__pwr__cr1__lpms.html" target="_self">LPMS</a></td><td class="desc">Low-power mode selection </td></tr>
<tr id="row_5_11_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__pwr__cr2__pvdrt.html" target="_self">PVDRT</a></td><td class="desc">Power voltage detector rising threshold selection </td></tr>
<tr id="row_5_11_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__pwr__cr2__pvdft.html" target="_self">PVDFT</a></td><td class="desc">Power voltage detector falling threshold selection </td></tr>
<tr id="row_5_12_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_12_" class="arrow" onclick="toggleFolder('5_12_')">&#9658;</span><a class="el" href="group__rcc__defines.html" target="_self">RCC Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G0xx Reset and Clock Control</b> </td></tr>
<tr id="row_5_12_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__registers.html" target="_self">Reset and Clock Control Register</a></td><td class="desc"></td></tr>
<tr id="row_5_12_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_12_1_" class="arrow" onclick="toggleFolder('5_12_1_')">&#9658;</span><a class="el" href="group__rcc__cr.html" target="_self">CR Clock control Register</a></td><td class="desc"></td></tr>
<tr id="row_5_12_1_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cr__hsidiv.html" target="_self">HSI Div</a></td><td class="desc">Division factor of the HSI16 oscillator to produce HSISYS clock </td></tr>
<tr id="row_5_12_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__icscr.html" target="_self">ICSCR Internal Clock Source Calibration Register</a></td><td class="desc"></td></tr>
<tr id="row_5_12_3_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_12_3_" class="arrow" onclick="toggleFolder('5_12_3_')">&#9658;</span><a class="el" href="group__rcc__cfgr.html" target="_self">CFGR Configuration Register</a></td><td class="desc"></td></tr>
<tr id="row_5_12_3_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cfgr__mcopre.html" target="_self">MCO Pre</a></td><td class="desc">Division factor of microcontroler clock output </td></tr>
<tr id="row_5_12_3_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cfgr__mcosel.html" target="_self">MCO Sel</a></td><td class="desc">Microcontroler clock output selector </td></tr>
<tr id="row_5_12_3_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cfgr__ppre.html" target="_self">PPRE</a></td><td class="desc">APB Prescaler </td></tr>
<tr id="row_5_12_3_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cfgr__hpre.html" target="_self">HPRE</a></td><td class="desc">APB Prescaler </td></tr>
<tr id="row_5_12_3_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cfgr__sws.html" target="_self">SWS</a></td><td class="desc">System clock switch status </td></tr>
<tr id="row_5_12_3_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cfgr__sw.html" target="_self">SW</a></td><td class="desc">System clock switch </td></tr>
<tr id="row_5_12_4_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_12_4_" class="arrow" onclick="toggleFolder('5_12_4_')">&#9658;</span><a class="el" href="group__rcc__pllcfgr.html" target="_self">PLLCFGR PLL Configuration Register</a></td><td class="desc"></td></tr>
<tr id="row_5_12_4_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__pllcfgr__pllr.html" target="_self">PLLR</a></td><td class="desc">VCO Division factor R for PLLRCLK clock output [2..8] </td></tr>
<tr id="row_5_12_4_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__pllcfgr__pllq.html" target="_self">PLLQ</a></td><td class="desc">VCO Division factor Q for PLLQCLK clock output [2..8] </td></tr>
<tr id="row_5_12_4_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__pllcfgr__pllp.html" target="_self">PLLP</a></td><td class="desc">VCO Division factor P for PLLPCLK clock output [2..32] </td></tr>
<tr id="row_5_12_4_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__pllcfgr__plln.html" target="_self">PLLN</a></td><td class="desc">Multiplication factor N [8..86] for PLL VCO output frequency </td></tr>
<tr id="row_5_12_4_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__pllcfgr__pllm.html" target="_self">PLLM</a></td><td class="desc">Division factor M [1..8] for PLL input clock </td></tr>
<tr id="row_5_12_4_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__pllcfgr__pllsrc.html" target="_self">PLLSRC</a></td><td class="desc">PLL input clock source </td></tr>
<tr id="row_5_12_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cier.html" target="_self">CIER Clock Interrupt Enable Register</a></td><td class="desc"></td></tr>
<tr id="row_5_12_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cifr.html" target="_self">CIFR Clock Interrupt Flag Register</a></td><td class="desc"></td></tr>
<tr id="row_5_12_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cicr.html" target="_self">CICR Clock Interrupt Clear Register</a></td><td class="desc"></td></tr>
<tr id="row_5_12_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ahbrstr__rst.html" target="_self">RCC_AHBRSTR reset values</a></td><td class="desc"></td></tr>
<tr id="row_5_12_9_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_12_9_" class="arrow" onclick="toggleFolder('5_12_9_')">&#9658;</span><a class="el" href="group__rcc__apb1rstr__rst.html" target="_self">RCC_APBRSTRx reset values (full set)</a></td><td class="desc"></td></tr>
<tr id="row_5_12_9_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apbrstr1__rst.html" target="_self">RCC_APBRSTR1 reset values</a></td><td class="desc"></td></tr>
<tr id="row_5_12_9_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apbrstr2__rst.html" target="_self">RCC_APBRSTR2 reset values</a></td><td class="desc"></td></tr>
<tr id="row_5_12_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ahbenr__en.html" target="_self">RCC_AHBENR enable values</a></td><td class="desc"></td></tr>
<tr id="row_5_12_11_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_12_11_" class="arrow" onclick="toggleFolder('5_12_11_')">&#9658;</span><a class="el" href="group__rcc__apb1enr__en.html" target="_self">RCC_APBENRx enable values (full set)</a></td><td class="desc"></td></tr>
<tr id="row_5_12_11_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apbenr1__en.html" target="_self">RCC_APBENR1 enable values</a></td><td class="desc"></td></tr>
<tr id="row_5_12_11_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apbenr2__en.html" target="_self">RCC_APBENR2 enable values</a></td><td class="desc"></td></tr>
<tr id="row_5_12_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__aphbsmenr__en.html" target="_self">RCC_AHBSMENR enable in sleep/stop mode values</a></td><td class="desc"></td></tr>
<tr id="row_5_12_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apbsmenr__en.html" target="_self">RCC_APBSMENR1 enable in sleep/stop mode values</a></td><td class="desc"></td></tr>
<tr id="row_5_12_14_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apbsmenr2__en.html" target="_self">RCC_APBSMENR2 enable in sleep/stop mode values</a></td><td class="desc"></td></tr>
<tr id="row_5_12_15_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_12_15_" class="arrow" onclick="toggleFolder('5_12_15_')">&#9658;</span><a class="el" href="group__rcc__ccipr.html" target="_self">CCIPR Peripherals Independent Clock Config Register</a></td><td class="desc"></td></tr>
<tr id="row_5_12_15_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__adcsel.html" target="_self">ADCSEL</a></td><td class="desc"></td></tr>
<tr id="row_5_12_15_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__rngdiv.html" target="_self">RNGDIV</a></td><td class="desc"></td></tr>
<tr id="row_5_12_15_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__rngsel.html" target="_self">RNGSEL</a></td><td class="desc"></td></tr>
<tr id="row_5_12_15_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__tim15sel.html" target="_self">TIM15SEL</a></td><td class="desc"></td></tr>
<tr id="row_5_12_15_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__tim1sel.html" target="_self">TIM1SEL</a></td><td class="desc"></td></tr>
<tr id="row_5_12_15_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__lptim2sel.html" target="_self">LPTIM2SEL LPTIM2 Clock source selection</a></td><td class="desc"></td></tr>
<tr id="row_5_12_15_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__lptim1sel.html" target="_self">LPTIM1SEL LPTIM1 Clock source selection</a></td><td class="desc"></td></tr>
<tr id="row_5_12_15_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__i2s1sel.html" target="_self">I2S1SEL I2S1 Clock source selection</a></td><td class="desc"></td></tr>
<tr id="row_5_12_15_8_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__i2c1sel.html" target="_self">I2C1SEL I2C1 Clock source selection</a></td><td class="desc"></td></tr>
<tr id="row_5_12_15_9_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__lpuartxsel.html" target="_self">LPUARTxSEL LPUART1 Clock source selection</a></td><td class="desc"></td></tr>
<tr id="row_5_12_15_10_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__cecsel.html" target="_self">CECSEL CEC Clock souce selection</a></td><td class="desc"></td></tr>
<tr id="row_5_12_15_11_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__usartxsel.html" target="_self">USARTxSEL USARTx Clock source selection</a></td><td class="desc"></td></tr>
<tr id="row_5_12_16_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_12_16_" class="arrow" onclick="toggleFolder('5_12_16_')">&#9658;</span><a class="el" href="group__rcc__bdcr.html" target="_self">BDCR Backup Domain Control Register</a></td><td class="desc"></td></tr>
<tr id="row_5_12_16_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__bdcr__rtcsel.html" target="_self">RTCSEL RTC Clock source selection</a></td><td class="desc"></td></tr>
<tr id="row_5_12_16_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__bdcr__lsedrv.html" target="_self">LSEDRV LSE Oscillator drive capacity</a></td><td class="desc"></td></tr>
<tr id="row_5_12_17_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__csr.html" target="_self">CSR Control and Status Register</a></td><td class="desc"></td></tr>
<tr id="row_5_13_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__rng__defines.html" target="_self">RNG Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G0xx RNG Control</b> </td></tr>
<tr id="row_5_14_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_14_" class="arrow" onclick="toggleFolder('5_14_')">&#9658;</span><a class="el" href="group__spi__defines.html" target="_self">SPI Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G0xx SPI</b> </td></tr>
<tr id="row_5_14_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__reg__base.html" target="_self">SPI Register base address</a></td><td class="desc"></td></tr>
<tr id="row_5_14_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__lsbfirst.html" target="_self">SPI lsb/msb first</a></td><td class="desc"></td></tr>
<tr id="row_5_14_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__baudrate.html" target="_self">SPI peripheral baud rates</a></td><td class="desc"></td></tr>
<tr id="row_5_14_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__br__pre.html" target="_self">SPI peripheral baud rate prescale values</a></td><td class="desc"></td></tr>
<tr id="row_5_14_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__cpol.html" target="_self">SPI clock polarity</a></td><td class="desc"></td></tr>
<tr id="row_5_14_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__cpha.html" target="_self">SPI clock phase</a></td><td class="desc"></td></tr>
<tr id="row_5_14_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__crcl.html" target="_self">SPI crc length</a></td><td class="desc"></td></tr>
<tr id="row_5_14_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__ds.html" target="_self">SPI data size</a></td><td class="desc"></td></tr>
<tr id="row_5_15_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_15_" class="arrow" onclick="toggleFolder('5_15_')">&#9658;</span><a class="el" href="group__syscfg__defines.html" target="_self">SYSCFG Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G0xx System Configuration controller </b> </td></tr>
<tr id="row_5_15_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__registers.html" target="_self">SYSCFG Registers</a></td><td class="desc">￼ </td></tr>
<tr id="row_5_15_1_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_15_1_" class="arrow" onclick="toggleFolder('5_15_1_')">&#9658;</span><a class="el" href="group__syscfg__cfgr1.html" target="_self">CFGR1 SYSCFG configuration register 1</a></td><td class="desc"></td></tr>
<tr id="row_5_15_1_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__cfgr1__ir__mod.html" target="_self">IR MOD</a></td><td class="desc">IR Modulation Envelope signal selection </td></tr>
<tr id="row_5_15_1_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__cfgr1__mem__mode.html" target="_self">MEM MODE</a></td><td class="desc">Memory mapping selection bits </td></tr>
<tr id="row_5_15_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__cfgr2.html" target="_self">CFGR2 SYSCFG configuration register 2</a></td><td class="desc"></td></tr>
<tr id="row_5_15_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline0.html" target="_self">ITLINE0 interrupt line 0 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline1.html" target="_self">ITLINE1 interrupt line 1 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline2.html" target="_self">ITLINE2 interrupt line 2 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline3.html" target="_self">ITLINE3 interrupt line 3 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline4.html" target="_self">ITLINE4 interrupt line 4 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline5.html" target="_self">ITLINE5 interrupt line 5 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline6.html" target="_self">ITLINE6 interrupt line 6 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline7.html" target="_self">ITLINE7 interrupt line 7 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_11_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline8.html" target="_self">ITLINE8 interrupt line 8 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_12_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline9.html" target="_self">ITLINE9 interrupt line 9 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_13_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline10.html" target="_self">ITLINE10 interrupt line 10 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_14_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline11.html" target="_self">ITLINE11 interrupt line 11 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_15_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline12.html" target="_self">ITLINE12 interrupt line 12 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_16_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline13.html" target="_self">ITLINE13 interrupt line 13 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_17_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline14.html" target="_self">ITLINE14 interrupt line 14 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_18_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline15.html" target="_self">ITLINE15 interrupt line 15 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_19_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline16.html" target="_self">ITLINE16 interrupt line 16 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_20_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline17.html" target="_self">ITLINE17 interrupt line 17 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_21_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline18.html" target="_self">ITLINE18 interrupt line 18 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_22_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline19.html" target="_self">ITLINE19 interrupt line 19 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_23_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline20.html" target="_self">ITLINE20 interrupt line 20 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_24_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline21.html" target="_self">ITLINE21 interrupt line 21 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_25_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline22.html" target="_self">ITLINE22 interrupt line 22 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_26_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline23.html" target="_self">ITLINE23 interrupt line 23 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_27_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline24.html" target="_self">ITLINE24 interrupt line 24 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_28_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline25.html" target="_self">ITLINE25 interrupt line 25 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_29_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline26.html" target="_self">ITLINE26 interrupt line 26 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_30_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline27.html" target="_self">ITLINE27 interrupt line 27 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_31_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline28.html" target="_self">ITLINE28 interrupt line 28 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_32_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline29.html" target="_self">ITLINE29 interrupt line 29 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_33_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline30.html" target="_self">ITLINE30 interrupt line 30 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_15_34_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__itline31.html" target="_self">ITLINE31 interrupt line 31 status register</a></td><td class="desc"></td></tr>
<tr id="row_5_16_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_16_" class="arrow" onclick="toggleFolder('5_16_')">&#9658;</span><a class="el" href="group__timer__defines.html" target="_self">Timer Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G0xx Timers</b> </td></tr>
<tr id="row_5_16_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__or1__ocref__clr.html" target="_self">TIM_OR1_OCREF_CLR Source Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_16_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__reg__base.html" target="_self">Timer register base addresses</a></td><td class="desc"></td></tr>
<tr id="row_5_16_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__x__cr1__cdr.html" target="_self">TIMx_CR1 CKD[1:0] Clock Division Ratio</a></td><td class="desc"></td></tr>
<tr id="row_5_16_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__x__cr1__cms.html" target="_self">TIMx_CR1 CMS[1:0]: Center-aligned Mode Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_16_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__x__cr1__dir.html" target="_self">TIMx_CR1 DIR: Direction</a></td><td class="desc"></td></tr>
<tr id="row_5_16_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__x__cr2__ois.html" target="_self">TIMx_CR2_OIS: Force Output Idle State Control Values</a></td><td class="desc"></td></tr>
<tr id="row_5_16_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__mastermode.html" target="_self">TIMx_CR2 MMS[6:4]: Master Mode Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_16_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__ts.html" target="_self">TIMx_SMCR TS Trigger selection</a></td><td class="desc"></td></tr>
<tr id="row_5_16_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__sms.html" target="_self">TIMx_SMCR SMS Slave mode selection</a></td><td class="desc"></td></tr>
<tr id="row_5_16_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__irq__enable.html" target="_self">TIMx_DIER Timer DMA and Interrupt Enable Values</a></td><td class="desc"></td></tr>
<tr id="row_5_16_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__sr__values.html" target="_self">TIMx_SR Timer Status Register Flags</a></td><td class="desc"></td></tr>
<tr id="row_5_16_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__event__gen.html" target="_self">TIMx_EGR Timer Event Generator Values</a></td><td class="desc"></td></tr>
<tr id="row_5_16_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__lock.html" target="_self">TIM_BDTR_LOCK Timer Lock Values</a></td><td class="desc"></td></tr>
<tr id="row_5_17_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_17_" class="arrow" onclick="toggleFolder('5_17_')">&#9658;</span><a class="el" href="group__usart__defines.html" target="_self">USART Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32G0xx USART</b> </td></tr>
<tr id="row_5_17_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__reg__base.html" target="_self">USART register base addresses</a></td><td class="desc">Holds all the U(S)ART peripherals supported </td></tr>
<tr id="row_5_17_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr1__parity.html" target="_self">USART Parity Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_17_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr1__mode.html" target="_self">USART Tx/Rx Mode Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_17_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr2__stopbits.html" target="_self">USART Stop Bit Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_17_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr3__flowcontrol.html" target="_self">USART Hardware Flow Control Selection</a></td><td class="desc"></td></tr>
<tr id="row_5_17_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__registers.html" target="_self">USART Registers</a></td><td class="desc"></td></tr>
<tr id="row_5_17_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__convenience__flags.html" target="_self">U(S)ART convenience Flags</a></td><td class="desc">We define the "common" lower flag bits using a standard name, allowing them to be used regardless of which usart peripheral version you have </td></tr>
<tr id="row_5_17_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr1__values.html" target="_self">USART_CR1 Values</a></td><td class="desc"></td></tr>
<tr id="row_5_17_8_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_17_8_" class="arrow" onclick="toggleFolder('5_17_8_')">&#9658;</span><a class="el" href="group__usart__cr2__values.html" target="_self">USART_CR2 Values</a></td><td class="desc"></td></tr>
<tr id="row_5_17_8_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr2__abrmod.html" target="_self">Auto baud rate mode</a></td><td class="desc">ABRMOD[1:0]: Auto baud rate mode </td></tr>
<tr id="row_5_17_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr3__values.html" target="_self">USART_CR3 Values</a></td><td class="desc"></td></tr>
<tr id="row_5_17_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__gtpr__values.html" target="_self">USART_GTPR Values</a></td><td class="desc"></td></tr>
<tr id="row_5_17_11_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__rtor__values.html" target="_self">USART_RTOR Values</a></td><td class="desc"></td></tr>
<tr id="row_5_17_12_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__rqr__values.html" target="_self">USART_RQR Values</a></td><td class="desc"></td></tr>
<tr id="row_5_17_13_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__isr__values.html" target="_self">USART_ISR Values</a></td><td class="desc"></td></tr>
<tr id="row_5_17_14_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__icr__values.html" target="_self">USART_ICR Values</a></td><td class="desc"></td></tr>
<tr id="row_5_17_15_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__dr__values.html" target="_self">USART_RDR/TDR Values</a></td><td class="desc"></td></tr>
<tr id="row_6_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__nvic__isrprototypes__STM32G0.html" target="_self">User interrupt service routines (ISR) prototypes for STM32 G0 series</a></td><td class="desc"></td></tr>
<tr id="row_7_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__nvic__isrdecls__STM32G0.html" target="_self">User interrupt service routines (ISR) defaults for STM32 G0 series</a></td><td class="desc"></td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:18 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
