# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../COMBACC.srcs/sources_1/new/TEMP2.vhd" \
"../../../../COMBACC.srcs/sources_1/new/TEMP3.vhd" \
"../../../../COMBACC.srcs/sources_1/new/TEMP4.vhd" \
"../../../../COMBACC.srcs/sources_1/new/TEMP5.vhd" \
"../../../../COMBACC.srcs/sources_1/new/TEMP1.vhd" \

# Do not sort compile order
nosort
