{
    "profile_id": "lucas-brusamarello-8772296b",
    "first_name": "Lucas",
    "last_name": "Brusamarello",
    "sub_title": "Process Design Kit Engineer at NXP Semiconductors",
    "profile_picture": "https://media.licdn.com/dms/image/C5603AQE0w0NGYZJaGQ/profile-displayphoto-shrink_800_800/0/1517468986454?e=1701302400&v=beta&t=J-nqO-zfXjdr_uZEPyvGKQp8X18dBr5VCBS-oCoUVi8",
    "background_image": null,
    "profile_type": "personal",
    "entity_urn": "ACoAAA7OK5sBpZQ8lYsMjNdOBBg633JWYzH7ZBw",
    "object_urn": 248392603,
    "birth_date": null,
    "summary": "PhD in Microelectronics and 10+ years experience in research and development in the semiconductors industry. Experience in both academic institutions (UFRGS, IMEC) and world-class semiconductor companies (NXP, Fujitsu). \n\nAchieved a PhD degree in semiconductors with emphasis in compact modeling, working with UFRGS (Brazil) and IMEC (Belgium). At Fujitsu Labs of America (USA) have acquired experience on physical synthesis for digital ICs. At NXP Semiconductors (The Netherlands) have been working on R&D and customer support of Process Design Kits, specially physical verification (LVS), parasitic extraction and Electromagnetic simulations. \n\nFamiliar with design flows and design enablement of analog and digital ICs. Experience on R&D of physical verification, extraction and device modeling for a wide range of processes: from high voltage/high power processes to state-of-the art high-density digital. As a digital designer, hands-on experience on physical synthesis, timing analysis and timing closure of digital blocks. \n\nMotivated to implement algorithms and methodologies to solve challenging problems. Familiar with many programming languages, paradigms and technologies, highlighting C/C++ and all kinds of UNIX scripting tools. Very efficient in quickly writing powerful ad-hoc solutions using scripts like awk, sed, etc. Familiar with mathematical software like R (for data analysis) and Matlab. Able to quickly learn new programming languages.\n\nExperience with cadence environment, especially Cadence tools for physical verification and parasitic extraction. \n",
    "location": {
        "country": "Netherlands",
        "short": "Arnhem-Nijmegen Region",
        "city": null,
        "state": null,
        "default": "Arnhem-Nijmegen Region"
    },
    "premium": false,
    "influencer": false,
    "treasury_media": [],
    "languages": {
        "primary_locale": {
            "country": "US",
            "language": "en"
        },
        "supported_locales": [
            {
                "country": "US",
                "language": "en"
            }
        ],
        "profile_languages": [
            {
                "name": "Dutch",
                "proficiency": "ELEMENTARY"
            },
            {
                "name": "English",
                "proficiency": "FULL_PROFESSIONAL"
            },
            {
                "name": "Portuguese",
                "proficiency": "NATIVE_OR_BILINGUAL"
            }
        ]
    },
    "industry": "Semiconductors",
    "education": [
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2008
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2011
                }
            },
            "school": {
                "name": "Universidade Federal do Rio Grande do Sul / UFRGS",
                "logo": null,
                "url": null
            },
            "degree_name": "Doctor of Philosophy (PhD)",
            "field_of_study": "Microelectronics",
            "grade": null
        },
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2009
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2010
                }
            },
            "school": {
                "name": "Katholieke Universiteit Leuven",
                "logo": null,
                "url": null
            },
            "degree_name": "International Scholar",
            "field_of_study": "Microelectronics",
            "grade": null
        },
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2005
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2007
                }
            },
            "school": {
                "name": "Federal University of Rio Grande do Sul",
                "logo": "https://media.licdn.com/dms/image/C4D0BAQFrcMaRKMSAiQ/company-logo_400_400/0/1625143273365?e=1703721600&v=beta&t=NF1eC3ejB8nIeJSCAqsXH7-k0oRGtr8AfpWeBgmHois",
                "url": "https://www.linkedin.com/school/ufrgs/"
            },
            "degree_name": "Master of Science (MSc)",
            "field_of_study": "Computer Science",
            "grade": null
        },
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2001
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2005
                }
            },
            "school": {
                "name": "Universidade Federal do Rio Grande do Sul / UFRGS",
                "logo": null,
                "url": null
            },
            "degree_name": "Bachelor's degree",
            "field_of_study": "Computer Science",
            "grade": null
        }
    ],
    "patents": [
        {
            "inventors": [
                {
                    "first_name": "Philippe",
                    "last_name": "Roussel",
                    "headline": "Senior Reliability Research Engineer at IMEC, Principal Member of Technical Staff",
                    "profile_picture": null
                },
                {
                    "first_name": "Lucas",
                    "last_name": "Brusamarello",
                    "headline": "Process Design Kit Engineer at NXP Semiconductors",
                    "profile_picture": "https://media.licdn.com/dms/image/C5603AQE0w0NGYZJaGQ/profile-displayphoto-shrink_800_800/0/1517468986454?e=1701302400&v=beta&t=J-nqO-zfXjdr_uZEPyvGKQp8X18dBr5VCBS-oCoUVi8"
                }
            ],
            "patent_number": "2360607",
            "title": "Response characterization of an electronic system under variability effects",
            "issuer": "eu",
            "date": {
                "month": 8,
                "day": 24,
                "year": 2011
            },
            "application_number": null
        },
        {
            "inventors": [
                {
                    "first_name": "Philippe",
                    "last_name": "Roussel",
                    "headline": "Senior Reliability Research Engineer at IMEC, Principal Member of Technical Staff",
                    "profile_picture": null
                },
                {
                    "first_name": "Lucas",
                    "last_name": "Brusamarello",
                    "headline": "Process Design Kit Engineer at NXP Semiconductors",
                    "profile_picture": "https://media.licdn.com/dms/image/C5603AQE0w0NGYZJaGQ/profile-displayphoto-shrink_800_800/0/1517468986454?e=1701302400&v=beta&t=J-nqO-zfXjdr_uZEPyvGKQp8X18dBr5VCBS-oCoUVi8"
                }
            ],
            "patent_number": "13/005,487",
            "title": "RESPONSE CHARACTERIZATION OF AN ELECTRONIC SYSTEM UNDER VARIABILITY EFFECTS",
            "issuer": "us",
            "date": {
                "month": 10,
                "day": 29,
                "year": 2010
            },
            "application_number": null
        }
    ],
    "awards": [
        {
            "title": "Lessons Learned Excellence Award Q1 2019: Bump Stress Team",
            "description": "For the to Stop, Fix and Prevent issues with WLCSP process nodes by predicting parameter shifts created during TMCI stressing via bump stress simulation thereby preventing redesign post silicon. ",
            "issuer": "NXP Semiconductors",
            "date": {
                "month": 5,
                "day": null,
                "year": 2019
            }
        }
    ],
    "certifications": [],
    "organizations": [],
    "projects": [],
    "publications": [
        {
            "name": "Statistical characterization of standard cells using design of experiments with response surface modeling",
            "publisher": "DAC '11 Proceedings of the 48th Design Automation Conference",
            "url": "http://dx.doi.org/10.1145/2024724.2024742",
            "date": {
                "month": null,
                "day": null,
                "year": 2011
            },
            "authors": [
                {
                    "type": "nonStandardizedContributor",
                    "first_name": null,
                    "last_name": null,
                    "name": "Miguel Miranda Corbalan",
                    "headline": null
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Philippe",
                    "last_name": "Roussel",
                    "name": null,
                    "headline": "Senior Reliability Research Engineer at IMEC, Principal Member of Technical Staff"
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Lucas",
                    "last_name": "Brusamarello",
                    "name": null,
                    "headline": "Process Design Kit Engineer at NXP Semiconductors"
                },
                {
                    "type": "nonStandardizedContributor",
                    "first_name": null,
                    "last_name": null,
                    "name": "Gilson I Wirth",
                    "headline": null
                }
            ]
        },
        {
            "name": "Statistical fluctuations for the noise current from random telegraph signals in semiconductor devices: Monte Carlo computer simulations and best fits",
            "publisher": "Physica A: Statistical Mechanics and its Applications",
            "url": "http://www.sciencedirect.com/science/article/pii/S0378437110002104",
            "date": {
                "month": null,
                "day": null,
                "year": 2010
            },
            "authors": [
                {
                    "type": "nonStandardizedContributor",
                    "first_name": null,
                    "last_name": null,
                    "name": "Roberto da Silva",
                    "headline": null
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Lucas",
                    "last_name": "Brusamarello",
                    "name": null,
                    "headline": "Process Design Kit Engineer at NXP Semiconductors"
                },
                {
                    "type": "nonStandardizedContributor",
                    "first_name": null,
                    "last_name": null,
                    "name": "Gilson I Wirth",
                    "headline": null
                }
            ]
        },
        {
            "name": "Statistical RTS model for digital circuits",
            "publisher": null,
            "url": "http://www.sciencedirect.com/science/article/pii/S0026271409001917",
            "date": {
                "month": null,
                "day": null,
                "year": 2009
            },
            "authors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Lucas",
                    "last_name": "Brusamarello",
                    "name": null,
                    "headline": "Process Design Kit Engineer at NXP Semiconductors"
                },
                {
                    "type": "nonStandardizedContributor",
                    "first_name": null,
                    "last_name": null,
                    "name": "Gilson I Wirth",
                    "headline": null
                },
                {
                    "type": "nonStandardizedContributor",
                    "first_name": null,
                    "last_name": null,
                    "name": "Roberto da Silva",
                    "headline": null
                }
            ]
        },
        {
            "name": "Probabilistic Approach for Yield Analysis of Dynamic Logic Circuits",
            "publisher": "IEEE Transactions on Circuits and Systems. I",
            "url": "http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=4447928&url=http%3A%2F%2Fieeexplore.ieee.org%2Fiel5%2F8919%2F4627555%2F04447928.pdf%3Farnumber%3D4447928",
            "date": {
                "month": null,
                "day": null,
                "year": 2008
            },
            "authors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Lucas",
                    "last_name": "Brusamarello",
                    "name": null,
                    "headline": "Process Design Kit Engineer at NXP Semiconductors"
                },
                {
                    "type": "nonStandardizedContributor",
                    "first_name": null,
                    "last_name": null,
                    "name": "Roberto da Silva",
                    "headline": null
                },
                {
                    "type": "nonStandardizedContributor",
                    "first_name": null,
                    "last_name": null,
                    "name": "Gilson I. Wirth",
                    "headline": null
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Ricardo",
                    "last_name": "Reis",
                    "name": null,
                    "headline": "Full Professor at Universidade Federal do Rio Grande do Sul"
                }
            ]
        },
        {
            "name": "Yield Analysis by Error Propagation Using Numerical Derivatives Considering WD and D2D variations",
            "publisher": "VLSI, 2007. ISVLSI'07. IEEE Computer Society Annual Symposium on",
            "url": "http://dx.doi.org/10.1109/ISVLSI.2007.102",
            "date": {
                "month": null,
                "day": null,
                "year": 2007
            },
            "authors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Lucas",
                    "last_name": "Brusamarello",
                    "name": null,
                    "headline": "Process Design Kit Engineer at NXP Semiconductors"
                },
                {
                    "type": "nonStandardizedContributor",
                    "first_name": null,
                    "last_name": null,
                    "name": "Roberto da Silva",
                    "headline": null
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Ricardo",
                    "last_name": "Reis",
                    "name": null,
                    "headline": "Full Professor at Universidade Federal do Rio Grande do Sul"
                },
                {
                    "type": "nonStandardizedContributor",
                    "first_name": null,
                    "last_name": null,
                    "name": "Gilson Wirth",
                    "headline": null
                }
            ]
        },
        {
            "name": "List of Academic Publications and Patents",
            "publisher": null,
            "url": "http://scholar.google.nl/citations?user=KmzAUfUAAAAJ",
            "date": {
                "month": null,
                "day": null,
                "year": null
            },
            "authors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Lucas",
                    "last_name": "Brusamarello",
                    "name": null,
                    "headline": "Process Design Kit Engineer at NXP Semiconductors"
                }
            ]
        }
    ],
    "courses": [
        {
            "name": "Encounter Digital Implementation (Flat) v13.2",
            "number": null
        },
        {
            "name": "IC physics devices and processing",
            "number": null
        },
        {
            "name": "PVS Rules",
            "number": null
        },
        {
            "name": "SKILL Development of Parameterized Cells vIC6.1.5",
            "number": null
        },
        {
            "name": "Signoff Power Grid Analysis with Encounter Power System",
            "number": null
        },
        {
            "name": "Signoff Timing Analysis with Encounter Timing System",
            "number": null
        }
    ],
    "test_scores": [],
    "position_groups": [
        {
            "company": {
                "id": null,
                "name": "NXP Semiconductors",
                "logo": null,
                "url": null,
                "employees": {
                    "start": null,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 9,
                    "day": null,
                    "year": 2011
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "profile_positions": [
                {
                    "location": "Nijmegen, The Netherlands",
                    "date": {
                        "start": {
                            "month": 9,
                            "day": null,
                            "year": 2011
                        },
                        "end": {
                            "month": null,
                            "day": null,
                            "year": null
                        }
                    },
                    "company": "NXP Semiconductors",
                    "description": "Specification, development and support of Process Design Kits (PDKs).\nTechnology description and enablement of EDA tools for analog, digital and mixed signal design flows. \nExpert on physical verification and parasitic extraction (PEX).",
                    "title": "Process Design Kit Engineer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 6302,
                "name": "imec",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQFRVXEFVh1yuQ/company-logo_400_400/0/1519856420437?e=1703721600&v=beta&t=qRAM7kliRWeKwA2Qp35rXwb411jTB1sPn5VktOIB6as",
                "url": "https://www.linkedin.com/company/imec/",
                "employees": {
                    "start": 1001,
                    "end": 5000
                }
            },
            "date": {
                "start": {
                    "month": 5,
                    "day": null,
                    "year": 2009
                },
                "end": {
                    "month": 10,
                    "day": null,
                    "year": 2010
                }
            },
            "profile_positions": [
                {
                    "location": "Leuven, Belgium",
                    "date": {
                        "start": {
                            "month": 5,
                            "day": null,
                            "year": 2009
                        },
                        "end": {
                            "month": 10,
                            "day": null,
                            "year": 2010
                        }
                    },
                    "company": "imec",
                    "description": "Development of a framework for characterization of standard cells considering mismatch.\nInterface with EDA tools for characterization of Standard Cell libraries.",
                    "title": "Researcher",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": null,
                "name": "Fujitsu Laboratories of America",
                "logo": null,
                "url": null,
                "employees": {
                    "start": null,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 2,
                    "day": null,
                    "year": 2009
                },
                "end": {
                    "month": 3,
                    "day": null,
                    "year": 2009
                }
            },
            "profile_positions": [
                {
                    "location": "Porto Alegre, Brazil",
                    "date": {
                        "start": {
                            "month": 2,
                            "day": null,
                            "year": 2009
                        },
                        "end": {
                            "month": 3,
                            "day": null,
                            "year": 2009
                        }
                    },
                    "company": "Fujitsu Laboratories of America",
                    "description": "Sign off and timing closure of digital circuits.",
                    "title": "Circuit designer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": null,
                "name": "Fujitsu Labs of America",
                "logo": null,
                "url": null,
                "employees": {
                    "start": null,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 8,
                    "day": null,
                    "year": 2006
                },
                "end": {
                    "month": 2,
                    "day": null,
                    "year": 2008
                }
            },
            "profile_positions": [
                {
                    "location": "Sunnyvalle, CA, USA",
                    "date": {
                        "start": {
                            "month": 8,
                            "day": null,
                            "year": 2006
                        },
                        "end": {
                            "month": 2,
                            "day": null,
                            "year": 2008
                        }
                    },
                    "company": "Fujitsu Labs of America",
                    "description": "Software development (C++) of a state-of-the-art physical synthesis tool.\n- Developed algorithms related to placement, routing, clock synthesis, timing analysis, power and\noptimization of integrated circuits.\n- Circuit design, especially back-end flow.",
                    "title": "C++ developer of digital physical synthesis EDA tools",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 10866,
                "name": "UFRGS",
                "logo": "https://media.licdn.com/dms/image/C4D0BAQFrcMaRKMSAiQ/company-logo_400_400/0/1625143273365?e=1703721600&v=beta&t=NF1eC3ejB8nIeJSCAqsXH7-k0oRGtr8AfpWeBgmHois",
                "url": "https://www.linkedin.com/school/ufrgs/",
                "employees": {
                    "start": 5001,
                    "end": 10000
                }
            },
            "date": {
                "start": {
                    "month": 3,
                    "day": null,
                    "year": 2005
                },
                "end": {
                    "month": 8,
                    "day": null,
                    "year": 2006
                }
            },
            "profile_positions": [
                {
                    "location": "Porto Alegre, Brazil",
                    "date": {
                        "start": {
                            "month": 3,
                            "day": null,
                            "year": 2005
                        },
                        "end": {
                            "month": 8,
                            "day": null,
                            "year": 2006
                        }
                    },
                    "company": "Federal University of Rio Grande do Sul",
                    "description": "Academic research of algorithms for analysis of timing and power of special circuits\n- Fast dynamic gates, SRAMs\nModels for simulation of reliability issues\n- Noise, process variations, yield, ...",
                    "title": "Graduate researcher",
                    "employment_type": null
                }
            ]
        }
    ],
    "volunteer_experiences": [],
    "skills": [
        "Simulations",
        "Physical Verification",
        "Parasitic Extraction",
        "Cadence",
        "Cadence Virtuoso",
        "Algorithms",
        "Unix Shell Scripting",
        "EDA",
        "Electromagnetic Simulation",
        "Cadence Encounter",
        "Programming",
        "Object Oriented Software",
        "C/C++ STL",
        "Timing Closure",
        "Static Timing Analysis",
        "Monte Carlo Simulation",
        "Device Modeling",
        "Mathematical Software",
        "Research",
        "Synopsys Primetime"
    ],
    "network_info": null,
    "related_profiles": null,
    "contact_info": null
}