-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
-- Date        : Wed Dec 11 09:54:01 2024
-- Host        : Titan-I7 running 64-bit Ubuntu 22.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_2_0/finn_design_Thresholding_rtl_2_0_sim_netlist.vhdl
-- Design      : finn_design_Thresholding_rtl_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu7ev-ffvc1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_Thresholding_rtl_2_0_thresholding is
  port (
    \blkStreamOutput.BVld_reg_0\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \blkFeed.GuardSem_reg[5]_0\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TREADY : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \genStages[0].genPE[0].blkThresh.Thresh_reg\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_Thresholding_rtl_2_0_thresholding : entity is "thresholding";
end finn_design_Thresholding_rtl_2_0_thresholding;

architecture STRUCTURE of finn_design_Thresholding_rtl_2_0_thresholding is
  signal \blkFeed.CnlCnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \blkFeed.GuardSem0_carry_i_1_n_0\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_i_2_n_0\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_i_3_n_0\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_i_4_n_0\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_i_5_n_0\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_i_6_n_0\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_i_7_n_0\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_n_3\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_n_4\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_n_5\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_n_6\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_n_7\ : STD_LOGIC;
  signal \blkFeed.GuardSem_reg\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \blkFeed.GuardSem_reg_n_0_[0]\ : STD_LOGIC;
  signal \blkFeed.GuardSem_reg_n_0_[1]\ : STD_LOGIC;
  signal \blkFeed.GuardSem_reg_n_0_[2]\ : STD_LOGIC;
  signal \blkFeed.GuardSem_reg_n_0_[3]\ : STD_LOGIC;
  signal \blkFeed.GuardSem_reg_n_0_[4]\ : STD_LOGIC;
  signal \blkStreamOutput.ADat_reg[17][0][0]_srl18_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.ADat_reg[17][0][1]_srl18_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.ADat_reg[17][0][2]_srl18_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.ADat_reg[17][0][3]_srl18_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.ADat_reg[17][0][4]_srl18_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.ADat_reg[17][0][5]_srl18_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.ADat_reg[17][0][6]_srl18_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.ADat_reg[17][0][7]_srl18_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_i_1_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_i_2_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_i_3_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_i_4_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_i_5_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_i_6_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_i_7_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_n_3\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_n_4\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_n_5\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_n_6\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_n_7\ : STD_LOGIC;
  signal \blkStreamOutput.APtr_reg\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \blkStreamOutput.APtr_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \blkStreamOutput.BVld_i_2_n_0\ : STD_LOGIC;
  signal \^blkstreamoutput.bvld_reg_0\ : STD_LOGIC;
  signal \blkStreamOutput.aload\ : STD_LOGIC;
  signal \blkStreamOutput.bload\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \genStages[0].genPE[0].P[op][0]_i_1_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].P_reg[op]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].P_reg[ptr]\ : STD_LOGIC_VECTOR ( 13 downto 8 );
  signal \genStages[0].genPE[0].P_reg[val]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_10_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_11_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_12_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_13_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_14_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_15_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_16_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_17_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_18_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_19_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_20_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_21_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_22_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_23_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_24_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_3_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_4_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_5_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_6_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_7_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_8_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_9_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[op_n_0_][0]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_1_n_6\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_1_n_7\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_1\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_2\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_3\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_4\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_5\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_6\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_7\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr_n_0_][10]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr_n_0_][11]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr_n_0_][12]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr_n_0_][13]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr_n_0_][7]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr_n_0_][8]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr_n_0_][9]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[val]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[0].genPE[0].cmp\ : STD_LOGIC;
  signal \genStages[1].genPE[0].P_reg[op]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].P_reg[ptr]\ : STD_LOGIC_VECTOR ( 13 downto 7 );
  signal \genStages[1].genPE[0].P_reg[val]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_10_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_11_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_12_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_13_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_14_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_15_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_16_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_17_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_18_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_19_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_20_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_21_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_22_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_23_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_24_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_3_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_4_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_5_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_6_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_7_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_8_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_9_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[op_n_0_][0]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_1_n_6\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_1_n_7\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_1\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_2\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_3\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_4\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_5\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_6\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_7\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr_n_0_][10]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr_n_0_][11]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr_n_0_][12]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr_n_0_][13]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr_n_0_][6]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr_n_0_][7]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr_n_0_][8]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr_n_0_][9]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[val]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[1].genPE[0].blkThresh.Thresh_reg\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[1].genPE[0].cmp\ : STD_LOGIC;
  signal \genStages[2].genPE[0].P_reg[op]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].P_reg[ptr]\ : STD_LOGIC_VECTOR ( 13 downto 6 );
  signal \genStages[2].genPE[0].P_reg[val]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_10_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_11_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_12_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_13_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_14_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_15_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_16_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_17_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_18_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_19_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_20_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_21_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_22_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_23_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_24_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_3_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_4_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_5_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_6_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_7_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_8_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_9_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[op_n_0_][0]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_1_n_6\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_1_n_7\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_1\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_2\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_3\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_4\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_5\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_6\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_7\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][10]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][11]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][12]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][13]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][5]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][6]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][7]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][8]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][9]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[val]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[2].genPE[0].blkThresh.Thresh_reg\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[2].genPE[0].cmp\ : STD_LOGIC;
  signal \genStages[3].genPE[0].P_reg[op]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].P_reg[ptr]\ : STD_LOGIC_VECTOR ( 13 downto 5 );
  signal \genStages[3].genPE[0].P_reg[val]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_10_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_11_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_12_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_13_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_14_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_15_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_16_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_17_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_18_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_19_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_20_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_21_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_22_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_23_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_24_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_3_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_4_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_5_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_6_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_7_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_8_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_9_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[op_n_0_][0]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_1_n_6\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_1_n_7\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_1\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_2\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_3\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_4\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_5\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_6\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_7\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][10]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][11]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][12]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][13]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][4]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][5]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][6]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][7]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][8]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][9]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[val]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[3].genPE[0].blkThresh.Thresh_reg\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[3].genPE[0].cmp\ : STD_LOGIC;
  signal \genStages[4].genPE[0].P_reg[op]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].P_reg[ptr]\ : STD_LOGIC_VECTOR ( 13 downto 4 );
  signal \genStages[4].genPE[0].P_reg[val]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_10_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_11_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_12_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_13_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_14_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_15_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_16_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_17_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_18_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_19_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_20_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_21_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_22_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_23_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_24_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_3_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_4_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_5_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_6_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_7_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_8_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_9_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[op_n_0_][0]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_1_n_6\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_1_n_7\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_1\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_2\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_3\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_4\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_5\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_6\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_7\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][10]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][11]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][12]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][13]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][3]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][4]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][5]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][6]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][7]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][8]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][9]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[val]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[4].genPE[0].blkThresh.Thresh_reg\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[4].genPE[0].cmp\ : STD_LOGIC;
  signal \genStages[5].genPE[0].P_reg[op]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].P_reg[ptr]\ : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal \genStages[5].genPE[0].P_reg[val]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_10_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_11_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_12_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_13_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_14_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_15_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_16_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_17_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_18_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_19_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_20_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_21_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_22_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_23_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_24_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_3_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_4_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_5_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_6_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_7_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_8_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_9_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[op_n_0_][0]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_1_n_6\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_1_n_7\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_1\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_2\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_3\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_4\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_5\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_6\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_7\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][10]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][11]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][12]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][13]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][2]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][3]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][4]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][5]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][6]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][7]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][8]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][9]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[val]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[5].genPE[0].blkThresh.Thresh_reg\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[5].genPE[0].cmp\ : STD_LOGIC;
  signal \genStages[6].genPE[0].P_reg[op]\ : STD_LOGIC;
  signal \genStages[6].genPE[0].P_reg[ptr]\ : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal \genStages[6].genPE[0].P_reg[val]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[6].genPE[0].Pf_reg[op_n_0_][0]\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_10_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_11_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_12_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_13_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_14_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_15_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_16_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_17_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_18_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_19_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_1_n_6\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_1_n_7\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_20_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_21_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_22_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_23_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_24_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_1\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_2\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_3\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_4\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_5\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_6\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_7\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_3_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_4_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_5_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_6_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_7_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_8_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_9_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[val]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[6].genPE[0].blkThresh.Thresh_reg\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[6].genPE[0].cmp\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[op]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[ptr][1]_srl2_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[ptr][2]_srl2_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[ptr][3]_srl2_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[ptr][4]_srl2_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[ptr][5]_srl2_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[ptr][6]_srl2_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[ptr][7]_srl2_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[val]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_10_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_11_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_12_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_13_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_14_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_15_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_16_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_17_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_18_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_19_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_20_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_21_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_22_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_23_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_24_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_3_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_4_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_5_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_6_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_7_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_8_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_9_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_1_n_6\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_1_n_7\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_1\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_2\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_3\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_4\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_5\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_6\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_7\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr_n_0_][0]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr_n_0_][1]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr_n_0_][2]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr_n_0_][3]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr_n_0_][4]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr_n_0_][5]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr_n_0_][6]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr_n_0_][7]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].blkThresh.Thresh_reg\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \genStages[7].genPE[0].cmp\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_blkFeed.GuardSem0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_blkFeed.GuardSem0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_blkStreamOutput.ADat_reg[17][0][0]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blkStreamOutput.ADat_reg[17][0][1]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blkStreamOutput.ADat_reg[17][0][2]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blkStreamOutput.ADat_reg[17][0][3]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blkStreamOutput.ADat_reg[17][0][4]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blkStreamOutput.ADat_reg[17][0][5]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blkStreamOutput.ADat_reg[17][0][6]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blkStreamOutput.ADat_reg[17][0][7]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blkStreamOutput.APtr0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_blkStreamOutput.APtr0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr][7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr][7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr][6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr][6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr][5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr][5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr][4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr][4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 21 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr][3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr][3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr][2]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr][2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[7].genPE[0].Pf_reg[ptr][0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_genStages[7].genPE[0].Pf_reg[ptr][0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \blkFeed.CnlCnt[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \blkFeed.CnlCnt[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \blkFeed.CnlCnt[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \blkFeed.CnlCnt[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \blkFeed.CnlCnt[4]_i_1\ : label is "soft_lutpair1";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \blkFeed.GuardSem0_carry\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \blkStreamOutput.ADat_reg[17][0][0]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0] ";
  attribute srl_name : string;
  attribute srl_name of \blkStreamOutput.ADat_reg[17][0][0]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0][0]_srl18 ";
  attribute srl_bus_name of \blkStreamOutput.ADat_reg[17][0][1]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0] ";
  attribute srl_name of \blkStreamOutput.ADat_reg[17][0][1]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0][1]_srl18 ";
  attribute srl_bus_name of \blkStreamOutput.ADat_reg[17][0][2]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0] ";
  attribute srl_name of \blkStreamOutput.ADat_reg[17][0][2]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0][2]_srl18 ";
  attribute srl_bus_name of \blkStreamOutput.ADat_reg[17][0][3]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0] ";
  attribute srl_name of \blkStreamOutput.ADat_reg[17][0][3]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0][3]_srl18 ";
  attribute srl_bus_name of \blkStreamOutput.ADat_reg[17][0][4]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0] ";
  attribute srl_name of \blkStreamOutput.ADat_reg[17][0][4]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0][4]_srl18 ";
  attribute srl_bus_name of \blkStreamOutput.ADat_reg[17][0][5]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0] ";
  attribute srl_name of \blkStreamOutput.ADat_reg[17][0][5]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0][5]_srl18 ";
  attribute srl_bus_name of \blkStreamOutput.ADat_reg[17][0][6]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0] ";
  attribute srl_name of \blkStreamOutput.ADat_reg[17][0][6]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0][6]_srl18 ";
  attribute srl_bus_name of \blkStreamOutput.ADat_reg[17][0][7]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0] ";
  attribute srl_name of \blkStreamOutput.ADat_reg[17][0][7]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0][7]_srl18 ";
  attribute ADDER_THRESHOLD of \blkStreamOutput.APtr0_carry\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \genStages[0].genPE[0].Pf_reg[ptr][7]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 2688;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "inst/core/impl/genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 127;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 20;
  attribute ram_offset : integer;
  attribute ram_offset of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 17;
  attribute COMPARATOR_THRESHOLD of \genStages[1].genPE[0].Pf_reg[ptr][6]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "";
  attribute OPT_MODIFIED of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 5376;
  attribute RTL_RAM_NAME of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "inst/core/impl/genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel";
  attribute RTL_RAM_TYPE of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "RAM_TDP";
  attribute ram_addr_begin of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_addr_end of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 255;
  attribute ram_ext_slice_begin of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 18;
  attribute ram_ext_slice_end of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 20;
  attribute ram_offset of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_begin of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_end of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 17;
  attribute COMPARATOR_THRESHOLD of \genStages[2].genPE[0].Pf_reg[ptr][5]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "";
  attribute OPT_MODIFIED of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 10752;
  attribute RTL_RAM_NAME of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "inst/core/impl/genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel";
  attribute RTL_RAM_TYPE of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "RAM_TDP";
  attribute ram_addr_begin of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_addr_end of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 511;
  attribute ram_ext_slice_begin of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 18;
  attribute ram_ext_slice_end of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 20;
  attribute ram_offset of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_begin of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_end of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 17;
  attribute COMPARATOR_THRESHOLD of \genStages[3].genPE[0].Pf_reg[ptr][4]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "p0_d21";
  attribute METHODOLOGY_DRC_VIOS of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 21504;
  attribute RTL_RAM_NAME of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "inst/core/impl/genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel";
  attribute RTL_RAM_TYPE of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_addr_end of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 1023;
  attribute ram_offset of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_begin of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_end of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 20;
  attribute COMPARATOR_THRESHOLD of \genStages[4].genPE[0].Pf_reg[ptr][3]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 43008;
  attribute RTL_RAM_NAME of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "inst/core/impl/genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0";
  attribute RTL_RAM_TYPE of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 0;
  attribute ram_addr_end of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 2047;
  attribute ram_offset of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 0;
  attribute ram_slice_begin of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 0;
  attribute ram_slice_end of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "p0_d5";
  attribute METHODOLOGY_DRC_VIOS of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 43008;
  attribute RTL_RAM_NAME of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "inst/core/impl/genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1";
  attribute RTL_RAM_TYPE of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 0;
  attribute ram_addr_end of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 2047;
  attribute ram_offset of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 0;
  attribute ram_slice_begin of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 16;
  attribute ram_slice_end of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 20;
  attribute COMPARATOR_THRESHOLD of \genStages[5].genPE[0].Pf_reg[ptr][2]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 86016;
  attribute RTL_RAM_NAME of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "inst/core/impl/genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0";
  attribute RTL_RAM_TYPE of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 0;
  attribute ram_addr_end of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 4095;
  attribute ram_offset of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 0;
  attribute ram_slice_begin of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 0;
  attribute ram_slice_end of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 86016;
  attribute RTL_RAM_NAME of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "inst/core/impl/genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1";
  attribute RTL_RAM_TYPE of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 0;
  attribute ram_addr_end of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 4095;
  attribute ram_offset of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 0;
  attribute ram_slice_begin of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 8;
  attribute ram_slice_end of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is "p0_d5";
  attribute METHODOLOGY_DRC_VIOS of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 86016;
  attribute RTL_RAM_NAME of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is "inst/core/impl/genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2";
  attribute RTL_RAM_TYPE of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 0;
  attribute ram_addr_end of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 4095;
  attribute ram_offset of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 0;
  attribute ram_slice_begin of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 16;
  attribute ram_slice_end of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 20;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 172032;
  attribute RTL_RAM_NAME of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "inst/core/impl/genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0";
  attribute RTL_RAM_TYPE of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 0;
  attribute ram_addr_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 8191;
  attribute ram_offset of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 0;
  attribute ram_slice_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 0;
  attribute ram_slice_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 3;
  attribute COMPARATOR_THRESHOLD of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 172032;
  attribute RTL_RAM_NAME of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "inst/core/impl/genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1";
  attribute RTL_RAM_TYPE of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 0;
  attribute ram_addr_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 8191;
  attribute ram_offset of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 0;
  attribute ram_slice_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 4;
  attribute ram_slice_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 172032;
  attribute RTL_RAM_NAME of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is "inst/core/impl/genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2";
  attribute RTL_RAM_TYPE of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 0;
  attribute ram_addr_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 8191;
  attribute ram_offset of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 0;
  attribute ram_slice_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 8;
  attribute ram_slice_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is 172032;
  attribute RTL_RAM_NAME of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is "inst/core/impl/genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3";
  attribute RTL_RAM_TYPE of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is 0;
  attribute ram_addr_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is 8191;
  attribute ram_offset of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is 0;
  attribute ram_slice_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is 12;
  attribute ram_slice_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is 172032;
  attribute RTL_RAM_NAME of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is "inst/core/impl/genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4";
  attribute RTL_RAM_TYPE of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is 0;
  attribute ram_addr_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is 8191;
  attribute ram_offset of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is 0;
  attribute ram_slice_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is 16;
  attribute ram_slice_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is 19;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5\ : label is 172032;
  attribute RTL_RAM_NAME of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5\ : label is "inst/core/impl/genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5";
  attribute RTL_RAM_TYPE of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5\ : label is 0;
  attribute ram_addr_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5\ : label is 8191;
  attribute ram_offset of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5\ : label is 0;
  attribute ram_slice_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5\ : label is 20;
  attribute ram_slice_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5\ : label is 20;
  attribute srl_bus_name of \genStages[7].genPE[0].P_reg[ptr][1]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr] ";
  attribute srl_name of \genStages[7].genPE[0].P_reg[ptr][1]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr][1]_srl2 ";
  attribute srl_bus_name of \genStages[7].genPE[0].P_reg[ptr][2]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr] ";
  attribute srl_name of \genStages[7].genPE[0].P_reg[ptr][2]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr][2]_srl2 ";
  attribute srl_bus_name of \genStages[7].genPE[0].P_reg[ptr][3]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr] ";
  attribute srl_name of \genStages[7].genPE[0].P_reg[ptr][3]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr][3]_srl2 ";
  attribute srl_bus_name of \genStages[7].genPE[0].P_reg[ptr][4]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr] ";
  attribute srl_name of \genStages[7].genPE[0].P_reg[ptr][4]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr][4]_srl2 ";
  attribute srl_bus_name of \genStages[7].genPE[0].P_reg[ptr][5]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr] ";
  attribute srl_name of \genStages[7].genPE[0].P_reg[ptr][5]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr][5]_srl2 ";
  attribute srl_bus_name of \genStages[7].genPE[0].P_reg[ptr][6]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr] ";
  attribute srl_name of \genStages[7].genPE[0].P_reg[ptr][6]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr][6]_srl2 ";
  attribute srl_bus_name of \genStages[7].genPE[0].P_reg[ptr][7]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr] ";
  attribute srl_name of \genStages[7].genPE[0].P_reg[ptr][7]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr][7]_srl2 ";
  attribute COMPARATOR_THRESHOLD of \genStages[7].genPE[0].Pf_reg[ptr][0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of in0_V_TREADY_INST_0 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of sel_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of sel_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of sel_i_4 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of sel_i_5 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of sel_i_6 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of sel_i_7 : label is "soft_lutpair4";
begin
  \blkStreamOutput.BVld_reg_0\ <= \^blkstreamoutput.bvld_reg_0\;
\blkFeed.CnlCnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(0),
      O => p_0_in(0)
    );
\blkFeed.CnlCnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(0),
      I1 => \blkFeed.CnlCnt_reg\(1),
      O => p_0_in(1)
    );
\blkFeed.CnlCnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(0),
      I1 => \blkFeed.CnlCnt_reg\(1),
      I2 => \blkFeed.CnlCnt_reg\(2),
      O => p_0_in(2)
    );
\blkFeed.CnlCnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(1),
      I1 => \blkFeed.CnlCnt_reg\(0),
      I2 => \blkFeed.CnlCnt_reg\(2),
      I3 => \blkFeed.CnlCnt_reg\(3),
      O => p_0_in(3)
    );
\blkFeed.CnlCnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(2),
      I1 => \blkFeed.CnlCnt_reg\(0),
      I2 => \blkFeed.CnlCnt_reg\(1),
      I3 => \blkFeed.CnlCnt_reg\(3),
      I4 => \blkFeed.CnlCnt_reg\(4),
      O => p_0_in(4)
    );
\blkFeed.CnlCnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(3),
      I1 => \blkFeed.CnlCnt_reg\(1),
      I2 => \blkFeed.CnlCnt_reg\(0),
      I3 => \blkFeed.CnlCnt_reg\(2),
      I4 => \blkFeed.CnlCnt_reg\(4),
      I5 => \blkFeed.CnlCnt_reg\(5),
      O => p_0_in(5)
    );
\blkFeed.CnlCnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \genStages[0].genPE[0].P[op][0]_i_1_n_0\,
      D => p_0_in(0),
      Q => \blkFeed.CnlCnt_reg\(0),
      R => clear
    );
\blkFeed.CnlCnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \genStages[0].genPE[0].P[op][0]_i_1_n_0\,
      D => p_0_in(1),
      Q => \blkFeed.CnlCnt_reg\(1),
      R => clear
    );
\blkFeed.CnlCnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \genStages[0].genPE[0].P[op][0]_i_1_n_0\,
      D => p_0_in(2),
      Q => \blkFeed.CnlCnt_reg\(2),
      R => clear
    );
\blkFeed.CnlCnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \genStages[0].genPE[0].P[op][0]_i_1_n_0\,
      D => p_0_in(3),
      Q => \blkFeed.CnlCnt_reg\(3),
      R => clear
    );
\blkFeed.CnlCnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \genStages[0].genPE[0].P[op][0]_i_1_n_0\,
      D => p_0_in(4),
      Q => \blkFeed.CnlCnt_reg\(4),
      R => clear
    );
\blkFeed.CnlCnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \genStages[0].genPE[0].P[op][0]_i_1_n_0\,
      D => p_0_in(5),
      Q => \blkFeed.CnlCnt_reg\(5),
      R => clear
    );
\blkFeed.GuardSem0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_blkFeed.GuardSem0_carry_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \blkFeed.GuardSem0_carry_n_3\,
      CO(3) => \blkFeed.GuardSem0_carry_n_4\,
      CO(2) => \blkFeed.GuardSem0_carry_n_5\,
      CO(1) => \blkFeed.GuardSem0_carry_n_6\,
      CO(0) => \blkFeed.GuardSem0_carry_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \blkFeed.GuardSem_reg_n_0_[3]\,
      DI(3) => \blkFeed.GuardSem_reg_n_0_[2]\,
      DI(2) => \blkFeed.GuardSem0_carry_i_1_n_0\,
      DI(1) => \blkFeed.GuardSem_reg_n_0_[1]\,
      DI(0) => \blkFeed.GuardSem_reg_n_0_[0]\,
      O(7 downto 6) => \NLW_blkFeed.GuardSem0_carry_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \p_0_in__1\(5 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \blkFeed.GuardSem0_carry_i_2_n_0\,
      S(4) => \blkFeed.GuardSem0_carry_i_3_n_0\,
      S(3) => \blkFeed.GuardSem0_carry_i_4_n_0\,
      S(2) => \blkFeed.GuardSem0_carry_i_5_n_0\,
      S(1) => \blkFeed.GuardSem0_carry_i_6_n_0\,
      S(0) => \blkFeed.GuardSem0_carry_i_7_n_0\
    );
\blkFeed.GuardSem0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => \^blkstreamoutput.bvld_reg_0\,
      I1 => out_V_TREADY,
      I2 => \blkFeed.GuardSem_reg\(5),
      I3 => in0_V_TVALID,
      O => \blkFeed.GuardSem0_carry_i_1_n_0\
    );
\blkFeed.GuardSem0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \blkFeed.GuardSem_reg_n_0_[4]\,
      I1 => \blkFeed.GuardSem_reg\(5),
      O => \blkFeed.GuardSem0_carry_i_2_n_0\
    );
\blkFeed.GuardSem0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \blkFeed.GuardSem_reg_n_0_[3]\,
      I1 => \blkFeed.GuardSem_reg_n_0_[4]\,
      O => \blkFeed.GuardSem0_carry_i_3_n_0\
    );
\blkFeed.GuardSem0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \blkFeed.GuardSem_reg_n_0_[2]\,
      I1 => \blkFeed.GuardSem_reg_n_0_[3]\,
      O => \blkFeed.GuardSem0_carry_i_4_n_0\
    );
\blkFeed.GuardSem0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF0700"
    )
        port map (
      I0 => \^blkstreamoutput.bvld_reg_0\,
      I1 => out_V_TREADY,
      I2 => \blkFeed.GuardSem_reg\(5),
      I3 => in0_V_TVALID,
      I4 => \blkFeed.GuardSem_reg_n_0_[2]\,
      O => \blkFeed.GuardSem0_carry_i_5_n_0\
    );
\blkFeed.GuardSem0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF0700"
    )
        port map (
      I0 => \^blkstreamoutput.bvld_reg_0\,
      I1 => out_V_TREADY,
      I2 => \blkFeed.GuardSem_reg\(5),
      I3 => in0_V_TVALID,
      I4 => \blkFeed.GuardSem_reg_n_0_[1]\,
      O => \blkFeed.GuardSem0_carry_i_6_n_0\
    );
\blkFeed.GuardSem0_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A956A"
    )
        port map (
      I0 => \blkFeed.GuardSem_reg_n_0_[0]\,
      I1 => \^blkstreamoutput.bvld_reg_0\,
      I2 => out_V_TREADY,
      I3 => in0_V_TVALID,
      I4 => \blkFeed.GuardSem_reg\(5),
      O => \blkFeed.GuardSem0_carry_i_7_n_0\
    );
\blkFeed.GuardSem_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => \blkFeed.GuardSem_reg_n_0_[0]\,
      R => clear
    );
\blkFeed.GuardSem_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => \blkFeed.GuardSem_reg_n_0_[1]\,
      S => clear
    );
\blkFeed.GuardSem_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => \blkFeed.GuardSem_reg_n_0_[2]\,
      R => clear
    );
\blkFeed.GuardSem_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => \blkFeed.GuardSem_reg_n_0_[3]\,
      R => clear
    );
\blkFeed.GuardSem_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => \blkFeed.GuardSem_reg_n_0_[4]\,
      S => clear
    );
\blkFeed.GuardSem_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => \blkFeed.GuardSem_reg\(5),
      R => clear
    );
\blkStreamOutput.ADat_reg[17][0][0]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \blkStreamOutput.APtr_reg__0\(4 downto 0),
      CE => \blkStreamOutput.aload\,
      CLK => ap_clk,
      D => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][0]\,
      Q => \blkStreamOutput.ADat_reg[17][0][0]_srl18_n_0\,
      Q31 => \NLW_blkStreamOutput.ADat_reg[17][0][0]_srl18_Q31_UNCONNECTED\
    );
\blkStreamOutput.ADat_reg[17][0][1]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \blkStreamOutput.APtr_reg__0\(4 downto 0),
      CE => \blkStreamOutput.aload\,
      CLK => ap_clk,
      D => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][1]\,
      Q => \blkStreamOutput.ADat_reg[17][0][1]_srl18_n_0\,
      Q31 => \NLW_blkStreamOutput.ADat_reg[17][0][1]_srl18_Q31_UNCONNECTED\
    );
\blkStreamOutput.ADat_reg[17][0][2]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \blkStreamOutput.APtr_reg__0\(4 downto 0),
      CE => \blkStreamOutput.aload\,
      CLK => ap_clk,
      D => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][2]\,
      Q => \blkStreamOutput.ADat_reg[17][0][2]_srl18_n_0\,
      Q31 => \NLW_blkStreamOutput.ADat_reg[17][0][2]_srl18_Q31_UNCONNECTED\
    );
\blkStreamOutput.ADat_reg[17][0][3]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \blkStreamOutput.APtr_reg__0\(4 downto 0),
      CE => \blkStreamOutput.aload\,
      CLK => ap_clk,
      D => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][3]\,
      Q => \blkStreamOutput.ADat_reg[17][0][3]_srl18_n_0\,
      Q31 => \NLW_blkStreamOutput.ADat_reg[17][0][3]_srl18_Q31_UNCONNECTED\
    );
\blkStreamOutput.ADat_reg[17][0][4]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \blkStreamOutput.APtr_reg__0\(4 downto 0),
      CE => \blkStreamOutput.aload\,
      CLK => ap_clk,
      D => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][4]\,
      Q => \blkStreamOutput.ADat_reg[17][0][4]_srl18_n_0\,
      Q31 => \NLW_blkStreamOutput.ADat_reg[17][0][4]_srl18_Q31_UNCONNECTED\
    );
\blkStreamOutput.ADat_reg[17][0][5]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \blkStreamOutput.APtr_reg__0\(4 downto 0),
      CE => \blkStreamOutput.aload\,
      CLK => ap_clk,
      D => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][5]\,
      Q => \blkStreamOutput.ADat_reg[17][0][5]_srl18_n_0\,
      Q31 => \NLW_blkStreamOutput.ADat_reg[17][0][5]_srl18_Q31_UNCONNECTED\
    );
\blkStreamOutput.ADat_reg[17][0][6]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \blkStreamOutput.APtr_reg__0\(4 downto 0),
      CE => \blkStreamOutput.aload\,
      CLK => ap_clk,
      D => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][6]\,
      Q => \blkStreamOutput.ADat_reg[17][0][6]_srl18_n_0\,
      Q31 => \NLW_blkStreamOutput.ADat_reg[17][0][6]_srl18_Q31_UNCONNECTED\
    );
\blkStreamOutput.ADat_reg[17][0][7]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \blkStreamOutput.APtr_reg__0\(4 downto 0),
      CE => \blkStreamOutput.aload\,
      CLK => ap_clk,
      D => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][7]\,
      Q => \blkStreamOutput.ADat_reg[17][0][7]_srl18_n_0\,
      Q31 => \NLW_blkStreamOutput.ADat_reg[17][0][7]_srl18_Q31_UNCONNECTED\
    );
\blkStreamOutput.APtr0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_blkStreamOutput.APtr0_carry_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \blkStreamOutput.APtr0_carry_n_3\,
      CO(3) => \blkStreamOutput.APtr0_carry_n_4\,
      CO(2) => \blkStreamOutput.APtr0_carry_n_5\,
      CO(1) => \blkStreamOutput.APtr0_carry_n_6\,
      CO(0) => \blkStreamOutput.APtr0_carry_n_7\,
      DI(7 downto 5) => B"000",
      DI(4 downto 3) => \blkStreamOutput.APtr_reg__0\(3 downto 2),
      DI(2) => \blkStreamOutput.APtr0_carry_i_1_n_0\,
      DI(1 downto 0) => \blkStreamOutput.APtr_reg__0\(1 downto 0),
      O(7 downto 6) => \NLW_blkStreamOutput.APtr0_carry_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \p_0_in__0\(5 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \blkStreamOutput.APtr0_carry_i_2_n_0\,
      S(4) => \blkStreamOutput.APtr0_carry_i_3_n_0\,
      S(3) => \blkStreamOutput.APtr0_carry_i_4_n_0\,
      S(2) => \blkStreamOutput.APtr0_carry_i_5_n_0\,
      S(1) => \blkStreamOutput.APtr0_carry_i_6_n_0\,
      S(0) => \blkStreamOutput.APtr0_carry_i_7_n_0\
    );
\blkStreamOutput.APtr0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \blkStreamOutput.aload\,
      I1 => \blkStreamOutput.APtr_reg\(5),
      I2 => out_V_TREADY,
      I3 => \^blkstreamoutput.bvld_reg_0\,
      O => \blkStreamOutput.APtr0_carry_i_1_n_0\
    );
\blkStreamOutput.APtr0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \blkStreamOutput.APtr_reg__0\(4),
      I1 => \blkStreamOutput.APtr_reg\(5),
      O => \blkStreamOutput.APtr0_carry_i_2_n_0\
    );
\blkStreamOutput.APtr0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \blkStreamOutput.APtr_reg__0\(3),
      I1 => \blkStreamOutput.APtr_reg__0\(4),
      O => \blkStreamOutput.APtr0_carry_i_3_n_0\
    );
\blkStreamOutput.APtr0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \blkStreamOutput.APtr_reg__0\(2),
      I1 => \blkStreamOutput.APtr_reg__0\(3),
      O => \blkStreamOutput.APtr0_carry_i_4_n_0\
    );
\blkStreamOutput.APtr0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE1011"
    )
        port map (
      I0 => \blkStreamOutput.aload\,
      I1 => \blkStreamOutput.APtr_reg\(5),
      I2 => out_V_TREADY,
      I3 => \^blkstreamoutput.bvld_reg_0\,
      I4 => \blkStreamOutput.APtr_reg__0\(2),
      O => \blkStreamOutput.APtr0_carry_i_5_n_0\
    );
\blkStreamOutput.APtr0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE1011"
    )
        port map (
      I0 => \blkStreamOutput.aload\,
      I1 => \blkStreamOutput.APtr_reg\(5),
      I2 => out_V_TREADY,
      I3 => \^blkstreamoutput.bvld_reg_0\,
      I4 => \blkStreamOutput.APtr_reg__0\(1),
      O => \blkStreamOutput.APtr0_carry_i_6_n_0\
    );
\blkStreamOutput.APtr0_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669969"
    )
        port map (
      I0 => \blkStreamOutput.APtr_reg__0\(0),
      I1 => \blkStreamOutput.aload\,
      I2 => \^blkstreamoutput.bvld_reg_0\,
      I3 => out_V_TREADY,
      I4 => \blkStreamOutput.APtr_reg\(5),
      O => \blkStreamOutput.APtr0_carry_i_7_n_0\
    );
\blkStreamOutput.APtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \blkStreamOutput.APtr_reg__0\(0),
      S => clear
    );
\blkStreamOutput.APtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \blkStreamOutput.APtr_reg__0\(1),
      S => clear
    );
\blkStreamOutput.APtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \blkStreamOutput.APtr_reg__0\(2),
      S => clear
    );
\blkStreamOutput.APtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \blkStreamOutput.APtr_reg__0\(3),
      S => clear
    );
\blkStreamOutput.APtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \blkStreamOutput.APtr_reg__0\(4),
      S => clear
    );
\blkStreamOutput.APtr_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \blkStreamOutput.APtr_reg\(5),
      S => clear
    );
\blkStreamOutput.BDat[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^blkstreamoutput.bvld_reg_0\,
      O => \blkStreamOutput.bload\
    );
\blkStreamOutput.BDat_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \blkStreamOutput.bload\,
      D => \blkStreamOutput.ADat_reg[17][0][0]_srl18_n_0\,
      Q => out_V_TDATA(0),
      R => '0'
    );
\blkStreamOutput.BDat_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \blkStreamOutput.bload\,
      D => \blkStreamOutput.ADat_reg[17][0][1]_srl18_n_0\,
      Q => out_V_TDATA(1),
      R => '0'
    );
\blkStreamOutput.BDat_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \blkStreamOutput.bload\,
      D => \blkStreamOutput.ADat_reg[17][0][2]_srl18_n_0\,
      Q => out_V_TDATA(2),
      R => '0'
    );
\blkStreamOutput.BDat_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \blkStreamOutput.bload\,
      D => \blkStreamOutput.ADat_reg[17][0][3]_srl18_n_0\,
      Q => out_V_TDATA(3),
      R => '0'
    );
\blkStreamOutput.BDat_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \blkStreamOutput.bload\,
      D => \blkStreamOutput.ADat_reg[17][0][4]_srl18_n_0\,
      Q => out_V_TDATA(4),
      R => '0'
    );
\blkStreamOutput.BDat_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \blkStreamOutput.bload\,
      D => \blkStreamOutput.ADat_reg[17][0][5]_srl18_n_0\,
      Q => out_V_TDATA(5),
      R => '0'
    );
\blkStreamOutput.BDat_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \blkStreamOutput.bload\,
      D => \blkStreamOutput.ADat_reg[17][0][6]_srl18_n_0\,
      Q => out_V_TDATA(6),
      R => '0'
    );
\blkStreamOutput.BDat_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \blkStreamOutput.bload\,
      D => \blkStreamOutput.ADat_reg[17][0][7]_srl18_n_0\,
      Q => out_V_TDATA(7),
      R => '0'
    );
\blkStreamOutput.BVld_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => clear
    );
\blkStreamOutput.BVld_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => \blkStreamOutput.APtr_reg\(5),
      I1 => out_V_TREADY,
      I2 => \^blkstreamoutput.bvld_reg_0\,
      O => \blkStreamOutput.BVld_i_2_n_0\
    );
\blkStreamOutput.BVld_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \blkStreamOutput.BVld_i_2_n_0\,
      Q => \^blkstreamoutput.bvld_reg_0\,
      R => clear
    );
\genStages[0].genPE[0].P[op][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \blkFeed.GuardSem_reg\(5),
      O => \genStages[0].genPE[0].P[op][0]_i_1_n_0\
    );
\genStages[0].genPE[0].P_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P[op][0]_i_1_n_0\,
      Q => \genStages[0].genPE[0].P_reg[op]\,
      R => clear
    );
\genStages[0].genPE[0].P_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \blkFeed.CnlCnt_reg\(2),
      Q => \genStages[0].genPE[0].P_reg[ptr]\(10),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \blkFeed.CnlCnt_reg\(3),
      Q => \genStages[0].genPE[0].P_reg[ptr]\(11),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \blkFeed.CnlCnt_reg\(4),
      Q => \genStages[0].genPE[0].P_reg[ptr]\(12),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \blkFeed.CnlCnt_reg\(5),
      Q => \genStages[0].genPE[0].P_reg[ptr]\(13),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \blkFeed.CnlCnt_reg\(0),
      Q => \genStages[0].genPE[0].P_reg[ptr]\(8),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \blkFeed.CnlCnt_reg\(1),
      Q => \genStages[0].genPE[0].P_reg[ptr]\(9),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(0),
      Q => \genStages[0].genPE[0].P_reg[val]\(0),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(10),
      Q => \genStages[0].genPE[0].P_reg[val]\(10),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(11),
      Q => \genStages[0].genPE[0].P_reg[val]\(11),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(12),
      Q => \genStages[0].genPE[0].P_reg[val]\(12),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(13),
      Q => \genStages[0].genPE[0].P_reg[val]\(13),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(14),
      Q => \genStages[0].genPE[0].P_reg[val]\(14),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(15),
      Q => \genStages[0].genPE[0].P_reg[val]\(15),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(16),
      Q => \genStages[0].genPE[0].P_reg[val]\(16),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(17),
      Q => \genStages[0].genPE[0].P_reg[val]\(17),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(18),
      Q => \genStages[0].genPE[0].P_reg[val]\(18),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(19),
      Q => \genStages[0].genPE[0].P_reg[val]\(19),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(1),
      Q => \genStages[0].genPE[0].P_reg[val]\(1),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(20),
      Q => \genStages[0].genPE[0].P_reg[val]\(20),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(2),
      Q => \genStages[0].genPE[0].P_reg[val]\(2),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(3),
      Q => \genStages[0].genPE[0].P_reg[val]\(3),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(4),
      Q => \genStages[0].genPE[0].P_reg[val]\(4),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(5),
      Q => \genStages[0].genPE[0].P_reg[val]\(5),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(6),
      Q => \genStages[0].genPE[0].P_reg[val]\(6),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(7),
      Q => \genStages[0].genPE[0].P_reg[val]\(7),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(8),
      Q => \genStages[0].genPE[0].P_reg[val]\(8),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(9),
      Q => \genStages[0].genPE[0].P_reg[val]\(9),
      R => '0'
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(12),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(13),
      I3 => \genStages[0].genPE[0].P_reg[val]\(13),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_10_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(10),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(11),
      I3 => \genStages[0].genPE[0].P_reg[val]\(11),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_11_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(8),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(9),
      I3 => \genStages[0].genPE[0].P_reg[val]\(9),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_12_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(6),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(7),
      I3 => \genStages[0].genPE[0].P_reg[val]\(7),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_13_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(4),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(5),
      I3 => \genStages[0].genPE[0].P_reg[val]\(5),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_14_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(2),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(3),
      I3 => \genStages[0].genPE[0].P_reg[val]\(3),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_15_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(0),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(1),
      I3 => \genStages[0].genPE[0].P_reg[val]\(1),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_16_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(14),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[0].genPE[0].P_reg[val]\(15),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(15),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_17_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(12),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[0].genPE[0].P_reg[val]\(13),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(13),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_18_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(10),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[0].genPE[0].P_reg[val]\(11),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(11),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_19_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(8),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[0].genPE[0].P_reg[val]\(9),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(9),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_20_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(6),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[0].genPE[0].P_reg[val]\(7),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(7),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_21_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(4),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[0].genPE[0].P_reg[val]\(5),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(5),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_22_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(2),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[0].genPE[0].P_reg[val]\(3),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(3),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_23_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(0),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[0].genPE[0].P_reg[val]\(1),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(1),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_24_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(20),
      I1 => \genStages[0].genPE[0].P_reg[val]\(20),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_3_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(18),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(18),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(19),
      I3 => \genStages[0].genPE[0].P_reg[val]\(19),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_4_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(16),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(16),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(17),
      I3 => \genStages[0].genPE[0].P_reg[val]\(17),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_5_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(20),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(20),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_6_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(18),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(18),
      I2 => \genStages[0].genPE[0].P_reg[val]\(19),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(19),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_7_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(16),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(16),
      I2 => \genStages[0].genPE[0].P_reg[val]\(17),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(17),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_8_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(14),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(15),
      I3 => \genStages[0].genPE[0].P_reg[val]\(15),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_9_n_0\
    );
\genStages[0].genPE[0].Pf_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[op]\,
      Q => \genStages[0].genPE[0].Pf_reg[op_n_0_][0]\,
      R => clear
    );
\genStages[0].genPE[0].Pf_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[ptr]\(10),
      Q => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][10]\,
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[ptr]\(11),
      Q => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][11]\,
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[ptr]\(12),
      Q => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][12]\,
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[ptr]\(13),
      Q => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][13]\,
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].cmp\,
      Q => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][7]\,
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[ptr][7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_genStages[0].genPE[0].Pf_reg[ptr][7]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \genStages[0].genPE[0].cmp\,
      CO(1) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_1_n_6\,
      CO(0) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \genStages[0].genPE[0].Pf[ptr][7]_i_3_n_0\,
      DI(1) => \genStages[0].genPE[0].Pf[ptr][7]_i_4_n_0\,
      DI(0) => \genStages[0].genPE[0].Pf[ptr][7]_i_5_n_0\,
      O(7 downto 0) => \NLW_genStages[0].genPE[0].Pf_reg[ptr][7]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \genStages[0].genPE[0].Pf[ptr][7]_i_6_n_0\,
      S(1) => \genStages[0].genPE[0].Pf[ptr][7]_i_7_n_0\,
      S(0) => \genStages[0].genPE[0].Pf[ptr][7]_i_8_n_0\
    );
\genStages[0].genPE[0].Pf_reg[ptr][7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_0\,
      CO(6) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_1\,
      CO(5) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_2\,
      CO(4) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_3\,
      CO(3) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_4\,
      CO(2) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_5\,
      CO(1) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_6\,
      CO(0) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_7\,
      DI(7) => \genStages[0].genPE[0].Pf[ptr][7]_i_9_n_0\,
      DI(6) => \genStages[0].genPE[0].Pf[ptr][7]_i_10_n_0\,
      DI(5) => \genStages[0].genPE[0].Pf[ptr][7]_i_11_n_0\,
      DI(4) => \genStages[0].genPE[0].Pf[ptr][7]_i_12_n_0\,
      DI(3) => \genStages[0].genPE[0].Pf[ptr][7]_i_13_n_0\,
      DI(2) => \genStages[0].genPE[0].Pf[ptr][7]_i_14_n_0\,
      DI(1) => \genStages[0].genPE[0].Pf[ptr][7]_i_15_n_0\,
      DI(0) => \genStages[0].genPE[0].Pf[ptr][7]_i_16_n_0\,
      O(7 downto 0) => \NLW_genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \genStages[0].genPE[0].Pf[ptr][7]_i_17_n_0\,
      S(6) => \genStages[0].genPE[0].Pf[ptr][7]_i_18_n_0\,
      S(5) => \genStages[0].genPE[0].Pf[ptr][7]_i_19_n_0\,
      S(4) => \genStages[0].genPE[0].Pf[ptr][7]_i_20_n_0\,
      S(3) => \genStages[0].genPE[0].Pf[ptr][7]_i_21_n_0\,
      S(2) => \genStages[0].genPE[0].Pf[ptr][7]_i_22_n_0\,
      S(1) => \genStages[0].genPE[0].Pf[ptr][7]_i_23_n_0\,
      S(0) => \genStages[0].genPE[0].Pf[ptr][7]_i_24_n_0\
    );
\genStages[0].genPE[0].Pf_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[ptr]\(8),
      Q => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][8]\,
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[ptr]\(9),
      Q => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][9]\,
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0044400040000440040403304004404340403003440004403440000030004043",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"10CECDDDCCCD42D8F31474CEA67328DD14B754CFC853220223E02D27A863FA69",
      INIT_01 => X"5F04E4CF0B0636630D2CAAB4FF0D4B81F8884C28D1013B85B0C83A2BC97648F9",
      INIT_02 => X"1E1468E80ED05FC2CAB20552EC926662A7A540C163DC6C1C18F061B9D069344F",
      INIT_03 => X"40507C1C9BA001EC7777B2B6B8262E15514DDA51A3833016ACC44BD77198F9B4",
      INIT_04 => X"064D2F44BA6E3ECADE8B655EB661B8E229E125D8FFBA9C0E0EB44C332F76C327",
      INIT_05 => X"D0A950E50ADD66BFCDF458983A5B4699C16D6FCA2764B5C17BCEB572E3C820D6",
      INIT_06 => X"2AFE41C7F60B3ECEF8DE5996D8423AFE6AA204FA2AF463FF07811DD6EC9179B3",
      INIT_07 => X"BC09415EE6864E0D06955396204371DB010E76A06CAF0AF6C26B41895E1A0802",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000700000000000000000000000000000000000000000000000000000007",
      INIT_21 => X"0000000700000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000007000000000000000000000007",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000007",
      INIT_25 => X"0000000000000000000000000000000000000000000000070000000700000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 5) => \genStages[0].genPE[0].P_reg[ptr]\(13 downto 8),
      ADDRARDADDR(4) => \genStages[0].genPE[0].cmp\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"100",
      ADDRBWRADDR(10 downto 5) => \genStages[0].genPE[0].P_reg[ptr]\(13 downto 8),
      ADDRBWRADDR(4) => \genStages[0].genPE[0].cmp\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"1111111111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"11",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => \genStages[1].genPE[0].blkThresh.Thresh_reg\(15 downto 0),
      DOUTBDOUT(15 downto 3) => \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\(15 downto 3),
      DOUTBDOUT(2 downto 0) => \genStages[1].genPE[0].blkThresh.Thresh_reg\(20 downto 18),
      DOUTPADOUTP(1 downto 0) => \genStages[1].genPE[0].blkThresh.Thresh_reg\(17 downto 16),
      DOUTPBDOUTP(1 downto 0) => \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\genStages[0].genPE[0].Pf_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(0),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(0),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(10),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(10),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(11),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(11),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(12),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(12),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(13),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(13),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(14),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(14),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(15),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(15),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(16),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(16),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(17),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(17),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(18),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(18),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(19),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(19),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(1),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(1),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(20),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(20),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(2),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(2),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(3),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(3),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(4),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(4),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(5),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(5),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(6),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(6),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(7),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(7),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(8),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(8),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(9),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(9),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[op_n_0_][0]\,
      Q => \genStages[1].genPE[0].P_reg[op]\,
      R => clear
    );
\genStages[1].genPE[0].P_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][10]\,
      Q => \genStages[1].genPE[0].P_reg[ptr]\(10),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][11]\,
      Q => \genStages[1].genPE[0].P_reg[ptr]\(11),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][12]\,
      Q => \genStages[1].genPE[0].P_reg[ptr]\(12),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][13]\,
      Q => \genStages[1].genPE[0].P_reg[ptr]\(13),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][7]\,
      Q => \genStages[1].genPE[0].P_reg[ptr]\(7),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][8]\,
      Q => \genStages[1].genPE[0].P_reg[ptr]\(8),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][9]\,
      Q => \genStages[1].genPE[0].P_reg[ptr]\(9),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(0),
      Q => \genStages[1].genPE[0].P_reg[val]\(0),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(10),
      Q => \genStages[1].genPE[0].P_reg[val]\(10),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(11),
      Q => \genStages[1].genPE[0].P_reg[val]\(11),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(12),
      Q => \genStages[1].genPE[0].P_reg[val]\(12),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(13),
      Q => \genStages[1].genPE[0].P_reg[val]\(13),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(14),
      Q => \genStages[1].genPE[0].P_reg[val]\(14),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(15),
      Q => \genStages[1].genPE[0].P_reg[val]\(15),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(16),
      Q => \genStages[1].genPE[0].P_reg[val]\(16),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(17),
      Q => \genStages[1].genPE[0].P_reg[val]\(17),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(18),
      Q => \genStages[1].genPE[0].P_reg[val]\(18),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(19),
      Q => \genStages[1].genPE[0].P_reg[val]\(19),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(1),
      Q => \genStages[1].genPE[0].P_reg[val]\(1),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(20),
      Q => \genStages[1].genPE[0].P_reg[val]\(20),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(2),
      Q => \genStages[1].genPE[0].P_reg[val]\(2),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(3),
      Q => \genStages[1].genPE[0].P_reg[val]\(3),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(4),
      Q => \genStages[1].genPE[0].P_reg[val]\(4),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(5),
      Q => \genStages[1].genPE[0].P_reg[val]\(5),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(6),
      Q => \genStages[1].genPE[0].P_reg[val]\(6),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(7),
      Q => \genStages[1].genPE[0].P_reg[val]\(7),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(8),
      Q => \genStages[1].genPE[0].P_reg[val]\(8),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(9),
      Q => \genStages[1].genPE[0].P_reg[val]\(9),
      R => '0'
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(12),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(13),
      I3 => \genStages[1].genPE[0].P_reg[val]\(13),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_10_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(10),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(11),
      I3 => \genStages[1].genPE[0].P_reg[val]\(11),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_11_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(8),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(9),
      I3 => \genStages[1].genPE[0].P_reg[val]\(9),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_12_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(6),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(7),
      I3 => \genStages[1].genPE[0].P_reg[val]\(7),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_13_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(4),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(5),
      I3 => \genStages[1].genPE[0].P_reg[val]\(5),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_14_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(2),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(3),
      I3 => \genStages[1].genPE[0].P_reg[val]\(3),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_15_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(0),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(1),
      I3 => \genStages[1].genPE[0].P_reg[val]\(1),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_16_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(14),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[1].genPE[0].P_reg[val]\(15),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(15),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_17_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(12),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[1].genPE[0].P_reg[val]\(13),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(13),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_18_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(10),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[1].genPE[0].P_reg[val]\(11),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(11),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_19_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(8),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[1].genPE[0].P_reg[val]\(9),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(9),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_20_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(6),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[1].genPE[0].P_reg[val]\(7),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(7),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_21_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(4),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[1].genPE[0].P_reg[val]\(5),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(5),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_22_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(2),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[1].genPE[0].P_reg[val]\(3),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(3),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_23_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(0),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[1].genPE[0].P_reg[val]\(1),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(1),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_24_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(20),
      I1 => \genStages[1].genPE[0].P_reg[val]\(20),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_3_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(18),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(18),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(19),
      I3 => \genStages[1].genPE[0].P_reg[val]\(19),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_4_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(16),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(16),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(17),
      I3 => \genStages[1].genPE[0].P_reg[val]\(17),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_5_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(20),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(20),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_6_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(18),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(18),
      I2 => \genStages[1].genPE[0].P_reg[val]\(19),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(19),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_7_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(16),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(16),
      I2 => \genStages[1].genPE[0].P_reg[val]\(17),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(17),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_8_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(14),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(15),
      I3 => \genStages[1].genPE[0].P_reg[val]\(15),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_9_n_0\
    );
\genStages[1].genPE[0].Pf_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[op]\,
      Q => \genStages[1].genPE[0].Pf_reg[op_n_0_][0]\,
      R => clear
    );
\genStages[1].genPE[0].Pf_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[ptr]\(10),
      Q => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][10]\,
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[ptr]\(11),
      Q => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][11]\,
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[ptr]\(12),
      Q => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][12]\,
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[ptr]\(13),
      Q => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][13]\,
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].cmp\,
      Q => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][6]\,
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[ptr][6]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_genStages[1].genPE[0].Pf_reg[ptr][6]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \genStages[1].genPE[0].cmp\,
      CO(1) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_1_n_6\,
      CO(0) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \genStages[1].genPE[0].Pf[ptr][6]_i_3_n_0\,
      DI(1) => \genStages[1].genPE[0].Pf[ptr][6]_i_4_n_0\,
      DI(0) => \genStages[1].genPE[0].Pf[ptr][6]_i_5_n_0\,
      O(7 downto 0) => \NLW_genStages[1].genPE[0].Pf_reg[ptr][6]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \genStages[1].genPE[0].Pf[ptr][6]_i_6_n_0\,
      S(1) => \genStages[1].genPE[0].Pf[ptr][6]_i_7_n_0\,
      S(0) => \genStages[1].genPE[0].Pf[ptr][6]_i_8_n_0\
    );
\genStages[1].genPE[0].Pf_reg[ptr][6]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_0\,
      CO(6) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_1\,
      CO(5) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_2\,
      CO(4) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_3\,
      CO(3) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_4\,
      CO(2) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_5\,
      CO(1) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_6\,
      CO(0) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_7\,
      DI(7) => \genStages[1].genPE[0].Pf[ptr][6]_i_9_n_0\,
      DI(6) => \genStages[1].genPE[0].Pf[ptr][6]_i_10_n_0\,
      DI(5) => \genStages[1].genPE[0].Pf[ptr][6]_i_11_n_0\,
      DI(4) => \genStages[1].genPE[0].Pf[ptr][6]_i_12_n_0\,
      DI(3) => \genStages[1].genPE[0].Pf[ptr][6]_i_13_n_0\,
      DI(2) => \genStages[1].genPE[0].Pf[ptr][6]_i_14_n_0\,
      DI(1) => \genStages[1].genPE[0].Pf[ptr][6]_i_15_n_0\,
      DI(0) => \genStages[1].genPE[0].Pf[ptr][6]_i_16_n_0\,
      O(7 downto 0) => \NLW_genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \genStages[1].genPE[0].Pf[ptr][6]_i_17_n_0\,
      S(6) => \genStages[1].genPE[0].Pf[ptr][6]_i_18_n_0\,
      S(5) => \genStages[1].genPE[0].Pf[ptr][6]_i_19_n_0\,
      S(4) => \genStages[1].genPE[0].Pf[ptr][6]_i_20_n_0\,
      S(3) => \genStages[1].genPE[0].Pf[ptr][6]_i_21_n_0\,
      S(2) => \genStages[1].genPE[0].Pf[ptr][6]_i_22_n_0\,
      S(1) => \genStages[1].genPE[0].Pf[ptr][6]_i_23_n_0\,
      S(0) => \genStages[1].genPE[0].Pf[ptr][6]_i_24_n_0\
    );
\genStages[1].genPE[0].Pf_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[ptr]\(7),
      Q => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][7]\,
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[ptr]\(8),
      Q => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][8]\,
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[ptr]\(9),
      Q => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][9]\,
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"500350000F000003404003400050400003404040400000000F00400040034303",
      INITP_01 => X"0040404040030003404040000340434000400040000F0F43430000504340400F",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"44B1E4BD84C924D5F1E79EBF4B96F86E618FE6326AD5EF78D3E17CE425E7CEEA",
      INIT_01 => X"218B0012DE99BD21EF4AAA506555205A12A5D382945F553CC5D8870D48430978",
      INIT_02 => X"23A0CD7077402110F660ABA260E41625CE6F932057D21C84E995A957691928DA",
      INIT_03 => X"7D924077035CC641402ED5DD6B8C013A25CAF48EC35292162BF0D22A78641E9D",
      INIT_04 => X"C15E8DEC5A7A2708A1CC25ECAA0C2E2C46BEEB228F8733EBF76FA9625B550D49",
      INIT_05 => X"4B5FF0C996333B9D3A94E30D8B8633FFFC0A995A36AAD3FA0E1ECB0687EE44D6",
      INIT_06 => X"6F0C338EF810BC92C05E86A74CF1133BC4FF94896412339B8F91539F17ADDBBB",
      INIT_07 => X"715D0F43AD294B0EC20D75332859DB7FA8A74646E3E68186DAAB95A2509A0B91",
      INIT_08 => X"6AE3E8DF66DBE4D618A5E6CFB4F983233F54DE147CD31B934A8A1463DE3BA813",
      INIT_09 => X"3C10D08B6507F982D9579B855DB31FE1FCD6C04083A94713F5C17701F8427983",
      INIT_0A => X"D5D6AD0484335B6143CD0AFBD22A9958AD654A37E70983DB1485B30C5192F019",
      INIT_0B => X"F09AB0B870D630F433E4E1D58FC63DB8EB4BB09D75EF3B40774BFD6A838909A9",
      INIT_0C => X"840C51381E64EB905CB2F93795BC324241ECCD165841E36B0948CFD9966A5CFB",
      INIT_0D => X"654BF0B07C14077923DAC83C6C9E10FF20B0D10C816831C4FF94B0F1624F13AC",
      INIT_0E => X"23AADE73993C5404851D54412364F288E2A4A23361C1215073A048941D88F27B",
      INIT_0F => X"DAB49D5E600922B40CA4C068742B27EF3354D9D5805626D64BDDF4A99D754641",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000700000000000000070000000000000007",
      INIT_21 => X"0000000000070007000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000007000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000070000000000000000",
      INIT_26 => X"0000000000070007000000000000000000000000000000000000000000000007",
      INIT_27 => X"0000000000000000000000000000000700000000000000000000000000000000",
      INIT_28 => X"0000000000000007000000000000000000000000000000000000000000070007",
      INIT_29 => X"0000000000000007000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000007000700000000000700070000000000000007",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000007000000000000000000000000000000070000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000700000000000000000000000000000007",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 5) => \genStages[1].genPE[0].P_reg[ptr]\(13 downto 7),
      ADDRARDADDR(4) => \genStages[1].genPE[0].cmp\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"10",
      ADDRBWRADDR(11 downto 5) => \genStages[1].genPE[0].P_reg[ptr]\(13 downto 7),
      ADDRBWRADDR(4) => \genStages[1].genPE[0].cmp\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"1111111111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"11",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => \genStages[2].genPE[0].blkThresh.Thresh_reg\(15 downto 0),
      DOUTBDOUT(15 downto 3) => \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\(15 downto 3),
      DOUTBDOUT(2 downto 0) => \genStages[2].genPE[0].blkThresh.Thresh_reg\(20 downto 18),
      DOUTPADOUTP(1 downto 0) => \genStages[2].genPE[0].blkThresh.Thresh_reg\(17 downto 16),
      DOUTPBDOUTP(1 downto 0) => \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\genStages[1].genPE[0].Pf_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(0),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(0),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(10),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(10),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(11),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(11),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(12),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(12),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(13),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(13),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(14),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(14),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(15),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(15),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(16),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(16),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(17),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(17),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(18),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(18),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(19),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(19),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(1),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(1),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(20),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(20),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(2),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(2),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(3),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(3),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(4),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(4),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(5),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(5),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(6),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(6),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(7),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(7),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(8),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(8),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(9),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(9),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[op_n_0_][0]\,
      Q => \genStages[2].genPE[0].P_reg[op]\,
      R => clear
    );
\genStages[2].genPE[0].P_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][10]\,
      Q => \genStages[2].genPE[0].P_reg[ptr]\(10),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][11]\,
      Q => \genStages[2].genPE[0].P_reg[ptr]\(11),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][12]\,
      Q => \genStages[2].genPE[0].P_reg[ptr]\(12),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][13]\,
      Q => \genStages[2].genPE[0].P_reg[ptr]\(13),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][6]\,
      Q => \genStages[2].genPE[0].P_reg[ptr]\(6),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][7]\,
      Q => \genStages[2].genPE[0].P_reg[ptr]\(7),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][8]\,
      Q => \genStages[2].genPE[0].P_reg[ptr]\(8),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][9]\,
      Q => \genStages[2].genPE[0].P_reg[ptr]\(9),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(0),
      Q => \genStages[2].genPE[0].P_reg[val]\(0),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(10),
      Q => \genStages[2].genPE[0].P_reg[val]\(10),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(11),
      Q => \genStages[2].genPE[0].P_reg[val]\(11),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(12),
      Q => \genStages[2].genPE[0].P_reg[val]\(12),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(13),
      Q => \genStages[2].genPE[0].P_reg[val]\(13),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(14),
      Q => \genStages[2].genPE[0].P_reg[val]\(14),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(15),
      Q => \genStages[2].genPE[0].P_reg[val]\(15),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(16),
      Q => \genStages[2].genPE[0].P_reg[val]\(16),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(17),
      Q => \genStages[2].genPE[0].P_reg[val]\(17),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(18),
      Q => \genStages[2].genPE[0].P_reg[val]\(18),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(19),
      Q => \genStages[2].genPE[0].P_reg[val]\(19),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(1),
      Q => \genStages[2].genPE[0].P_reg[val]\(1),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(20),
      Q => \genStages[2].genPE[0].P_reg[val]\(20),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(2),
      Q => \genStages[2].genPE[0].P_reg[val]\(2),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(3),
      Q => \genStages[2].genPE[0].P_reg[val]\(3),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(4),
      Q => \genStages[2].genPE[0].P_reg[val]\(4),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(5),
      Q => \genStages[2].genPE[0].P_reg[val]\(5),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(6),
      Q => \genStages[2].genPE[0].P_reg[val]\(6),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(7),
      Q => \genStages[2].genPE[0].P_reg[val]\(7),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(8),
      Q => \genStages[2].genPE[0].P_reg[val]\(8),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(9),
      Q => \genStages[2].genPE[0].P_reg[val]\(9),
      R => '0'
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(12),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(13),
      I3 => \genStages[2].genPE[0].P_reg[val]\(13),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_10_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(10),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(11),
      I3 => \genStages[2].genPE[0].P_reg[val]\(11),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_11_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(8),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(9),
      I3 => \genStages[2].genPE[0].P_reg[val]\(9),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_12_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(6),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(7),
      I3 => \genStages[2].genPE[0].P_reg[val]\(7),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_13_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(4),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(5),
      I3 => \genStages[2].genPE[0].P_reg[val]\(5),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_14_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(2),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(3),
      I3 => \genStages[2].genPE[0].P_reg[val]\(3),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_15_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(0),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(1),
      I3 => \genStages[2].genPE[0].P_reg[val]\(1),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_16_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(14),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[2].genPE[0].P_reg[val]\(15),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(15),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_17_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(12),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[2].genPE[0].P_reg[val]\(13),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(13),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_18_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(10),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[2].genPE[0].P_reg[val]\(11),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(11),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_19_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(8),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[2].genPE[0].P_reg[val]\(9),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(9),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_20_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(6),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[2].genPE[0].P_reg[val]\(7),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(7),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_21_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(4),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[2].genPE[0].P_reg[val]\(5),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(5),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_22_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(2),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[2].genPE[0].P_reg[val]\(3),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(3),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_23_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(0),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[2].genPE[0].P_reg[val]\(1),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(1),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_24_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(20),
      I1 => \genStages[2].genPE[0].P_reg[val]\(20),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_3_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(18),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(18),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(19),
      I3 => \genStages[2].genPE[0].P_reg[val]\(19),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_4_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(16),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(16),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(17),
      I3 => \genStages[2].genPE[0].P_reg[val]\(17),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_5_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(20),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(20),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_6_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(18),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(18),
      I2 => \genStages[2].genPE[0].P_reg[val]\(19),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(19),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_7_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(16),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(16),
      I2 => \genStages[2].genPE[0].P_reg[val]\(17),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(17),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_8_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(14),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(15),
      I3 => \genStages[2].genPE[0].P_reg[val]\(15),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_9_n_0\
    );
\genStages[2].genPE[0].Pf_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[op]\,
      Q => \genStages[2].genPE[0].Pf_reg[op_n_0_][0]\,
      R => clear
    );
\genStages[2].genPE[0].Pf_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[ptr]\(10),
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][10]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[ptr]\(11),
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][11]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[ptr]\(12),
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][12]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[ptr]\(13),
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][13]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].cmp\,
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][5]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr][5]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_genStages[2].genPE[0].Pf_reg[ptr][5]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \genStages[2].genPE[0].cmp\,
      CO(1) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_1_n_6\,
      CO(0) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \genStages[2].genPE[0].Pf[ptr][5]_i_3_n_0\,
      DI(1) => \genStages[2].genPE[0].Pf[ptr][5]_i_4_n_0\,
      DI(0) => \genStages[2].genPE[0].Pf[ptr][5]_i_5_n_0\,
      O(7 downto 0) => \NLW_genStages[2].genPE[0].Pf_reg[ptr][5]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \genStages[2].genPE[0].Pf[ptr][5]_i_6_n_0\,
      S(1) => \genStages[2].genPE[0].Pf[ptr][5]_i_7_n_0\,
      S(0) => \genStages[2].genPE[0].Pf[ptr][5]_i_8_n_0\
    );
\genStages[2].genPE[0].Pf_reg[ptr][5]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_0\,
      CO(6) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_1\,
      CO(5) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_2\,
      CO(4) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_3\,
      CO(3) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_4\,
      CO(2) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_5\,
      CO(1) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_6\,
      CO(0) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_7\,
      DI(7) => \genStages[2].genPE[0].Pf[ptr][5]_i_9_n_0\,
      DI(6) => \genStages[2].genPE[0].Pf[ptr][5]_i_10_n_0\,
      DI(5) => \genStages[2].genPE[0].Pf[ptr][5]_i_11_n_0\,
      DI(4) => \genStages[2].genPE[0].Pf[ptr][5]_i_12_n_0\,
      DI(3) => \genStages[2].genPE[0].Pf[ptr][5]_i_13_n_0\,
      DI(2) => \genStages[2].genPE[0].Pf[ptr][5]_i_14_n_0\,
      DI(1) => \genStages[2].genPE[0].Pf[ptr][5]_i_15_n_0\,
      DI(0) => \genStages[2].genPE[0].Pf[ptr][5]_i_16_n_0\,
      O(7 downto 0) => \NLW_genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \genStages[2].genPE[0].Pf[ptr][5]_i_17_n_0\,
      S(6) => \genStages[2].genPE[0].Pf[ptr][5]_i_18_n_0\,
      S(5) => \genStages[2].genPE[0].Pf[ptr][5]_i_19_n_0\,
      S(4) => \genStages[2].genPE[0].Pf[ptr][5]_i_20_n_0\,
      S(3) => \genStages[2].genPE[0].Pf[ptr][5]_i_21_n_0\,
      S(2) => \genStages[2].genPE[0].Pf[ptr][5]_i_22_n_0\,
      S(1) => \genStages[2].genPE[0].Pf[ptr][5]_i_23_n_0\,
      S(0) => \genStages[2].genPE[0].Pf[ptr][5]_i_24_n_0\
    );
\genStages[2].genPE[0].Pf_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[ptr]\(6),
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][6]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[ptr]\(7),
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][7]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[ptr]\(8),
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][8]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[ptr]\(9),
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][9]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"003F500354005000500040000000000003FF400050000003500040035403000F",
      INITP_01 => X"5400000F55000003003F00000000000F54005000400F40000000550054004003",
      INITP_02 => X"4000500000005403000003FF00FF4003500300004000954054035000500000FF",
      INITP_03 => X"00004000500054005000000F0000000F5403500350004000000F540050034000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"806642B80509C75B89AC4BFE0E50D0A1E9A1BE2292A467253BA61028E4A9B92B",
      INIT_01 => X"5CAE2CB4FCBACCC09CC66CCC3CD20CD706B1DD1DB38989F4606036CC0D38E3A3",
      INIT_02 => X"226E02DDE34BC3BAA428849765054574D58BB62596C0775B57F53890192BF9C5",
      INIT_03 => X"29E9192D0870F7B4E6F8D63BC57FB4C20089DE0CBB8E99117694541631990F1C",
      INIT_04 => X"DD42BF9BA1F4844D66A648FE2B570DB0F9A5D986B96799477928590938EA18CB",
      INIT_05 => X"392C0E14E2FCB7E48CCC61B4369C0B840910E3B1BE5298F273934E3428D50376",
      INIT_06 => X"3219197B00DDE83FCFA1B7039E6585C74262157FE89CBBB88ED561F2350F082C",
      INIT_07 => X"8CD86E4B4FBD313012A3F415D588B6FB5AC3259AF071BB49862050F71BCFE6A6",
      INIT_08 => X"5DA52FD70209D43BA66E78A04AD21D040AF2E3ECBCE695DF6ED947D220CCF9C5",
      INIT_09 => X"CE3AB4819AC8810F67564D9D33E41A2BC0C582D444E406F4C9048B144D240F34",
      INIT_0A => X"14B6E35EB20680AE4F561DFEECA6BB4E1EE4FD58DBCCBA4098B47728559C3410",
      INIT_0B => X"620434B9076EDA23ACD87F8D524224F7507524B2F8EECD2BA16775A449E01E1D",
      INIT_0C => X"D11DB8E2A0A6886B703057F43FB9277D9E8D8094629B44A226A908B0EAB7CCBE",
      INIT_0D => X"7DEB602C426D24AE06EFE930CB71ADB2CECBB1F09515783A5B5F3E8321A804CD",
      INIT_0E => X"C13F900F5EDF2DAEFC7ECB4E9A1E68EEEBEDC969A6E4846061DC3F571CD3FA4F",
      INIT_0F => X"89E458D727CAF6BCC5AF94A263953288D543AED6886961FC3B8F1522EEB5C848",
      INIT_10 => X"57A52704F664C5C49523648333E3034358143D0021EC06D9EBC5D0B1B59D9A89",
      INIT_11 => X"8B654A620960C85E875C46590557C455251B0C30F345DA59C16EA8838F9876AD",
      INIT_12 => X"0BFCEDB1CF65B11A92CF7484563837ED1571D61196B1575217F2D892993359D3",
      INIT_13 => X"56F1212EEB6CB5AA7FE84A251463DEA1E8CCC9E3AAFA8C116D274E3E2F55106C",
      INIT_14 => X"C63094996302316BFFD5CE3E9CA76B102CE4FC27CB6A9AAD69F139340877D7BB",
      INIT_15 => X"E00BCBA2B739A2D08E6779FE6595512C520135981930FCC7E05EC3F5A78D8B24",
      INIT_16 => X"F9F7DCA0BF49A1F1849A674349EC2C9595C358D31BE2DEF2A20265112821EB30",
      INIT_17 => X"0092E0A2C0B1A0C080CF60DE40ED20FC48681F60F659CD52A44A7B43523B2934",
      INIT_18 => X"5F2124B7EA4CAFE175763B0B00A1C63617A4FAEDDE35C17EA4C6880F6B574EA0",
      INIT_19 => X"90C177575DED44832B1911AFF845DEDB759043D31216E058AE9B7CDE4B201963",
      INIT_1A => X"34990CC7E4F5BD2395516D7F45AD1DDB133CEBEBC49A9D4975F74EA627550004",
      INIT_1B => X"827248240DD7D389993B5EEE24A0EA523AC20CF3DF24B154838555B627E7FA18",
      INIT_1C => X"F2C0D287B24F921671DE51A5316D11347E6368DD53573DD1284B12C5FD3FE7B8",
      INIT_1D => X"34F8125CEFC1CD25AA8987EE655242B7915478E6607848092F9B172DFEBFE650",
      INIT_1E => X"49B41CF4F035C37596B669F63D36107761AA36100A76DEDCB34287A85C0E3074",
      INIT_1F => X"EA09CB5EACB48E096F5E50B43209135E1FB3F995D377AD58873A611C3AFE14E0",
      INIT_20 => X"0000000000000000000000000000000700000000000000000000000000070007",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000007",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000007",
      INIT_23 => X"0000000000000007000700070007000700000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000070007000700000000000000000000000000000007",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000007",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000007000700000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000070007",
      INIT_2D => X"0000000000000000000000070007000700000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000007",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000070007",
      INIT_30 => X"0000000000000000000000000000000000000000000000000007000700070007",
      INIT_31 => X"0000000000000000000000000000000700000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000700000000000000000000000000000000",
      INIT_34 => X"0000000000000000000700070007000700000000000000000000000000000007",
      INIT_35 => X"0000000000000000000000000000000000000000000000070007000700070007",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000007",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000700000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000007000700000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000700000000000000000000000000000007",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000070007",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000070007",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => \genStages[2].genPE[0].P_reg[ptr]\(13 downto 6),
      ADDRARDADDR(4) => \genStages[2].genPE[0].cmp\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => \genStages[2].genPE[0].P_reg[ptr]\(13 downto 6),
      ADDRBWRADDR(4) => \genStages[2].genPE[0].cmp\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"1111111111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"11",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => \genStages[3].genPE[0].blkThresh.Thresh_reg\(15 downto 0),
      DOUTBDOUT(15 downto 3) => \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\(15 downto 3),
      DOUTBDOUT(2 downto 0) => \genStages[3].genPE[0].blkThresh.Thresh_reg\(20 downto 18),
      DOUTPADOUTP(1 downto 0) => \genStages[3].genPE[0].blkThresh.Thresh_reg\(17 downto 16),
      DOUTPBDOUTP(1 downto 0) => \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\genStages[2].genPE[0].Pf_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(0),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(0),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(10),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(10),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(11),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(11),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(12),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(12),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(13),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(13),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(14),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(14),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(15),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(15),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(16),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(16),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(17),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(17),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(18),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(18),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(19),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(19),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(1),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(1),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(20),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(20),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(2),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(2),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(3),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(3),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(4),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(4),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(5),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(5),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(6),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(6),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(7),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(7),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(8),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(8),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(9),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(9),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[op_n_0_][0]\,
      Q => \genStages[3].genPE[0].P_reg[op]\,
      R => clear
    );
\genStages[3].genPE[0].P_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][10]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(10),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][11]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(11),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][12]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(12),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][13]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(13),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][5]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(5),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][6]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(6),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][7]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(7),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][8]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(8),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][9]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(9),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(0),
      Q => \genStages[3].genPE[0].P_reg[val]\(0),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(10),
      Q => \genStages[3].genPE[0].P_reg[val]\(10),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(11),
      Q => \genStages[3].genPE[0].P_reg[val]\(11),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(12),
      Q => \genStages[3].genPE[0].P_reg[val]\(12),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(13),
      Q => \genStages[3].genPE[0].P_reg[val]\(13),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(14),
      Q => \genStages[3].genPE[0].P_reg[val]\(14),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(15),
      Q => \genStages[3].genPE[0].P_reg[val]\(15),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(16),
      Q => \genStages[3].genPE[0].P_reg[val]\(16),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(17),
      Q => \genStages[3].genPE[0].P_reg[val]\(17),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(18),
      Q => \genStages[3].genPE[0].P_reg[val]\(18),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(19),
      Q => \genStages[3].genPE[0].P_reg[val]\(19),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(1),
      Q => \genStages[3].genPE[0].P_reg[val]\(1),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(20),
      Q => \genStages[3].genPE[0].P_reg[val]\(20),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(2),
      Q => \genStages[3].genPE[0].P_reg[val]\(2),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(3),
      Q => \genStages[3].genPE[0].P_reg[val]\(3),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(4),
      Q => \genStages[3].genPE[0].P_reg[val]\(4),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(5),
      Q => \genStages[3].genPE[0].P_reg[val]\(5),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(6),
      Q => \genStages[3].genPE[0].P_reg[val]\(6),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(7),
      Q => \genStages[3].genPE[0].P_reg[val]\(7),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(8),
      Q => \genStages[3].genPE[0].P_reg[val]\(8),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(9),
      Q => \genStages[3].genPE[0].P_reg[val]\(9),
      R => '0'
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(12),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(13),
      I3 => \genStages[3].genPE[0].P_reg[val]\(13),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_10_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(10),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(11),
      I3 => \genStages[3].genPE[0].P_reg[val]\(11),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_11_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(8),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(9),
      I3 => \genStages[3].genPE[0].P_reg[val]\(9),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_12_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(6),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(7),
      I3 => \genStages[3].genPE[0].P_reg[val]\(7),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_13_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(4),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(5),
      I3 => \genStages[3].genPE[0].P_reg[val]\(5),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_14_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(2),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(3),
      I3 => \genStages[3].genPE[0].P_reg[val]\(3),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_15_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(0),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(1),
      I3 => \genStages[3].genPE[0].P_reg[val]\(1),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_16_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(14),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[3].genPE[0].P_reg[val]\(15),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(15),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_17_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(12),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[3].genPE[0].P_reg[val]\(13),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(13),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_18_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(10),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[3].genPE[0].P_reg[val]\(11),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(11),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_19_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(8),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[3].genPE[0].P_reg[val]\(9),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(9),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_20_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(6),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[3].genPE[0].P_reg[val]\(7),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(7),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_21_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(4),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[3].genPE[0].P_reg[val]\(5),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(5),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_22_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(2),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[3].genPE[0].P_reg[val]\(3),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(3),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_23_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(0),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[3].genPE[0].P_reg[val]\(1),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(1),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_24_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(20),
      I1 => \genStages[3].genPE[0].P_reg[val]\(20),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_3_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(18),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(18),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(19),
      I3 => \genStages[3].genPE[0].P_reg[val]\(19),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_4_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(16),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(16),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(17),
      I3 => \genStages[3].genPE[0].P_reg[val]\(17),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_5_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(20),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(20),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_6_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(18),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(18),
      I2 => \genStages[3].genPE[0].P_reg[val]\(19),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(19),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_7_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(16),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(16),
      I2 => \genStages[3].genPE[0].P_reg[val]\(17),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(17),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_8_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(14),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(15),
      I3 => \genStages[3].genPE[0].P_reg[val]\(15),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_9_n_0\
    );
\genStages[3].genPE[0].Pf_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[op]\,
      Q => \genStages[3].genPE[0].Pf_reg[op_n_0_][0]\,
      R => clear
    );
\genStages[3].genPE[0].Pf_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(10),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][10]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(11),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][11]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(12),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][12]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(13),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][13]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].cmp\,
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][4]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][4]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_genStages[3].genPE[0].Pf_reg[ptr][4]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \genStages[3].genPE[0].cmp\,
      CO(1) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_1_n_6\,
      CO(0) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \genStages[3].genPE[0].Pf[ptr][4]_i_3_n_0\,
      DI(1) => \genStages[3].genPE[0].Pf[ptr][4]_i_4_n_0\,
      DI(0) => \genStages[3].genPE[0].Pf[ptr][4]_i_5_n_0\,
      O(7 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr][4]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \genStages[3].genPE[0].Pf[ptr][4]_i_6_n_0\,
      S(1) => \genStages[3].genPE[0].Pf[ptr][4]_i_7_n_0\,
      S(0) => \genStages[3].genPE[0].Pf[ptr][4]_i_8_n_0\
    );
\genStages[3].genPE[0].Pf_reg[ptr][4]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_0\,
      CO(6) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_1\,
      CO(5) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_2\,
      CO(4) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_3\,
      CO(3) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_4\,
      CO(2) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_5\,
      CO(1) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_6\,
      CO(0) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_7\,
      DI(7) => \genStages[3].genPE[0].Pf[ptr][4]_i_9_n_0\,
      DI(6) => \genStages[3].genPE[0].Pf[ptr][4]_i_10_n_0\,
      DI(5) => \genStages[3].genPE[0].Pf[ptr][4]_i_11_n_0\,
      DI(4) => \genStages[3].genPE[0].Pf[ptr][4]_i_12_n_0\,
      DI(3) => \genStages[3].genPE[0].Pf[ptr][4]_i_13_n_0\,
      DI(2) => \genStages[3].genPE[0].Pf[ptr][4]_i_14_n_0\,
      DI(1) => \genStages[3].genPE[0].Pf[ptr][4]_i_15_n_0\,
      DI(0) => \genStages[3].genPE[0].Pf[ptr][4]_i_16_n_0\,
      O(7 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \genStages[3].genPE[0].Pf[ptr][4]_i_17_n_0\,
      S(6) => \genStages[3].genPE[0].Pf[ptr][4]_i_18_n_0\,
      S(5) => \genStages[3].genPE[0].Pf[ptr][4]_i_19_n_0\,
      S(4) => \genStages[3].genPE[0].Pf[ptr][4]_i_20_n_0\,
      S(3) => \genStages[3].genPE[0].Pf[ptr][4]_i_21_n_0\,
      S(2) => \genStages[3].genPE[0].Pf[ptr][4]_i_22_n_0\,
      S(1) => \genStages[3].genPE[0].Pf[ptr][4]_i_23_n_0\,
      S(0) => \genStages[3].genPE[0].Pf[ptr][4]_i_24_n_0\
    );
\genStages[3].genPE[0].Pf_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(5),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][5]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(6),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][6]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(7),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][7]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(8),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][8]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(9),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][9]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00004686000030C700001B0700000548001FEF89001FD9CA001FC40A001FAE4B",
      INIT_01 => X"0000F4800000DEC10000C9020000B34200009D83000087C40000720500005C45",
      INIT_02 => X"0000991800007A4100005B6A00003C9200001DBB001FFEE4001FE00D001FC136",
      INIT_03 => X"00018FD2000170FA000152230001334C000114750000F59E0000D6C60000B7EF",
      INIT_04 => X"00006AC5000055FB0000413100002C670000179D000002D3001FEE09001FD93E",
      INIT_05 => X"000111160000FC4C0000E7820000D2B80000BDEE0000A9240000945900007F8F",
      INIT_06 => X"0000A8C4000090C7000078CA000060CD000048D0000030D3000018D6000000D9",
      INIT_07 => X"000168AD000150B0000138B3000120B6000108B80000F0BB0000D8BE0000C0C1",
      INIT_08 => X"00005FCF0000501C00004069000030B700002104000011510000019F001FF1EC",
      INIT_09 => X"0000DD640000CDB10000BDFF0000AE4C00009E9900008EE700007F3400006F81",
      INIT_0A => X"0000AC0C00009C4400008C7B00007CB200006CE900005D2100004D5800003D8F",
      INIT_0B => X"00012A5200011A8A00010AC10000FAF80000EB2F0000DB670000CB9E0000BBD5",
      INIT_0C => X"00007F3300006DF400005CB600004B7700003A38000028FA000017BB0000067C",
      INIT_0D => X"000109280000F7EA0000E6AB0000D56C0000C42E0000B2EF0000A1B000009072",
      INIT_0E => X"001FEB27001FE2C8001FDA6A001FD20C001FC9AE001FC150001FB8F2001FB093",
      INIT_0F => X"00002E18000025BA00001D5C000014FD00000C9F00000441001FFBE3001FF385",
      INIT_10 => X"00008130000071200000611100005101000040F2000030E2000020D2000010C3",
      INIT_11 => X"000101AD0000F19D0000E18E0000D17E0000C16E0000B15F0000A14F00009140",
      INIT_12 => X"00006E0F00005F3C0000506800004195000032C1000023ED0000151A00000646",
      INIT_13 => X"0000E4AC0000D5D90000C7050000B8310000A95E00009A8A00008BB700007CE3",
      INIT_14 => X"00007CEB00006A3C0000578C000044DC0000322D00001F7D00000CCE001FFA1E",
      INIT_15 => X"000112680000FFB80000ED090000DA590000C7A90000B4FA0000A24A00008F9B",
      INIT_16 => X"000097920000820600006C7A000056EE0000416200002BD60000164A000000BE",
      INIT_17 => X"000143F200012E66000118DA0001034E0000EDC20000D8360000C2AA0000AD1E",
      INIT_18 => X"00009A0E0000839C00006D2B000056B900004048000029D600001365001FFCF3",
      INIT_19 => X"00014D9B00013729000120B700010A460000F3D40000DD630000C6F10000B080",
      INIT_1A => X"0000D5C90000C97A0000BD2B0000B0DC0000A48D0000983E00008BEF00007FA0",
      INIT_1B => X"0001384100012BF200011FA300011354000107050000FAB60000EE670000E218",
      INIT_1C => X"0000936A000078D600005E42000043AD0000291900000E85001FF3F0001FD95C",
      INIT_1D => X"0001680D00014D78000132E4000118500000FDBB0000E3270000C8930000ADFE",
      INIT_1E => X"00001A4600000AFF001FFBB9001FEC72001FDD2B001FCDE5001FBE9E001FAF57",
      INIT_1F => X"0000947C00008535000075EE000066A7000057610000481A000038D30000298D",
      INIT_20 => X"0000789A000065170000519400003E1100002A8D0000170A00000387001FF004",
      INIT_21 => X"000114B4000101310000EDAE0000DA2A0000C6A70000B32400009FA100008C1D",
      INIT_22 => X"0000B1E100009AFA0000841300006D2C0000564500003F5E0000287800001191",
      INIT_23 => X"000169180001523100013B4B0001246400010D7D0000F6960000DFAF0000C8C8",
      INIT_24 => X"0000D8800000B98800009A9000007B9800005CA000003DA800001EB0001FFFB8",
      INIT_25 => X"0001D0410001B14900019250000173580001546000013568000116700000F778",
      INIT_26 => X"00006DC5000060E80000540C0000472F00003A5300002D760000209A000013BD",
      INIT_27 => X"0000D4A90000C7CC0000BAF00000AE130000A1370000945A0000877E00007AA1",
      INIT_28 => X"0000A1170000905100007F8B00006EC500005DFF00004D3900003C7300002BAD",
      INIT_29 => X"0001274700011681000105BB0000F4F50000E42F0000D3690000C2A30000B1DD",
      INIT_2A => X"00005BAC0000430000002A54000011A8001FF8FC001FE050001FC7A4001FAEF8",
      INIT_2B => X"0001210C000108600000EFB40000D7080000BE5C0000A5B000008D0400007458",
      INIT_2C => X"0000AC58000096760000809500006AB3000054D100003EEF0000290E0000132C",
      INIT_2D => X"00015B660001458400012FA3000119C1000103DF0000EDFD0000D81C0000C23A",
      INIT_2E => X"0000B82B0000A18500008AE00000743B00005D95000046F00000304A000019A5",
      INIT_2F => X"00016D57000156B10001400C00012966000112C10000FC1B0000E5760000CED0",
      INIT_30 => X"00002E2800001F2B0000102F00000132001FF236001FE339001FD43D001FC540",
      INIT_31 => X"0000A60B0000970F000088120000791600006A1900005B1D00004C2000003D24",
      INIT_32 => X"0000763E00006A2100005E03000051E5000045C8000039AA00002D8C0000216F",
      INIT_33 => X"0000D72C0000CB0E0000BEF10000B2D30000A6B500009A9800008E7A0000825C",
      INIT_34 => X"0000629500005428000045BA0000374D000028DF00001A7100000C04001FFD96",
      INIT_35 => X"0000D6020000C7950000B9270000AAB900009C4C00008DDE00007F7100007103",
      INIT_36 => X"00000E5F001FFF80001FF0A0001FE1C1001FD2E1001FC402001FB522001FA643",
      INIT_37 => X"0000855B0000767B0000679C000058BC000049DD00003AFD00002C1E00001D3E",
      INIT_38 => X"00006A7D0000593B000047F9000036B60000257400001432000002F0001FF1AE",
      INIT_39 => X"0000F48E0000E34C0000D20A0000C0C80000AF8500009E4300008D0100007BBF",
      INIT_3A => X"000108CA0000F0320000D79A0000BF020000A66A00008DD20000753A00005CA2",
      INIT_3B => X"0001CD8B0001B4F300019C5B000183C300016B2B00015293000139FA00012162",
      INIT_3C => X"0000452B000031F400001EBE00000B87001FF851001FE51A001FD1E4001FBEAD",
      INIT_3D => X"0000DEDE0000CBA80000B8710000A53B0000920500007ECE00006B9800005861",
      INIT_3E => X"0000D1F30000B96C0000A0E50000885F00006FD80000575200003ECB00002644",
      INIT_3F => X"0001962700017DA10001651A00014C940001340D00011B86000103000000EA79",
      INIT_40 => X"001FF28A001FE500001FD776001FC9EC001FBC62001FAED8001FA14E001F93C4",
      INIT_41 => X"00005ED90000514F000043C50000363B000028B100001B2700000D9E00000014",
      INIT_42 => X"0000A14C000088FB000070AB0000585B0000400B000027BB00000F6B001FF71B",
      INIT_43 => X"000163CD00014B7C0001332C00011ADC0001028C0000EA3C0000D1EC0000B99C",
      INIT_44 => X"0000C7A90000BB340000AEBE0000A249000095D30000895D00007CE800007072",
      INIT_45 => X"00012B5500011EE00001126A000105F50000F97F0000ED0A0000E0940000D41F",
      INIT_46 => X"0000979C0000771B0000569A0000361900001598001FF517001FD496001FB415",
      INIT_47 => X"00019BA500017B2400015AA300013A22000119A10000F9200000D89E0000B81D",
      INIT_48 => X"000127CA0001081A0000E86A0000C8BA0000A90A0000895B000069AB000049FB",
      INIT_49 => X"00022549000205990001E5E90001C6390001A689000186D9000167290001477A",
      INIT_4A => X"00009A6200008B3C00007C1600006CF100005DCB00004EA500003F800000305A",
      INIT_4B => X"0001138F000104690000F5430000E61E0000D6F80000C7D30000B8AD0000A987",
      INIT_4C => X"000074E20000656D000055F900004684000037100000279B00001827000008B2",
      INIT_4D => X"0000F0860000E1110000D19D0000C2280000B2B40000A33F000093CB00008456",
      INIT_4E => X"00008D58000072770000579600003CB5000021D4000006F3001FEC12001FD130",
      INIT_4F => X"000164610001498000012E9F000113BE0000F8DD0000DDFC0000C31B0000A839",
      INIT_50 => X"0000762000005DC20000456300002D05000014A7001FFC48001FE3EA001FCB8B",
      INIT_51 => X"00013913000120B4000108560000EFF80000D7990000BF3B0000A6DD00008E7E",
      INIT_52 => X"00000C3A001FF36F001FDAA3001FC1D8001FA90C001F9041001F7776001F5EAA",
      INIT_53 => X"0000D2960000B9CA0000A0FF0000883300006F680000569D00003DD100002506",
      INIT_54 => X"001FE778001FD944001FCB0F001FBCDB001FAEA7001FA072001F923E001F840A",
      INIT_55 => X"0000591B00004AE700003CB200002E7E0000204A00001215000003E1001FF5AD",
      INIT_56 => X"000093810000894D00007F18000074E400006AAF0000607B0000564600004C12",
      INIT_57 => X"0000E5250000DAF10000D0BC0000C6880000BC530000B21F0000A7EA00009DB6",
      INIT_58 => X"0000B13E000092C50000744D000055D50000375D000018E5001FFA6C001FDBF4",
      INIT_59 => X"0001A4FF000186870001680F0001499700012B1E00010CA60000EE2E0000CFB6",
      INIT_5A => X"00008BF000007D4500006E9900005FED0000514200004296000033EB0000253F",
      INIT_5B => X"0001014D0000F2A10000E3F60000D54A0000C69E0000B7F30000A94700009A9C",
      INIT_5C => X"0000AE8C00009A08000085850000710100005C7D000047F90000337600001EF2",
      INIT_5D => X"000152AA00013E26000129A20001151F0001009B0000EC170000D7930000C310",
      INIT_5E => X"000088CB000078D2000068DA000058E1000048E9000038F0000028F8000018FF",
      INIT_5F => X"0001088F0000F8960000E89E0000D8A50000C8AD0000B8B40000A8BC000098C3",
      INIT_60 => X"0000ABF400009D9800008F3D000080E10000728500006429000055CE00004772",
      INIT_61 => X"00011ED2000110760001021A0000F3BF0000E5630000D7070000C8AB0000BA50",
      INIT_62 => X"00008411000066DB000049A600002C7100000F3B001FF206001FD4D0001FB79B",
      INIT_63 => X"00016DBC00015087000133510001161C0000F8E60000DBB10000BE7C0000A146",
      INIT_64 => X"0000BB0A0000A22C0000894D0000706E0000579000003EB1000025D200000CF4",
      INIT_65 => X"0001820000016921000150420001376400011E85000105A60000ECC80000D3E9",
      INIT_66 => X"00003174000024BF0000180A00000B55001FFEA0001FF1EB001FE536001FD881",
      INIT_67 => X"0000971C00008A6700007DB2000070FD000064480000579300004ADE00003E29",
      INIT_68 => X"00007FCC00006C230000587B000044D20000312900001D81000009D8001FF630",
      INIT_69 => X"00011D10000109680000F5BF0000E2170000CE6E0000BAC50000A71D00009374",
      INIT_6A => X"00009F4600008B5D000077740000638B00004FA200003BB9000027D0000013E7",
      INIT_6B => X"00013E8E00012AA5000116BC000102D30000EEEA0000DB010000C7180000B32F",
      INIT_6C => X"00008EF9000078110000612A00004A420000335B00001C730000058C001FEEA4",
      INIT_6D => X"0001463600012F4E000118660001017F0000EA970000D3B00000BCC80000A5E1",
      INIT_6E => X"0000A7CF00008AA800006D810000505A000033330000160C001FF8E6001FDBBF",
      INIT_6F => X"00019106000173DF000156B80001399100011C6A0000FF430000E21C0000C4F6",
      INIT_70 => X"00002DAC000022E90000182600000D63000002A0001FF7DD001FED1A001FE257",
      INIT_71 => X"000083C40000790100006E3E0000637B000058B800004DF5000043320000386F",
      INIT_72 => X"000079EC000069D0000059B3000049970000397B0000295E0000194200000926",
      INIT_73 => X"0000FACE0000EAB20000DA950000CA790000BA5D0000AA4100009A2400008A08",
      INIT_74 => X"000035B70000298000001D4800001111000004DA001FF8A3001FEC6C001FE035",
      INIT_75 => X"0000977000008B3900007F01000072CA0000669300005A5C00004E25000041EE",
      INIT_76 => X"0000B3300000A1E30000909500007F4700006DF900005CAB00004B5E00003A10",
      INIT_77 => X"00013D9F00012C5100011B03000109B50000F8680000E71A0000D5CC0000C47E",
      INIT_78 => X"0000BE290000A85C0000928F00007CC2000066F50000512800003B5A0000258D",
      INIT_79 => X"00016C91000156C4000140F700012B2A0001155D0000FF900000E9C30000D3F6",
      INIT_7A => X"0000A1E500008B860000752600005EC6000048660000320600001BA700000547",
      INIT_7B => X"000154E400013E8400012824000111C40000FB650000E5050000CEA50000B845",
      INIT_7C => X"000090C200007DB300006AA400005795000044850000317600001E6700000B58",
      INIT_7D => X"0001293B0001162C0001031C0000F00D0000DCFE0000C9EF0000B6E00000A3D1",
      INIT_7E => X"00007709000067B40000585E00004909000039B400002A5E00001B0900000BB4",
      INIT_7F => X"0000F1B40000E25E0000D3090000C3B40000B45E0000A509000095B40000865E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 6) => \genStages[3].genPE[0].P_reg[ptr]\(13 downto 5),
      ADDRARDADDR(5) => \genStages[3].genPE[0].cmp\,
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000111111111111111111111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 21) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTADOUT_UNCONNECTED\(31 downto 21),
      DOUTADOUT(20 downto 0) => \genStages[4].genPE[0].blkThresh.Thresh_reg\(20 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[3].genPE[0].Pf_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(0),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(0),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(10),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(10),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(11),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(11),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(12),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(12),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(13),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(13),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(14),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(14),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(15),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(15),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(16),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(16),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(17),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(17),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(18),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(18),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(19),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(19),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(1),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(1),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(20),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(20),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(2),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(2),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(3),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(3),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(4),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(4),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(5),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(5),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(6),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(6),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(7),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(7),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(8),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(8),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(9),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(9),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[op_n_0_][0]\,
      Q => \genStages[4].genPE[0].P_reg[op]\,
      R => clear
    );
\genStages[4].genPE[0].P_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][10]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(10),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][11]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(11),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][12]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(12),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][13]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(13),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][4]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(4),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][5]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(5),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][6]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(6),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][7]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(7),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][8]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(8),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][9]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(9),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(0),
      Q => \genStages[4].genPE[0].P_reg[val]\(0),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(10),
      Q => \genStages[4].genPE[0].P_reg[val]\(10),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(11),
      Q => \genStages[4].genPE[0].P_reg[val]\(11),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(12),
      Q => \genStages[4].genPE[0].P_reg[val]\(12),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(13),
      Q => \genStages[4].genPE[0].P_reg[val]\(13),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(14),
      Q => \genStages[4].genPE[0].P_reg[val]\(14),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(15),
      Q => \genStages[4].genPE[0].P_reg[val]\(15),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(16),
      Q => \genStages[4].genPE[0].P_reg[val]\(16),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(17),
      Q => \genStages[4].genPE[0].P_reg[val]\(17),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(18),
      Q => \genStages[4].genPE[0].P_reg[val]\(18),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(19),
      Q => \genStages[4].genPE[0].P_reg[val]\(19),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(1),
      Q => \genStages[4].genPE[0].P_reg[val]\(1),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(20),
      Q => \genStages[4].genPE[0].P_reg[val]\(20),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(2),
      Q => \genStages[4].genPE[0].P_reg[val]\(2),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(3),
      Q => \genStages[4].genPE[0].P_reg[val]\(3),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(4),
      Q => \genStages[4].genPE[0].P_reg[val]\(4),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(5),
      Q => \genStages[4].genPE[0].P_reg[val]\(5),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(6),
      Q => \genStages[4].genPE[0].P_reg[val]\(6),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(7),
      Q => \genStages[4].genPE[0].P_reg[val]\(7),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(8),
      Q => \genStages[4].genPE[0].P_reg[val]\(8),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(9),
      Q => \genStages[4].genPE[0].P_reg[val]\(9),
      R => '0'
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(12),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(13),
      I3 => \genStages[4].genPE[0].P_reg[val]\(13),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_10_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(10),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(11),
      I3 => \genStages[4].genPE[0].P_reg[val]\(11),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_11_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(8),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(9),
      I3 => \genStages[4].genPE[0].P_reg[val]\(9),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_12_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(6),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(7),
      I3 => \genStages[4].genPE[0].P_reg[val]\(7),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_13_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(4),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(5),
      I3 => \genStages[4].genPE[0].P_reg[val]\(5),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_14_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(2),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(3),
      I3 => \genStages[4].genPE[0].P_reg[val]\(3),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_15_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(0),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(1),
      I3 => \genStages[4].genPE[0].P_reg[val]\(1),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_16_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(14),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[4].genPE[0].P_reg[val]\(15),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(15),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_17_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(12),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[4].genPE[0].P_reg[val]\(13),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(13),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_18_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(10),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[4].genPE[0].P_reg[val]\(11),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(11),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_19_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(8),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[4].genPE[0].P_reg[val]\(9),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(9),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_20_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(6),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[4].genPE[0].P_reg[val]\(7),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(7),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_21_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(4),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[4].genPE[0].P_reg[val]\(5),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(5),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_22_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(2),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[4].genPE[0].P_reg[val]\(3),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(3),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_23_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(0),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[4].genPE[0].P_reg[val]\(1),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(1),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_24_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(20),
      I1 => \genStages[4].genPE[0].P_reg[val]\(20),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_3_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(18),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(18),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(19),
      I3 => \genStages[4].genPE[0].P_reg[val]\(19),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_4_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(16),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(16),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(17),
      I3 => \genStages[4].genPE[0].P_reg[val]\(17),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_5_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(20),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(20),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_6_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(18),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(18),
      I2 => \genStages[4].genPE[0].P_reg[val]\(19),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(19),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_7_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(16),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(16),
      I2 => \genStages[4].genPE[0].P_reg[val]\(17),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(17),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_8_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(14),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(15),
      I3 => \genStages[4].genPE[0].P_reg[val]\(15),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_9_n_0\
    );
\genStages[4].genPE[0].Pf_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[op]\,
      Q => \genStages[4].genPE[0].Pf_reg[op_n_0_][0]\,
      R => clear
    );
\genStages[4].genPE[0].Pf_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(10),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][10]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(11),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][11]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(12),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][12]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(13),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][13]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].cmp\,
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][3]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][3]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_genStages[4].genPE[0].Pf_reg[ptr][3]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \genStages[4].genPE[0].cmp\,
      CO(1) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_1_n_6\,
      CO(0) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \genStages[4].genPE[0].Pf[ptr][3]_i_3_n_0\,
      DI(1) => \genStages[4].genPE[0].Pf[ptr][3]_i_4_n_0\,
      DI(0) => \genStages[4].genPE[0].Pf[ptr][3]_i_5_n_0\,
      O(7 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr][3]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \genStages[4].genPE[0].Pf[ptr][3]_i_6_n_0\,
      S(1) => \genStages[4].genPE[0].Pf[ptr][3]_i_7_n_0\,
      S(0) => \genStages[4].genPE[0].Pf[ptr][3]_i_8_n_0\
    );
\genStages[4].genPE[0].Pf_reg[ptr][3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_0\,
      CO(6) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_1\,
      CO(5) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_2\,
      CO(4) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_3\,
      CO(3) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_4\,
      CO(2) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_5\,
      CO(1) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_6\,
      CO(0) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_7\,
      DI(7) => \genStages[4].genPE[0].Pf[ptr][3]_i_9_n_0\,
      DI(6) => \genStages[4].genPE[0].Pf[ptr][3]_i_10_n_0\,
      DI(5) => \genStages[4].genPE[0].Pf[ptr][3]_i_11_n_0\,
      DI(4) => \genStages[4].genPE[0].Pf[ptr][3]_i_12_n_0\,
      DI(3) => \genStages[4].genPE[0].Pf[ptr][3]_i_13_n_0\,
      DI(2) => \genStages[4].genPE[0].Pf[ptr][3]_i_14_n_0\,
      DI(1) => \genStages[4].genPE[0].Pf[ptr][3]_i_15_n_0\,
      DI(0) => \genStages[4].genPE[0].Pf[ptr][3]_i_16_n_0\,
      O(7 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \genStages[4].genPE[0].Pf[ptr][3]_i_17_n_0\,
      S(6) => \genStages[4].genPE[0].Pf[ptr][3]_i_18_n_0\,
      S(5) => \genStages[4].genPE[0].Pf[ptr][3]_i_19_n_0\,
      S(4) => \genStages[4].genPE[0].Pf[ptr][3]_i_20_n_0\,
      S(3) => \genStages[4].genPE[0].Pf[ptr][3]_i_21_n_0\,
      S(2) => \genStages[4].genPE[0].Pf[ptr][3]_i_22_n_0\,
      S(1) => \genStages[4].genPE[0].Pf[ptr][3]_i_23_n_0\,
      S(0) => \genStages[4].genPE[0].Pf[ptr][3]_i_24_n_0\
    );
\genStages[4].genPE[0].Pf_reg[ptr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(4),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][4]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(5),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][5]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(6),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][6]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(7),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][7]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(8),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][8]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(9),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][9]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4BF6411636372B57207715980AB8FFD8F4F9EA19DF39D45AC97ABE9AB3BBA8DB",
      INIT_01 => X"F9F0EF11E431D951CE72C392B8B2ADD3A2F398138D34825477746C9561B556D6",
      INIT_02 => X"A0CE916281F7728B631F53B4444834DD25711605069AF72EE7C3D857C8EBB980",
      INIT_03 => X"9787881C78B0694559D94A6D3B022B961C2B0CBFFD53EDE8DE7CCF11BFA5B039",
      INIT_04 => X"6FF865935B2E50C946643BFE319927341CCF126A0805FDA0F33BE8D6DE71D40C",
      INIT_05 => X"16490BE4017FF71AECB4E24FD7EACD85C320B8BBAE56A3F1998C8F2784C27A5D",
      INIT_06 => X"AEC4A2C596C68AC87EC972CB66CC5ACE4ECF42D136D22AD41ED512D706D8FADA",
      INIT_07 => X"6EAC62AD56AF4AB03EB232B326B51AB60EB802B9F6BBEABCDEBED2BFC6C1BAC2",
      INIT_08 => X"63BB5BE254094C2F44563C7D34A32CCA24F11D17153E0D65058BFDB2F5D9EDFF",
      INIT_09 => X"E151D977D19EC9C5C1EBBA12B239AA5FA2869AAD92D38AFA83217B47736E6B95",
      INIT_0A => X"AFFFA81AA0369852906D888980A478C070DC68F76113592F514A49664181399D",
      INIT_0B => X"2E4526601E7C16970EB306CFFEEAF706EF22E73DDF59D775CF90C7ACBFC7B7E3",
      INIT_0C => X"83837AE3724469A5610558664FC747273E8835E92D4924AA1C0B136B0ACC022D",
      INIT_0D => X"0D7804D9FC39F39AEAFBE25BD9BCD11DC87DBFDEB73FAE9FA6009D6194C18C22",
      INIT_0E => X"ED3EE90FE4E0E0B1DC82D853D424CFF5CBC5C796C367BF38BB09B6DAB2ABAE7C",
      INIT_0F => X"30302C0027D123A21F731B44171512E60EB70A880659022AFDFBF9CBF59CF16D",
      INIT_10 => X"85347D2C75246D1D65155D0D55054CFD44F53CEE34E62CDE24D61CCE14C70CBF",
      INIT_11 => X"05B1FDA9F5A1ED99E592DD8AD582CD7AC572BD6BB563AD5BA5539D4B95448D3C",
      INIT_12 => X"71C46A5B62F15B87541D4CB3454A3DE036762F0C27A2203918CF116509FB0291",
      INIT_13 => X"E861E0F7D98ED224CABAC350BBE6B47DAD13A5A99E3F96D58F6C88028098792E",
      INIT_14 => X"8197783F6EE765905C3852E04988403036D92D8124291AD111790822FECAF572",
      INIT_15 => X"17140DBC0464FB0CF1B5E85DDF05D5ADCC55C2FEB9A6B04EA6F69D9E94478AEF",
      INIT_16 => X"9CF5922F87697CA371DD67175C51518B46C53BFF313926731BAD10E70621FB5B",
      INIT_17 => X"49553E8F33C929031E3D137708B1FDEBF325E85FDD99D2D3C80DBD47B281A7BB",
      INIT_18 => X"9FAA947289397E0072C7678F5C56511D45E43AAB2F73243A19010DC80290F757",
      INIT_19 => X"533747FE3CC5318D26541B1B0FE204A9F971EE38E2FFD7C6CC8EC155B61CAAE3",
      INIT_1A => X"D8DDD2B5CC8EC666C03FBA17B3EFADC8A7A0A1799B51952A8F0288DB82B37C8C",
      INIT_1B => X"3B55352D2F0628DE22B71C8F166810400A1903F1FDCAF7A2F17BEB53E52CDF04",
      INIT_1C => X"9A0F8CC57F7B723164E7579C4A523D082FBE2274152A07DFFA95ED4BE001D2B7",
      INIT_1D => X"6EB26168541E46D339892C3F1EF511AB0461F716E9CCDC82CF38C1EEB4A4A759",
      INIT_1E => X"1E1816740ED1072EFF8AF7E7F044E8A0E0FDD95AD1B6CA13C270BACCB329AB86",
      INIT_1F => X"984D90AA8907816379C0721D6A7962D65B32538F4BEC44483CA535022D5E25BB",
      INIT_20 => X"7D7B73B969F8603656754CB342F139302F6E25AD1BEB12290868FEA6F4E5EB23",
      INIT_21 => X"19950FD30612FC50F28EE8CDDF0BD54ACB88C1C6B805AE43A4829AC090FE873D",
      INIT_22 => X"B79BAC27A0B4954089CD7E5A72E667735BFF508C451839A52E3122BE174A0BD7",
      INIT_23 => X"6ED2635F57EB4C78410435912A1D1EAA133607C3FC50F0DCE569D9F5CE82C30E",
      INIT_24 => X"E03ED0C2C146B1CAA24E92D2835673DA645E54E2456635EA266E16F20776F7FA",
      INIT_25 => X"D7FFC883B907A98B9A0E8A927B166B9A5C1E4CA23D262DAA1E2E0EB2FF36EFBA",
      INIT_26 => X"70FC6A8E641F5DB1574350D54A6643F83D8A371C30AD2A3F23D11D6316F41086",
      INIT_27 => X"D7E0D171CB03C495BE27B7B8B14AAADCA46E9E00979191238AB584477DD8776A",
      INIT_28 => X"A5489CE594828C1F83BC7B5972F66A93623059CD516A490740A438412FDE277B",
      INIT_29 => X"2B7823151AB2124F09EC0189F926F0C3E860DFFDD79ACF37C6D4BE71B60EADAB",
      INIT_2A => X"61D75581492B3CD5307F242917D30B7DFF27F2D1E67BDA25CDCFC179B523A8CD",
      INIT_2B => X"27371AE10E8B0235F5DFE989DD33D0DDC487B831ABDB9F85932F86D97A836E2D",
      INIT_2C => X"B1D1A6E09BEF90FE860D7B1C702B653B5A4A4F59446839772E86239518A40DB4",
      INIT_2D => X"60DF55EE4AFD400C351B2A2A1F3914490958FE67F376E885DD94D2A3C7B2BCC2",
      INIT_2E => X"BDD4B282A72F9BDC9089853779E46E91633E57EC4C99414635F32AA11F4E13FB",
      INIT_2F => X"730067AE5C5B510845B53A632F1023BD186A0D1801C5F672EB1FDFCDD47AC927",
      INIT_30 => X"31E72A6822EA1B6C13EE0C6F04F1FD73F5F5EE76E6F8DF7AD7FCD07EC8FFC181",
      INIT_31 => X"A9CAA24C9ACE93508BD184537CD575576DD9665A5EDC575E4FE0486140E33965",
      INIT_32 => X"794673376D286719610B5AFC54ED4EDE48CF42C03CB136A330942A8524761E67",
      INIT_33 => X"DA33D425CE16C807C1F8BBE9B5DAAFCCA9BDA3AE9D9F979091818B7285647F55",
      INIT_34 => X"66315EFA57C3508C4956421F3AE833B12C7A25441E0D16D60F9F08680132F9FB",
      INIT_35 => X"D99ED267CB30C3F9BCC2B58CAE55A71E9FE798B0917A8A43830C7BD5749E6D68",
      INIT_36 => X"12170AA70337FBC8F458ECE8E578DE09D699CF29C7BAC04AB8DAB16AA9FBA28B",
      INIT_37 => X"891381A37A3372C36B5463E45C7455044D9546253EB537462FD6286620F61987",
      INIT_38 => X"6ECD662C5D8B54EA4C4943A83B07326629C5212418830FE20740FE9FF5FEED5D",
      INIT_39 => X"F8DFF03DE79CDEFBD65ACDB9C518BC77B3D6AB35A29499F3915288B1800F776E",
      INIT_3A => X"0EF002A4F658EA0CDDC0D174C528B8DCAC90A04493F887AC7B606F1462C8567C",
      INIT_3B => X"D3B1C765BB19AECDA281963589E97D9D7151650558B94C6C402033D427881B3C",
      INIT_3C => X"49F8405D36C22D27238B19F0105506BAFD1EF383E9E8E04DD6B1CD16C37BB9E0",
      INIT_3D => X"E3ACDA11D076C6DABD3FB3A4AA09A06D96D28D37839C7A00706566CA5D2F5393",
      INIT_3E => X"D814CBD1BF8EB34AA7079AC48E80823D75FA69B75D73513044ED38A92C662023",
      INIT_3F => X"9C49900683C2777F6B3C5EF952B546723A2F2DEB21A815650921FCDEF09BE458",
      INIT_40 => X"F5ECEF27E862E19DDAD8D413CD4EC689BFC4B8FFB23AAB76A4B19DEC97279062",
      INIT_41 => X"623C5B7754B24DED47284063399E32D92C14254F1E8A17C511000A3B0376FCB1",
      INIT_42 => X"A7609B388F0F82E776BF6A975E6F5247461F39F72DCF21A7157F0957FD2FF107",
      INIT_43 => X"69E15DB95191456839402D1820F014C808A0FC78F050E428D800CBD8BFB0B388",
      INIT_44 => X"CAC7C48CBE51B816B1DBABA1A5669F2B98F092B68C7B8640800579CB73906D55",
      INIT_45 => X"2E73283821FD1BC315880F4D091202D7FC9DF662F027E9ECE3B2DD77D73CD101",
      INIT_46 => X"9FBD8F7C7F3B6EFB5EBA4E7A3E392DF91DB80D78FD37ECF6DCB6CC75BC35ABF4",
      INIT_47 => X"A3C593858344730462C352834242320221C111800140F0FFE0BFD07EC03EAFFD",
      INIT_48 => X"2FB61FDE1006002EF056E07ED0A6C0CEB0F6A11F9147816F719761BF51E7420F",
      INIT_49 => X"2D341D5D0D85FDADEDD5DDFDCE25BE4DAE759E9D8EC57EED6F155F3E4F663F8E",
      INIT_4A => X"9E2B96988F0587737FE0784D70BA692761955A02526F4ADC43493BB634242C91",
      INIT_4B => X"17580FC5083200A0F90DF17AE9E7E254DAC2D32FCB9CC409BC76B4E3AD51A5BE",
      INIT_4C => X"78BF7105694A619059D6521C4A6142A73AED33322B7823BE1C0414490C8F04D5",
      INIT_4D => X"F463ECA9E4EFDD34D57ACDC0C606BE4BB691AED7A71C9F6297A88FEE88338079",
      INIT_4E => X"941186A0792F6BBF5E4E50DE436D35FD288C1B1C0DAB003AF2CAE559D7E9CA78",
      INIT_4F => X"6B1A5DA9503842C8355727E71A760D06FF95F225E4B4D743C9D3BC62AEF2A181",
      INIT_50 => X"7C37700863D957AA4B7B3F4C331C26ED1ABE0E8F0260F631EA01DDD2D1A3C574",
      INIT_51 => X"3F2A32FB26CC1A9D0E6E023EF60FE9E0DDB1D182C553B923ACF4A0C594968867",
      INIT_52 => X"126D0607F9A2ED3CE0D6D470C80BBBA5AF3FA2DA96748A0E7DA8714364DD5877",
      INIT_53 => X"D8C9CC63BFFDB397A7329ACC8E668201759B69355CCF506A4404379E2B391ED3",
      INIT_54 => X"EB05E3EBDCD1D5B7CE9DC782C068B94EB234AB1AA3FF9CE595CB8EB18797807D",
      INIT_55 => X"5CA8558E4E74475A40403925320B2AF123D71CBD15A20E88076E0054F93AF21F",
      INIT_56 => X"960E90F48BDA86C081A57C8B777172576D3C682263085DEE58D353B94E9F4985",
      INIT_57 => X"E7B2E298DD7ED864D349CE2FC915C3FBBEE0B9C6B4ACAF92AA77A55DA0439B29",
      INIT_58 => X"B8DCA9A09A648B277BEB6CAF5D734E373EFB2FBF20831147020AF2CEE392D456",
      INIT_59 => X"AC9D9D618E257EE96FAD6071513541F932BD238014440508F5CCE690D754C818",
      INIT_5A => X"8F9B884580EF799A72446AEE63985C4254ED4D9746413EEB3796304028EA2194",
      INIT_5B => X"04F8FDA2F64CEEF6E7A1E04BD8F5D19FCA49C2F4BB9EB448ACF2A59C9E4796F1",
      INIT_5C => X"B3ADA96B9F2994E78AA6806476226BE0619E575C4D1A42D938972E55241319D1",
      INIT_5D => X"57CB4D89434739052EC324811A400FFE05BCFB7AF138E6F6DCB4D273C831BDEF",
      INIT_5E => X"8CC984CD7CD074D46CD864DC5CDF54E34CE744EB3CEE34F22CF624FA1CFD1501",
      INIT_5F => X"0C8D0491FC94F498EC9CE4A0DCA3D4A7CCABC4AFBCB2B4B6ACBAA4BE9CC194C5",
      INIT_60 => X"AF8BA85DA12F9A0192D38BA684787D4A761C6EEE67C06092596552374B0943DB",
      INIT_61 => X"22691B3B140D0CDF05B1FE83F756F028E8FAE1CCDA9ED370CC42C515BDE7B6B9",
      INIT_62 => X"8B5E7CC36E295F8E50F3425933BE2523168907EEF953EAB8DC1ECD83BEE8B04E",
      INIT_63 => X"7509666F57D449393A9F2C041D690ECE0034F199E2FED464C5C9B72EA89499F9",
      INIT_64 => X"C142B4D3A8639BF48F85831576A66A375DC7515844E938792C0A1F9B132B06BC",
      INIT_65 => X"88377BC86F5962E9567A4A0B3D9B312C24BD184D0BDEFF6FF2FFE690DA21CDB1",
      INIT_66 => X"34A12E4727EC21921B3714DD0E82082801CDFB73F518EEBEE863E209DBAED554",
      INIT_67 => X"9A4993EF8D94873A80DF7A85742A6DD06775611B5AC054664E0B47B141563AFC",
      INIT_68 => X"84B67AE2710D67395D65539049BC3FE836132C3F226B18970EC204EEFB1AF145",
      INIT_69 => X"21FB18260E52047EFAA9F0D5E701DD2DD358C984BFB0B5DBAC07A233985E8E8A",
      INIT_6A => X"A4409A4C905786637C6E727A68855E91549C4AA840B336BF2CCA22D618E10EED",
      INIT_6B => X"438839932F9F25AA1BB611C107CDFDD8F3E4E9EFDFFBD606CC12C21EB829AE35",
      INIT_6C => X"94B3893F7DCB725866E45B704FFC448839152DA1222D16B90B45FFD2F45EE8EA",
      INIT_6D => X"4BF0407C350829941E2012AD0739FBC5F051E4DDD96ACDF6C282B70EAB9AA027",
      INIT_6E => X"AF18A08591F2835E74CB663757A449103A7D2BEA1D560EC3002FF19CE308D475",
      INIT_6F => X"984F89BC7B286C955E024F6E40DB324723B41520068DF7FAE966DAD3CC3FBDAC",
      INIT_70 => X"305D2AFB259A20381AD7157510140AB20551FFEFFA8EF52CEFCBEA69E508DFA6",
      INIT_71 => X"867581137BB2765070EF6B8D662C60CA5B69560750A64B4445E340813B2035BE",
      INIT_72 => X"7DF375E56DD765C85DBA55AC4D9E45903D8235742D6625571D49153B0D2D051F",
      INIT_73 => X"FED5F6C7EEB9E6ABDE9DD68ECE80C672BE64B656AE48A63A9E2B961D8E0F8601",
      INIT_74 => X"38C432A92C8D267220561A3B141F0E0407E801CCFBB1F595EF7AE95EE343DD27",
      INIT_75 => X"9A7D94628E46882B820F7BF475D86FBD69A163855D6A574E51334B1744FC3EE0",
      INIT_76 => X"B784AEDDA6369D8F94E88C41839A7AF3724D69A660FF58584FB1470A3E6335BC",
      INIT_77 => X"41F2394B30A427FE1F5716B00E090562FCBBF414EB6DE2C6DA1FD179C8D2C02B",
      INIT_78 => X"C39CB8B5ADCFA2E898028D1B8235774E6C686181569B4BB440CE35E72B01201A",
      INIT_79 => X"7204671E5C375151466A3B84309D25B71AD00FEA0503FA1DEF36E44FD969CE82",
      INIT_7A => X"A77D9C4D911E85EE7ABE6F8E645E592E4DFE42CE379E2C6E213F160F0ADFFFAF",
      INIT_7B => X"5A7C4F4C441C38EC2DBC228C175C0C2D00FDF5CDEA9DDF6DD43DC90DBDDDB2AD",
      INIT_7C => X"95868BFE827678EF6F6765E05C5852D149493FC2363A2CB3232B19A3101C0694",
      INIT_7D => X"2DFE24771AEF116807E0FE59F4D1EB4AE1C2D83ACEB3C52BBBA4B21CA8959F0D",
      INIT_7E => X"7ADE73346B8963DE5C3454894CDE45343D8935DE2E3426891EDE17340F8907DE",
      INIT_7F => X"F589EDDEE634DE89D6DECF34C789BFDEB834B089A8DEA134998991DE8A348289",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 5) => \genStages[4].genPE[0].P_reg[ptr]\(13 downto 4),
      ADDRARDADDR(4) => \genStages[4].genPE[0].cmp\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000001111111111111111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 16) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTADOUT_UNCONNECTED\(31 downto 16),
      DOUTADOUT(15 downto 0) => \genStages[5].genPE[0].blkThresh.Thresh_reg\(15 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000000000000000000000000000000000000000001F1F1F1F1F1F1F1F1F",
      INIT_01 => X"0101010101010101010100000000000000000000000000000000001F1F1F1F1F",
      INIT_02 => X"0101010000000000000000000000000000000000000000000000001F1F1F1F1F",
      INIT_03 => X"010101010101010101010000000000000000000000000000000000000000001F",
      INIT_04 => X"00000000000000000000000000000000000000000000000000000000001F1F1F",
      INIT_05 => X"0101010101010000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0101000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_08 => X"0100000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0101010000000000000000000000000000000000000000000000000000001F1F",
      INIT_0B => X"010101010101010000000000000000000000000000000000000000000000001F",
      INIT_0C => X"010101010101010100000000000000000000000000000000000000000000001F",
      INIT_0D => X"0101010101010101010100000000000000000000000000000000000000000000",
      INIT_0E => X"010101010101010101000000000000000000000000000000000000001F1F1F1F",
      INIT_0F => X"00000000000000000000000000000000000000001F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_10 => X"01010100000000000000000000000000000000000000000000000000001F1F1F",
      INIT_11 => X"0101010101010101010100000000000000000000000000000000000000000000",
      INIT_12 => X"010101010101010101010101010100000000000000000000000000000000001F",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0101010101010000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0101010100000000000000000000000000000000000000001F1F1F1F1F1F1F1F",
      INIT_16 => X"0101010101010101010000000000000000000000000000000000000000000000",
      INIT_17 => X"0101010101010101010101000000000000000000000000000000000000000000",
      INIT_18 => X"00000000000000000000000000000000000000000000001F1F1F1F1F1F1F1F1F",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"000000000000000000000000000000000000000000000000000000000000001F",
      INIT_1B => X"000000000000000000000000000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_1C => X"00000000000000000000000000000000000000000000000000000000001F1F1F",
      INIT_1D => X"0101010101010101010101010101010101010000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000001F1F1F1F1F1F1F1F",
      INIT_1F => X"0101010101010101010101010100000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_21 => X"0101010101010101010000000000000000000000000000000000000000001F1F",
      INIT_22 => X"0101010101010101000000000000000000000000000000000000000000000000",
      INIT_23 => X"01010101010101010101010000000000000000000000000000001F1F1F1F1F1F",
      INIT_24 => X"0202020101010101010101010101010101010101000000000000000000000000",
      INIT_25 => X"0101010100000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"010101010101010100000000000000000000000000000000000000001F1F1F1F",
      INIT_28 => X"0101010101010000000000000000000000000000000000000000001F1F1F1F1F",
      INIT_29 => X"0000000000000000000000000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_2A => X"00000000000000000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"01010101010101010101010100000000000000000000000000000000001F1F1F",
      INIT_2D => X"0100000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0101010101010101010000000000000000000000000000000000000000000000",
      INIT_2F => X"0101000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0101010101000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"01010101010101010100000000000000000000000000000000001F1F1F1F1F1F",
      INIT_32 => X"0101010101010101010101000000000000000000000000000000000000000000",
      INIT_33 => X"000000000000000000000000000000000000000000000000001F1F1F1F1F1F1F",
      INIT_34 => X"0101010100000000000000000000000000000000000000000000000000001F1F",
      INIT_35 => X"0101010101010100000000000000000000000000000000000000000000000000",
      INIT_36 => X"01010101010101000000000000000000000000000000000000000000001F1F1F",
      INIT_37 => X"01010101010101010101010000000000000000000000000000000000001F1F1F",
      INIT_38 => X"000000000000000000000000000000000000000000000000001F1F1F1F1F1F1F",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"00000000000000000000000000000000000000000000000000001F1F1F1F1F1F",
      INIT_3B => X"0101010101010101000000000000000000000000000000000000000000000000",
      INIT_3C => X"0101010101010101010101000000000000000000000000000000000000000000",
      INIT_3D => X"010101010101010101000000000000000000000000000000000000000000001F",
      INIT_3E => X"0101010101000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => \genStages[4].genPE[0].P_reg[ptr]\(13 downto 4),
      ADDRARDADDR(3) => \genStages[4].genPE[0].cmp\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DINADIN(15 downto 0) => B"0000000000011111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 5) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTADOUT_UNCONNECTED\(15 downto 5),
      DOUTADOUT(4 downto 0) => \genStages[5].genPE[0].blkThresh.Thresh_reg\(20 downto 16),
      DOUTBDOUT(15 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTBDOUT_UNCONNECTED\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\genStages[4].genPE[0].Pf_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(0),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(0),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(10),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(10),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(11),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(11),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(12),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(12),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(13),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(13),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(14),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(14),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(15),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(15),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(16),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(16),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(17),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(17),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(18),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(18),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(19),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(19),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(1),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(1),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(20),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(20),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(2),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(2),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(3),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(3),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(4),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(4),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(5),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(5),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(6),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(6),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(7),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(7),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(8),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(8),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(9),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(9),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[op_n_0_][0]\,
      Q => \genStages[5].genPE[0].P_reg[op]\,
      R => clear
    );
\genStages[5].genPE[0].P_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][10]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(10),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][11]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(11),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][12]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(12),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][13]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(13),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][3]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(3),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][4]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(4),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][5]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(5),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][6]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(6),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][7]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(7),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][8]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(8),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][9]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(9),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(0),
      Q => \genStages[5].genPE[0].P_reg[val]\(0),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(10),
      Q => \genStages[5].genPE[0].P_reg[val]\(10),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(11),
      Q => \genStages[5].genPE[0].P_reg[val]\(11),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(12),
      Q => \genStages[5].genPE[0].P_reg[val]\(12),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(13),
      Q => \genStages[5].genPE[0].P_reg[val]\(13),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(14),
      Q => \genStages[5].genPE[0].P_reg[val]\(14),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(15),
      Q => \genStages[5].genPE[0].P_reg[val]\(15),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(16),
      Q => \genStages[5].genPE[0].P_reg[val]\(16),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(17),
      Q => \genStages[5].genPE[0].P_reg[val]\(17),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(18),
      Q => \genStages[5].genPE[0].P_reg[val]\(18),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(19),
      Q => \genStages[5].genPE[0].P_reg[val]\(19),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(1),
      Q => \genStages[5].genPE[0].P_reg[val]\(1),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(20),
      Q => \genStages[5].genPE[0].P_reg[val]\(20),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(2),
      Q => \genStages[5].genPE[0].P_reg[val]\(2),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(3),
      Q => \genStages[5].genPE[0].P_reg[val]\(3),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(4),
      Q => \genStages[5].genPE[0].P_reg[val]\(4),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(5),
      Q => \genStages[5].genPE[0].P_reg[val]\(5),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(6),
      Q => \genStages[5].genPE[0].P_reg[val]\(6),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(7),
      Q => \genStages[5].genPE[0].P_reg[val]\(7),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(8),
      Q => \genStages[5].genPE[0].P_reg[val]\(8),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(9),
      Q => \genStages[5].genPE[0].P_reg[val]\(9),
      R => '0'
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(12),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(13),
      I3 => \genStages[5].genPE[0].P_reg[val]\(13),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_10_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(10),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(11),
      I3 => \genStages[5].genPE[0].P_reg[val]\(11),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_11_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(8),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(9),
      I3 => \genStages[5].genPE[0].P_reg[val]\(9),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_12_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(6),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(7),
      I3 => \genStages[5].genPE[0].P_reg[val]\(7),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_13_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(4),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(5),
      I3 => \genStages[5].genPE[0].P_reg[val]\(5),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_14_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(2),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(3),
      I3 => \genStages[5].genPE[0].P_reg[val]\(3),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_15_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(0),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(1),
      I3 => \genStages[5].genPE[0].P_reg[val]\(1),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_16_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(14),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[5].genPE[0].P_reg[val]\(15),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(15),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_17_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(12),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[5].genPE[0].P_reg[val]\(13),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(13),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_18_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(10),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[5].genPE[0].P_reg[val]\(11),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(11),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_19_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(8),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[5].genPE[0].P_reg[val]\(9),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(9),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_20_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(6),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[5].genPE[0].P_reg[val]\(7),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(7),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_21_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(4),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[5].genPE[0].P_reg[val]\(5),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(5),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_22_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(2),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[5].genPE[0].P_reg[val]\(3),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(3),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_23_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(0),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[5].genPE[0].P_reg[val]\(1),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(1),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_24_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(20),
      I1 => \genStages[5].genPE[0].P_reg[val]\(20),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_3_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(18),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(18),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(19),
      I3 => \genStages[5].genPE[0].P_reg[val]\(19),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_4_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(16),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(16),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(17),
      I3 => \genStages[5].genPE[0].P_reg[val]\(17),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_5_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(20),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(20),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_6_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(18),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(18),
      I2 => \genStages[5].genPE[0].P_reg[val]\(19),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(19),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_7_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(16),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(16),
      I2 => \genStages[5].genPE[0].P_reg[val]\(17),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(17),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_8_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(14),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(15),
      I3 => \genStages[5].genPE[0].P_reg[val]\(15),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_9_n_0\
    );
\genStages[5].genPE[0].Pf_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[op]\,
      Q => \genStages[5].genPE[0].Pf_reg[op_n_0_][0]\,
      R => clear
    );
\genStages[5].genPE[0].Pf_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(10),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][10]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(11),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][11]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(12),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][12]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(13),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][13]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].cmp\,
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][2]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][2]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_genStages[5].genPE[0].Pf_reg[ptr][2]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \genStages[5].genPE[0].cmp\,
      CO(1) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_1_n_6\,
      CO(0) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \genStages[5].genPE[0].Pf[ptr][2]_i_3_n_0\,
      DI(1) => \genStages[5].genPE[0].Pf[ptr][2]_i_4_n_0\,
      DI(0) => \genStages[5].genPE[0].Pf[ptr][2]_i_5_n_0\,
      O(7 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr][2]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \genStages[5].genPE[0].Pf[ptr][2]_i_6_n_0\,
      S(1) => \genStages[5].genPE[0].Pf[ptr][2]_i_7_n_0\,
      S(0) => \genStages[5].genPE[0].Pf[ptr][2]_i_8_n_0\
    );
\genStages[5].genPE[0].Pf_reg[ptr][2]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_0\,
      CO(6) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_1\,
      CO(5) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_2\,
      CO(4) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_3\,
      CO(3) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_4\,
      CO(2) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_5\,
      CO(1) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_6\,
      CO(0) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_7\,
      DI(7) => \genStages[5].genPE[0].Pf[ptr][2]_i_9_n_0\,
      DI(6) => \genStages[5].genPE[0].Pf[ptr][2]_i_10_n_0\,
      DI(5) => \genStages[5].genPE[0].Pf[ptr][2]_i_11_n_0\,
      DI(4) => \genStages[5].genPE[0].Pf[ptr][2]_i_12_n_0\,
      DI(3) => \genStages[5].genPE[0].Pf[ptr][2]_i_13_n_0\,
      DI(2) => \genStages[5].genPE[0].Pf[ptr][2]_i_14_n_0\,
      DI(1) => \genStages[5].genPE[0].Pf[ptr][2]_i_15_n_0\,
      DI(0) => \genStages[5].genPE[0].Pf[ptr][2]_i_16_n_0\,
      O(7 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \genStages[5].genPE[0].Pf[ptr][2]_i_17_n_0\,
      S(6) => \genStages[5].genPE[0].Pf[ptr][2]_i_18_n_0\,
      S(5) => \genStages[5].genPE[0].Pf[ptr][2]_i_19_n_0\,
      S(4) => \genStages[5].genPE[0].Pf[ptr][2]_i_20_n_0\,
      S(3) => \genStages[5].genPE[0].Pf[ptr][2]_i_21_n_0\,
      S(2) => \genStages[5].genPE[0].Pf[ptr][2]_i_22_n_0\,
      S(1) => \genStages[5].genPE[0].Pf[ptr][2]_i_23_n_0\,
      S(0) => \genStages[5].genPE[0].Pf[ptr][2]_i_24_n_0\
    );
\genStages[5].genPE[0].Pf_reg[ptr][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(3),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][3]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(4),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][4]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(5),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][5]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(6),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][6]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(7),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][7]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(8),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][8]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(9),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][9]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"AE3ECE5EEE7F0F9F2FBF50E070009020B141D161F18212A232C252E373039323",
      INIT_01 => X"A838C859E97909992ABA4ADA6AFA8B1BAB3BCB5BEC7C0C9C2CBD4DDD6DFD8D1E",
      INIT_02 => X"A9F33D87D21C66B0FA458FD9236DB8024C96E02B75BF09539EE8327CC6115BA5",
      INIT_03 => X"62ACF7418BD51F6AB4FE4892DD2771BB05509AE42E79C30D57A1EC3680CA145F",
      INIT_04 => X"915E2CF9C794622FFDCA98653300CE9B693604D19E6C3907D4A26F3D0AD8A573",
      INIT_05 => X"E2AF7D4A18E5B3804E1BE9B684511FECB9875422EFBD8A5825F3C08E5B29F6C4",
      INIT_06 => X"C3C4C5C5C6C7C8C8C9CACBCBCCCDCECECFD0D0D1D2D3D3D4D5D6D6D7D8D9D9DA",
      INIT_07 => X"ACACADAEAFAFB0B1B1B2B3B4B4B5B6B7B7B8B9BABABBBCBDBDBEBFBFC0C1C2C2",
      INIT_08 => X"B2C5D8ECFF1226394C6073869AADC0D4E7FA0E2134485B6E8295A8BCCFE2F609",
      INIT_09 => X"475A6E8194A8BBCEE2F5081C2F4256697C90A3B6CADDF004172A3E5164788B9E",
      INIT_0A => X"F80613212F3D4B58667482909EABB9C7D5E3F0FE0C1A283543515F6D7B8896A4",
      INIT_0B => X"3E4C59677583919EACBAC8D6E3F1FF0D1B29364452606E7B8997A5B3C0CEDCEA",
      INIT_0C => X"AB5B0BBC6C1CCD7D2DDE8E3EEF9F4F00B06011C17122D28232E39343F4A45405",
      INIT_0D => X"A05001B16112C27223D38334E49445F5A55606B66717C77828D88939E99A4AFA",
      INIT_0E => X"4A321B03ECD4BDA58E765E472F1800E9D1BAA28B735C442C15FDE6CEB79F8870",
      INIT_0F => X"3B240CF5DDC6AE977F6750382109F2DAC3AB947C644D351E06EFD7C0A8917961",
      INIT_10 => X"36322E2A26221E1B17130F0B0703FFFBF7F4F0ECE8E4E0DCD8D4D0CDC9C5C1BD",
      INIT_11 => X"B3AFABA7A39F9B9794908C8884807C7874706D6965615D5955514D4945423E3A",
      INIT_12 => X"9FEA3580CB1661ADF8438ED9246FBA05509CE7327DC8135EA9F43F8BD6216CB7",
      INIT_13 => X"3C87D21D68B3FE4994E02B76C10C57A2ED3883CF1A65B0FB4691DC2772BE0954",
      INIT_14 => X"ED4195E93D91E63A8EE2368ADE3286DA2F83D72B7FD3277BCF2478CC2074C81C",
      INIT_15 => X"6ABE1266BA0E62B60B5FB3075BAF0357ABFF54A8FC50A4F84CA0F4489DF14599",
      INIT_16 => X"A744E17E1BB855F28F2CC96603A03DDA7714B14EEB8825C25FFC9936D3700DAA",
      INIT_17 => X"07A441DE7B18B552EF8C29C663009D3AD77411AE4BE88522BF5CF99633D06D0A",
      INIT_18 => X"79DC40A3076BCE3296F95DC02488EB4FB2167ADD41A4086CCF3396FA5EC12589",
      INIT_19 => X"0569CC3094F75BBE2286E94DB01478DB3FA3066ACD3195F85CBF2387EA4EB115",
      INIT_1A => X"66533F2B1704F0DCC8B5A18D7966523E2A1703EFDBC8B4A08C7965513D2A1602",
      INIT_1B => X"DFCBB7A3907C6854412D1905F2DECAB6A28F7B6753402C1804F1DDC9B5A28E7A",
      INIT_1C => X"62BD1873CD2883DE3994EF4AA5005BB6106BC6217CD7328DE8439EF954AE0964",
      INIT_1D => X"045FBA1570CB2681DC3792EC47A2FD58B30E69C41F7AD5308AE5409BF651AC07",
      INIT_1E => X"012F5D8CBAE8174573A2D0FE2D5B89B8E61443719FCEFC2A5987B5E412406F9D",
      INIT_1F => X"366493C1EF1E4C7AA9D705346290BFED1B4A78A6D50331608EBCEB194776A4D2",
      INIT_20 => X"EB0B2A496887A7C6E50423436281A0BFDFFE1D3C5B7B9AB9D8F71736557493B3",
      INIT_21 => X"0524446382A1C0E0FF1E3D5C7C9BBAD9F81837567594B4D3F211304F6F8EADCC",
      INIT_22 => X"78BE044A91D71D64AAF0367DC3094F96DC2269AFF53B82C80E549BE1276EB4FA",
      INIT_23 => X"AFF53C82C80E559BE1276EB4FA4187CD135AA0E62C73B9FF458CD2185FA5EB31",
      INIT_24 => X"1D5FA1E32567A9EB2D6FB1F33577B9FB3D7FC1034587C90B4D8FD1135597D91B",
      INIT_25 => X"DE2062A4E6286AABED2F71B3F53779BBFD3F81C3054789CB0D4F91D3155799DB",
      INIT_26 => X"976029F2BB844D15DEA7703902CB945D25EEB7804912DBA46C35FEC7905922EB",
      INIT_27 => X"7B440DD69F6831F9C28B541DE6AF784009D29B642DF6BF875019E2AB743D06CE",
      INIT_28 => X"612FFECC9B693806D5A372400FDDAC7A4917E6B4835120EEBD8B5A28F7C59462",
      INIT_29 => X"915F2EFCCB99683605D3A2703F0DDCAA794716E4B381501EEDBB8A5827F5C492",
      INIT_2A => X"EDC2976C4116EBC0956A3F14E9BD92673C11E6BB90653A0FE4B98E63380DE2B7",
      INIT_2B => X"4D22F7CCA1764B20F5CA9F74491EF3C89D72471CF1C69B70451AEFC4996E4318",
      INIT_2C => X"8D149C24AB33BA42C951D860E86FF77E068D159D24AC33BB42CA51D961E870F7",
      INIT_2D => X"9B22AA32B941C850D75FE76EF67D058C149B23AB32BA41C950D85FE76FF67E05",
      INIT_2E => X"A90056AD045AB1075EB50B62B90F66BC136AC0176EC41B71C81F75CC2379D026",
      INIT_2F => X"D52C82D92F86DD338AE1378EE43B92E83F96EC439AF0479DF44BA1F84FA5FC52",
      INIT_30 => X"C6074889CA0B4B8CCD0E4F90D1125393D4155697D8195A9ADB1C5D9EDF2061A1",
      INIT_31 => X"AAEB2C6DAEEE2F70B1F23374B5F53677B8F93A7BBCFC3D7EBF004182C3044485",
      INIT_32 => X"CAC2BBB3ACA49D968E877F787169625A534B443D352E261F17100901FAF2EBE3",
      INIT_33 => X"B7B0A8A199928B837C746D655E574F484039322A231B140C05FEF6EFE7E0D8D1",
      INIT_34 => X"FF63C82C91F65ABF2388ED51B61A7FE448AD1176DB3FA4086DD2369BFF64C92D",
      INIT_35 => X"6BD03599FE62C72C90F559BE2387EC50B51A7EE347AC1175DA3EA3086CD1359A",
      INIT_36 => X"F33B83CB135BA4EC347CC40C549DE52D75BD054D95DE266EB6FE468ED71F67AF",
      INIT_37 => X"EF377FC70F579FE73078C0085098E02971B9014991D9216AB2FA428AD21A63AB",
      INIT_38 => X"F6A55504B36312C27121D0802FDF8E3EED9C4CFBAB5A0AB96918C87727D68635",
      INIT_39 => X"07B66615C57424D38232E19140F09F4FFEAE5D0DBC6C1BCA7A29D98838E79746",
      INIT_3A => X"03DDB7916B451FF9D3AD87613B15EFC9A37D57310BE5BF99734D2701DBB58F69",
      INIT_3B => X"C49E78522C06E0BA946E4822FCD6B08A643E18F2CCA67F59330DE7C19B754F29",
      INIT_3C => X"5F91C4F6295B8DC0F2245789BCEE205385B7EA1C4F81B3E6184B7DAFE2144679",
      INIT_3D => X"134578AADC0F4174A6D80B3D6FA2D407396B9ED00235679ACCFE316396C8FA2D",
      INIT_3E => X"2503E2C09E7D5B3A18F6D5B391704E2C0BE9C7A68462411FFEDCBA9977553412",
      INIT_3F => X"5A3817F5D3B2906E4D2B09E8C6A483613F1EFCDBB99776543211EFCDAC8A6847",
      INIT_40 => X"9D3BD87613B14FEC8A27C562009D3BD87613B14EEC8927C462FF9D3AD87513B0",
      INIT_41 => X"ED8A28C563009E3CD97714B24FED8A28C563009E3BD97614B14FEC8A27C56200",
      INIT_42 => X"6A56422E1905F1DDC9B5A18D7965513D291501EDD9C5B19D8975614D392511FD",
      INIT_43 => X"EBD7C3AF9B86725E4A36220EFAE6D2BEAA96826E5A46321E0AF6E2CEBAA6927E",
      INIT_44 => X"55381AFDE0C2A5886A4D2F12F5D7BA9C7F6244270AECCFB19477593C1E01E4C6",
      INIT_45 => X"02E4C7A98C6F513416F9DCBEA18466492B0EF1D3B6987B5E402306E8CBAD9073",
      INIT_46 => X"CDAC8C6C4C2B0BEBCAAA8A6A492909E9C8A88867472707E6C6A68565452504E4",
      INIT_47 => X"D6B59575543414F4D3B39372523212F1D1B1917050300FEFCFAF8E6E4E2D0DED",
      INIT_48 => X"ACC0D4E8FC1024384C6074889CB0C4D8EC0014293D5165798DA1B5C9DDF10519",
      INIT_49 => X"2A3F53677B8FA3B7CBDFF3071B2F43576B7F93A7BBCFE3F70B1F34485C708498",
      INIT_4A => X"10467DB4EA21578EC4FB32689FD50C4379B0E61D548AC1F72E659BD2083F76AC",
      INIT_4B => X"3D73AAE1174E84BBF2285F95CC023970A6DD134A81B7EE245B92C8FF356CA3D9",
      INIT_4C => X"ADD0F316395C7FA1C4E70A2D507396B8DBFE2144678AACCFF215385B7EA1C3E6",
      INIT_4D => X"527597BADD002346698CAED1F4173A5D80A2C5E80B2E517496B9DCFF2245688B",
      INIT_4E => X"6DB4FC448CD31B63AAF23A82C91159A0E83078BF074F97DE266EB5FD458DD41C",
      INIT_4F => X"76BD054D95DC246CB3FB438BD21A62A9F13981C81058A0E72F77BE064E96DD25",
      INIT_50 => X"432C14FDE5CDB69E876F57402811F9E1CAB29B836C543C250DF6DEC6AF978068",
      INIT_51 => X"361E07EFD8C0A99179624A331B03ECD4BDA58D765E472F1800E8D1B9A28A725B",
      INIT_52 => X"875421EEBB885522F0BD8A5724F1BE8C5926F3C08D5A28F5C28F5C29F6C4915E",
      INIT_53 => X"E2AF7C4A17E4B17E4B18E5B3804D1AE7B4814F1CE9B683501DEBB885521FECB9",
      INIT_54 => X"CC3FB225970A7DF063D649BC2FA21587FA6DE053C639AC1F920577EA5DD043B6",
      INIT_55 => X"6FE255C83AAD20930679EC5FD245B82A9D1083F669DC4FC235A71A8D0073E659",
      INIT_56 => X"55C83BAE20930679EC5FD245B82A9D1083F669DC4FC134A71A8D0073E658CB3E",
      INIT_57 => X"F96CDF51C437AA1D900376E95BCE41B4279A0D80F265D84BBE31A41789FC6FE2",
      INIT_58 => X"AB0D6FD13394F658BA1C7EE042A40668CA2C8EF052B41678DA3B9DFF61C32587",
      INIT_59 => X"6CCE3092F456B81A7CDE40A20466C82A8CEE4FB11375D7399BFD5FC12385E749",
      INIT_5A => X"70C61B70C51A6FC4196EC4196EC3186DC2176CC1176CC1166BC0156ABF156ABF",
      INIT_5B => X"CD2277CC2277CC2176CB2075CA1F75CA1F74C91E73C81D73C81D72C71C71C61B",
      INIT_5C => X"3D1CFCDBBA9978573615F4D3B29170502F0EEDCCAB8A69482706E5C4A3836241",
      INIT_5D => X"5B3A19F8D7B69675543312F1D0AF8E6D4C2B0AE9C9A88766452403E2C1A07F5E",
      INIT_5E => X"C8CACCCECFD1D3D5D7D9DBDDDFE0E2E4E6E8EAECEEEFF1F3F5F7F9FBFDFE0002",
      INIT_5F => X"8C8E9092939597999B9D9FA1A2A4A6A8AAACAEB0B1B3B5B7B9BBBDBFC0C2C4C6",
      INIT_60 => X"56BF2992FB64CD369F0871DA43AC157EE751BA238CF55EC73099026BD43DA60F",
      INIT_61 => X"349D066FD942AB147DE64FB8218AF35CC52E97016AD33CA50E77E049B21B84ED",
      INIT_62 => X"05B76A1DCF8235E79A4DFFB26517CA7D2FE29547FAAC5F12C4772ADC8F42F4A7",
      INIT_63 => X"B06315C87B2DE09345F8AB5D10C27528DA8D40F2A5580ABD7022D5883AEDA052",
      INIT_64 => X"5E26EFB77F4810D8A16931F9C28A521BE3AB743C04CD955D26EEB67F470FD8A0",
      INIT_65 => X"531CE4AC753D05CE965E27EFB7804810D9A16932FAC28B531BE4AC743D05CD96",
      INIT_66 => X"380BDDB0835628FBCEA1734619ECBE91643709DCAF825427FACD9F724518EABD",
      INIT_67 => X"E0B385582BFED0A376491BEEC19466390CDFB184572AFCCFA275471AEDC09265",
      INIT_68 => X"2B41576C8298AEC4DAF0051B31475D73899EB4CAE0F60C22374D63798FA5BAD0",
      INIT_69 => X"70869BB1C7DDF3091E344A60768CA2B7CDE3F90F253B50667C92A8BED4E9FF15",
      INIT_6A => X"BDC3C9CED4DAE0E5EBF1F7FC02080E13191F252A30363C41474D53585E646A70",
      INIT_6B => X"050B11161C22282D33393F444A50565B61676D72787E84898F959BA0A6ACB2B7",
      INIT_6C => X"90D61C62A8EE347BC1074D93D91F65ABF2387EC40A5096DC2268AFF53B81C70D",
      INIT_6D => X"CC13599FE52B71B7FD438AD0165CA2E82E74BA00478DD3195FA5EB3177BE044A",
      INIT_6E => X"BD742AE0964D03B97026DC9249FFB56C22D88E45FBB1681ED48A41F7AD641AD0",
      INIT_6F => X"F4AA6117CD843AF0A65D13C98036ECA2590FC57C32E89E550BC1782EE49A5107",
      INIT_70 => X"B50454A3F24191E02F7ECE1D6CBB0B5AA9F84897E63585D42372C21160AFFF4E",
      INIT_71 => X"CD1C6CBB0A59A9F84796E63584D32372C11060AFFE4D9DEC3B8ADA2978C71766",
      INIT_72 => X"F6EFE8E1DAD3CCC5BEB7B0A9A29B938C857E777069625B544D463F383129221B",
      INIT_73 => X"D9D2CAC3BCB5AEA7A099928B847D766F686059524B443D362F28211A130C05FD",
      INIT_74 => X"4B3E30221406F9EBDDCFC2B4A6988A7D6F615346382A1C0E01F3E5D7C9BCAEA0",
      INIT_75 => X"04F7E9DBCDBFB2A496887B6D5F514336281A0CFFF1E3D5C7BAAC9E9083756759",
      INIT_76 => X"AE5A07B3600CB96512BE6B18C4711DCA7623CF7C29D5822EDB8734E08D39E693",
      INIT_77 => X"1CC97522CE7B27D4802DD98633DF8C38E5913EEA9744F09D49F6A24FFBA85401",
      INIT_78 => X"56E26FFC8915A22FBC48D562EE7B089521AE3BC854E16EFB8714A12EBA47D461",
      INIT_79 => X"BE4BD764F17E0A9724B13DCA57E370FD8A16A330BD49D663F07C099623AF3CC9",
      INIT_7A => X"49B11982EA52BA228AF25AC22A92FA62CA329A026AD23AA20B73DB43AB137BE3",
      INIT_7B => X"48B01880E850B82088F058C02890F961C931990169D139A10971D941A91179E1",
      INIT_7C => X"E724609CD815518DC905427EBAF6336FABE724609CD814518DC905427EBAF632",
      INIT_7D => X"609DD915518DCA06427EBBF7336FABE824609CD915518DC906427EBAF7336FAB",
      INIT_7E => X"C9F41E49749EC9F41E49749EC9F41E49749EC9F41E49749EC9F41E49749EC9F4",
      INIT_7F => X"749EC9F41E49749EC9F41E49749EC9F41E49749EC9F41E49749EC9F41E49749E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 4) => \genStages[5].genPE[0].P_reg[ptr]\(13 downto 3),
      ADDRARDADDR(3) => \genStages[5].genPE[0].cmp\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000011111111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => \genStages[6].genPE[0].blkThresh.Thresh_reg\(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4E49433E38332E28231D18120D0802FDF7F2ECE7E1DCD7D1CCC6C1BBB6B1ABA6",
      INIT_01 => X"FCF7F1ECE6E1DCD6D1CBC6C0BBB5B0ABA5A09A958F8A857F7A746F69645E5954",
      INIT_02 => X"A49C958D857E766E665F574F48403831292119120A02FBF3EBE3DCD4CCC5BDB5",
      INIT_03 => X"9B938B847C746D655D554E463E372F272018100801F9F1EAE2DAD2CBC3BBB4AC",
      INIT_04 => X"726D68625D58534E48433E39342F29241F1A150F0A0500FBF5F0EBE6E1DBD6D1",
      INIT_05 => X"18130E0904FEF9F4EFEAE4DFDAD5D0CAC5C0BBB6B0ABA6A19C96918C87827C77",
      INIT_06 => X"B1ABA59F99938D87817B756F69635D57514B453F39332D27211B150F0903FDF7",
      INIT_07 => X"716B655F59534D47413B352F29231D17110B05FFF9F3EDE7E1DBD5CFC9C3BDB7",
      INIT_08 => X"65615D5955524E4A46423E3A36322E2A26221F1B17130F0B0703FFFBF7F3EFEC",
      INIT_09 => X"E3DFDBD7D3CFCBC7C3BFBCB8B4B0ACA8A4A09C9894908C8985817D7975716D69",
      INIT_0A => X"B1AEAAA6A29E9A96928E8A86827E7A76726E6A66635F5B57534F4B47433F3B37",
      INIT_0B => X"302C2824201C1814100C080400FCF8F5F1EDE9E5E1DDD9D5D1CDC9C5C1BDB9B5",
      INIT_0C => X"85817D7874706B67635E5A56514D4945403C38332F2B26221E1915110C080400",
      INIT_0D => X"0F0B0702FEFAF5F1EDE8E4E0DBD7D3CECAC6C2BDB9B5B0ACA8A39F9B96928E89",
      INIT_0E => X"EEECEAE8E5E3E1DFDDDBD9D7D5D3D1CECCCAC8C6C4C2C0BEBCB9B7B5B3B1AFAD",
      INIT_0F => X"312F2D2A28262422201E1C1A181613110F0D0B0907050301FFFCFAF8F6F4F2F0",
      INIT_10 => X"87837F7B77736F6B67635F5B57534E4A46423E3A36322E2A26221E1A16120E0A",
      INIT_11 => X"0703FFFBF7F3EFEBE7E3DFDBD7D3CFCBC7C3BFBBB7B3AFABA7A39F9B97938F8B",
      INIT_12 => X"736F6C6864615D5955524E4A47433F3C3834302D2925221E1A16130F0B080400",
      INIT_13 => X"EAE6E2DFDBD7D3D0CCC8C5C1BDBAB6B2AEABA7A3A09C9894918D8986827E7B77",
      INIT_14 => X"837F7A75716C67635E5955504B47423D39342F2B26211D18130F0A0501FCF7F3",
      INIT_15 => X"1914100B0602FDF8F4EFEAE6E1DCD8D3CEC9C5C0BBB7B2ADA9A49F9B96918D88",
      INIT_16 => X"9F9A948F8A847F79746F69645F59544E49443E39332E29231E18130E0803FEF8",
      INIT_17 => X"4C46413B36312B26201B16100B0600FBF5F0EBE5E0DAD5D0CAC5BFBAB5AFAAA5",
      INIT_18 => X"A29C97918C86807B756F6A645F59534E48433D37322C27211B16100A05FFFAF4",
      INIT_19 => X"56504A453F39342E29231D18120D0701FCF6F1EBE5E0DAD4CFC9C4BEB8B3ADA8",
      INIT_1A => X"DAD7D4D1CECBC7C4C1BEBBB8B5B2AFACA9A6A39F9C999693908D8A8784817E7B",
      INIT_1B => X"3C393633302D2A2724211E1B1714110E0B080502FFFCF9F6F3EFECE9E6E3E0DD",
      INIT_1C => X"9D969089827C756E68615A544D474039332C251F18110B04FDF7F0E9E3DCD6CF",
      INIT_1D => X"726B645E57504A433C362F28221B140E0701FAF3EDE6DFD9D2CBC5BEB7B1AAA4",
      INIT_1E => X"201C1814100C090501FDF9F5F2EEEAE6E2DFDBD7D3CFCBC8C4C0BCB8B5B1ADA9",
      INIT_1F => X"9A96928E8A87837F7B7774706C6864605D5955514D4A46423E3A36332F2B2723",
      INIT_20 => X"7F7B76716C67625D58544F4A45403B36312C28231E19140F0A0501FCF7F2EDE8",
      INIT_21 => X"1C17120D0803FEF9F4F0EBE6E1DCD7D2CDC9C4BFBAB5B0ABA6A29D98938E8984",
      INIT_22 => X"BAB4AFA9A39D98928C86817B75706A645E59534D47423C36312B251F1A140E08",
      INIT_23 => X"716B66605A554F49433E38322C27211B16100A04FFF9F3EDE8E2DCD7D1CBC5C0",
      INIT_24 => X"E4DCD4CCC5BDB5ADA69E968E877F776F68605851494139322A221A130B03FBF4",
      INIT_25 => X"DBD4CCC4BCB5ADA59D968E867E776F675F58504841393129221A120A03FBF3EB",
      INIT_26 => X"726F6C6865625F5C5855524F4C4845423F3B3835322F2B2825221E1B1815120E",
      INIT_27 => X"D9D6D3CFCCC9C6C2BFBCB9B6B2AFACA9A6A29F9C9995928F8C8985827F7C7975",
      INIT_28 => X"A7A39E9A96928E8A85817D7975706C6864605B57534F4B46423E3A36312D2925",
      INIT_29 => X"2D2925201C1814100C0703FFFBF7F2EEEAE6E2DDD9D5D1CDC8C4C0BCB8B3AFAB",
      INIT_2A => X"645E58524C463F39332D27211A140E0802FCF5EFE9E3DDD7D0CAC4BEB8B2ABA5",
      INIT_2B => X"2A241D17110B05FFF8F2ECE6E0DAD3CDC7C1BBB5AEA8A29C969089837D77716B",
      INIT_2C => X"B4AFA9A49E99938E88837D78726D67625D57524C47413C36312B26201B15100A",
      INIT_2D => X"635E58534D48423D37322C27211C17110C0601FBF6F0EBE5E0DAD5CFCAC4BFBA",
      INIT_2E => X"C0BBB5AFAAA49E99938D88827C77716B66605A554F49443E38332D27221C1611",
      INIT_2F => X"75706A645F59534E48423D37312C26201B150F0A04FEF9F3EDE8E2DCD7D1CBC6",
      INIT_30 => X"33302C2824211D1915120E0A0603FFFBF7F4F0ECE8E5E1DDD9D6D2CECAC7C3BF",
      INIT_31 => X"ABA7A4A09C9895918D8986827E7A77736F6B6864605C5955514E4A46423F3B37",
      INIT_32 => X"7A7774716E6B6865625F5C595653504D4A4744413E3B3835322F2C2925221F1C",
      INIT_33 => X"DBD8D5D2CFCCC9C6C3C0BDBAB7B4B1AEABA8A5A29F9C9996938F8C898683807D",
      INIT_34 => X"6764605D5955524E4B4743403C3935312E2A27231F1C1815110D0A0602FFFBF8",
      INIT_35 => X"DBD7D4D0CCC9C5C2BEBAB7B3B0ACA8A5A19E9A96938F8C8884817D7A76726F6B",
      INIT_36 => X"13100C080501FDF9F6F2EEEBE7E3DFDCD8D4D1CDC9C5C2BEBAB6B3AFABA8A4A0",
      INIT_37 => X"8A87837F7C7874706D6965625E5A56534F4B4844403C3935312D2A26221F1B17",
      INIT_38 => X"706C68645F5B57524E4A45413D3834302B27231E1A16120D090500FCF8F3EFEB",
      INIT_39 => X"FBF6F2EEE9E5E1DCD8D4CFCBC7C2BEBAB5B1ADA9A4A09C97938F8A86827D7975",
      INIT_3A => X"120B05FFF9F3EDE6E0DAD4CEC8C2BBB5AFA9A39D97908A847E78726C655F5953",
      INIT_3B => X"D6D0CAC4BEB8B1ABA59F99938C86807A746E68615B554F49433D36302A241E18",
      INIT_3C => X"4C47423D39342F2A25211C17120D0904FFFAF5F1ECE7E2DDD9D4CFCAC5C1BCB7",
      INIT_3D => X"E6E1DCD7D2CEC9C4BFBAB6B1ACA7A29E99948F8A86817C77726D69645F5A5551",
      INIT_3E => X"DBD5CEC8C2BCB6B0AAA39D97918B857F79726C66605A544E47413B352F29231D",
      INIT_3F => X"9F99938C86807A746E68625B554F49433D37302A241E18120C06FFF9F3EDE7E1",
      INIT_40 => X"F7F4F0EDEAE6E3DFDCD9D5D2CFCBC8C4C1BEBAB7B3B0ADA9A6A29F9C9895928E",
      INIT_41 => X"63605D5956534F4C4845423E3B3734312D2A2723201C1916120F0B080501FEFB",
      INIT_42 => X"AAA49E98928C857F79736D67615B554F49433D36302A241E18120C0600FAF4ED",
      INIT_43 => X"6C66605A544E48423C36302A231D17110B05FFF9F3EDE7E1DBD4CEC8C2BCB6B0",
      INIT_44 => X"CCC9C6C2BFBCB9B6B3B0ADAAA6A3A09D9A9794918E8A8784817E7B7875726E6B",
      INIT_45 => X"302C292623201D1A1713100D0A070401FEFBF7F4F1EEEBE8E5E2DFDBD8D5D2CF",
      INIT_46 => X"A39B938B837B736A625A524A423A32292119110901F9F1E8E0D8D0C8C0B8B0A7",
      INIT_47 => X"A79F978F877F776E665E564E463E362D251D150D05FDF5ECE4DCD4CCC4BCB4AB",
      INIT_48 => X"332B231B130C04FCF4ECE4DCD4CCC4BCB4ADA59D958D857D756D655D554D463E",
      INIT_49 => X"31292119110901F9F1E9E1DAD2CAC2BAB2AAA29A928A827A736B635B534B433B",
      INIT_4A => X"A09C9894908D8985817D7A76726E6B67635F5B5854504C4845413D3936322E2A",
      INIT_4B => X"1915110D0A0602FEFAF7F3EFEBE8E4E0DCD8D5D1CDC9C5C2BEBAB6B2AFABA7A3",
      INIT_4C => X"7A76726F6B67635F5B5754504C4844403C3835312D2925211D1A16120E0A0602",
      INIT_4D => X"F6F2EEEAE6E3DFDBD7D3CFCBC7C4C0BCB8B4B0ACA9A5A19D9995918D8A86827E",
      INIT_4E => X"979089837C756F68615A544D464039322B251E17110A03FCF6EFE8E1DBD4CDC7",
      INIT_4F => X"6E67615A534C463F38312B241D17100902FCF5EEE8E1DAD3CDC6BFB9B2ABA49E",
      INIT_50 => X"7F79736C66605A544E48423C363029231D17110B05FFF9F3EDE6E0DAD4CEC8C2",
      INIT_51 => X"423C362F29231D17110B05FFF9F3ECE6E0DAD4CEC8C2BCB6B0A9A39D97918B85",
      INIT_52 => X"150F0902FCF6F0EAE3DDD7D1CBC4BEB8B2ACA59F99938D86807A746E67615B55",
      INIT_53 => X"DBD5CFC9C3BCB6B0AAA49D97918B857E78726C665F59534D47403A342E28211B",
      INIT_54 => X"ECE9E5E2DEDBD7D3D0CCC9C5C2BEBBB7B3B0ACA9A5A29E9B9794908C8985827E",
      INIT_55 => X"5E5A5753504C4945423E3A3733302C2925221E1A1713100C090502FEFBF7F3F0",
      INIT_56 => X"9794928F8D8A888582807D7B787673716E6B696664615F5C5A5755524F4D4A48",
      INIT_57 => X"E8E6E3E1DEDCD9D7D4D2CFCCCAC7C5C2C0BDBBB8B5B3B0AEABA9A6A4A19E9C99",
      INIT_58 => X"BCB5ADA59E968E877F7870686159524A423B332B241C150D05FEF6EEE7DFD8D0",
      INIT_59 => X"B0A8A199918A827B736B645C554D453E362E271F18100801F9F1EAE2DBD3CBC4",
      INIT_5A => X"918D8A86827F7B7774706C6965615E5A56534F4B4844403D3935322E2A27231F",
      INIT_5B => X"0603FFFBF8F4F0EDE9E5E2DEDAD7D3CFCCC8C4C1BDB9B6B2AEABA7A3A09C9895",
      INIT_5C => X"B6B1ABA6A19C97928D88827D78736E69645F59544F4A45403B36302B26211C17",
      INIT_5D => X"5A55504A45403B36312C27211C17120D0803FEF8F3EEE9E4DFDAD5CFCAC5C0BB",
      INIT_5E => X"8E8A86827E7A76726E6A66625E5A56524E4A46423E3A36322E2A26221E1A1713",
      INIT_5F => X"0E0A0602FEFAF6F2EEEAE6E2DEDAD6D2CECAC6C2BEBAB6B2AEAAA6A29E9A9692",
      INIT_60 => X"B1ADAAA6A29F9B9894918D8986827F7B7774706D6965625E5B5754504C494542",
      INIT_61 => X"24201D1915120E0B070300FCF9F5F1EEEAE7E3E0DCD8D5D1CECAC6C3BFBCB8B4",
      INIT_62 => X"8F878079716A635B544D453E373028211A120B04FCF5EEE7DFD8D1C9C2BBB3AC",
      INIT_63 => X"78716A625B544C453E362F282119120B03FCF5EDE6DFD8D0C9C2BAB3ACA49D96",
      INIT_64 => X"C4BEB7B1ABA59F98928C867F79736D67605A544E48413B352F28221C16100903",
      INIT_65 => X"8B857E78726C665F59534D46403A342E27211B150E0802FCF6EFE9E3DDD7D0CA",
      INIT_66 => X"36332F2C2926231F1C191613100C09060300FDF9F6F3F0EDE9E6E3E0DDDAD6D3",
      INIT_67 => X"9B9895928F8B8885827F7C7875726F6C6965625F5C5955524F4C4946423F3C39",
      INIT_68 => X"87827D78736E69645F5A56514C47423D38332E29241F1B16110C0702FDF8F3EE",
      INIT_69 => X"241F1A15100B0602FDF8F3EEE9E4DFDAD5D0CBC7C2BDB8B3AEA9A49F9A95908C",
      INIT_6A => X"A6A19C97928D88837E79746F6B66615C57524D48433E39342F2A25201B16110C",
      INIT_6B => X"46413C37322D28231E19140F0A0500FBF6F1ECE7E2DDD8D3CEC9C4BFBAB5B0AB",
      INIT_6C => X"97918C86807A756F69645E58524D47413B36302A251F19130E0802FCF7F1EBE6",
      INIT_6D => X"4E49433D37322C26201B150F0A04FEF8F3EDE7E2DCD6D0CBC5BFB9B4AEA8A39D",
      INIT_6E => X"B2ABA49C958E877F787169625B534C453E362F282019120B03FCF5EDE6DFD8D0",
      INIT_6F => X"9B948D867E777068615A534B443D352E272018110A02FBF4EDE5DED7CFC8C1BA",
      INIT_70 => X"312F2C292624211E1C191614110E0C09060301FEFBF9F6F3F1EEEBE9E6E3E0DE",
      INIT_71 => X"8785827F7D7A7774726F6C6A6764625F5C5A5754514F4C494744413F3C393734",
      INIT_72 => X"7F7B77736F6B67635F5B57534F4B47433F3B37332F2B27231F1B17130F0B0703",
      INIT_73 => X"00FCF8F4F0ECE8E4E0DCD8D4D0CCC8C4C0BCB8B4B0ACA8A4A09C9894908C8883",
      INIT_74 => X"3A3734312E2B2724211E1B1815120F0C09060300FDFAF7F4F1EDEAE7E4E1DEDB",
      INIT_75 => X"9C9895928F8C898683807D7A7774716E6B6865615E5B5855524F4C494643403D",
      INIT_76 => X"B9B5B1ACA8A49F9B97928E8A85817D7874706B67635E5A56514D4944403C3733",
      INIT_77 => X"443F3B37322E2A25211D1814100B0703FEFAF6F1EDE9E4E0DCD7D3CFCAC6C2BE",
      INIT_78 => X"C6C0BBB5B0ABA5A09A958F8A847F7A746F69645E59534E48433E38332D28221D",
      INIT_79 => X"746F69645E59544E49433E38332D28221D18120D0702FCF7F1ECE7E1DCD6D1CB",
      INIT_7A => X"AAA49F99938E88837D77726C67615B56504B45403A342F29241E18130D0802FC",
      INIT_7B => X"5D57524C46413B36302A251F1A140E0903FEF8F3EDE7E2DCD7D1CBC6C0BBB5AF",
      INIT_7C => X"97938E8984807B76716D68635E5955504B46423D38332F2A25201C17120D0804",
      INIT_7D => X"302B26221D18130F0A0500FBF7F2EDE8E4DFDAD5D1CCC7C2BEB9B4AFAAA6A19C",
      INIT_7E => X"7C7875716D6965615E5A56524E4A47433F3B3733302C2824201C1915110D0905",
      INIT_7F => X"F7F3EFEBE8E4E0DCD8D4D1CDC9C5C1BDBAB6B2AEAAA6A39F9B97938F8C888480",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 4) => \genStages[5].genPE[0].P_reg[ptr]\(13 downto 3),
      ADDRARDADDR(3) => \genStages[5].genPE[0].cmp\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000011111111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => \genStages[6].genPE[0].blkThresh.Thresh_reg\(15 downto 8),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"000000000000000000000000000000000000000000001F1F1F1F1F1F1F1F1F1F",
      INIT_03 => X"0101010101010101010101010101010101010101010000000000000000000000",
      INIT_04 => X"00000000000000000000000000000000000000000000001F1F1F1F1F1F1F1F1F",
      INIT_05 => X"0101010101000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000001F1F",
      INIT_07 => X"0101010101010101010101010101010101010100000000000000000000000000",
      INIT_08 => X"00000000000000000000000000000000000000000000000000001F1F1F1F1F1F",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0101010101010101010101010100000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0101010100000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_0F => X"0000000000000000000000000000000000000000000000001F1F1F1F1F1F1F1F",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0101000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"00000000000000000000000000000000000000000000000000000000001F1F1F",
      INIT_15 => X"0101010101010000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000001F1F",
      INIT_17 => X"0101010101010101010101010101010000000000000000000000000000000000",
      INIT_18 => X"00000000000000000000000000000000000000000000000000000000001F1F1F",
      INIT_19 => X"0101010101010101010101010101010100000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0101010101010101010101010101010101010101000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000001F1F1F1F1F1F1F1F",
      INIT_1D => X"0101010101010101010101010101010101010000000000000000000000000000",
      INIT_1E => X"0000000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000001F1F1F1F1F",
      INIT_21 => X"0101010101010000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0101010101010101010101010101010101010101000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000001F1F",
      INIT_25 => X"0101010101010101010101010101010101010101010101010101010101000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0101010101010101010101000000000000000000000000000000000000000000",
      INIT_2A => X"00000000000000000000000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_2B => X"0101010101010100000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0101010101010101010101010101010101010100000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0101010101010101010101010101010101010101010000000000000000000000",
      INIT_30 => X"00000000000000000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"00000000000000000000000000000000000000000000000000000000001F1F1F",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000001F1F1F1F1F",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0101010000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_3C => X"000000000000000000000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0101010101010101010101010101010101010101010101010101000000000000",
      INIT_40 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000001F1F",
      INIT_42 => X"00000000000000000000000000000000000000000000000000000000001F1F1F",
      INIT_43 => X"0101010101010101010101010101010101010000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0101010101010101010101010101010100000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000001F1F1F1F1F1F1F1F1F1F1F",
      INIT_47 => X"0101010101010101010101010101010101010101010000000000000000000000",
      INIT_48 => X"0101010101010100000000000000000000000000000000000000000000000000",
      INIT_49 => X"0202020202020201010101010101010101010101010101010101010101010101",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0101010101010100000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"00000000000000000000000000000000000000000000001F1F1F1F1F1F1F1F1F",
      INIT_4F => X"0101010101010101010101010101010101000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000001F1F1F1F1F1F1F1F1F1F1F",
      INIT_51 => X"0101010101010101010101000000000000000000000000000000000000000000",
      INIT_52 => X"000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000001F1F1F1F1F",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"000000000000000000000000000000000000000000000000001F1F1F1F1F1F1F",
      INIT_59 => X"0101010101010101010101010101010101010101010101010000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0101000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0101010101010101010101010101010101010000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0101010100000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0101010101010101010101000000000000000000000000000000000000000000",
      INIT_62 => X"00000000000000000000000000000000000000001F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_63 => X"0101010101010101010101010101010101000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0101010101010101010101010101010101010101010101000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"000000000000000000000000000000000000000000000000000000001F1F1F1F",
      INIT_69 => X"0101010101010101000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0101010101010101010101010101010000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000001F1F1F1F1F",
      INIT_6D => X"0101010101010101010101010101000000000000000000000000000000000000",
      INIT_6E => X"000000000000000000000000000000000000000000000000001F1F1F1F1F1F1F",
      INIT_6F => X"0101010101010101010101010101010101010101010100000000000000000000",
      INIT_70 => X"000000000000000000000000000000000000001F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0100000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"00000000000000000000000000000000000000001F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0101010101010101010101010101010100000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0101010101010101010101010101010101010101010100000000000000000000",
      INIT_7A => X"000000000000000000000000000000000000000000000000000000000000001F",
      INIT_7B => X"0101010101010101010101010101010101000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0101010101010101010101000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 4) => \genStages[5].genPE[0].P_reg[ptr]\(13 downto 3),
      ADDRARDADDR(3) => \genStages[5].genPE[0].cmp\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000000011111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 5) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTADOUT_UNCONNECTED\(31 downto 5),
      DOUTADOUT(4 downto 0) => \genStages[6].genPE[0].blkThresh.Thresh_reg\(20 downto 16),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_2_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[5].genPE[0].Pf_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(0),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(0),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(10),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(10),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(11),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(11),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(12),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(12),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(13),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(13),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(14),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(14),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(15),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(15),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(16),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(16),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(17),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(17),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(18),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(18),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(19),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(19),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(1),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(1),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(20),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(20),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(2),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(2),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(3),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(3),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(4),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(4),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(5),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(5),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(6),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(6),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(7),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(7),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(8),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(8),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(9),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(9),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[op_n_0_][0]\,
      Q => \genStages[6].genPE[0].P_reg[op]\,
      R => clear
    );
\genStages[6].genPE[0].P_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][10]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(10),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][11]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(11),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][12]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(12),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][13]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(13),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][2]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(2),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][3]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(3),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][4]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(4),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][5]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(5),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][6]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(6),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][7]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(7),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][8]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(8),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][9]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(9),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(0),
      Q => \genStages[6].genPE[0].P_reg[val]\(0),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(10),
      Q => \genStages[6].genPE[0].P_reg[val]\(10),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(11),
      Q => \genStages[6].genPE[0].P_reg[val]\(11),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(12),
      Q => \genStages[6].genPE[0].P_reg[val]\(12),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(13),
      Q => \genStages[6].genPE[0].P_reg[val]\(13),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(14),
      Q => \genStages[6].genPE[0].P_reg[val]\(14),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(15),
      Q => \genStages[6].genPE[0].P_reg[val]\(15),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(16),
      Q => \genStages[6].genPE[0].P_reg[val]\(16),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(17),
      Q => \genStages[6].genPE[0].P_reg[val]\(17),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(18),
      Q => \genStages[6].genPE[0].P_reg[val]\(18),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(19),
      Q => \genStages[6].genPE[0].P_reg[val]\(19),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(1),
      Q => \genStages[6].genPE[0].P_reg[val]\(1),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(20),
      Q => \genStages[6].genPE[0].P_reg[val]\(20),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(2),
      Q => \genStages[6].genPE[0].P_reg[val]\(2),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(3),
      Q => \genStages[6].genPE[0].P_reg[val]\(3),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(4),
      Q => \genStages[6].genPE[0].P_reg[val]\(4),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(5),
      Q => \genStages[6].genPE[0].P_reg[val]\(5),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(6),
      Q => \genStages[6].genPE[0].P_reg[val]\(6),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(7),
      Q => \genStages[6].genPE[0].P_reg[val]\(7),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(8),
      Q => \genStages[6].genPE[0].P_reg[val]\(8),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(9),
      Q => \genStages[6].genPE[0].P_reg[val]\(9),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[op]\,
      Q => \genStages[6].genPE[0].Pf_reg[op_n_0_][0]\,
      R => clear
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2A2A2A2A3B3B3B3B3B3C4C4C4C4C4C4D5D5D5D5D5D6E6E6E6E6E6F7F7F7F7F7",
      INIT_01 => X"4C4C4C5D5D5D5D5D5E6E6E6E6E6E7F7F7F7F7F708080808080819191919191A2",
      INIT_02 => X"6B05B05AF49E38E38D27C16C16B05AF49F49E38D27C27C16B05AF5AF49E38D28",
      INIT_03 => X"05AF49E39E38D27C16C16B05AF49F49E38D27C27C16B05AF5AF49E38D28D27C1",
      INIT_04 => X"E4B29F6D4A18E5C3907E4B29F6D4A18E5C3907E4B29F6D3A18E5C3907E4B29F6",
      INIT_05 => X"F5C3A07E4B29F6D4A18F5C3907E4B29F6D4A18F5C3907E4B29F6D4A18F5C3907",
      INIT_06 => X"334445566677788999AAABBBCCDDDEEEFF0001112223344455566777888999AA",
      INIT_07 => X"BCCCDDEEEFFF001112223334455566677888999AABBBCCCDDDEEFFF000112223",
      INIT_08 => X"D60A3D70A4D71A4E71B4E81B5E82B5F82C5F92C6F93C6093D60A3D70A4D71A4E",
      INIT_09 => X"2C6F93C6093D60A3D70A4D71A4E71B4E81B5E82B5F82C5F92C6F93C6093C6093",
      INIT_0A => X"4B2907E5C2907E5C3A18E5C3A18F6D4A18F6D4B29F6D4B2907E5B2907E5C3A17",
      INIT_0B => X"A18F6D4B18F6D4B2907D4B2907E5C3907E5C3A18F5C3A18F6D4B18F6D4B2906D",
      INIT_0C => X"E7F7F7F808080919191A2A2A2B3B3B3C4C4C4D5D5D5E6E6E6F7F7F7080808191",
      INIT_0D => X"4C4C5D5D5D6E6E6E7F7F7F80808091919192A2A2A3B3B3B4C4C4C5D5D5D6E6E6",
      INIT_0E => X"048C159D26AE37BF38C049D15AE26AF37B048C059D16AE27BF37C048D159E26A",
      INIT_0F => X"15AE26BF37B048C159D26AE27BF38C049D159E26AF37BF48C059D16AE26BF37C",
      INIT_10 => X"7531FDB97531FDCA86420ECA86420ECA86531FDB97531FDB97531FECA86420EC",
      INIT_11 => X"420ECA86420ECA86531FDB97531FDB97531FDCA86420ECA86420ECA86531FDB9",
      INIT_12 => X"C27D28D38E49F4AF5A05B16C17C27D38E39E49F4A05B06B16C27D28D38E39F4A",
      INIT_13 => X"9E49F5A05B06B17C27D28D38E49F4AF5A06B16C17C27D38E39E49F5A05B06B16",
      INIT_14 => X"82C60A4E82C61B5F93D71B5F93D71B50A4E82C60A4E82C60A4E93D71B5F93D71",
      INIT_15 => X"5F93D71B5F93D71B50A4E82C60A4E82C60A4F93D71B5F93D71B5F93D82C60A4E",
      INIT_16 => X"0EDBA875421FECB9865320FDCA9764310EDBA875421FECB9865320FDCA976431",
      INIT_17 => X"0EDBA875421FECB9865320FDCA9764310EDBA875421FECB9865320FDCA976431",
      INIT_18 => X"023579BCE024579BDE024679BDF024689BDF13468ACDF13568ACEF13578ACE01",
      INIT_19 => X"CE023579BCE024679BDF024689BDF12468ABDF13468ACDF13568ACE013579ACE",
      INIT_1A => X"B18E4A06C29F5B17D3A06C28E4B17D39F5C28E4A06D39F5B17D4A06C28E5B17D",
      INIT_1B => X"4A06C28E4B17D39F5C28E4A06D39F5B17E4A06C28F5B17D3906C28E4A07D39F5",
      INIT_1C => X"B9631EC9742FDA7520DB8631EC9641FCA7520DB8530EB9641FC9742FDA8530EB",
      INIT_1D => X"EB9631EC9742FDA8520DB8631EC9741FCA7520DB8530EB9641FCA742FDA8530E",
      INIT_1E => X"5C3B2907E6D4B2918F6D4B3A18F6E5C3A1907E5C4B2907F6D4B2A18F6D5C3A18",
      INIT_1F => X"A2907E5D4B2908F6D4B3A18F6E5C3A1907E5C4B2907F6D4B2A18F6D5C3A1807E",
      INIT_20 => X"43322211000FFEEEDDCCCBBAAA9988877666554443322211000FFEEEDDCCCBBA",
      INIT_21 => X"DDDCCBBBAA9998877766555443332211100FFFEEDDDCCBBBAA99988776665544",
      INIT_22 => X"69CF369CF259CF258BF258BE148BE147AE147AD047AD0369D0369CF369CF258C",
      INIT_23 => X"D147AD037AD0369C0369CF269CF258BF258BE158BE147BE147AD047AD036AD03",
      INIT_24 => X"DEF0123456789ABCDEF0123456789ABCDEF01123456789ABCDEF0123456789AB",
      INIT_25 => X"DEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABC",
      INIT_26 => X"5AE27B049D26AF38C159E27B049D16AF38C059E27B048D16AF38C059E27BF48D",
      INIT_27 => X"9D26BF48D15AE37C059D26BF48C15AE37C049D26BF38C15AE37B049D26AF38C1",
      INIT_28 => X"D4C3A1907E6D4B3A1807E5D4B3A1807E5D4B2A18F7E5C4B2918F6E5C3B2908F6",
      INIT_29 => X"D4C3A1907E6D4B3A1807E5D4B2A18F7E5C4B2918F6E5C3B2908F6D5C3A2907F6",
      INIT_2A => X"72C71C61B60B50A5FA4F94E93E83D82D72C71C61B60B50A5FA4F94E93E83D82D",
      INIT_2B => X"72C71C61B60B50A5FA4F94E93E83D82D72C71C61B60B50A5FA4F94E93E83D82D",
      INIT_2C => X"BF36AE259D158C047BF37AE26AD159C048CF37BE26AE159D048C037BF36AE259",
      INIT_2D => X"9D148C037BF36AE259D158C048BF37AE26AD159C048CF37BE26AE159D148C037",
      INIT_2E => X"3FA51C73E950B62D84FA61C83EA50B72D94FB61D83FA51C72E940B62D84FA61C",
      INIT_2F => X"FB61D83EA50C72E940B62D84FA51C73E950B72D94FA61C83EA50C72E94FB61D8",
      INIT_30 => X"667788999AABBCCDDDEEFF00111223344455667788899AABBCCCDDEEFF000112",
      INIT_31 => X"AABBCCCDDEEFF00011223334455667778899AABBBCCDDEEEFF00112223344556",
      INIT_32 => X"B840D951EA63FB740C951EA62FB740C851DA62EB730C841D962EA73FC840D952",
      INIT_33 => X"952EA63FB840C951EA62FB740C851DA62FB730C851D962EB73FC841D952EA73F",
      INIT_34 => X"58ACF1368ACF1368ADF1368ADF1468ADF1468BDF1468BDF2468BDF2469BDF246",
      INIT_35 => X"2579BE02579CE02579CE03579CE0357ACE0357ACE1357ACE1358ACE1358ACF13",
      INIT_36 => X"159D159D159D26AE26AE26AE26AF37BF37BF37BF37C048C048C048C049D159D1",
      INIT_37 => X"D159D159D159D159E26AE26AE26AE26BF37BF37BF37BF38C048C048C048C059D",
      INIT_38 => X"A19190808F7F7E6E5D5D4C4C3B3B2A2919180807F7E6E6D5D5C4C4B3B2A2A191",
      INIT_39 => X"B3A2A29191808F7F7E6E6D5D4C4C3B3B2A2A19180807F7F6E6E5D5C4C4B3B3A2",
      INIT_3A => X"DA741EB852FC9630DA741EB852FC9630DA741EB741EB852FC9630DA741EB852F",
      INIT_3B => X"DA741EB852FC9630DA741EB852FC9630DA741EB852FC9630DA741EB852FC9630",
      INIT_3C => X"2C5E70A3C5E81A3C5F81A3D6F81B4D6F92B4D6092B4E7092C5E70A3C5E71A3C5",
      INIT_3D => X"6F92B4D7092B5E7093C5E70A3C5E81A3C6F81A4D6F81B4D6F92B4D7092B4E709",
      INIT_3E => X"DDCBA998765443210FFEDCBBA987665432110FEDDCBA988765433210FFEDCBAA",
      INIT_3F => X"2110FEDCCBA988765433210FEEDCBAA987655432100FEDCCBA987765432210FE",
      INIT_40 => X"654210FDCBA87653210EDCB987643210EDCB98764321FEDCA98754320FEDCA98",
      INIT_41 => X"64321FEDCA98754320FEDBA98654310FEDBA98654310FECBA97654210FDCBA97",
      INIT_42 => X"F5B17D39E4A06C28E4A06C28E4A06C28E4A06C28E4A06C28E4A06C28E4A06C28",
      INIT_43 => X"06C28E4A06B17D39F5B17D39F5B17D39F5B17D39F5B17D39F5B17D39F5B17D39",
      INIT_44 => X"DEF1234678ABCEF02345789BCDF01345689ACDE01245679ABDEF1235678ABCEF",
      INIT_45 => X"9ACDEF1235679ABDEF0234678ABCEF01345789BCDF01245689ACDE01235679AB",
      INIT_46 => X"55444444433333333222222211111110000000FFFFFFFFEEEEEEEDDDDDDDCCCC",
      INIT_47 => X"EDDDDDDDCCCCCCCCBBBBBBBAAAAAAA9999999888888877777777666666655555",
      INIT_48 => X"71B5F93D71B5F93D71B5F93D71B5F93D71B5F94E82C60A4E82C60A4E82C60A4E",
      INIT_49 => X"5FA4E82C60A4E82C60A4E82C60A4E82C60A4E82C60A4E82C60A4F93D71B5F93D",
      INIT_4A => X"2D94FB61C83EA50C72D94FB61D83EA50C72D94FB61D83EA50C72E94FB61D83EA",
      INIT_4B => X"FA61C83E950B72D94FA61C83EA50B72D94FA61C83EA50B72D94FB61C83EA50C7",
      INIT_4C => X"5689ACDF0234679ACDF0134679ABDE0134578ABDEF124578ABCEF1245689BCEF",
      INIT_4D => X"9ACDF0234679ACDE0134679ABDE0134578ABDEF1245789BCEF1245689BCEF023",
      INIT_4E => X"BF26AE26AE159D159C048C047BF37BF26AE26AD159D158C048C037BF37BE26AE",
      INIT_4F => X"48BF37BF37AE26AE259D159D048C048BF37BF36AE26AE159D159C048C047BF37",
      INIT_50 => X"9D26AE27BF37C048C159D26AE27BF37C048C159D16AE26BF37B048C159D16AE2",
      INIT_51 => X"C049D159E26AE37BF38C049D159E26AE37BF38C048D159D26AE27BF38C048D15",
      INIT_52 => X"3A07E4B18E5C29F6C3907D4A17E5B28F5C3906D3A17E4B18F5C29F6D3A07D4B1",
      INIT_53 => X"F5C3906D3A17E4B18E5C29F6C3A07D4A18E5B28F6C3906D4A17E4B28F5C2906D",
      INIT_54 => X"F92B5E81B4E71A3D6093C6F92B5E81B4E71A3D6093C6F92B5E81B4E71A3D6093",
      INIT_55 => X"2C5E81B4E71A4D6093C6F92C5E81B4E71A4D6093C6F92C5E81B4E71A3D6093C6",
      INIT_56 => X"82B5E71A4D70A3C6F92C5E81B4E71A3D6093C6F82B5E81A4D70A3D6F92C5F81B",
      INIT_57 => X"C6F82B5E81B4D70A3D6F92C5F82B4E71A4D6093C6F92B5E81B4E70A3D6092C5F",
      INIT_58 => X"23456789ABCDEF0123456789ABCDEFF0123456789ABCDEF0123456789ABCDEF0",
      INIT_59 => X"456789ABCDEF01223456789ABCDEF0123456789ABCDEF01234567899ABCDEF01",
      INIT_5A => X"B60B50B50A5FA4F94F94E93E83E83D82D72D72C71C61B61B60B50A50A5FA4F94",
      INIT_5B => X"82D72D72C71C61C61B60B50B50A5FA4FA4F94E93E83E83D82D72D72C71C61C61",
      INIT_5C => X"65544332211100FFEEDDCCBBBAA998877665544433221100FFEEEDDCCBBAA998",
      INIT_5D => X"332211100FFEEDDCCBBBAA998877665554433221100FFEEEDDCCBBAA99888776",
      INIT_5E => X"889ABCDEF01234567789ABCDEF01234566789ABCDEF01234566789ABCDEF0123",
      INIT_5F => X"BCDEF0123456789AABCDEF01234567899ABCDEF01234567889ABCDEF01234567",
      INIT_60 => X"C15AE37C059E37C059E27B049D27B049D26BF48D16BF48D16AF38C15AF38C15A",
      INIT_61 => X"AF38C15AE37C059E37C059E27B049D27B049D26BF48D16BF48D16AF38C15AF38",
      INIT_62 => X"81B4D7093C5F81B4D7093C5F81B4D7093C5F81B4D6092C5E81A4D6092C5E81A4",
      INIT_63 => X"3D6F92B5E71A3D6F92B5E71A3C6F82B4E70A3C6F82B4E70A3C6F82B4E70A3C6F",
      INIT_64 => X"C048C159D15AE26AE37BF37C048C059D159E26AE27BF37B048C049D159D26AE2",
      INIT_65 => X"15AE26AE37BF37C048C059D159E26AE27BF37B048C048D159D16AE26AF37BF38",
      INIT_66 => X"3C6F92B5E71A4D6092C5F81B4D70A3C6F92B5E71A4D6092C5F81B4D70A3C6F82",
      INIT_67 => X"B4E71A3D6F92C5E81A4D7093C5F82B4E70A3D6F92B5E81A4D6093C5F81B4E70A",
      INIT_68 => X"50B61C72D83E93E94FA50B61C72C72D83E94FA50A50B61C72D83E93E94FA50B6",
      INIT_69 => X"A50B61C72D72D83E94FA50B50B61C72D83E94E94FA50B61C72C72D83E94FA50B",
      INIT_6A => X"CF147AD0368BE147ADF258BE1479CF258BE0369CF257AD0369CE147AD0358BE1",
      INIT_6B => X"469CF258BD0369CF257AD0369CE147AD0358BE147ACF258BE1369CF258AD0369",
      INIT_6C => X"E147BE147AD0369CF258BE158BE147AD0369CF258BF258BE147AD0369CF259CF",
      INIT_6D => X"BE147AD0369D0369CF258BE147AD037AD0369CF258BE147AD147AD0369CF258B",
      INIT_6E => X"0B61C73E94FA51C72D83FA50B61D83E94FB61C72D94FA50B72D83E950B61C73E",
      INIT_6F => X"72D83E950B61C73E94FA51C72D83FA50B61D83E94FB61C72D94FA50B72D83E95",
      INIT_70 => X"191807F7E6E5D4C4B3B2A191808F7E6E5D5C4B3B2A291808F7F6E5D5C4C3B2A2",
      INIT_71 => X"9190807F6E6D5D4C3B3A2A190807F7E6D5D4C4B3A2A191807F7E6D5D4C4B3A2A",
      INIT_72 => X"851EA73FC851EA730C952EA730C952EB740D952EB740D962FB740D962FB841DA",
      INIT_73 => X"A730C952EB730C952EB740D962EB740D962FB841D962FB841DA63FC841DA63FC",
      INIT_74 => X"F81A3C5F81A3C5E71A3C5E7093C5E7092B5E7092B4D7092B4D6F92B4D6F81A4D",
      INIT_75 => X"81A3C5E81A3C5E70A3C5E7092C5E7092B4E7092B4D6092B4D6F82B4D6F81A3D6",
      INIT_76 => X"29F5B28E5B17E4A17D3A06C39F6C28F5B18E4B17D4A06D3906C29F5B28E5B17E",
      INIT_77 => X"17D4A06D3906C29F5C28E5B17E4A17D3A06C39F6C28F5B18E4B17D4A06D3906C",
      INIT_78 => X"29F5C29F5C28F5C28F5B28F5B28E5B28E5B18E4B18E4B17E4B17E4A17E4A17D4",
      INIT_79 => X"B17E4B17E4A17D4A17D4A07D4A07D3A07D3A06D3906D3906C3906C39F6C39F6C",
      INIT_7A => X"F37BF37C048C048C048C048C048C048C048C048C048C048C159D159D159D159D",
      INIT_7B => X"E26AE26AE26AE26AE26AE26AE26AE37BF37BF37BF37BF37BF37BF37BF37BF37B",
      INIT_7C => X"87531FDB976420ECA86531FDB975420ECA86431FDB975320ECA86421FDB97531",
      INIT_7D => X"1FDCA86420ECB97531FDBA86420ECA97531FDB986420ECA97531FDB986420ECA",
      INIT_7E => X"E49E49E49E49E49E49E49E49E49E49E49E49E49E49E49E49E49E49E49E49E49E",
      INIT_7F => X"9E49E49E49E49E49E49E49E49E49E49E49E49E49E49E49E49E49E49E49E49E49",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => \genStages[6].genPE[0].P_reg[ptr]\(13 downto 2),
      ADDRARDADDR(2) => \genStages[6].genPE[0].cmp\,
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000000001111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 4) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTADOUT_UNCONNECTED\(31 downto 4),
      DOUTADOUT(3 downto 0) => \genStages[7].genPE[0].blkThresh.Thresh_reg\(3 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \genStages[6].genPE[0].cmp\,
      CO(1) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_1_n_6\,
      CO(0) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_3_n_0\,
      DI(1) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_4_n_0\,
      DI(0) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_5_n_0\,
      O(7 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_6_n_0\,
      S(1) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_7_n_0\,
      S(0) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_8_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(12),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(13),
      I3 => \genStages[6].genPE[0].P_reg[val]\(13),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_10_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(10),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(11),
      I3 => \genStages[6].genPE[0].P_reg[val]\(11),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_11_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(8),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(9),
      I3 => \genStages[6].genPE[0].P_reg[val]\(9),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_12_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(6),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(7),
      I3 => \genStages[6].genPE[0].P_reg[val]\(7),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_13_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(4),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(5),
      I3 => \genStages[6].genPE[0].P_reg[val]\(5),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_14_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(2),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(3),
      I3 => \genStages[6].genPE[0].P_reg[val]\(3),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_15_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(0),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(1),
      I3 => \genStages[6].genPE[0].P_reg[val]\(1),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_16_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(14),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[6].genPE[0].P_reg[val]\(15),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(15),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_17_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(12),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[6].genPE[0].P_reg[val]\(13),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(13),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_18_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(10),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[6].genPE[0].P_reg[val]\(11),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(11),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_19_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_0\,
      CO(6) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_1\,
      CO(5) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_2\,
      CO(4) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_3\,
      CO(3) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_4\,
      CO(2) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_5\,
      CO(1) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_6\,
      CO(0) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_7\,
      DI(7) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_9_n_0\,
      DI(6) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_10_n_0\,
      DI(5) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_11_n_0\,
      DI(4) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_12_n_0\,
      DI(3) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_13_n_0\,
      DI(2) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_14_n_0\,
      DI(1) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_15_n_0\,
      DI(0) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_16_n_0\,
      O(7 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_17_n_0\,
      S(6) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_18_n_0\,
      S(5) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_19_n_0\,
      S(4) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_20_n_0\,
      S(3) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_21_n_0\,
      S(2) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_22_n_0\,
      S(1) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_23_n_0\,
      S(0) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_24_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(8),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[6].genPE[0].P_reg[val]\(9),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(9),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_20_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(6),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[6].genPE[0].P_reg[val]\(7),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(7),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_21_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(4),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[6].genPE[0].P_reg[val]\(5),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(5),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_22_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(2),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[6].genPE[0].P_reg[val]\(3),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(3),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_23_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(0),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[6].genPE[0].P_reg[val]\(1),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(1),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_24_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(20),
      I1 => \genStages[6].genPE[0].P_reg[val]\(20),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_3_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(18),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(18),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(19),
      I3 => \genStages[6].genPE[0].P_reg[val]\(19),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_4_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(16),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(16),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(17),
      I3 => \genStages[6].genPE[0].P_reg[val]\(17),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_5_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(20),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(20),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_6_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(18),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(18),
      I2 => \genStages[6].genPE[0].P_reg[val]\(19),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(19),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_7_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(16),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(16),
      I2 => \genStages[6].genPE[0].P_reg[val]\(17),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(17),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_8_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(14),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(15),
      I3 => \genStages[6].genPE[0].P_reg[val]\(15),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_9_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"059E27B049D26BF48D16AF38C15AE37C059E27B049D26BF48D16AF38C15AE37C",
      INIT_01 => X"049D26BF48D16AF38C15AE37C059E27B049D26B049D26BF48D16AF38C15AE37C",
      INIT_02 => X"9BE02579BE02579CE0357ACE1358ACE1358ACF1368ADF1468BDF1468BDF2469B",
      INIT_03 => X"579BE02579CE0357ACE1358ACE1358ACF1368ADF1468BDF1468BDF2469BD0247",
      INIT_04 => X"D4A17D4A17E4A17E4B17E4B17E4B18E4B18E5B18E5B18E5B28E5B28F5B28F5B2",
      INIT_05 => X"29F6C39F6C39F6C3906C3906D3906D3906D3A06D3A07D3A07D3A07D4A07D4A17",
      INIT_06 => X"4444444444444444444444444444444444555555555555555555555555555555",
      INIT_07 => X"2222222222223333333333333333333333333333333333333333333444444444",
      INIT_08 => X"ABCCDDEFF00122334556678899ABBCCDEEFF0112234456677899AABCCDDEFF00",
      INIT_09 => X"4455677899AABCCDDEFF00122334556678899ABBCCDEEFF0112234456677899A",
      INIT_0A => X"FF00111223344455667778899AAABBCCDDDEEFF00011223344455667778899AA",
      INIT_0B => X"344455667778899AABBBCCDDEEEFF00111223344455667778899AAABBCCDDEEE",
      INIT_0C => X"B9641FCA8530EB9641FCA7520DB8631EC9742FDA8530EB9641FCA7530EB9641F",
      INIT_0D => X"B8631EC9742FDA8530EB9642FDA8530EB9641FCA7520DB8631EC9742FDA8530E",
      INIT_0E => X"DCBAA9877654432110FFEDCCBA99876654432110FEEDCBBA98876654332100FE",
      INIT_0F => X"CBA99876654432110FEEDCBBA98876654332100FEDDCBAA9887655432210FFED",
      INIT_10 => X"33332222222211111111100000000FFFFFFFFEEEEEEEEDDDDDDDDCCCCCCCCCBB",
      INIT_11 => X"BBBAAAAAAAA99999999888888887777777766666666655555555444444443333",
      INIT_12 => X"8BDF2469BD02479BE0357ACE1358ACF1368ADF1469BD02479BE02579CE0357AC",
      INIT_13 => X"2479BE0357ACE1358ACF1368ADF1468BD02479BE02579CE0357ACE1368ADF146",
      INIT_14 => X"1C61C61B61B61B60B60B60B50B50B50B50A50A50A5FA5FA5FA4FA4FA4F94F94F",
      INIT_15 => X"93E93E93E83E83E83E83D83D83D82D82D82D72D72D72C72C72C71C71C71C71C6",
      INIT_16 => X"049E38D27C15AF49E38D27B05AF49E38D16B05AF49E27C16B05AF48D27C16B05",
      INIT_17 => X"6AF49E38D27B05AF49E38D16B05AF49E37C16B05AF48D27C16B05AE38D27C16B",
      INIT_18 => X"E147AD036AD0369CF269CF258BE258BE147AE147AD036AD0369CF269CF258BF2",
      INIT_19 => X"69D0369CF259CF258BE158BE147AD147AD0369D0369CF259CF258BE258BE147A",
      INIT_1A => X"2A1807F6D5C3B2A1807F6D5C3B2A1807E6D5C3B2A1807E6D5C3B2A1807E6D5C3",
      INIT_1B => X"A1907F6D5C4B2A1807F6D5C4B2A1807F6D5C4B2A1807F6D5C4B2A1807F6D5C3B",
      INIT_1C => X"0B61C61C72D72D83E93E94FA4FA50B50B61C71C72D82D83E93E94FA4FA50B60B",
      INIT_1D => X"A50B61B61C72C72D83E83E94F94FA50A50B61C61C72D72D83E83E94F94FA50B5",
      INIT_1E => X"F0235689ACDF0235679ACDF0234679ACDF0234679ACDF0134679ACDE0134679A",
      INIT_1F => X"245789BCEF1245689BCEF1235689BCEF1235689BCEF0235689BCDF0235689BCD",
      INIT_20 => X"2B4D6F81A3C4D6F81A3C5E7092B4D6F81A3C5E7092B4D6F81A3B4D6F81A3C5E7",
      INIT_21 => X"3C5E7092B4D6F81A3C5E7092B4D6F81A3C5D6F81A3C5E7092B4D6F81A3C5E709",
      INIT_22 => X"E02479BDF2468ADF1358ACE03579BE02469BDF1468ACF1357ACE02479BDF2468",
      INIT_23 => X"1468ACF1357ACE02579BDF2468ADF1358ACE03579BE02469BDF1468ACF1357AC",
      INIT_24 => X"02479BDF13579BDF1358ACE02468ACE02469BDF13579BDF13579CE02468ACE02",
      INIT_25 => X"CE03579BDF13579BDF1468ACE02468ACE02579BDF13579BDF1368ACE02468ACE",
      INIT_26 => X"6C29F5C28E5B17E4A17D3A06D39F6C28F5B28E4B17E4A07D3906C39F5C28E5B1",
      INIT_27 => X"4A17D3A06D39F6C29F5B28E4B17E4A07D3A06C39F5C28F5B18E4B17D4A06D390",
      INIT_28 => X"65320FDCA875421FECB9764310EDBA865320FDCA875421FECB9764310EDBA865",
      INIT_29 => X"9865320FDBA875421FECA9764310ECB9865320FDBA875421FECA9764310EDB98",
      INIT_2A => X"764320FECBA8764310FDCB98754310FDCB98754310FDCB98654210EDCA986542",
      INIT_2B => X"DCA98654210EDCA9765321FEDBA9765321FEDBA9765321FECBA8764320FECBA8",
      INIT_2C => X"E27BF38C049D15AE26AF37B048C159D26AE27BF38C049D15AE26BF37B048C159",
      INIT_2D => X"F38C049D159E26AF37B048C159D16AE27BF38C049D159E26AF37B048C159D26A",
      INIT_2E => X"1369CE1469CF1479CF147ACF247ADF257ADF258AD0258BD0358BE0368BE0369B",
      INIT_2F => X"369CE1469CF1479CF247ACF247ADF257AD0258AD0258BD0358BE0368BE0369BE",
      INIT_30 => X"BDF13579BDF13579BDF1358ACE02468ACE02468ACE02468ACE02468ACE13579B",
      INIT_31 => X"9BDF13579BDF1468ACE02468ACE02468ACE02468ACE02468ACF13579BDF13579",
      INIT_32 => X"80807F7F6E6E5D5D5C4C4B3B3A2A2A19190808F7F7F6E6E5D5D4C4C3B3B3A2A2",
      INIT_33 => X"7F7E6E6D5D5D4C4C3B3B2A2A2919180807F7F7E6E6D5D5C4C4B3B3B2A2A19190",
      INIT_34 => X"E147AE147AD047AD036AD0369C0369CF269CF258CF258BE258BE148BE147AE14",
      INIT_35 => X"58BE148BE147AE147AD047AD036AD0369C0369CF269CF258CF258BE258BE148B",
      INIT_36 => X"E02479BD02469BDF2468BDF1468ADF1368ACF1358ACF1358ACE1357ACE03579C",
      INIT_37 => X"D02469BDF2468BDF1468ADF1368ACF1358ACE1357ACE0357ACE03579CE02579B",
      INIT_38 => X"0EB9641FC9742FDA8530EB9641FCA7520DB8631EB9641FCA7520DB8631EC9742",
      INIT_39 => X"1FCA7520DB8630EB9641FCA7520DB8631EC9742FDA8520DB8631EC9742FDA853",
      INIT_3A => X"87654210FECBA98754321FEDCB987654210FECBA98654320FEDCB987653210FD",
      INIT_3B => X"43210EDCBA87654310FEDBA987543210EDCBA87654210FEDBA98754321FEDCBA",
      INIT_3C => X"92C5F92C5F82C5F82B5F82B5E82B5E81B5E81B5E81B4E81B4E71B4E71A4E71A4",
      INIT_3D => X"4D71A4D71A4D70A4D70A3D70A3D60A3D6093D6093C6093C6F93C6F93C6F92C6F",
      INIT_3E => X"A9876543210FEDCBA876543210FEDCBA987653210FEDCBA987654321FEDCBA98",
      INIT_3F => X"EDCB9876543210FEDCBA987543210FEDCBA987654320FEDCBA9876543210FECB",
      INIT_40 => X"7C16B049E38D27C16B049E38D27C16B049E38D27C16BF49E38D27C16BF49E38D",
      INIT_41 => X"C16B049E38D27C16B049E38D27C16B049E38D27C16B049E38D27C16B049E38D2",
      INIT_42 => X"EEDDCBBA9988766544332110FFEEDCCBAA9987765544322100FFEDDCBBAA9887",
      INIT_43 => X"765543322100FEEDCCBBA9987766544322110FFEDDCCBAA9887765543322100F",
      INIT_44 => X"18F7E5C3A18F6D4C3A18F6D4B2918F6D4B2907E6D4B2907E5C3A2907E5C3A18F",
      INIT_45 => X"C3A18F7E5C3A18F6D4C3A18F6D4B2918F6D4B2907E6D4B2907E5C3B2907E5C3A",
      INIT_46 => X"DCBA9876543210FEDCBA9876543210FEDCBA986543210FEDCBA9876543210FED",
      INIT_47 => X"DCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FE",
      INIT_48 => X"ABBCCDEEF0011233455667889AABBCDDEFF0012234456677899ABBCCDEEF0011",
      INIT_49 => X"2234456678899ABBCDDEEF0012233455677889AABCCDDEFF0112234456677899",
      INIT_4A => X"013568ACDF124689BDE023579ACEF13568ABDF024679BCE023578ACDF134689B",
      INIT_4B => X"24689BDE024579ACEF13568ABDF124679BCE023578ACEF134689BDF024579BCE",
      INIT_4C => X"ABCDEF013456789ABCDF0123456789BCDEF012345689ABCDEF012456789ABCDE",
      INIT_4D => X"45678ABCDEF012346789ABCDEF023456789ABCDF0123456789BCDEF012345789",
      INIT_4E => X"1B60A4F93D82C61B5FA4E83D71B60A4F93D82C61B5FA4E83D71C60A4F93D82C6",
      INIT_4F => X"2C60B5F94E82D71B60A4F93D82C61B5F94E82D71B60A4F93D82C61B5FA4E82D7",
      INIT_50 => X"CBBA98876554332100FEDDCBAA9877655432210FFEDCCBA99877654432110FEE",
      INIT_51 => X"BBA9887655432210FFEDDCBAA9877654432110FFEDCCBA99876654332110FEED",
      INIT_52 => X"1FECA976421FECA976431FECB976431FECB9864310ECB9864310ECB9865310ED",
      INIT_53 => X"65320FDBA875320FDBA875320FDCA875420FDCA875421FDCA975421FDCA97642",
      INIT_54 => X"AE259C047BE269D048BF269D148BF36AD158CF37AE158C037AE259C047BE269D",
      INIT_55 => X"58CF37AE159C037BE259C047BE269D048BF26AD148BF36AD158CF37AE159C037",
      INIT_56 => X"FB62D950C73FA61D840B72EA51C84FB62E950C73FA61D940B73EA51C84FB62E9",
      INIT_57 => X"950C83FA62D940C73EA51D84FB72E951C83FB62D940C73EA61D840B72EA51C83",
      INIT_58 => X"9CF258BE147AD047AD0369CF258BE148BE147AD0369CF259CF258BE147AD036A",
      INIT_59 => X"58BE147AD036AD0369CF258BE147AE147AD0369CF258BF258BE147AD0369CF36",
      INIT_5A => X"58BD0358BD0258AD0258AD0258AD0258AD0258AD0258AD0258AD0258ADF257AD",
      INIT_5B => X"BE0368BE0368BE0368BE0368BE0358BD0358BD0358BD0358BD0358BD0358BD03",
      INIT_5C => X"8F6D4B2907E5C3907E5C3A18F6D4B2907E5C3A18F6D4B2906D4B2907E5C3A18F",
      INIT_5D => X"A18F6D4B28F6D4B2907E5C3A18F6D4B2907E5C3A18F5C3A18F6D4B2907E5C3A1",
      INIT_5E => X"CCCCCCCCCDDDDDDDDDDDDDDDDDEEEEEEEEEEEEEEEEEFFFFFFFFFFFFFFFFF0000",
      INIT_5F => X"8888899999999999999999AAAAAAAAAAAAAAAAABBBBBBBBBBBBBBBBBCCCCCCCC",
      INIT_60 => X"37AD047AE147BE158BE258CF259CF369C0369D037AD047AE147BE158BE258CF2",
      INIT_61 => X"148BE258BF259CF269C0369D037AD047AE147BE148BE258BF259CF269C0369D0",
      INIT_62 => X"D38E39F4AF5A06B16C27D28D39E49F5A05B06C17C28D38E39F4AF5B06B16C27D",
      INIT_63 => X"8D38E49F4A05B06B17C27D38E39E4AF5A06B16C17D28D39E49F4A05B06C17C27",
      INIT_64 => X"EDB976420FDB986421FDBA86531FECA875310ECA975320EDB976420FDB986421",
      INIT_65 => X"ECA875310ECA975420EDB976420FDB986421FDCA86531FECA875310ECA975320",
      INIT_66 => X"06D3A17E4B28F5C3906D3A17E4B28F5C2906D3A17E4B28F5C2906D3A17E4B18F",
      INIT_67 => X"A17E5B28F5C3906D4A17E5B28F5C3906D4A17E4B28F5C3906D4A17E4B28F5C39",
      INIT_68 => X"6F7091A3B4D5E7F8192B4C5E6F8092A3C4D6E7091A3B4D5E7F8192B3C5D6F809",
      INIT_69 => X"A3C4D6E7081A2B4C5E6F8192B3C5D6F7091A3B4D5E7081A2B4C5E6F8092A3C5D",
      INIT_6A => X"F708080919191A2A2A2B3B3B4C4C4C5D5D5E6E6E6F7F7F808080919192A2A2A3",
      INIT_6B => X"4C4C4D5D5D6E6E6E7F7F708080819191A2A2A2B3B3B3C4C4C5D5D5D6E6E6F7F7",
      INIT_6C => X"F2468ADF1358ACE02579BD02468BDF1368ACE03579BE02469BDF1468ACE13579",
      INIT_6D => X"358ACE03579BE02468BDF1368ACE13579CE02469BDF1468ACF1357ACE02479BD",
      INIT_6E => X"9E4AF5B06C17D38E49F5A06C17D28E39F4A06B17C28D39F4A05B16C28D39E4AF",
      INIT_6F => X"C27D38E4AF5B06C17D28E49F5A06B17D28E39F4A05B17C28D39E4A05B16C27D3",
      INIT_70 => X"60B50A4F94E93E83D82D72C71C60B50A5FA4F94E93E83D82C71C61B60B50A5FA",
      INIT_71 => X"72C71C60B50A5FA4F94E93E83D82C71C61B60B50A5FA4F94E83D82D72C71C61B",
      INIT_72 => X"FFFEEEEDDDDDCCCCCBBBBAAAAA99998888877776666655554444433332222211",
      INIT_73 => X"DDDDCCCCBBBBBAAAA999998888777776666555554444333332222111110000FF",
      INIT_74 => X"0807F6E5D5C4B3A2A1908F7F6E5D4C4B3A291908F7E6E5D4C3B2A291807F7E6D",
      INIT_75 => X"C4B3A291908F7E6E5D4C3B3A291808F7E6D5D4C3B2A291807F6E6D5C4B3B2A19",
      INIT_76 => X"C9641FC9742FCA752FDA8520DA8530DB8630EB9631EC9641FC9741FCA742FDA7",
      INIT_77 => X"30DB8630EB9631EB9641EC9741FCA742FDA752FDA8520DB8530EB8631EB9641E",
      INIT_78 => X"BF38C159E27BF48D15AE37B049D16AF37C059D26BF38C159E27BF48D15AE37B0",
      INIT_79 => X"16AE37C049D26AF38C059E26BF48C15AE27B048D16AE37C049D26AF37C059D26",
      INIT_7A => X"AE147BE158BE258BF258CF259CF269CF369C0369D036AD037AD047AD147AE147",
      INIT_7B => X"AE147BE148BE158BE258BF258CF259CF269CF369C0369D036AD037AD047AD147",
      INIT_7C => X"1B5F92C60A4E82B5F93D71A4E82C60A3D71B5F92C60A4E82B5F93D71A4E82C60",
      INIT_7D => X"92C60A4E82B5F93D71A4E82C60A3D71B5F92C60A4E82B5F93D71A4E82C60A3D7",
      INIT_7E => X"BDEF1235679ABDEF1235679ABDEF1235679ABDEF1235679ABDEF1235679ABDEF",
      INIT_7F => X"679ABDEF1235679ABDEF1235679ABDEF1235679ABDEF1235679ABDEF1235679A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => \genStages[6].genPE[0].P_reg[ptr]\(13 downto 2),
      ADDRARDADDR(2) => \genStages[6].genPE[0].cmp\,
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000000001111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 4) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTADOUT_UNCONNECTED\(31 downto 4),
      DOUTADOUT(3 downto 0) => \genStages[7].genPE[0].blkThresh.Thresh_reg\(7 downto 4),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0DA752FDA742FC9741FC9641EC9631EB9630EB8630DB8520DA852FDA752FCA74",
      INIT_01 => X"EB8530DA8520DA752FDA742FCA741FC9741EC9641EB9630EB8630DB8530DA852",
      INIT_02 => X"62EB73FB730C840C851D951DA62EA62FB73FB740C840C951D951EA62EA63FB73",
      INIT_03 => X"D951DA62EA62FB73FB740C840C951D951EA62EA63FB73FB840C840D951D962EA",
      INIT_04 => X"31EC9641FC9742FCA752FDA8520DB8530EB8631EB9641EC9741FCA742FDA7520",
      INIT_05 => X"A742FDA7520DA8530EB8631EB9641EC9741FCA742FDA7520DA8530DB8630EB96",
      INIT_06 => X"30DA741EB852FC9630DA741EB852FC9630DA741EB852FC9630DA741EB852FC96",
      INIT_07 => X"30DA741EB852FC9630DA741EB852FC9630DA741EB852FC9630DA741EB852FC96",
      INIT_08 => X"6420ECA86531FDB97531FDB97531FDB975310ECA86420ECA86420ECA86420EDB",
      INIT_09 => X"420ECA86420ECA86420EDB97531FDB97531FDB97531FDB986420ECA86420ECA8",
      INIT_0A => X"20FDB97531FDB97531FDB97531FDB97531FDB976420ECA86420ECA86420ECA86",
      INIT_0B => X"1FDB97531FDB97531FDB97531FDB986420ECA86420ECA86420ECA86420ECA864",
      INIT_0C => X"6420EB97531FCA8642FDB97530ECA8631FDB96420ECA7531FDA86420EB97531E",
      INIT_0D => X"0ECA8531FDB86420EC97531FCA86420DB97530ECA8641FDB97420ECA7531FDB8",
      INIT_0E => X"EDCBA9876543210FEDBA9876543210FEDCBA987643210FEDCBA9876543210FDC",
      INIT_0F => X"10FEDCBA987654321FEDCBA9876543210FEDCBA876543210FEDCBA987654210F",
      INIT_10 => X"86420ECA86420ECA86420ECA86420DB97531FDB97531FDB97531FDB97531FDB9",
      INIT_11 => X"86420ECA86420ECA86420ECA86420ECA86420ECA86420ECA86420ECA86420ECA",
      INIT_12 => X"420EDB975320ECA86531FDB986420ECB97531FECA86431FDB976420ECA97531F",
      INIT_13 => X"B975310ECA86431FDB976420ECA97531FECA86421FDB975420ECA87531FDBA86",
      INIT_14 => X"520EB97420DB9642FDB8641FDA8631FCA8531ECA7520EB97420DB9642FDB8641",
      INIT_15 => X"A8531ECA7530EC97520EB97420DB9642FDB8641FDA8631FCA8531ECA7530EC97",
      INIT_16 => X"1EB8630EB8630DB8530DB8530DA8520DA8520DA752FDA752FDA742FCA742FCA7",
      INIT_17 => X"DA752FDA752FDA742FCA742FCA741FC9741FC9741EC9641EC9641EB9631EB963",
      INIT_18 => X"31EB8530DA752FC9641EB8630DA852FCA741EC9630EB8520DA741FC9631EB853",
      INIT_19 => X"741FC9630EB8520DA742FC9641EB8630DA852FCA741EB9630DB852FDA741FC96",
      INIT_1A => X"B9865310EDBA875421FDCA9764310EDB9865320FDCA975421FECB9865310EDBA",
      INIT_1B => X"DCA975421FECB9865310EDBA875421FDCA9764310EDB9865320FDCA975421FEC",
      INIT_1C => X"FB851EB741DA730D963FC952FB852EB841EA740DA630C962FC852EB841EB741D",
      INIT_1D => X"30D963FC952FB851EB741DA730D9630C962FC852EB841EA740DA630C962FC952",
      INIT_1E => X"0FDB97531FDBA86420ECA86531FDB975310ECA86420ECB97531FDB976420ECA8",
      INIT_1F => X"B97531FDB986420ECA86431FDB97531FECA86420ECA97531FDB975420ECA8642",
      INIT_20 => X"1EC97420DB8631ECA7520DB9641FCA7530EB9642FDA8530EC9742FDA8631EC97",
      INIT_21 => X"DA8531EC9742FDB8631ECA7520DB8641FCA7520EB9641FDA8530EB9742FDA863",
      INIT_22 => X"B9630DA742FC9630EB852FCA741EB8630DA741FC9630DB852FC9741EB8520DA7",
      INIT_23 => X"30DA741FC9630DB852FC9641EB8520DA741EC9630DA852FC9631EB852FDA741E",
      INIT_24 => X"62EA62EA73FB73FB840C840D951D951EA62EA62FB73FB730C840C851D951D962",
      INIT_25 => X"D962EA62EA73FB73FB840C840D951D951EA62EA62FB73FB730C840C851D951D9",
      INIT_26 => X"310ECB9864310ECB9864310ECB976431FECB976431FECB976431FECA976421FE",
      INIT_27 => X"A875320FDBA865320EDBA865320EDBA865320EDB9865310EDB9865310EDB9865",
      INIT_28 => X"86420DB97531FDB86420ECA8641FDB97531FCA86420ECA7531FDB97530ECA864",
      INIT_29 => X"ECA8642FDB97531FDA86420ECA8631FDB97531ECA86420EC97531FDB97520ECA",
      INIT_2A => X"630DA730DA741EB852EB852FC9630D9630DA741EB841EB852FC963FC9630DA74",
      INIT_2B => X"B852FC9630D9630DA741EB741EB852FC962FC9630DA741DA741EB852FC852FC9",
      INIT_2C => X"530DA8520DA752FCA741FC9741EC9631EB8630DB8530DA852FDA742FCA741FC9",
      INIT_2D => X"42FCA741FC9641EB9631EB8630DB8520DA752FDA742FC9741EC9641EB9630EB8",
      INIT_2E => X"2FC9631EB8520DA741FC9630EB852FDA741EC9630EB852FDA741EC9630DB852F",
      INIT_2F => X"741EB9630DA852FC9741EB8630DA752FC9741EB8630DA752FC9641EB8530DA74",
      INIT_30 => X"420FDB975310ECA86421FDB975420ECA86531FDB976420ECA87531FDB986420E",
      INIT_31 => X"CA86531FDB976420ECA97531FDBA86420ECB97531FDCA86420EDB97531FECA86",
      INIT_32 => X"BA875320FDCA9764310EDBA875421FECB9865310EDBA875421FECB9865320FDC",
      INIT_33 => X"CA9764310EDBA875421FECB9865320FDCA875421FECB9865320FDCA9764310ED",
      INIT_34 => X"87531FECA86531FDCA86431FDBA86420FDB976420EDB975420ECB975320ECA97",
      INIT_35 => X"CA86531FDCA86431FDBA86421FDB986420FDB975420ECB975320ECA975310ECA",
      INIT_36 => X"431FDB976420ECA87531FDBA86420EDB975310ECA86431FDB976420ECA97531F",
      INIT_37 => X"BA86420ECB97531FECA86421FDB975420ECA87531FDBA86420EDB975310ECA86",
      INIT_38 => X"2FDB97520ECA8531FDB96420EC97531FDA86420DB97530ECA8641FDB97420ECA",
      INIT_39 => X"C97531FDA86420DB97530ECA8641FDB97420ECA7531FDB86420EB97531ECA864",
      INIT_3A => X"30DA741EA741EB852FC962FC9630DA741EB741EB852FC963FC9630DA741EB841",
      INIT_3B => X"852FC852FC9630DA740DA741EB852FC952FC9630DA741DA741EB852FC952FC96",
      INIT_3C => X"DB8631FCA7530EB9742FDB8631FCA7530EB9742FDB8631FCA7530EB9742FDB86",
      INIT_3D => X"7420DB8641FCA8530EC97420DB8641FCA8530EC97420DB8631FCA7530EB9742F",
      INIT_3E => X"C9630DA741EA741EB852FC9630C9630DA741EB852EB852FC9630DA740DA741EB",
      INIT_3F => X"0DA741EB852FC952FC9630DA741EB741EB852FC9630D9630DA741EB852FC852F",
      INIT_40 => X"865310ECA975420FDBA86431FECA975420EDB986431FDCA875320EDB976421FD",
      INIT_41 => X"431FECA875320EDB986421FDCA875320ECB976421FDCA865310ECB976420FDBA",
      INIT_42 => X"B852FC9630DA741EB852FC962FC9630DA741EB852FC9630DA730DA741EB852FC",
      INIT_43 => X"EB852FC9630D9630DA741EB852FC9630DA741DA741EB852FC9630DA741EB852E",
      INIT_44 => X"DB9865320FDBA875421FDCA976431FECB9865310EDBA875320FDCA975421FECA",
      INIT_45 => X"0FDCA875421FECA9764310ECB9865320EDBA875420FDCA976421FECB9864310E",
      INIT_46 => X"51D951D951D951C840C840C840C840B73FB73FB73FB73EA62EA62EA62EA62D95",
      INIT_47 => X"951D951D951D950C840C840C840C84FB73FB73FB73FB73EA62EA62EA62EA62D9",
      INIT_48 => X"51D951D952EA62EA62EA62EA62EA62EA62EB73FB73FB73FB73FB73FB73FB840C",
      INIT_49 => X"3FB73FB73FB73FB73FB73FC840C840C840C840C840C840C851D951D951D951D9",
      INIT_4A => X"1FDB97531FECA86420EDB97531FDBA86420ECA97531FDB986420ECA86531FDB9",
      INIT_4B => X"A86420ECB97531FDB986420ECA87531FDB976420ECA86431FDB975320ECA8642",
      INIT_4C => X"B975310ECA86420ECA86531FDB97531FDB986420ECA86420ECB97531FDB97531",
      INIT_4D => X"7531FDB975320ECA86420ECA86531FDB97531FDBA86420ECA86420EDB97531FD",
      INIT_4E => X"952FB841EA740DA63FC952FB851EB740DA630C962FB851EB741DA730C962FC85",
      INIT_4F => X"0C962FB851EB741DA730C962FC852EB741DA730D963FC852EB841EA730D963FC",
      INIT_50 => X"0DA741EB852FC9630D9630DA741EB852FC9630D9630DA741EB852FC9630DA630",
      INIT_51 => X"30DA741EB852FC962FC9630DA741EB852FC963FC9630DA741EB852FC9630C963",
      INIT_52 => X"730DA741EB841EB852FC952FC9630DA630DA741EB841EB852FC952FC9630DA63",
      INIT_53 => X"DA741DA741EB852EB852FC963FC9630DA740DA741EB851EB852FC962FC9630DA",
      INIT_54 => X"DBA86431FDBA86431FDBA86431FDBA86431FDBA86431FDCA86431FDCA86431FD",
      INIT_55 => X"FDB986421FDBA86421FDBA86421FDBA86421FDBA86421FDBA86421FDBA86431F",
      INIT_56 => X"7654210FDCB98764321FEDBA98654210FDCBA8764321FEDCA98654310FDCBA87",
      INIT_57 => X"98754310FECBA97653210EDCA98754320FECBA97654210EDCB98764320FEDBA9",
      INIT_58 => X"EA63FB730C840D951DA62EA63FB730C840D951DA62EA63FB730C840D951DA62E",
      INIT_59 => X"2EA63FB730C840D951D962EA63FB730C840D951D962EA63FB730C840D951D962",
      INIT_5A => X"20ECB975310ECA86531FDBA86420FDB975420ECA97531FECA86431FDB976420E",
      INIT_5B => X"75420ECA97531FECA86431FDB986420EDB975320ECA87531FDCA86421FDB9764",
      INIT_5C => X"742FDA8530DB8631EB9641FC9742FDA8520DB8630EB9641FC9742FDA7520DB85",
      INIT_5D => X"B9631EC9741FCA7520DA8530EB8631EC9741FCA752FDA8530DB8631EC9641FCA",
      INIT_5E => X"FDB97531FDB97531FDB97531FDB97531FDB97531FDB97531FDB97531FDB98642",
      INIT_5F => X"FDB97531FDB97531FDB97531FDB97531FDB97531FDB97531FDB97531FDB97531",
      INIT_60 => X"20ECB975320ECA975310ECA87531FECA87531FECA86531FDCA86431FDBA86421",
      INIT_61 => X"531FDCA86431FDBA86431FDBA86421FDB986420FDB976420EDB975420EDB9754",
      INIT_62 => X"0D952EA73FC851DA62FB740C951EA63FC841D962EB730C851DA62FB840D952EA",
      INIT_63 => X"A63FB840D962EB730C851DA62FB740C952EA73FC841D962EB730C951EA63FB84",
      INIT_64 => X"52FC9630D9630DA741DA741EB851EB852FC962FC9630DA630DA741EA741EB852",
      INIT_65 => X"C9630DA740DA741EB841EB852FC852FC9630C9630DA740DA741EB851EB852FC9",
      INIT_66 => X"75320FDBA875320FDCA875420FDCA875421FDCA975421FDCA976421FECA97642",
      INIT_67 => X"CB976431FECB9864310ECB9864310EDB9865310EDB9865320EDBA865320EDBA8",
      INIT_68 => X"8531EC9742FDA8531EC9742FDA8631EC9742FDB8631EC9742FDB8631EC97420D",
      INIT_69 => X"530EB9642FDA8530EB9642FDA8530EB9742FDA8530EC9742FDA8530EC9742FDA",
      INIT_6A => X"7530EB9641FCA7520DB8631EC9742FDA8530EB9641FCA7530EB9641FCA7520DB",
      INIT_6B => X"742FDA8530EB9641FCA7530EB9641FCA7520DB8631EC9742FDA8530EB9641FCA",
      INIT_6C => X"8630DA742FC9630EB852FCA741EB8530DA741FC9630DB852FC9641EB8520DA74",
      INIT_6D => X"0DA741FC9630DB852FC9641EB8520DA741EC9630DA752FC9631EB852FDA741EB",
      INIT_6E => X"40D952EB730C851DA62FB840D952EA73FC851DA62FB740C952EA73FC841D962E",
      INIT_6F => X"DA62FB740C952EA73FC841D962FB740C951EA63FC841D962EB730C951EA63FB8",
      INIT_70 => X"21FEDBA8764320FECBA8764320FECBA8754310FDCB98754310FDCB98754310ED",
      INIT_71 => X"8754310FDCB98654210EDCA98654210EDCA9865421FEDBA9765321FEDBA97653",
      INIT_72 => X"0ECA86420ECA86420ECA86420ECA86420ECA86420ECA86420ECA86420ECA8642",
      INIT_73 => X"1FDB97531FDB97531FDB97531FDB97531FDB97531FDB97531FDB97531FDB9742",
      INIT_74 => X"B9864310EDBA875421FECA9764310EDBA875421FDCA9764310EDBA875420FDCA",
      INIT_75 => X"CB9865320FDBA875421FECB9865320EDBA875421FECB9865310EDBA875421FEC",
      INIT_76 => X"A8642FDB97520ECA8531FDB96420EC97531FCA8642FDB97520ECA8531FDB8642",
      INIT_77 => X"530ECA8631FDB96420EC97531FCA8642FDB97520ECA8631FDB96420EC97531FC",
      INIT_78 => X"742FCA741FC9641EC9631EB9630EB8530DB8520DA752FDA742FC9741FC9641EC",
      INIT_79 => X"630DB8530DA852FDA752FCA741FC9741EC9641EB9630EB8630DB8520DA852FDA",
      INIT_7A => X"B8630DA852FCA741EC9630EB8520DA742FC9741EB9630DB852FDA741FC9631EB",
      INIT_7B => X"EB9630DB852FDA741FC9631EB8530DA752FC9741EC9630EB8520DA742FC9641E",
      INIT_7C => X"9641FDA8631ECA7520EB9742FDB8641FCA8530EC97520DB9641FDA8631ECA753",
      INIT_7D => X"1FCA8530EC97420DB9641FDA8631ECA7520EB9742FDB8631FCA8530EC97520DB",
      INIT_7E => X"DB976420ECA86420FDB97531FDB986420ECA86421FDB97531FDBA86420ECA864",
      INIT_7F => X"86420ECA97531FDB975320ECA86420ECB97531FDB975420ECA86420EDB97531F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => \genStages[6].genPE[0].P_reg[ptr]\(13 downto 2),
      ADDRARDADDR(2) => \genStages[6].genPE[0].cmp\,
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000000001111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 4) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTADOUT_UNCONNECTED\(31 downto 4),
      DOUTADOUT(3 downto 0) => \genStages[7].genPE[0].blkThresh.Thresh_reg\(11 downto 8),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"544444333333222222111111000000FFFFFFEEEEEEDDDDDDCCCCCBBBBBBAAAAA",
      INIT_01 => X"FFFFFFEEEEEEDDDDDCCCCCCBBBBBBAAAAAA99999988888877777766666655555",
      INIT_02 => X"AA999988888777766665555444433332222111110000FFFFEEEEDDDDCCCCBBBB",
      INIT_03 => X"99998888777766665555544443333222211110000FFFFEEEEEDDDDCCCCBBBBAA",
      INIT_04 => X"776666665555554444443333333222222111111000000FFFFFFEEEEEEDDDDDDD",
      INIT_05 => X"11110000000FFFFFFEEEEEEDDDDDDCCCCCCBBBBBBAAAAAAA9999998888887777",
      INIT_06 => X"BBAAAAA99999888888777776666655555544444333332222221111100000FFFF",
      INIT_07 => X"776666655555444444333332222211111100000FFFFFEEEEEEDDDDDCCCCCBBBB",
      INIT_08 => X"66665555555544444444333333332222222221111111100000000FFFFFFFFEEE",
      INIT_09 => X"EEEDDDDDDDDCCCCCCCCBBBBBBBBAAAAAAAA99999999888888888777777776666",
      INIT_0A => X"BBAAAAAAAA999999998888888877777777666666666555555554444444433333",
      INIT_0B => X"3222222221111111100000000FFFFFFFFFEEEEEEEEDDDDDDDDCCCCCCCCBBBBBB",
      INIT_0C => X"888877777776666666555555554444444333333332222222111111110000000F",
      INIT_0D => X"10000000FFFFFFFFEEEEEEEDDDDDDDDCCCCCCCBBBBBBBAAAAAAAA99999998888",
      INIT_0E => X"EEEEEEEEEEEEEEEDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCBBBBBBBBBBBBBBBBAAA",
      INIT_0F => X"332222222222222221111111111111111000000000000000FFFFFFFFFFFFFFFE",
      INIT_10 => X"8888877777777666666665555555544444443333333322222222111111110000",
      INIT_11 => X"00000FFFFFFFFEEEEEEEEDDDDDDDDCCCCCCCCBBBBBBBBAAAAAAAA99999999888",
      INIT_12 => X"777666666666555555554444444443333333322222222211111111100000000F",
      INIT_13 => X"EEEEEEEDDDDDDDDCCCCCCCCCBBBBBBBBAAAAAAAAA99999999988888888777777",
      INIT_14 => X"888777777766666655555554444444333333322222221111111000000FFFFFFF",
      INIT_15 => X"111110000000FFFFFFFEEEEEEEDDDDDDCCCCCCCBBBBBBBAAAAAAA99999998888",
      INIT_16 => X"A99999988888877777766666655555544444433333222222111111000000FFFF",
      INIT_17 => X"44444333333222222111111000000FFFFFFEEEEEEDDDDDDCCCCCCBBBBBBAAAAA",
      INIT_18 => X"AA999999888887777776666665555544444433333322222211111000000FFFFF",
      INIT_19 => X"55544444433333322222111111000000FFFFFEEEEEEDDDDDDCCCCCBBBBBBAAAA",
      INIT_1A => X"DDDDDDDDCCCCCCCCCCBBBBBBBBBBBAAAAAAAAAA9999999999888888888887777",
      INIT_1B => X"33333333322222222222111111111100000000000FFFFFFFFFFEEEEEEEEEEDDD",
      INIT_1C => X"999998888877777666655555444443333322222111110000FFFFFEEEEEDDDDDC",
      INIT_1D => X"77666655555444443333322222111110000FFFFFEEEEEDDDDDCCCCCBBBBAAAAA",
      INIT_1E => X"211111111000000000FFFFFFFFEEEEEEEEEDDDDDDDDCCCCCCCCBBBBBBBBBAAAA",
      INIT_1F => X"9999998888888887777777766666666555555555444444443333333332222222",
      INIT_20 => X"87777777666666555555544444433333332222221111111000000FFFFFFFEEEE",
      INIT_21 => X"111111000000FFFFFFFEEEEEEEDDDDDDCCCCCCCBBBBBBAAAAAAA999999888888",
      INIT_22 => X"BBBBBAAAAA999999888887777776666665555544444433333222222111111000",
      INIT_23 => X"77666665555554444433333322222211111000000FFFFFEEEEEEDDDDDCCCCCCB",
      INIT_24 => X"EEDDDDCCCCBBBBAAAAA99998888777766665555444433333222211110000FFFF",
      INIT_25 => X"DDDDCCCCBBBBAAAA999998888777766665555444433332222211110000FFFFEE",
      INIT_26 => X"7776666666666555555555544444444433333333332222222222111111111100",
      INIT_27 => X"DDDDDDDCCCCCCCCCCBBBBBBBBBBAAAAAAAAAA999999999988888888887777777",
      INIT_28 => X"AAAAA99999998888888877777776666666655555555444444433333333222222",
      INIT_29 => X"22222221111111100000000FFFFFFFEEEEEEEEDDDDDDDDCCCCCCCBBBBBBBBAAA",
      INIT_2A => X"6665555544444333332222211111100000FFFFFEEEEEDDDDDCCCCCBBBBBBAAAA",
      INIT_2B => X"222211111100000FFFFFEEEEEDDDDDCCCCCBBBBBBAAAAA999998888877777666",
      INIT_2C => X"BBBAAAAAA9999988888877777766666655555544444433333222222111111000",
      INIT_2D => X"6655555544444433333322222211111100000FFFFFFEEEEEEDDDDDDCCCCCCBBB",
      INIT_2E => X"CBBBBBBAAAAAA999998888887777766666655555544444333333222222111110",
      INIT_2F => X"7776666665555544444433333322222111111000000FFFFFEEEEEEDDDDDDCCCC",
      INIT_30 => X"33322222222211111111000000000FFFFFFFFEEEEEEEEEDDDDDDDDCCCCCCCCCB",
      INIT_31 => X"AAAAAAA999999999888888887777777776666666655555555544444444333333",
      INIT_32 => X"7777777766666666666555555555544444444444333333333322222222222111",
      INIT_33 => X"DDDDDDDDDCCCCCCCCCCBBBBBBBBBBBAAAAAAAAAA999999999998888888888877",
      INIT_34 => X"66666555555555444444444333333333222222222111111111000000000FFFFF",
      INIT_35 => X"DDDDDDDCCCCCCCCCBBBBBBBBBAAAAAAAAA999999999888888888777777777666",
      INIT_36 => X"111000000000FFFFFFFFEEEEEEEEEDDDDDDDDDCCCCCCCCBBBBBBBBBAAAAAAAA9",
      INIT_37 => X"8888888777777776666666665555555554444444433333333322222222211111",
      INIT_38 => X"76666666655555554444444433333332222222211111110000000FFFFFFFFEEE",
      INIT_39 => X"FFFFFFEEEEEEEEDDDDDDDCCCCCCCBBBBBBBBAAAAAAA999999998888888777777",
      INIT_3A => X"1100000FFFFFEEEEEDDDDDCCCCCCBBBBBAAAAA99999888887777776666655555",
      INIT_3B => X"DDDCCCCCBBBBBBAAAAA999998888877777666666555554444433333222221111",
      INIT_3C => X"444444333333322222211111110000000FFFFFFEEEEEEEDDDDDDDCCCCCCBBBBB",
      INIT_3D => X"EEEEDDDDDDCCCCCCCBBBBBBBAAAAAA9999999888888877777766666665555554",
      INIT_3E => X"DDDDDCCCCCBBBBBAAAAA99999988888777776666655555444444333332222211",
      INIT_3F => X"A9999988888777776666665555544444333332222221111100000FFFFFEEEEED",
      INIT_40 => X"FFFFFFEEEEEEEEEDDDDDDDDDCCCCCCCCCCBBBBBBBBBAAAAAAAAAA99999999988",
      INIT_41 => X"666555555555544444444433333333332222222221111111111000000000FFFF",
      INIT_42 => X"AAAA99999988888777776666655555544444333332222221111100000FFFFFEE",
      INIT_43 => X"6666655555544444333332222211111100000FFFFFEEEEEDDDDDDCCCCCBBBBBA",
      INIT_44 => X"CCCCCCCCCBBBBBBBBBBAAAAAAAAAA99999999999888888888877777777776666",
      INIT_45 => X"32222222222111111111110000000000FFFFFFFFFFEEEEEEEEEEDDDDDDDDDDDC",
      INIT_46 => X"AA999988887777666655554444333322211110000FFFFEEEEDDDDCCCCBBBBAAA",
      INIT_47 => X"AAA999988887777666655554444333222211110000FFFFEEEEDDDDCCCCBBBBAA",
      INIT_48 => X"33222211110000FFFFEEEEDDDDCCCCBBBBAAAA99998888777766665555444443",
      INIT_49 => X"3222211110000FFFFEEEEDDDDDCCCCBBBBAAAA99998888777766665555444433",
      INIT_4A => X"A999999998888888887777777766666666655555555444444444333333332222",
      INIT_4B => X"11111100000000FFFFFFFFFEEEEEEEEDDDDDDDDDCCCCCCCCBBBBBBBBBAAAAAAA",
      INIT_4C => X"7777777666666665555555544444444333333333222222221111111100000000",
      INIT_4D => X"FFFFEEEEEEEEEDDDDDDDDCCCCCCCCBBBBBBBBAAAAAAAAA999999998888888877",
      INIT_4E => X"9998888877777666655555444443333322222111100000FFFFFEEEEEDDDDCCCC",
      INIT_4F => X"7666655555444443333322221111100000FFFFFEEEEDDDDDCCCCCBBBBBAAAA99",
      INIT_50 => X"8777776666655555544444333332222211111100000FFFFFEEEEEDDDDDDCCCCC",
      INIT_51 => X"44333332222211111000000FFFFFEEEEEDDDDDCCCCCCBBBBBAAAAA9999998888",
      INIT_52 => X"11100000FFFFFEEEEEDDDDDCCCCCCBBBBBAAAAA9999988888777776666665555",
      INIT_53 => X"DDDDDCCCCCBBBBBAAAAA99999888888777776666655555444443333322222211",
      INIT_54 => X"EEEEEEEEDDDDDDDDDCCCCCCCCCBBBBBBBBBAAAAAAAAA99999999988888888877",
      INIT_55 => X"555555555444444444333333333222222222111111111000000000FFFFFFFFFE",
      INIT_56 => X"9999999888888888888777777777777766666666666655555555555554444444",
      INIT_57 => X"EEEEEEEEDDDDDDDDDDDDDCCCCCCCCCCCCBBBBBBBBBBBBBAAAAAAAAAAAA999999",
      INIT_58 => X"BBBBAAAAA999988887777666655555444433332222111100000FFFFEEEEDDDDC",
      INIT_59 => X"BAAAA999998888777766665555444443333222211110000FFFFFEEEEDDDDCCCC",
      INIT_5A => X"9988888888877777777666666666555555555444444443333333332222222221",
      INIT_5B => X"00000FFFFFFFFEEEEEEEEEDDDDDDDDDCCCCCCCCCBBBBBBBBAAAAAAAAA9999999",
      INIT_5C => X"BBBAAAAAAA999999888888777777666666655555544444433333322222221111",
      INIT_5D => X"555554444443333333222222111111000000FFFFFFEEEEEEEDDDDDDCCCCCCBBB",
      INIT_5E => X"8888888877777777666666665555555544444444333333332222222211111111",
      INIT_5F => X"00000000FFFFFFFFEEEEEEEEDDDDDDDDCCCCCCCCBBBBBBBBAAAAAAAA99999999",
      INIT_60 => X"BBAAAAAAAAA99999999988888888777777777666666666555555555444444444",
      INIT_61 => X"222111111111000000000FFFFFFFFFEEEEEEEEEDDDDDDDDDCCCCCCCCCBBBBBBB",
      INIT_62 => X"9888877776666655554444433332222111110000FFFFFEEEEDDDDCCCCCBBBBAA",
      INIT_63 => X"7776666655554444433332222111110000FFFFEEEEEDDDDCCCCCBBBBAAAA9999",
      INIT_64 => X"CCBBBBBBAAAAA999998888877777666665555544444433333222221111100000",
      INIT_65 => X"8888877777666665555544444333332222221111100000FFFFFEEEEEDDDDDCCC",
      INIT_66 => X"33333222222222211111111110000000000FFFFFFFFFFEEEEEEEEEEDDDDDDDDD",
      INIT_67 => X"9999999988888888888777777777766666666665555555555444444444433333",
      INIT_68 => X"88887777776666666555555444444433333322222221111110000000FFFFFFFE",
      INIT_69 => X"2221111110000000FFFFFFEEEEEEEDDDDDDCCCCCCCBBBBBBAAAAAAA999999888",
      INIT_6A => X"AAAA999999888888877777766666655555554444443333333222222111111100",
      INIT_6B => X"44433333332222221111111000000FFFFFFFEEEEEEDDDDDDCCCCCCCBBBBBBAAA",
      INIT_6C => X"999988888777777666665555554444443333322222211111000000FFFFFFEEEE",
      INIT_6D => X"54444433333322222111111000000FFFFFEEEEEEDDDDDCCCCCCBBBBBAAAAAA99",
      INIT_6E => X"BBAAAA99999888877776666655554444333332222111110000FFFFEEEEEDDDDC",
      INIT_6F => X"99998888877776666555554444333332222111100000FFFFEEEEEDDDDCCCCBBB",
      INIT_70 => X"33222222222222111111111111000000000000FFFFFFFFFFFFEEEEEEEEEEEEDD",
      INIT_71 => X"8888888777777777777666666666666555555555554444444444443333333333",
      INIT_72 => X"8777777776666666655555555444444443333333322222222111111110000000",
      INIT_73 => X"0FFFFFFFFEEEEEEEEDDDDDDDDCCCCCCCCBBBBBBBBAAAAAAAA999999998888888",
      INIT_74 => X"333333332222222222111111111110000000000FFFFFFFFFFFEEEEEEEEEEDDDD",
      INIT_75 => X"9999999998888888888777777777776666666666555555555554444444444333",
      INIT_76 => X"BBBBBAAAAAAAA999999988888888777777766666665555555544444443333333",
      INIT_77 => X"44433333332222222211111110000000FFFFFFFFEEEEEEEDDDDDDDDCCCCCCCBB",
      INIT_78 => X"CCCBBBBBBAAAAAA9999998888887777776666665555544444433333322222211",
      INIT_79 => X"77766666655555444444333333222222111111000000FFFFFFEEEEEEDDDDDCCC",
      INIT_7A => X"AAAAA999998888887777776666665555544444433333322222111111000000FF",
      INIT_7B => X"5555554444433333322222211111100000FFFFFFEEEEEEDDDDDDCCCCCBBBBBBA",
      INIT_7C => X"9999888888877777776666665555555444444433333332222221111111000000",
      INIT_7D => X"322222221111111000000FFFFFFFEEEEEEEDDDDDDCCCCCCCBBBBBBBAAAAAAA99",
      INIT_7E => X"7777777766666666555555554444444443333333322222222111111111000000",
      INIT_7F => X"FFFFFEEEEEEEEDDDDDDDDDCCCCCCCCBBBBBBBBAAAAAAAAA99999999888888887",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => \genStages[6].genPE[0].P_reg[ptr]\(13 downto 2),
      ADDRARDADDR(2) => \genStages[6].genPE[0].cmp\,
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000000001111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 4) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DOUTADOUT_UNCONNECTED\(31 downto 4),
      DOUTADOUT(3 downto 0) => \genStages[7].genPE[0].blkThresh.Thresh_reg\(15 downto 12),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"1111111111111111111111111111111111111111100000000000000000000000",
      INIT_04 => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"1111111111100000000000000000000000000000000000000000000000000000",
      INIT_06 => X"000000000000000000000000000000000000000000000000000000000000FFFF",
      INIT_07 => X"1111111111111111111111111111111111111110000000000000000000000000",
      INIT_08 => X"00000000000000000000000000000000000000000000000000000FFFFFFFFFFF",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"1111111111111111111111111000000000000000000000000000000000000000",
      INIT_0C => X"000000000000000000000000000000000000000000000000000000000000000F",
      INIT_0D => X"1111111100000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"1111100000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"000000000000000000000000000000000000000000000000000000000000000F",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"000000000000000000000000000000000000000000000000000000000FFFFFFF",
      INIT_15 => X"1111111111110000000000000000000000000000000000000000000000000000",
      INIT_16 => X"000000000000000000000000000000000000000000000000000000000000FFFF",
      INIT_17 => X"1111111111111111111111111111100000000000000000000000000000000000",
      INIT_18 => X"00000000000000000000000000000000000000000000000000000000000FFFFF",
      INIT_19 => X"1111111111111111111111111111111100000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"1111111111111111111111111111111111111111100000000000000000000000",
      INIT_1C => X"000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_1D => X"1111111111111111111111111111111111100000000000000000000000000000",
      INIT_1E => X"000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"00000000000000000000000000000000000000000000000000000FFFFFFFFFFF",
      INIT_21 => X"1111111111110000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"1111111111111111111111111111111111111111100000000000000000000000",
      INIT_24 => X"000000000000000000000000000000000000000000000000000000000000FFFF",
      INIT_25 => X"1111111111111111111111111111111111111111111111111111111111000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"1111111111111111111111100000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"1111111111111110000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"1111111111111111111111111111111111111000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"1111111111111111111111111111111111111111111000000000000000000000",
      INIT_30 => X"00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"00000000000000000000000000000000000000000000000000000000000FFFFF",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"00000000000000000000000000000000000000000000000000000FFFFFFFFFFF",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"1111111000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"1111111111111111111111111111111111111111111111111111111111111111",
      INIT_3C => X"000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"1111111111111111111111111111111111111111111111111111100000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"000000000000000000000000000000000000000000000000000000000000FFFF",
      INIT_42 => X"000000000000000000000000000000000000000000000000000000000FFFFFFF",
      INIT_43 => X"1111111111111111111111111111111111111000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"1111111111111111111111111111111100000000000000000000000000000000",
      INIT_46 => X"00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"1111111111111111111111111111111111111111110000000000000000000000",
      INIT_48 => X"1111111111111100000000000000000000000000000000000000000000000000",
      INIT_49 => X"2222222222222111111111111111111111111111111111111111111111111111",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"1111111111111100000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF",
      INIT_4F => X"1111111111111111111111111111111111000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"1111111111111111111111100000000000000000000000000000000000000000",
      INIT_52 => X"00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"000000000000000000000000000000000000000000000000000000FFFFFFFFFF",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF",
      INIT_59 => X"1111111111111111111111111111111111111111111111100000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"1111100000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"1111111111111111111111111111111111110000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"1111111100000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"1111111111111111111110000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"1111111111111111111111111111111111000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"1111111111111111111111111111111111111111111111000000000000000000",
      INIT_66 => X"00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_69 => X"1111111111111111000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"1111111111111111111111111111100000000000000000000000000000000000",
      INIT_6C => X"000000000000000000000000000000000000000000000000000000FFFFFFFFFF",
      INIT_6D => X"1111111111111111111111111111100000000000000000000000000000000000",
      INIT_6E => X"00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF",
      INIT_6F => X"1111111111111111111111111111111111111111111100000000000000000000",
      INIT_70 => X"00000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"1000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"1111111111111111111111111111111100000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"1111111111111111111111111111111111111111111100000000000000000000",
      INIT_7A => X"00000000000000000000000000000000000000000000000000000000000000FF",
      INIT_7B => X"1111111111111111111111111111111111000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"1111111111111111111110000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => \genStages[6].genPE[0].P_reg[ptr]\(13 downto 2),
      ADDRARDADDR(2) => \genStages[6].genPE[0].cmp\,
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000000001111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 4) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DOUTADOUT_UNCONNECTED\(31 downto 4),
      DOUTADOUT(3 downto 0) => \genStages[7].genPE[0].blkThresh.Thresh_reg\(19 downto 16),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000055555555555555555",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000005555555555",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000001555555555",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000055",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000155555",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000001",
      INIT_07 => X"0000000000000000000000005555555555555555555555555555555555555555",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000001",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000001555",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000055",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000155",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000055555555",
      INIT_0F => X"0000000000000000000000000000000000000000055555555555555555555555",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000155555",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000055",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000555555555555555",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000155555555555555555",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000155",
      INIT_1B => X"0000000000000000000000000000000000000055555555555555555555555555",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000155555",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000001555555555555555",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000005555555555555555555555555555555555",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000001555",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000155555555555",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000555555555",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000015555555555",
      INIT_29 => X"0000000000000000000000000000000000005555555555555555555555555555",
      INIT_2A => X"0000000000000000000000000005555555555555555555555555555555555555",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000001555555",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000555555555555",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000155555555555555",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000005555",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000055555",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000005555555",
      INIT_38 => X"0000000000000000000000000000000000000000000000000005555555555555",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000001555555555555",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000005",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 2) => \genStages[6].genPE[0].P_reg[ptr]\(13 downto 2),
      ADDRARDADDR(1) => \genStages[6].genPE[0].cmp\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DINADIN(15 downto 0) => B"0000000000000001",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 1) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5_DOUTADOUT_UNCONNECTED\(15 downto 1),
      DOUTADOUT(0) => \genStages[7].genPE[0].blkThresh.Thresh_reg\(20),
      DOUTBDOUT(15 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5_DOUTBDOUT_UNCONNECTED\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_5_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\genStages[6].genPE[0].Pf_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(0),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(0),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(10),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(10),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(11),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(11),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(12),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(12),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(13),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(13),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(14),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(14),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(15),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(15),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(16),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(16),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(17),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(17),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(18),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(18),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(19),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(19),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(1),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(1),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(20),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(20),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(2),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(2),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(3),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(3),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(4),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(4),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(5),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(5),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(6),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(6),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(7),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(7),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(8),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(8),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(9),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(9),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[op_n_0_][0]\,
      Q => \genStages[7].genPE[0].P_reg[op]\,
      R => clear
    );
\genStages[7].genPE[0].P_reg[ptr][1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \genStages[6].genPE[0].cmp\,
      Q => \genStages[7].genPE[0].P_reg[ptr][1]_srl2_n_0\
    );
\genStages[7].genPE[0].P_reg[ptr][2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \genStages[6].genPE[0].P_reg[ptr]\(2),
      Q => \genStages[7].genPE[0].P_reg[ptr][2]_srl2_n_0\
    );
\genStages[7].genPE[0].P_reg[ptr][3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \genStages[6].genPE[0].P_reg[ptr]\(3),
      Q => \genStages[7].genPE[0].P_reg[ptr][3]_srl2_n_0\
    );
\genStages[7].genPE[0].P_reg[ptr][4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \genStages[6].genPE[0].P_reg[ptr]\(4),
      Q => \genStages[7].genPE[0].P_reg[ptr][4]_srl2_n_0\
    );
\genStages[7].genPE[0].P_reg[ptr][5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \genStages[6].genPE[0].P_reg[ptr]\(5),
      Q => \genStages[7].genPE[0].P_reg[ptr][5]_srl2_n_0\
    );
\genStages[7].genPE[0].P_reg[ptr][6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \genStages[6].genPE[0].P_reg[ptr]\(6),
      Q => \genStages[7].genPE[0].P_reg[ptr][6]_srl2_n_0\
    );
\genStages[7].genPE[0].P_reg[ptr][7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \genStages[6].genPE[0].P_reg[ptr]\(7),
      Q => \genStages[7].genPE[0].P_reg[ptr][7]_srl2_n_0\
    );
\genStages[7].genPE[0].P_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(0),
      Q => \genStages[7].genPE[0].P_reg[val]\(0),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(10),
      Q => \genStages[7].genPE[0].P_reg[val]\(10),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(11),
      Q => \genStages[7].genPE[0].P_reg[val]\(11),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(12),
      Q => \genStages[7].genPE[0].P_reg[val]\(12),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(13),
      Q => \genStages[7].genPE[0].P_reg[val]\(13),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(14),
      Q => \genStages[7].genPE[0].P_reg[val]\(14),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(15),
      Q => \genStages[7].genPE[0].P_reg[val]\(15),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(16),
      Q => \genStages[7].genPE[0].P_reg[val]\(16),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(17),
      Q => \genStages[7].genPE[0].P_reg[val]\(17),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(18),
      Q => \genStages[7].genPE[0].P_reg[val]\(18),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(19),
      Q => \genStages[7].genPE[0].P_reg[val]\(19),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(1),
      Q => \genStages[7].genPE[0].P_reg[val]\(1),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(20),
      Q => \genStages[7].genPE[0].P_reg[val]\(20),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(2),
      Q => \genStages[7].genPE[0].P_reg[val]\(2),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(3),
      Q => \genStages[7].genPE[0].P_reg[val]\(3),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(4),
      Q => \genStages[7].genPE[0].P_reg[val]\(4),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(5),
      Q => \genStages[7].genPE[0].P_reg[val]\(5),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(6),
      Q => \genStages[7].genPE[0].P_reg[val]\(6),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(7),
      Q => \genStages[7].genPE[0].P_reg[val]\(7),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(8),
      Q => \genStages[7].genPE[0].P_reg[val]\(8),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(9),
      Q => \genStages[7].genPE[0].P_reg[val]\(9),
      R => '0'
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(12),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(13),
      I3 => \genStages[7].genPE[0].P_reg[val]\(13),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_10_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(10),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(11),
      I3 => \genStages[7].genPE[0].P_reg[val]\(11),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_11_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(8),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(9),
      I3 => \genStages[7].genPE[0].P_reg[val]\(9),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_12_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(6),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(7),
      I3 => \genStages[7].genPE[0].P_reg[val]\(7),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_13_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(4),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(5),
      I3 => \genStages[7].genPE[0].P_reg[val]\(5),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_14_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(2),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(3),
      I3 => \genStages[7].genPE[0].P_reg[val]\(3),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_15_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(0),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(1),
      I3 => \genStages[7].genPE[0].P_reg[val]\(1),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_16_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(14),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[7].genPE[0].P_reg[val]\(15),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(15),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_17_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(12),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[7].genPE[0].P_reg[val]\(13),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(13),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_18_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(10),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[7].genPE[0].P_reg[val]\(11),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(11),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_19_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(8),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[7].genPE[0].P_reg[val]\(9),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(9),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_20_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(6),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[7].genPE[0].P_reg[val]\(7),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(7),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_21_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(4),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[7].genPE[0].P_reg[val]\(5),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(5),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_22_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(2),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[7].genPE[0].P_reg[val]\(3),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(3),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_23_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(0),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[7].genPE[0].P_reg[val]\(1),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(1),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_24_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(20),
      I1 => \genStages[7].genPE[0].P_reg[val]\(20),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_3_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(18),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(18),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(19),
      I3 => \genStages[7].genPE[0].P_reg[val]\(19),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_4_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(16),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(16),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(17),
      I3 => \genStages[7].genPE[0].P_reg[val]\(17),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_5_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(20),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(20),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_6_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(18),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(18),
      I2 => \genStages[7].genPE[0].P_reg[val]\(19),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(19),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_7_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(16),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(16),
      I2 => \genStages[7].genPE[0].P_reg[val]\(17),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(17),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_8_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(14),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(15),
      I3 => \genStages[7].genPE[0].P_reg[val]\(15),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_9_n_0\
    );
\genStages[7].genPE[0].Pf_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].P_reg[op]\,
      Q => \blkStreamOutput.aload\,
      R => clear
    );
\genStages[7].genPE[0].Pf_reg[ptr][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].cmp\,
      Q => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][0]\,
      R => '0'
    );
\genStages[7].genPE[0].Pf_reg[ptr][0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_genStages[7].genPE[0].Pf_reg[ptr][0]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \genStages[7].genPE[0].cmp\,
      CO(1) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_1_n_6\,
      CO(0) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \genStages[7].genPE[0].Pf[ptr][0]_i_3_n_0\,
      DI(1) => \genStages[7].genPE[0].Pf[ptr][0]_i_4_n_0\,
      DI(0) => \genStages[7].genPE[0].Pf[ptr][0]_i_5_n_0\,
      O(7 downto 0) => \NLW_genStages[7].genPE[0].Pf_reg[ptr][0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \genStages[7].genPE[0].Pf[ptr][0]_i_6_n_0\,
      S(1) => \genStages[7].genPE[0].Pf[ptr][0]_i_7_n_0\,
      S(0) => \genStages[7].genPE[0].Pf[ptr][0]_i_8_n_0\
    );
\genStages[7].genPE[0].Pf_reg[ptr][0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_0\,
      CO(6) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_1\,
      CO(5) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_2\,
      CO(4) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_3\,
      CO(3) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_4\,
      CO(2) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_5\,
      CO(1) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_6\,
      CO(0) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_7\,
      DI(7) => \genStages[7].genPE[0].Pf[ptr][0]_i_9_n_0\,
      DI(6) => \genStages[7].genPE[0].Pf[ptr][0]_i_10_n_0\,
      DI(5) => \genStages[7].genPE[0].Pf[ptr][0]_i_11_n_0\,
      DI(4) => \genStages[7].genPE[0].Pf[ptr][0]_i_12_n_0\,
      DI(3) => \genStages[7].genPE[0].Pf[ptr][0]_i_13_n_0\,
      DI(2) => \genStages[7].genPE[0].Pf[ptr][0]_i_14_n_0\,
      DI(1) => \genStages[7].genPE[0].Pf[ptr][0]_i_15_n_0\,
      DI(0) => \genStages[7].genPE[0].Pf[ptr][0]_i_16_n_0\,
      O(7 downto 0) => \NLW_genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \genStages[7].genPE[0].Pf[ptr][0]_i_17_n_0\,
      S(6) => \genStages[7].genPE[0].Pf[ptr][0]_i_18_n_0\,
      S(5) => \genStages[7].genPE[0].Pf[ptr][0]_i_19_n_0\,
      S(4) => \genStages[7].genPE[0].Pf[ptr][0]_i_20_n_0\,
      S(3) => \genStages[7].genPE[0].Pf[ptr][0]_i_21_n_0\,
      S(2) => \genStages[7].genPE[0].Pf[ptr][0]_i_22_n_0\,
      S(1) => \genStages[7].genPE[0].Pf[ptr][0]_i_23_n_0\,
      S(0) => \genStages[7].genPE[0].Pf[ptr][0]_i_24_n_0\
    );
\genStages[7].genPE[0].Pf_reg[ptr][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].P_reg[ptr][1]_srl2_n_0\,
      Q => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][1]\,
      R => '0'
    );
\genStages[7].genPE[0].Pf_reg[ptr][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].P_reg[ptr][2]_srl2_n_0\,
      Q => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][2]\,
      R => '0'
    );
\genStages[7].genPE[0].Pf_reg[ptr][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].P_reg[ptr][3]_srl2_n_0\,
      Q => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][3]\,
      R => '0'
    );
\genStages[7].genPE[0].Pf_reg[ptr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].P_reg[ptr][4]_srl2_n_0\,
      Q => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][4]\,
      R => '0'
    );
\genStages[7].genPE[0].Pf_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].P_reg[ptr][5]_srl2_n_0\,
      Q => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][5]\,
      R => '0'
    );
\genStages[7].genPE[0].Pf_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].P_reg[ptr][6]_srl2_n_0\,
      Q => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][6]\,
      R => '0'
    );
\genStages[7].genPE[0].Pf_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].P_reg[ptr][7]_srl2_n_0\,
      Q => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][7]\,
      R => '0'
    );
in0_V_TREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkFeed.GuardSem_reg\(5),
      O => in0_V_TREADY
    );
sel_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \blkFeed.GuardSem_reg\(5),
      I1 => in0_V_TVALID,
      I2 => ap_rst_n,
      O => \blkFeed.GuardSem_reg[5]_0\
    );
sel_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => ap_rst_n,
      O => ADDRARDADDR(5)
    );
sel_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(4),
      I1 => \blkFeed.CnlCnt_reg\(3),
      I2 => \blkFeed.CnlCnt_reg\(1),
      I3 => \blkFeed.CnlCnt_reg\(0),
      I4 => \blkFeed.CnlCnt_reg\(2),
      I5 => ap_rst_n,
      O => ADDRARDADDR(4)
    );
sel_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(3),
      I1 => \blkFeed.CnlCnt_reg\(2),
      I2 => \blkFeed.CnlCnt_reg\(0),
      I3 => \blkFeed.CnlCnt_reg\(1),
      I4 => ap_rst_n,
      O => ADDRARDADDR(3)
    );
sel_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(2),
      I1 => \blkFeed.CnlCnt_reg\(1),
      I2 => \blkFeed.CnlCnt_reg\(0),
      I3 => ap_rst_n,
      O => ADDRARDADDR(2)
    );
sel_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(1),
      I1 => \blkFeed.CnlCnt_reg\(0),
      I2 => ap_rst_n,
      O => ADDRARDADDR(1)
    );
sel_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \blkFeed.CnlCnt_reg\(0),
      O => ADDRARDADDR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_Thresholding_rtl_2_0_thresholding_axi is
  port (
    \blkStreamOutput.BVld_reg\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \blkFeed.GuardSem_reg[5]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TREADY : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \genStages[0].genPE[0].blkThresh.Thresh_reg\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_Thresholding_rtl_2_0_thresholding_axi : entity is "thresholding_axi";
end finn_design_Thresholding_rtl_2_0_thresholding_axi;

architecture STRUCTURE of finn_design_Thresholding_rtl_2_0_thresholding_axi is
begin
impl: entity work.finn_design_Thresholding_rtl_2_0_thresholding
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \blkFeed.GuardSem_reg[5]_0\ => \blkFeed.GuardSem_reg[5]\,
      \blkStreamOutput.BVld_reg_0\ => \blkStreamOutput.BVld_reg\,
      \genStages[0].genPE[0].blkThresh.Thresh_reg\(20 downto 0) => \genStages[0].genPE[0].blkThresh.Thresh_reg\(20 downto 0),
      in0_V_TDATA(20 downto 0) => in0_V_TDATA(20 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_Thresholding_rtl_2_0_Thresholding_rtl_2_axi_wrapper is
  port (
    \blkStreamOutput.BVld_reg\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \blkFeed.GuardSem_reg[5]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TREADY : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \genStages[0].genPE[0].blkThresh.Thresh_reg\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_Thresholding_rtl_2_0_Thresholding_rtl_2_axi_wrapper : entity is "Thresholding_rtl_2_axi_wrapper";
end finn_design_Thresholding_rtl_2_0_Thresholding_rtl_2_axi_wrapper;

architecture STRUCTURE of finn_design_Thresholding_rtl_2_0_Thresholding_rtl_2_axi_wrapper is
begin
core: entity work.finn_design_Thresholding_rtl_2_0_thresholding_axi
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \blkFeed.GuardSem_reg[5]\ => \blkFeed.GuardSem_reg[5]\,
      \blkStreamOutput.BVld_reg\ => \blkStreamOutput.BVld_reg\,
      \genStages[0].genPE[0].blkThresh.Thresh_reg\(20 downto 0) => \genStages[0].genPE[0].blkThresh.Thresh_reg\(20 downto 0),
      in0_V_TDATA(20 downto 0) => in0_V_TDATA(20 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_Thresholding_rtl_2_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axilite_AWVALID : in STD_LOGIC;
    s_axilite_AWREADY : out STD_LOGIC;
    s_axilite_AWADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axilite_WVALID : in STD_LOGIC;
    s_axilite_WREADY : out STD_LOGIC;
    s_axilite_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axilite_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axilite_BVALID : out STD_LOGIC;
    s_axilite_BREADY : in STD_LOGIC;
    s_axilite_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axilite_ARVALID : in STD_LOGIC;
    s_axilite_ARREADY : out STD_LOGIC;
    s_axilite_ARADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axilite_RVALID : out STD_LOGIC;
    s_axilite_RREADY : in STD_LOGIC;
    s_axilite_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axilite_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    out_V_TREADY : in STD_LOGIC;
    out_V_TVALID : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of finn_design_Thresholding_rtl_2_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of finn_design_Thresholding_rtl_2_0 : entity is "finn_design_Thresholding_rtl_2_0,Thresholding_rtl_2_axi_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of finn_design_Thresholding_rtl_2_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of finn_design_Thresholding_rtl_2_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of finn_design_Thresholding_rtl_2_0 : entity is "Thresholding_rtl_2_axi_wrapper,Vivado 2024.1";
end finn_design_Thresholding_rtl_2_0;

architecture STRUCTURE of finn_design_Thresholding_rtl_2_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \genStages[0].genPE[0].blkThresh.Thresh_reg\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal inst_n_1 : STD_LOGIC;
  signal inst_n_2 : STD_LOGIC;
  signal inst_n_3 : STD_LOGIC;
  signal inst_n_4 : STD_LOGIC;
  signal inst_n_5 : STD_LOGIC;
  signal inst_n_6 : STD_LOGIC;
  signal inst_n_7 : STD_LOGIC;
  signal NLW_sel_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_sel_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_sel_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_sel_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_sel_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal NLW_sel_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sel : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of sel : label is "p0_d3";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sel : label is "";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of sel : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of sel : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sel : label is 1344;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sel : label is "sel";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sel : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sel : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sel : label is 63;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of sel : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of sel : label is 20;
  attribute ram_offset : integer;
  attribute ram_offset of sel : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sel : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sel : label is 17;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst_n, ASSOCIATED_BUSIF s_axilite:in0_V:out_V, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of s_axilite_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARREADY";
  attribute X_INTERFACE_INFO of s_axilite_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARVALID";
  attribute X_INTERFACE_INFO of s_axilite_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWREADY";
  attribute X_INTERFACE_INFO of s_axilite_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWVALID";
  attribute X_INTERFACE_INFO of s_axilite_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axilite BREADY";
  attribute X_INTERFACE_INFO of s_axilite_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axilite BVALID";
  attribute X_INTERFACE_INFO of s_axilite_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axilite RREADY";
  attribute X_INTERFACE_INFO of s_axilite_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axilite RVALID";
  attribute X_INTERFACE_INFO of s_axilite_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axilite WREADY";
  attribute X_INTERFACE_INFO of s_axilite_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axilite WVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 250000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 250000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axilite_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARADDR";
  attribute X_INTERFACE_INFO of s_axilite_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWADDR";
  attribute X_INTERFACE_INFO of s_axilite_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axilite BRESP";
  attribute X_INTERFACE_INFO of s_axilite_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axilite RDATA";
  attribute X_INTERFACE_INFO of s_axilite_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axilite RRESP";
  attribute X_INTERFACE_PARAMETER of s_axilite_RRESP : signal is "XIL_INTERFACENAME s_axilite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axilite_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axilite WDATA";
  attribute X_INTERFACE_INFO of s_axilite_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axilite WSTRB";
begin
  s_axilite_ARREADY <= \<const0>\;
  s_axilite_AWREADY <= \<const0>\;
  s_axilite_BRESP(1) <= \<const0>\;
  s_axilite_BRESP(0) <= \<const0>\;
  s_axilite_BVALID <= \<const0>\;
  s_axilite_RDATA(31) <= \<const0>\;
  s_axilite_RDATA(30) <= \<const0>\;
  s_axilite_RDATA(29) <= \<const0>\;
  s_axilite_RDATA(28) <= \<const0>\;
  s_axilite_RDATA(27) <= \<const0>\;
  s_axilite_RDATA(26) <= \<const0>\;
  s_axilite_RDATA(25) <= \<const0>\;
  s_axilite_RDATA(24) <= \<const0>\;
  s_axilite_RDATA(23) <= \<const0>\;
  s_axilite_RDATA(22) <= \<const0>\;
  s_axilite_RDATA(21) <= \<const0>\;
  s_axilite_RDATA(20) <= \<const0>\;
  s_axilite_RDATA(19) <= \<const0>\;
  s_axilite_RDATA(18) <= \<const0>\;
  s_axilite_RDATA(17) <= \<const0>\;
  s_axilite_RDATA(16) <= \<const0>\;
  s_axilite_RDATA(15) <= \<const0>\;
  s_axilite_RDATA(14) <= \<const0>\;
  s_axilite_RDATA(13) <= \<const0>\;
  s_axilite_RDATA(12) <= \<const0>\;
  s_axilite_RDATA(11) <= \<const0>\;
  s_axilite_RDATA(10) <= \<const0>\;
  s_axilite_RDATA(9) <= \<const0>\;
  s_axilite_RDATA(8) <= \<const0>\;
  s_axilite_RDATA(7) <= \<const0>\;
  s_axilite_RDATA(6) <= \<const0>\;
  s_axilite_RDATA(5) <= \<const0>\;
  s_axilite_RDATA(4) <= \<const0>\;
  s_axilite_RDATA(3) <= \<const0>\;
  s_axilite_RDATA(2) <= \<const0>\;
  s_axilite_RDATA(1) <= \<const0>\;
  s_axilite_RDATA(0) <= \<const0>\;
  s_axilite_RRESP(1) <= \<const0>\;
  s_axilite_RRESP(0) <= \<const0>\;
  s_axilite_RVALID <= \<const0>\;
  s_axilite_WREADY <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.finn_design_Thresholding_rtl_2_0_Thresholding_rtl_2_axi_wrapper
     port map (
      ADDRARDADDR(5) => inst_n_1,
      ADDRARDADDR(4) => inst_n_2,
      ADDRARDADDR(3) => inst_n_3,
      ADDRARDADDR(2) => inst_n_4,
      ADDRARDADDR(1) => inst_n_5,
      ADDRARDADDR(0) => inst_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \blkFeed.GuardSem_reg[5]\ => inst_n_7,
      \blkStreamOutput.BVld_reg\ => out_V_TVALID,
      \genStages[0].genPE[0].blkThresh.Thresh_reg\(20 downto 0) => \genStages[0].genPE[0].blkThresh.Thresh_reg\(20 downto 0),
      in0_V_TDATA(20 downto 0) => in0_V_TDATA(20 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY
    );
sel: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"000000000000000000000000000000000000000000300103040000000000C000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"21E9A0B4DBF0A547A258864375798938EF5687D2B3F167A8B4C3752AA8845166",
      INIT_01 => X"DE364EC61516731E15CF69CC7C4D35A6C37EB7496802A97A7433E7FCBD55825C",
      INIT_02 => X"90C7B8CE9346C07A989CEE9218A0824F9AC97C9CA1F437A2A7DDCDE4AD74F94F",
      INIT_03 => X"7EB49A49AD15C90FBBD73BD281FA330EB6629A6DA93A89A037CEC77A92ACB322",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000070000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000070000000000000000000000000000000000000007",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9) => inst_n_1,
      ADDRARDADDR(8) => inst_n_2,
      ADDRARDADDR(7) => inst_n_3,
      ADDRARDADDR(6) => inst_n_4,
      ADDRARDADDR(5) => inst_n_5,
      ADDRARDADDR(4) => inst_n_6,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 10) => B"1000",
      ADDRBWRADDR(9) => inst_n_1,
      ADDRBWRADDR(8) => inst_n_2,
      ADDRBWRADDR(7) => inst_n_3,
      ADDRBWRADDR(6) => inst_n_4,
      ADDRBWRADDR(5) => inst_n_5,
      ADDRBWRADDR(4) => inst_n_6,
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_sel_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_sel_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_sel_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_sel_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"1111111111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"11",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => \genStages[0].genPE[0].blkThresh.Thresh_reg\(15 downto 0),
      DOUTBDOUT(15 downto 3) => NLW_sel_DOUTBDOUT_UNCONNECTED(15 downto 3),
      DOUTBDOUT(2 downto 0) => \genStages[0].genPE[0].blkThresh.Thresh_reg\(20 downto 18),
      DOUTPADOUTP(1 downto 0) => \genStages[0].genPE[0].blkThresh.Thresh_reg\(17 downto 16),
      DOUTPBDOUTP(1 downto 0) => NLW_sel_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => inst_n_7,
      ENBWREN => inst_n_7,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
