# ğŸ“‹ Phase 1 å®Ÿè¡Œ: RTLä»•æ§˜è©³ç´°æŠŠæ¡ãƒ¬ãƒãƒ¼ãƒˆ

**å®Ÿè¡Œæ—¥**: 2025å¹´10æœˆ6æ—¥  
**å¯¾è±¡**: AXIUART_ RTLå®Ÿè£…è©³ç´°èª¿æŸ»  
**ä½œæ¥­åŸºæº–**: protocol_alignment_work_instruction_20251006.md Phase 1

---

## ğŸ” 1.1 ãƒ—ãƒ­ãƒˆã‚³ãƒ«å®šæ•°ã®å®Œå…¨èª¿æŸ»

### 1.1.1 SOFå®šæ•°ã®èª¿æŸ»çµæœ

#### å…¨RTLãƒ•ã‚¡ã‚¤ãƒ«ã§ã®SOFé–¢é€£å®šæ•°æ¤œç´¢
```bash
# å®Ÿè¡Œã‚³ãƒãƒ³ãƒ‰çµæœ
grep -r "SOF\|0x5A\|0x2D" rtl/ --include="*.sv"
```

**é‡è¦ç™ºè¦‹**: RTLå†…ã§è¤‡æ•°ã®SOFå®šæ•°ãŒå®šç¾©ã•ã‚Œã¦ã„ã‚‹

#### 1.1.1.1 Frame_Builder.svã§ã®SOFå®šæ•°å®šç¾©
```systemverilog
// File: rtl/Frame_Builder.sv (line 37)
localparam [7:0] SOF_DEVICE_TO_HOST = 8'h5A;

// Hardware correction for observed UART transmission bit flips
// Updated based on FPGA test results (2025-10-06)
// New patterns: SOF 0x5Aâ†’0x6B (XOR 0x31), CMD 0x20â†’0x39 (XOR 0x19), STATUS 0x00â†’0x60 (XOR 0x60)
localparam [7:0] SOF_CORRECTION_MASK = 8'h31;        // To compensate for 0x5Aâ†’0x6B flip
localparam [7:0] SOF_DEVICE_TO_HOST_CORRECTED = SOF_DEVICE_TO_HOST ^ SOF_CORRECTION_MASK;
```

**è¨ˆç®—çµæœ**: `0x5A ^ 0x31 = 0x6B` (not 0x2D)

#### 1.1.1.2 Frame_Parser.svã§ã®SOFå®šæ•°å®šç¾©
```systemverilog
// File: rtl/Frame_Parser.sv (line 46)
localparam [7:0] SOF_HOST_TO_DEVICE = 8'hA5;
```

**ãƒ—ãƒ­ãƒˆã‚³ãƒ«æ§‹é€ **:
- Host â†’ Device: SOF = 0xA5
- Device â†’ Host: SOF = 0x5A (ä¿®æ­£å‰) â†’ 0x6B (ä¿®æ­£å¾Œ)

**å•é¡Œ**: å®Ÿéš›ã®é€ä¿¡å€¤ã¯0x6Bã§ã‚ã‚Šã€æœŸå¾…å€¤0x2Dã¨ç•°ãªã‚‹

### 1.1.2 STATUSå®šæ•°ã®èª¿æŸ»çµæœ

#### 1.1.2.1 AXI Master Handlerã§ã®STATUSç”Ÿæˆ

```systemverilog
// File: rtl/Axi4_Lite_Master.sv (line 29)
localparam [7:0] STATUS_OK = 8'h00;

// STATUSå‡ºåŠ› (line 392)
assign axi_status = status_reg;
```

#### 1.1.2.2 Bridgeã§ã®STATUSä¼æ’­å‡¦ç†

```systemverilog
// File: rtl/Uart_Axi4_Bridge.sv
logic [7:0] axi_status;          // AXI Masterã‹ã‚‰ã®å…¥åŠ›
logic [7:0] builder_status_code; // Frame Builderã¸ã®å‡ºåŠ›

// æ­£å¸¸æ™‚ã®å‡¦ç† (line 439)
builder_status_code = axi_status;  // 0x00ã‚’è»¢é€

// Frame Builderã¸ã®æ¥ç¶š (line 271)
.status_code(builder_status_code),
```

#### 1.1.2.3 Frame Builderã§ã®STATUSä¿®æ­£å‡¦ç†

```systemverilog
// File: rtl/Frame_Builder.sv (line 44)
localparam [7:0] STATUS_CORRECTION_MASK = 8'h60;  // To compensate for 0x00â†’0x60 flip

// STATUSé€ä¿¡å‡¦ç† (line 217)
debug_status_input = status_reg;                        // Original STATUS value (0x00)
debug_status_output = status_reg ^ STATUS_CORRECTION_MASK;  // Corrected STATUS (0x60)

// å®Ÿéš›ã®é€ä¿¡å€¤
tx_fifo_data = status_reg ^ STATUS_CORRECTION_MASK;  // 0x00 ^ 0x60 = 0x60
```

**è¨ˆç®—çµæœ**: `0x00 ^ 0x60 = 0x60` (not 0x6C)

**ãƒ—ãƒ­ãƒˆã‚³ãƒ«æ•´åˆæ€§å•é¡Œç™ºè¦‹**:

- æœŸå¾…å€¤: STATUS = 0x6C
- RTLå®Ÿè£…å€¤: STATUS = 0x60
- å·®åˆ†: 0x0C (12 decimal)

### 1.1.3 CMD_ECHOå‡¦ç†ã®èª¿æŸ»çµæœ

#### 1.1.3.1 Bridgeã§ã®CMDã‚­ãƒ£ãƒ—ãƒãƒ£å‡¦ç†

```systemverilog
// File: rtl/Uart_Axi4_Bridge.sv
logic [7:0] captured_cmd;

// Frame_Parserå‡ºåŠ›ã‚­ãƒ£ãƒ—ãƒãƒ£ (line 335)
captured_cmd <= parser_cmd;

// Frame_Builderã¸ã®ã‚¨ã‚³ãƒ¼å‡ºåŠ› (line 417)
builder_cmd_echo = captured_cmd;
```

#### 1.1.3.2 Frame Builderã§ã®CMD_ECHOä¿®æ­£å‡¦ç†

```systemverilog
// File: rtl/Frame_Builder.sv (line 43)
localparam [7:0] CMD_CORRECTION_MASK = 8'h19;  // To compensate for 0x20â†’0x39 flip

// CMDé€ä¿¡å‡¦ç† (line 238)
tx_fifo_data = cmd_reg ^ CMD_CORRECTION_MASK;

// ãƒ‡ãƒãƒƒã‚°ä¿¡å· (line 246-247)
debug_cmd_echo_in = cmd_echo;         // Original CMD value
debug_cmd_echo_out = cmd_reg ^ CMD_CORRECTION_MASK;  // Corrected CMD
```

**CMD_ECHOãƒ‡ãƒ¼ã‚¿ãƒ•ãƒ­ãƒ¼**:
```
parser_cmd â†’ captured_cmd â†’ builder_cmd_echo â†’ cmd_reg â†’ cmd_reg ^ CMD_CORRECTION_MASK â†’ tx_fifo_data
```

---

## ğŸ” 1.2 ãƒ‡ãƒ¼ã‚¿ãƒ•ãƒ­ãƒ¼è©³ç´°è§£æ

### 1.2.1 Frame Builderå†…ãƒ‡ãƒ¼ã‚¿ãƒ•ãƒ­ãƒ¼

#### 1.2.1.1 ãƒ—ãƒ­ãƒˆã‚³ãƒ«ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰ä¿®æ­£ã‚·ã‚¹ãƒ†ãƒ 

**ä¿®æ­£ãƒã‚¹ã‚¯å®šç¾©** (Frame_Builder.sv line 42-44):
```systemverilog
localparam [7:0] SOF_CORRECTION_MASK = 8'h31;        // 0x5Aâ†’0x6B flip
localparam [7:0] CMD_CORRECTION_MASK = 8'h19;        // 0x20â†’0x39 flip  
localparam [7:0] STATUS_CORRECTION_MASK = 8'h60;     // 0x00â†’0x60 flip
```

**å®Ÿéš›ã®å¤‰æ›çµæœ**:

| Field | Original | Mask | Result | Expected |
|-------|----------|------|--------|----------|
| SOF   | 0x5A     | 0x31 | 0x6B   | 0x2D     |
| STATUS| 0x00     | 0x60 | 0x60   | 0x6C     |
| CMD   | 0x20*    | 0x19 | 0x39   | ?        |

*CMDå€¤ã¯å®Ÿéš›ã®å—ä¿¡ã‚³ãƒãƒ³ãƒ‰ã«ä¾å­˜

#### 1.2.1.2 é€ä¿¡ãƒ‡ãƒ¼ã‚¿ãƒ‘ã‚¹

```systemverilog
Input Values â†’ status_reg/cmd_reg â†’ Correction Logic â†’ TX FIFO â†’ UART TX
```

**è©³ç´°ãƒ•ãƒ­ãƒ¼** (Frame_Builder.sv):

1. `status_code` â†’ `status_reg` (line 134)
2. `cmd_echo` â†’ `cmd_reg` (line 135)  
3. `status_reg ^ STATUS_CORRECTION_MASK` â†’ `tx_fifo_data` (line 217)
4. `cmd_reg ^ CMD_CORRECTION_MASK` â†’ `tx_fifo_data` (line 238)

#### 1.2.2 UARTé€ä¿¡çµŒè·¯ãƒ‡ãƒ¼ã‚¿ãƒ•ãƒ­ãƒ¼

**TX FIFOã‹ã‚‰UART TXã¾ã§ã®å®Œå…¨çµŒè·¯**:

```
Frame_Builder.tx_fifo_data â†’ TX FIFO â†’ Uart_Tx.tx_data â†’ tx_shift_reg â†’ uart_tx_pin
```

**ã‚·ãƒªã‚¢ãƒ«é€ä¿¡ãƒ“ãƒƒãƒˆé †åº** (Uart_Tx.sv line 145):
```systemverilog
DATA_BITS: uart_tx_int = tx_shift_reg[0]; // LSB first transmission
```

**bit shiftingå‡¦ç†** (Uart_Tx.sv line 116):
```systemverilog
tx_shift_reg_next = {1'b0, tx_shift_reg[7:1]};  // Right shift for LSB first
```

---

## ğŸ” 1.3 çŠ¶æ…‹ç®¡ç†ãƒ­ã‚¸ãƒƒã‚¯è§£æ

### 1.3.1 Frame BuilderçŠ¶æ…‹æ©Ÿæ¢°

#### 1.3.1.1 çŠ¶æ…‹é·ç§»ã¨ãƒ‡ãƒ¼ã‚¿é€ä¿¡ã‚¿ã‚¤ãƒŸãƒ³ã‚°

**çŠ¶æ…‹å®šç¾©** (Frame_Builder.sv line 64-74):
```systemverilog
typedef enum logic [3:0] {
    IDLE, SOF, STATUS, CMD, ADDR_BYTE0, ADDR_BYTE1, ADDR_BYTE2, ADDR_BYTE3, DATA, CRC, DONE
} frame_state_t;
```

**çŠ¶æ…‹é·ç§»ãƒ•ãƒ­ãƒ¼**:
```
IDLE â†’ SOF â†’ STATUS â†’ CMD â†’ [ADDR_BYTE0-3] â†’ [DATA] â†’ CRC â†’ DONE â†’ IDLE
```

**å„çŠ¶æ…‹ã§ã®tx_fifo_dataå€¤**:

| State | tx_fifo_data Value | Original | Correction |
|-------|------------------|----------|------------|
| SOF | SOF_DEVICE_TO_HOST_CORRECTED | 0x5A | 0x5A ^ 0x31 = 0x6B |
| STATUS | status_reg ^ STATUS_CORRECTION_MASK | 0x00 | 0x00 ^ 0x60 = 0x60 |
| CMD | cmd_reg ^ CMD_CORRECTION_MASK | cmd_reg | cmd_reg ^ 0x19 |
| ADDR_BYTE* | addr_reg[bits] | No correction | - |
| DATA | data_reg[index] | No correction | - |
| CRC | crc_out | No correction | - |

#### 1.3.1.2 çŠ¶æ…‹é–“ã§ã®ãƒ‡ãƒ¼ã‚¿ä¿æŒãƒ»å¤‰æ›´

**ãƒ¬ã‚¸ã‚¹ã‚¿æ›´æ–°ã‚¿ã‚¤ãƒŸãƒ³ã‚°** (Frame_Builder.sv line 130-140):
```systemverilog
// build_response_edgeæ™‚ã®ä¸€æ‹¬æ›´æ–°
if (build_response_edge) begin
    status_reg <= status_code;        // AXI Masterã‹ã‚‰ã®çµæœ
    cmd_reg <= cmd_echo;             // Bridgeã‹ã‚‰ã®ã‚³ãƒãƒ³ãƒ‰ã‚¨ã‚³ãƒ¼
    addr_reg <= addr_echo;           // ã‚¢ãƒ‰ãƒ¬ã‚¹ã‚¨ã‚³ãƒ¼
    // ãƒ‡ãƒ¼ã‚¿ã¨ã‚«ã‚¦ãƒ³ãƒˆã®æ›´æ–°
end
```

**çŠ¶æ…‹ä¾å­˜æ€§**: å„ãƒ¬ã‚¸ã‚¹ã‚¿ã¯å¿œç­”é–‹å§‹æ™‚ã«å›ºå®šã•ã‚Œã€ãƒ•ãƒ¬ãƒ¼ãƒ é€ä¿¡å®Œäº†ã¾ã§ä¿æŒ

### 1.3.2 BridgeçŠ¶æ…‹ç®¡ç†

#### 1.3.2.1 ãƒ¡ã‚¤ãƒ³çŠ¶æ…‹ã¨builderåˆ¶å¾¡ã®é–¢ä¿‚

**Bridgeä¸»è¦çŠ¶æ…‹** (Uart_Axi4_Bridge.sv line 135-141):
```systemverilog
typedef enum logic [2:0] {
    MAIN_IDLE,                // ãƒ•ãƒ¬ãƒ¼ãƒ å¾…æ©Ÿ
    MAIN_AXI_TRANSACTION,     // AXIå‡¦ç†å®Ÿè¡Œ
    MAIN_BUILD_RESPONSE,      // å¿œç­”ãƒ•ãƒ¬ãƒ¼ãƒ ç”Ÿæˆé–‹å§‹
    MAIN_WAIT_RESPONSE,       // å¿œç­”é€ä¿¡å®Œäº†å¾…æ©Ÿ
    MAIN_DISABLED_RESPONSE    // ç„¡åŠ¹åŒ–æ™‚å¿œç­”
} main_state_t;
```

**å„çŠ¶æ…‹ã§ã®builderåˆ¶å¾¡ä¿¡å·**:

| Bridge State | builder_build_response | builder_status_code | builder_cmd_echo |
|-------------|----------------------|-------------------|-----------------|
| MAIN_IDLE | 0 | 0x00 | 0x00 |
| MAIN_AXI_TRANSACTION | 0 | 0x00 | 0x00 |
| MAIN_BUILD_RESPONSE | 1 | axi_status | captured_cmd |
| MAIN_WAIT_RESPONSE | 0 | axi_status | captured_cmd |
| MAIN_DISABLED_RESPONSE | 1 | STATUS_BUSY_CODE | captured_cmd |

**é‡è¦**: `captured_cmd`ã¯parserå‡ºåŠ›ã®æ¶ˆå¤±å‰ã«ã‚­ãƒ£ãƒ—ãƒãƒ£ã•ã‚Œã€å¿œç­”å®Œäº†ã¾ã§ä¿æŒã•ã‚Œã‚‹

---

## ğŸ“Š Phase 1 èª¿æŸ»çµæœã‚µãƒãƒªãƒ¼

### ğŸ” ç™ºè¦‹ã•ã‚ŒãŸä¸»è¦ãªä¸æ•´åˆ

#### 1. SOFå€¤ã®ä¸æ•´åˆ
- **æœŸå¾…å€¤**: 0x2D  
- **RTLå®Ÿè£…å€¤**: 0x6B (0x5A ^ 0x31)
- **å·®åˆ†**: 0x46 (70 decimal)

#### 2. STATUSå€¤ã®ä¸æ•´åˆ  
- **æœŸå¾…å€¤**: 0x6C
- **RTLå®Ÿè£…å€¤**: 0x60 (0x00 ^ 0x60)
- **å·®åˆ†**: 0x0C (12 decimal)

### ğŸ”§ RTLä¿®æ­£ãƒã‚¹ã‚¯ã®ç¢ºèªæ¸ˆã¿å‹•ä½œ

**ä¿®æ­£ã‚·ã‚¹ãƒ†ãƒ ã¯æ­£å¸¸ã«å‹•ä½œä¸­**:
- SOFä¿®æ­£: 0x5A â†’ 0x6B (XOR 0x31)
- STATUSä¿®æ­£: 0x00 â†’ 0x60 (XOR 0x60)  
- CMDä¿®æ­£: cmd_value â†’ cmd_value ^ 0x19

### ğŸ“‹ æ¬¡æ®µéšã¸ã®æè¨€

1. **ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜æ›¸ã¨ã®ç…§åˆ** (Phase 2)
2. **æœŸå¾…å€¤ã®æ ¹æ‹ ç¢ºèª** (Phase 2)
3. **ãƒ†ã‚¹ãƒˆä»•æ§˜ã®å¦¥å½“æ€§æ¤œè¨¼** (Phase 2)
4. **RTL vs ä»•æ§˜ã®æ ¹æœ¬çš„æ•´åˆæ€§ç¢ºç«‹** (Phase 3)
