{
    "660f3840dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMUL.VV         v4, v4, v5, none"
        ],
        "disassembly": "pmulld xmm3, xmm4"
    },
    "660f3840d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMUL.VV         v3, v3, v3, none"
        ],
        "disassembly": "pmulld xmm2, xmm2"
    },
    "660f38400f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v22, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMUL.VV         v2, v2, v22, none"
        ],
        "disassembly": "pmulld xmm1, [rdi]"
    },
    "660f3828dc": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDIW           ra, zero, 0x20(32)",
            "VSLL.VX         v22, v4, ra, none",
            "VSRA.VX         v22, v22, ra, none",
            "VSLL.VX         v23, v5, ra, none",
            "VSRA.VX         v23, v23, ra, none",
            "VMUL.VV         v24, v22, v23, none",
            "VMV.V.V         v4, v24"
        ],
        "disassembly": "pmuldq xmm3, xmm4"
    },
    "660f3828d2": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDIW           ra, zero, 0x20(32)",
            "VSLL.VX         v22, v3, ra, none",
            "VSRA.VX         v22, v22, ra, none",
            "VSLL.VX         v23, v3, ra, none",
            "VSRA.VX         v23, v23, ra, none",
            "VMUL.VV         v24, v22, v23, none",
            "VMV.V.V         v3, v24"
        ],
        "disassembly": "pmuldq xmm2, xmm2"
    },
    "660f38280f": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v22, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "ADDIW           ra, zero, 0x20(32)",
            "VSLL.VX         v23, v2, ra, none",
            "VSRA.VX         v23, v23, ra, none",
            "VSLL.VX         v24, v22, ra, none",
            "VSRA.VX         v24, v24, ra, none",
            "VMUL.VV         v25, v23, v24, none",
            "VMV.V.V         v2, v25"
        ],
        "disassembly": "pmuldq xmm1, [rdi]"
    },
    "660f3a40d3f0": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xf(15)",
            "VMV.V.I         v22, 0x0(0)",
            "VMV.V.I         v23, 0x0(0)",
            "VFMUL.VV        v22, v3, v4, v0.t",
            "VFREDUSUM.VS    v23, v22, v23, none",
            "VMV.X.S         ra, v23",
            "VMV.V.X         v3, ra",
            "VMV.V.I         v0, 0xf(15)",
            "VXOR.VV         v3, v3, v3, v0.t"
        ],
        "disassembly": "dpps xmm2, xmm3, 0xF0"
    },
    "660f3a0dd3aa": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v0, 0x2(2)",
            "VMERGE.VVM      v3, v3, v4"
        ],
        "disassembly": "blendpd xmm2, xmm3, 0xAA"
    },
    "660f3a0cd3aa": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xa(10)",
            "VMERGE.VVM      v3, v3, v4"
        ],
        "disassembly": "blendps xmm2, xmm3, 0xAA"
    },
    "660f3a0ed3aa": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "ADDIW           ra, zero, 0xaa(170)",
            "VMV.V.X         v0, ra",
            "VMERGE.VVM      v3, v3, v4"
        ],
        "disassembly": "pblendw xmm2, xmm3, 0xAA"
    },
    "660f3815d3": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMSLT.VX        v0, v1, zero, none",
            "VMERGE.VVM      v3, v3, v4"
        ],
        "disassembly": "blendvpd xmm2, xmm3"
    },
    "660f3814d3": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMSLT.VX        v0, v1, zero, none",
            "VMERGE.VVM      v3, v3, v4"
        ],
        "disassembly": "blendvps xmm2, xmm3"
    },
    "660f3810d3": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMSLT.VX        v0, v1, zero, none",
            "VMERGE.VVM      v3, v3, v4"
        ],
        "disassembly": "pblendvb xmm2, xmm3"
    },
    "660f383ad3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMINU.VV        v3, v3, v4, none"
        ],
        "disassembly": "pminuw xmm2, xmm3"
    },
    "660f383bd3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMINU.VV        v3, v3, v4, none"
        ],
        "disassembly": "pminud xmm2, xmm3"
    },
    "660f3838d3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMIN.VV         v3, v3, v4, none"
        ],
        "disassembly": "pminsb xmm2, xmm3"
    },
    "660f3839d3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMIN.VV         v3, v3, v4, none"
        ],
        "disassembly": "pminsd xmm2, xmm3"
    },
    "660f383ed3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMAXU.VV        v3, v3, v4, none"
        ],
        "disassembly": "pmaxuw xmm2, xmm3"
    },
    "660f383fd3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMAXU.VV        v3, v3, v4, none"
        ],
        "disassembly": "pmaxud xmm2, xmm3"
    },
    "660f383cd3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMAX.VV         v3, v3, v4, none"
        ],
        "disassembly": "pmaxsb xmm2, xmm3"
    },
    "660f383dd3": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMAX.VV         v3, v3, v4, none"
        ],
        "disassembly": "pmaxsd xmm2, xmm3"
    },
    "660f3a0ad303": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 1, e32, m1, tu, mu",
            "VFMV.F.S        f0, v4",
            "FCVT.W.S        ra, f0, rtz",
            "FCVT.S.W        f1, ra, rtz",
            "VFMV.S.F        v3, f1"
        ],
        "disassembly": "roundss xmm2, xmm3, 0x03"
    },
    "660f3a0bd303": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 1, e64, m1, tu, mu",
            "VFMV.F.S        f0, v4",
            "FCVT.L.D        ra, f0, rtz",
            "FCVT.D.L        f1, ra, rtz",
            "VFMV.S.F        v3, f1"
        ],
        "disassembly": "roundsd xmm2, xmm3, 0x03"
    },
    "660f3a201705": {
        "instruction_count": 9,
        "expected_asm": [
            "LBU             ra, a0, 0x0(0)",
            "VSETIVLI        zero, 1, e16, m1, tu, mu",
            "ADDIW           t3, zero, 0x20(32)",
            "VMV.V.X         v0, t3",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMV.S.X         v22, ra",
            "VSLIDEUP.VI     v23, v22, 0x5(5), none",
            "VMERGE.VVM      v24, v3, v23",
            "VMV.V.V         v3, v24"
        ],
        "disassembly": "pinsrb xmm2, byte ptr [rdi], 0x05"
    },
    "660fc41704": {
        "instruction_count": 8,
        "expected_asm": [
            "LHU             ra, a0, 0x0(0)",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "ADDIW           t3, zero, 0x10(16)",
            "VMV.V.X         v0, t3",
            "VMV.S.X         v22, ra",
            "VSLIDEUP.VI     v23, v22, 0x4(4), none",
            "VMERGE.VVM      v24, v3, v23",
            "VMV.V.V         v3, v24"
        ],
        "disassembly": "pinsrw xmm2, word ptr [rdi], 0x04"
    },
    "660f3a221703": {
        "instruction_count": 8,
        "expected_asm": [
            "LWU             ra, a0, 0x0(0)",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "ADDIW           t3, zero, 0x8(8)",
            "VMV.V.X         v0, t3",
            "VMV.S.X         v22, ra",
            "VSLIDEUP.VI     v23, v22, 0x3(3), none",
            "VMERGE.VVM      v24, v3, v23",
            "VMV.V.V         v3, v24"
        ],
        "disassembly": "pinsrd xmm2, dword ptr [rdi], 0x03"
    },
    "660f3a141705": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSLIDEDOWN.VI   v22, v3, 0x5(5), none",
            "VMV.X.S         ra, v22",
            "ANDI            ra, ra, 0xff(255)",
            "SB              ra, a0, 0x0(0)"
        ],
        "disassembly": "pextrb byte ptr [rdi], xmm2, 0x05"
    },
    "660f3a151704": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VSLIDEDOWN.VI   v22, v3, 0x4(4), none",
            "VMV.X.S         ra, v22",
            "ZEXT.H          ra, ra",
            "SH              ra, a0, 0x0(0)"
        ],
        "disassembly": "pextrw word ptr [rdi], xmm2, 0x04"
    },
    "660f3a161703": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSLIDEDOWN.VI   v22, v3, 0x3(3), none",
            "VMV.X.S         ra, v22",
            "SW              ra, a0, 0x0(0)"
        ],
        "disassembly": "pextrd dword ptr [rdi], xmm2, 0x03"
    },
    "660f3820dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VSEXT.VF2       v4, v5, none"
        ],
        "disassembly": "pmovsxbw xmm3, xmm4"
    },
    "660f3820d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VSEXT.VF2       v3, v3, none"
        ],
        "disassembly": "pmovsxbw xmm2, xmm2"
    },
    "660f38200f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v22, a0, none, 1",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VSEXT.VF2       v2, v22, none"
        ],
        "disassembly": "pmovsxbw xmm1, qword ptr [rdi]"
    },
    "660f3821dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF4       v4, v5, none"
        ],
        "disassembly": "pmovsxbd xmm3, xmm4"
    },
    "660f3821d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF4       v3, v3, none"
        ],
        "disassembly": "pmovsxbd xmm2, xmm2"
    },
    "660f38210f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v22, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF4       v2, v22, none"
        ],
        "disassembly": "pmovsxbd xmm1, dword ptr [rdi]"
    },
    "660f3822dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF8       v4, v5, none"
        ],
        "disassembly": "pmovsxbq xmm3, xmm4"
    },
    "660f3822d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF8       v3, v3, none"
        ],
        "disassembly": "pmovsxbq xmm2, xmm2"
    },
    "660f38220f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e8, m1, tu, mu",
            "VLE8.V          v22, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF8       v2, v22, none"
        ],
        "disassembly": "pmovsxbq xmm1, word ptr [rdi]"
    },
    "660f3823dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF2       v4, v5, none"
        ],
        "disassembly": "pmovsxwd xmm3, xmm4"
    },
    "660f3823d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF2       v3, v3, none"
        ],
        "disassembly": "pmovsxwd xmm2, xmm2"
    },
    "660f38230f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v22, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSEXT.VF2       v2, v22, none"
        ],
        "disassembly": "pmovsxwd xmm1, qword ptr [rdi]"
    },
    "660f3824dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF4       v4, v5, none"
        ],
        "disassembly": "pmovsxwq xmm3, xmm4"
    },
    "660f3824d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF4       v3, v3, none"
        ],
        "disassembly": "pmovsxwq xmm2, xmm2"
    },
    "660f38240f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v22, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF4       v2, v22, none"
        ],
        "disassembly": "pmovsxwq xmm1, dword ptr [rdi]"
    },
    "660f3825dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF2       v4, v5, none"
        ],
        "disassembly": "pmovsxdq xmm3, xmm4"
    },
    "660f3825d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF2       v3, v3, none"
        ],
        "disassembly": "pmovsxdq xmm2, xmm2"
    },
    "660f38250f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v22, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSEXT.VF2       v2, v22, none"
        ],
        "disassembly": "pmovsxdq xmm1, qword ptr [rdi]"
    },
    "660f3830dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VZEXT.VF2       v4, v5, none"
        ],
        "disassembly": "pmovzxbw xmm3, xmm4"
    },
    "660f3830d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VZEXT.VF2       v3, v3, none"
        ],
        "disassembly": "pmovzxbw xmm2, xmm2"
    },
    "660f38300f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v22, a0, none, 1",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VZEXT.VF2       v2, v22, none"
        ],
        "disassembly": "pmovzxbw xmm1, qword ptr [rdi]"
    },
    "660f3831dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF4       v4, v5, none"
        ],
        "disassembly": "pmovzxbd xmm3, xmm4"
    },
    "660f3831d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF4       v3, v3, none"
        ],
        "disassembly": "pmovzxbd xmm2, xmm2"
    },
    "660f38310f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v22, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF4       v2, v22, none"
        ],
        "disassembly": "pmovzxbd xmm1, dword ptr [rdi]"
    },
    "660f3832dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF8       v4, v5, none"
        ],
        "disassembly": "pmovzxbq xmm3, xmm4"
    },
    "660f3832d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF8       v3, v3, none"
        ],
        "disassembly": "pmovzxbq xmm2, xmm2"
    },
    "660f38320f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e8, m1, tu, mu",
            "VLE8.V          v22, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF8       v2, v22, none"
        ],
        "disassembly": "pmovzxbq xmm1, word ptr [rdi]"
    },
    "660f3833dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF2       v4, v5, none"
        ],
        "disassembly": "pmovzxwd xmm3, xmm4"
    },
    "660f3833d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF2       v3, v3, none"
        ],
        "disassembly": "pmovzxwd xmm2, xmm2"
    },
    "660f38330f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v22, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VZEXT.VF2       v2, v22, none"
        ],
        "disassembly": "pmovzxwd xmm1, qword ptr [rdi]"
    },
    "660f3834dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF4       v4, v5, none"
        ],
        "disassembly": "pmovzxwq xmm3, xmm4"
    },
    "660f3834d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF4       v3, v3, none"
        ],
        "disassembly": "pmovzxwq xmm2, xmm2"
    },
    "660f38340f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 4, e8, m1, tu, mu",
            "VLE8.V          v22, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF4       v2, v22, none"
        ],
        "disassembly": "pmovzxwq xmm1, dword ptr [rdi]"
    },
    "660f3835dc": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF2       v4, v5, none"
        ],
        "disassembly": "pmovzxdq xmm3, xmm4"
    },
    "660f3835d2": {
        "instruction_count": 2,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF2       v3, v3, none"
        ],
        "disassembly": "pmovzxdq xmm2, xmm2"
    },
    "660f38350f": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v22, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VZEXT.VF2       v2, v22, none"
        ],
        "disassembly": "pmovzxdq xmm1, qword ptr [rdi]"
    },
    "660f3829dc": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v22, 0x0(0)",
            "VMSEQ.VV        v0, v4, v5, none",
            "VMERGE.VIM      v4, v22, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqq xmm3, xmm4"
    },
    "660f3829d2": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v22, 0x0(0)",
            "VMSEQ.VV        v0, v3, v3, none",
            "VMERGE.VIM      v3, v22, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqq xmm2, xmm2"
    },
    "660f38290f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v23, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v22, 0x0(0)",
            "VMSEQ.VV        v0, v2, v23, none",
            "VMERGE.VIM      v2, v22, 0xffffffff(-1)"
        ],
        "disassembly": "pcmpeqq xmm1, [rdi]"
    },
    "660f3817dc": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VAND.VV         v24, v4, v5, none",
            "VXOR.VI         v26, v4, 0xffffffff(-1), none",
            "VAND.VV         v25, v5, v26, none"
        ],
        "disassembly": "ptest xmm3, xmm4"
    },
    "660f3817d2": {
        "instruction_count": 1,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu"
        ],
        "disassembly": "ptest xmm2, xmm2"
    },
    "660f38170f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v26, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VAND.VV         v24, v2, v26, none",
            "VXOR.VI         v27, v2, 0xffffffff(-1), none",
            "VAND.VV         v25, v26, v27, none"
        ],
        "disassembly": "ptest xmm1, [rdi]"
    }
}