// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _processImage_HH_
#define _processImage_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "processImage_linebkb.h"

namespace ap_rtl {

struct processImage : public sc_module {
    // Port declarations 55
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > inStream_V_data_V_dout;
    sc_in< sc_logic > inStream_V_data_V_empty_n;
    sc_out< sc_logic > inStream_V_data_V_read;
    sc_in< sc_lv<1> > inStream_V_keep_V_dout;
    sc_in< sc_logic > inStream_V_keep_V_empty_n;
    sc_out< sc_logic > inStream_V_keep_V_read;
    sc_in< sc_lv<1> > inStream_V_strb_V_dout;
    sc_in< sc_logic > inStream_V_strb_V_empty_n;
    sc_out< sc_logic > inStream_V_strb_V_read;
    sc_in< sc_lv<2> > inStream_V_user_V_dout;
    sc_in< sc_logic > inStream_V_user_V_empty_n;
    sc_out< sc_logic > inStream_V_user_V_read;
    sc_in< sc_lv<1> > inStream_V_last_V_dout;
    sc_in< sc_logic > inStream_V_last_V_empty_n;
    sc_out< sc_logic > inStream_V_last_V_read;
    sc_in< sc_lv<5> > inStream_V_id_V_dout;
    sc_in< sc_logic > inStream_V_id_V_empty_n;
    sc_out< sc_logic > inStream_V_id_V_read;
    sc_in< sc_lv<6> > inStream_V_dest_V_dout;
    sc_in< sc_logic > inStream_V_dest_V_empty_n;
    sc_out< sc_logic > inStream_V_dest_V_read;
    sc_out< sc_lv<8> > outStream_V_data_V_din;
    sc_in< sc_logic > outStream_V_data_V_full_n;
    sc_out< sc_logic > outStream_V_data_V_write;
    sc_out< sc_lv<1> > outStream_V_keep_V_din;
    sc_in< sc_logic > outStream_V_keep_V_full_n;
    sc_out< sc_logic > outStream_V_keep_V_write;
    sc_out< sc_lv<1> > outStream_V_strb_V_din;
    sc_in< sc_logic > outStream_V_strb_V_full_n;
    sc_out< sc_logic > outStream_V_strb_V_write;
    sc_out< sc_lv<2> > outStream_V_user_V_din;
    sc_in< sc_logic > outStream_V_user_V_full_n;
    sc_out< sc_logic > outStream_V_user_V_write;
    sc_out< sc_lv<1> > outStream_V_last_V_din;
    sc_in< sc_logic > outStream_V_last_V_full_n;
    sc_out< sc_logic > outStream_V_last_V_write;
    sc_out< sc_lv<5> > outStream_V_id_V_din;
    sc_in< sc_logic > outStream_V_id_V_full_n;
    sc_out< sc_logic > outStream_V_id_V_write;
    sc_out< sc_lv<6> > outStream_V_dest_V_din;
    sc_in< sc_logic > outStream_V_dest_V_full_n;
    sc_out< sc_logic > outStream_V_dest_V_write;
    sc_out< sc_lv<4> > kernel_address0;
    sc_out< sc_logic > kernel_ce0;
    sc_in< sc_lv<8> > kernel_q0;
    sc_out< sc_lv<4> > kernel_address1;
    sc_out< sc_logic > kernel_ce1;
    sc_in< sc_lv<8> > kernel_q1;
    sc_in< sc_lv<32> > operation;


    // Module declarations
    processImage(sc_module_name name);
    SC_HAS_PROCESS(processImage);

    ~processImage();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    processImage_linebkb* lineBuff_val_0_U;
    processImage_linebkb* lineBuff_val_1_U;
    processImage_linebkb* lineBuff_val_2_U;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > inStream_V_data_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > exitcond2_reg_1488;
    sc_signal< sc_logic > inStream_V_keep_V_blk_n;
    sc_signal< sc_logic > inStream_V_strb_V_blk_n;
    sc_signal< sc_logic > inStream_V_user_V_blk_n;
    sc_signal< sc_logic > inStream_V_last_V_blk_n;
    sc_signal< sc_logic > inStream_V_id_V_blk_n;
    sc_signal< sc_logic > inStream_V_dest_V_blk_n;
    sc_signal< sc_logic > outStream_V_data_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<1> > tmp_3_reg_1507;
    sc_signal< sc_lv<1> > tmp_3_reg_1507_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > exitcond_fu_1416_p2;
    sc_signal< sc_logic > outStream_V_keep_V_blk_n;
    sc_signal< sc_logic > outStream_V_strb_V_blk_n;
    sc_signal< sc_logic > outStream_V_user_V_blk_n;
    sc_signal< sc_logic > outStream_V_last_V_blk_n;
    sc_signal< sc_logic > outStream_V_id_V_blk_n;
    sc_signal< sc_logic > outStream_V_dest_V_blk_n;
    sc_signal< sc_lv<6> > tmp_dest_V_1_reg_572;
    sc_signal< sc_lv<5> > tmp_id_V_1_reg_585;
    sc_signal< sc_lv<2> > tmp_user_V_1_reg_598;
    sc_signal< sc_lv<1> > tmp_strb_V_1_reg_611;
    sc_signal< sc_lv<1> > tmp_keep_V_1_reg_624;
    sc_signal< sc_lv<32> > idxCol_assign_reg_637;
    sc_signal< sc_lv<32> > idxRow_reg_649;
    sc_signal< sc_lv<32> > pixConvolved_assign_reg_661;
    sc_signal< sc_lv<19> > countWait_reg_673;
    sc_signal< sc_lv<8> > reg_696;
    sc_signal< sc_logic > inStream_V_id_V0_status;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<8> > reg_700;
    sc_signal< sc_lv<8> > reg_704;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< sc_logic > outStream_V_id_V1_status;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > reg_708;
    sc_signal< sc_lv<8> > lineBuff_val_1_q0;
    sc_signal< sc_lv<8> > reg_712;
    sc_signal< sc_lv<8> > lineBuff_val_1_q1;
    sc_signal< sc_lv<1> > sel_tmp2_fu_717_p2;
    sc_signal< sc_lv<1> > sel_tmp2_reg_1473;
    sc_signal< sc_lv<1> > sel_tmp5_fu_723_p2;
    sc_signal< sc_lv<1> > sel_tmp5_reg_1478;
    sc_signal< sc_lv<1> > sel_tmp8_fu_729_p2;
    sc_signal< sc_lv<1> > sel_tmp8_reg_1483;
    sc_signal< sc_lv<1> > exitcond2_fu_735_p2;
    sc_signal< sc_lv<1> > exitcond2_reg_1488_pp0_iter1_reg;
    sc_signal< sc_lv<64> > tmp_i_fu_741_p1;
    sc_signal< sc_lv<64> > tmp_i_reg_1492;
    sc_signal< sc_lv<9> > lineBuff_val_1_addr_reg_1497;
    sc_signal< sc_lv<9> > lineBuff_val_2_addr_reg_1502;
    sc_signal< sc_lv<1> > tmp_3_fu_747_p2;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_1511;
    sc_signal< sc_lv<1> > tmp_keep_V_reg_1511_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_1517;
    sc_signal< sc_lv<1> > tmp_strb_V_reg_1517_pp0_iter1_reg;
    sc_signal< sc_lv<2> > tmp_user_V_reg_1523;
    sc_signal< sc_lv<2> > tmp_user_V_reg_1523_pp0_iter1_reg;
    sc_signal< sc_lv<5> > tmp_id_V_reg_1529;
    sc_signal< sc_lv<5> > tmp_id_V_reg_1529_pp0_iter1_reg;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_1535;
    sc_signal< sc_lv<6> > tmp_dest_V_reg_1535_pp0_iter1_reg;
    sc_signal< sc_lv<32> > pixConvolved_fu_785_p2;
    sc_signal< sc_lv<32> > pixConvolved_reg_1546;
    sc_signal< sc_lv<16> > window_val_0_0_fu_806_p2;
    sc_signal< sc_lv<16> > window_val_0_0_reg_1579;
    sc_signal< sc_lv<16> > window_val_0_1_fu_820_p2;
    sc_signal< sc_lv<16> > window_val_0_1_reg_1584;
    sc_signal< sc_lv<8> > lineBuff_val_1_load_2_reg_1594;
    sc_signal< sc_lv<8> > lineBuff_val_2_q0;
    sc_signal< sc_lv<8> > lineBuff_val_2_load_1_reg_1604;
    sc_signal< sc_lv<8> > lineBuff_val_2_q1;
    sc_signal< sc_lv<8> > lineBuff_val_2_load_2_reg_1609;
    sc_signal< sc_lv<8> > tmp_9_fu_839_p1;
    sc_signal< sc_lv<8> > tmp_9_reg_1619;
    sc_signal< sc_lv<8> > tmp_10_fu_843_p1;
    sc_signal< sc_lv<8> > tmp_10_reg_1627;
    sc_signal< sc_lv<16> > window_val_0_2_fu_855_p2;
    sc_signal< sc_lv<16> > window_val_0_2_reg_1635;
    sc_signal< sc_lv<16> > window_val_1_0_fu_869_p2;
    sc_signal< sc_lv<16> > window_val_1_0_reg_1640;
    sc_signal< sc_lv<8> > lineBuff_val_2_load_3_reg_1645;
    sc_signal< sc_lv<1> > or_cond_fu_907_p2;
    sc_signal< sc_lv<1> > or_cond_reg_1650;
    sc_signal< sc_lv<16> > tmp4_fu_913_p2;
    sc_signal< sc_lv<16> > tmp4_reg_1656;
    sc_signal< sc_lv<8> > tmp_11_fu_917_p1;
    sc_signal< sc_lv<8> > tmp_11_reg_1661;
    sc_signal< sc_lv<8> > tmp_12_fu_921_p1;
    sc_signal< sc_lv<8> > tmp_12_reg_1669;
    sc_signal< sc_lv<1> > sel_tmp3_fu_932_p2;
    sc_signal< sc_lv<1> > sel_tmp3_reg_1677;
    sc_signal< sc_lv<32> > sel_tmp4_fu_937_p3;
    sc_signal< sc_lv<32> > sel_tmp4_reg_1682;
    sc_signal< sc_lv<1> > tmp_2_fu_944_p2;
    sc_signal< sc_lv<1> > tmp_2_reg_1687;
    sc_signal< sc_lv<32> > idxCol_1_fu_956_p3;
    sc_signal< sc_lv<32> > idxCol_1_reg_1693;
    sc_signal< sc_lv<19> > phitmp_fu_964_p2;
    sc_signal< sc_lv<19> > phitmp_reg_1698;
    sc_signal< sc_lv<16> > tmp1_fu_996_p2;
    sc_signal< sc_lv<16> > tmp1_reg_1703;
    sc_signal< sc_lv<8> > valInWindow_0_minVal_2_fu_1029_p3;
    sc_signal< sc_lv<8> > valInWindow_0_minVal_2_reg_1708;
    sc_signal< sc_lv<8> > tmp_15_fu_1036_p1;
    sc_signal< sc_lv<8> > tmp_15_reg_1714;
    sc_signal< sc_lv<8> > tmp_16_fu_1040_p1;
    sc_signal< sc_lv<8> > tmp_16_reg_1722;
    sc_signal< sc_lv<8> > valInWindow_0_maxVal_2_fu_1071_p3;
    sc_signal< sc_lv<8> > valInWindow_0_maxVal_2_reg_1730;
    sc_signal< sc_lv<16> > tmp3_fu_1111_p2;
    sc_signal< sc_lv<16> > tmp3_reg_1736;
    sc_signal< sc_lv<8> > valInWindow_0_minVal_3_fu_1125_p3;
    sc_signal< sc_lv<8> > valInWindow_0_minVal_3_reg_1741;
    sc_signal< sc_lv<8> > tmp_14_fu_1132_p1;
    sc_signal< sc_lv<8> > tmp_14_reg_1747;
    sc_signal< sc_lv<8> > valInWindow_0_maxVal_3_fu_1141_p3;
    sc_signal< sc_lv<8> > valInWindow_0_maxVal_3_reg_1755;
    sc_signal< sc_lv<1> > sel_tmp6_fu_1148_p2;
    sc_signal< sc_lv<1> > sel_tmp6_reg_1761;
    sc_signal< sc_lv<1> > sel_tmp9_fu_1158_p2;
    sc_signal< sc_lv<1> > sel_tmp9_reg_1766;
    sc_signal< sc_lv<32> > pixConvolved_2_fu_1169_p3;
    sc_signal< sc_lv<32> > pixConvolved_2_reg_1771;
    sc_signal< sc_lv<16> > tmp6_fu_1194_p2;
    sc_signal< sc_lv<16> > tmp6_reg_1776;
    sc_signal< sc_lv<8> > valInWindow_0_minVal_6_fu_1226_p3;
    sc_signal< sc_lv<8> > valInWindow_0_minVal_6_reg_1781;
    sc_signal< sc_lv<8> > tmp_17_fu_1233_p1;
    sc_signal< sc_lv<8> > tmp_17_reg_1787;
    sc_signal< sc_lv<8> > valInWindow_0_maxVal_6_fu_1264_p3;
    sc_signal< sc_lv<8> > valInWindow_0_maxVal_6_reg_1795;
    sc_signal< sc_lv<1> > tmp_6_reg_1801;
    sc_signal< sc_lv<13> > tmp_4_i_reg_1806;
    sc_signal< sc_lv<15> > tmp_6_i_fu_1322_p2;
    sc_signal< sc_lv<15> > tmp_6_i_reg_1811;
    sc_signal< sc_lv<32> > idxRow_1_fu_1334_p3;
    sc_signal< sc_lv<32> > idxRow_1_reg_1816;
    sc_signal< sc_lv<10> > countWait_2_fu_1422_p2;
    sc_signal< bool > ap_block_state13;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<9> > lineBuff_val_0_address0;
    sc_signal< sc_logic > lineBuff_val_0_ce0;
    sc_signal< sc_logic > lineBuff_val_0_we0;
    sc_signal< sc_lv<8> > lineBuff_val_0_q0;
    sc_signal< sc_lv<9> > lineBuff_val_0_address1;
    sc_signal< sc_logic > lineBuff_val_0_ce1;
    sc_signal< sc_lv<8> > lineBuff_val_0_q1;
    sc_signal< sc_lv<9> > lineBuff_val_1_address0;
    sc_signal< sc_logic > lineBuff_val_1_ce0;
    sc_signal< sc_logic > lineBuff_val_1_we0;
    sc_signal< sc_lv<9> > lineBuff_val_1_address1;
    sc_signal< sc_logic > lineBuff_val_1_ce1;
    sc_signal< sc_lv<9> > lineBuff_val_2_address0;
    sc_signal< sc_logic > lineBuff_val_2_ce0;
    sc_signal< sc_logic > lineBuff_val_2_we0;
    sc_signal< sc_lv<9> > lineBuff_val_2_address1;
    sc_signal< sc_logic > lineBuff_val_2_ce1;
    sc_signal< sc_lv<32> > ap_phi_mux_idxCol_assign_phi_fu_641_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_idxRow_phi_fu_653_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_pixConvolved_assign_phi_fu_665_p4;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<19> > ap_phi_mux_countWait_phi_fu_677_p4;
    sc_signal< sc_lv<10> > countWait_1_reg_685;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<64> > tmp_7_0_i_fu_778_p1;
    sc_signal< sc_lv<64> > tmp_7_0_1_i_fu_791_p1;
    sc_signal< sc_lv<64> > tmp_7_0_2_i_fu_832_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_logic > inStream_V_id_V0_update;
    sc_signal< sc_logic > outStream_V_id_V1_update;
    sc_signal< sc_lv<8> > tmp_data_V_fu_1408_p3;
    sc_signal< bool > ap_block_pp0_stage4_01001;
    sc_signal< sc_lv<8> > window_val_0_0_fu_806_p0;
    sc_signal< sc_lv<8> > window_val_0_0_fu_806_p1;
    sc_signal< sc_lv<8> > window_val_0_1_fu_820_p0;
    sc_signal< sc_lv<8> > window_val_0_1_fu_820_p1;
    sc_signal< sc_lv<32> > col_assign_0_2_i_fu_826_p2;
    sc_signal< sc_lv<8> > window_val_0_2_fu_855_p0;
    sc_signal< sc_lv<8> > window_val_0_2_fu_855_p1;
    sc_signal< sc_lv<8> > window_val_1_0_fu_869_p0;
    sc_signal< sc_lv<8> > window_val_1_0_fu_869_p1;
    sc_signal< sc_lv<31> > tmp_1_fu_875_p4;
    sc_signal< sc_lv<31> > tmp_5_fu_891_p4;
    sc_signal< sc_lv<1> > icmp_fu_885_p2;
    sc_signal< sc_lv<1> > icmp4_fu_901_p2;
    sc_signal< sc_lv<32> > sel_tmp1_fu_925_p3;
    sc_signal< sc_lv<32> > idxCol_fu_950_p2;
    sc_signal< sc_lv<8> > window_val_2_0_fu_977_p0;
    sc_signal< sc_lv<8> > window_val_2_0_fu_977_p1;
    sc_signal< sc_lv<8> > window_val_2_1_fu_990_p0;
    sc_signal< sc_lv<8> > window_val_2_1_fu_990_p1;
    sc_signal< sc_lv<16> > window_val_2_1_fu_990_p2;
    sc_signal< sc_lv<16> > window_val_2_0_fu_977_p2;
    sc_signal< sc_lv<1> > tmp_29_0_1_i_i_fu_1002_p2;
    sc_signal< sc_lv<8> > valInWindow_0_minVal_fu_1006_p3;
    sc_signal< sc_lv<1> > tmp_29_0_2_i_i_fu_1012_p2;
    sc_signal< sc_lv<8> > valInWindow_0_minVal_1_fu_1017_p3;
    sc_signal< sc_lv<1> > tmp_29_1_i_i_fu_1024_p2;
    sc_signal< sc_lv<1> > tmp_35_0_1_i_i_fu_1044_p2;
    sc_signal< sc_lv<8> > valInWindow_0_maxVal_fu_1048_p3;
    sc_signal< sc_lv<1> > tmp_35_0_2_i_i_fu_1054_p2;
    sc_signal< sc_lv<8> > valInWindow_0_maxVal_1_fu_1059_p3;
    sc_signal< sc_lv<1> > tmp_35_1_i_i_fu_1066_p2;
    sc_signal< sc_lv<8> > window_val_1_1_fu_1085_p0;
    sc_signal< sc_lv<8> > window_val_1_1_fu_1085_p1;
    sc_signal< sc_lv<8> > window_val_1_2_fu_1099_p0;
    sc_signal< sc_lv<8> > window_val_1_2_fu_1099_p1;
    sc_signal< sc_lv<16> > window_val_1_1_fu_1085_p2;
    sc_signal< sc_lv<16> > window_val_1_2_fu_1099_p2;
    sc_signal< sc_lv<16> > tmp2_fu_1105_p2;
    sc_signal< sc_lv<8> > tmp_13_fu_1116_p1;
    sc_signal< sc_lv<1> > tmp_29_1_1_i_i_fu_1120_p2;
    sc_signal< sc_lv<1> > tmp_35_1_1_i_i_fu_1136_p2;
    sc_signal< sc_lv<32> > sel_tmp7_fu_1152_p3;
    sc_signal< sc_lv<32> > pixConvolved_1_fu_1162_p3;
    sc_signal< sc_lv<8> > window_val_2_2_fu_1183_p0;
    sc_signal< sc_lv<8> > window_val_2_2_fu_1183_p1;
    sc_signal< sc_lv<16> > window_val_2_2_fu_1183_p2;
    sc_signal< sc_lv<16> > tmp5_fu_1189_p2;
    sc_signal< sc_lv<1> > tmp_29_1_2_i_i_fu_1199_p2;
    sc_signal< sc_lv<8> > valInWindow_0_minVal_4_fu_1203_p3;
    sc_signal< sc_lv<1> > tmp_29_2_i_i_fu_1209_p2;
    sc_signal< sc_lv<8> > valInWindow_0_minVal_5_fu_1214_p3;
    sc_signal< sc_lv<1> > tmp_29_2_1_i_i_fu_1221_p2;
    sc_signal< sc_lv<1> > tmp_35_1_2_i_i_fu_1237_p2;
    sc_signal< sc_lv<8> > valInWindow_0_maxVal_4_fu_1241_p3;
    sc_signal< sc_lv<1> > tmp_35_2_i_i_fu_1247_p2;
    sc_signal< sc_lv<8> > valInWindow_0_maxVal_5_fu_1252_p3;
    sc_signal< sc_lv<1> > tmp_35_2_1_i_i_fu_1259_p2;
    sc_signal< sc_lv<16> > tmp7_fu_1271_p2;
    sc_signal< sc_lv<16> > valOutput_fu_1275_p2;
    sc_signal< sc_lv<17> > tmp_tr_i_fu_1280_p1;
    sc_signal< sc_lv<17> > p_neg_i_fu_1292_p2;
    sc_signal< sc_lv<14> > tmp_4_fu_1298_p4;
    sc_signal< sc_lv<15> > tmp_2_i_cast_fu_1308_p1;
    sc_signal< sc_lv<32> > idxRow_2_fu_1328_p2;
    sc_signal< sc_lv<14> > tmp_5_i_fu_1341_p1;
    sc_signal< sc_lv<15> > tmp_7_i_cast_fu_1344_p1;
    sc_signal< sc_lv<15> > valOutput_1_fu_1348_p3;
    sc_signal< sc_lv<1> > tmp_8_fu_1358_p3;
    sc_signal< sc_lv<8> > tmp_7_fu_1354_p1;
    sc_signal< sc_lv<1> > tmp_29_2_2_i_i_fu_1374_p2;
    sc_signal< sc_lv<1> > tmp_35_2_2_i_i_fu_1384_p2;
    sc_signal< sc_lv<8> > p_i_fu_1366_p3;
    sc_signal< sc_lv<8> > valInWindow_0_minVal_7_fu_1378_p3;
    sc_signal< sc_lv<8> > sel_tmp_fu_1394_p3;
    sc_signal< sc_lv<8> > valInWindow_0_maxVal_7_fu_1388_p3;
    sc_signal< sc_lv<8> > sel_tmp10_fu_1401_p3;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<16> > window_val_0_0_fu_806_p10;
    sc_signal< sc_lv<16> > window_val_0_1_fu_820_p10;
    sc_signal< sc_lv<16> > window_val_0_2_fu_855_p10;
    sc_signal< sc_lv<16> > window_val_1_0_fu_869_p10;
    sc_signal< sc_lv<16> > window_val_1_1_fu_1085_p10;
    sc_signal< sc_lv<16> > window_val_1_2_fu_1099_p10;
    sc_signal< sc_lv<16> > window_val_2_0_fu_977_p10;
    sc_signal< sc_lv<16> > window_val_2_1_fu_990_p10;
    sc_signal< sc_lv<16> > window_val_2_2_fu_1183_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_pp0_stage1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage2;
    static const sc_lv<8> ap_ST_fsm_pp0_stage3;
    static const sc_lv<8> ap_ST_fsm_pp0_stage4;
    static const sc_lv<8> ap_ST_fsm_state12;
    static const sc_lv<8> ap_ST_fsm_state13;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<19> ap_const_lv19_40001;
    static const sc_lv<19> ap_const_lv19_201;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<10> ap_const_lv10_201;
    static const sc_lv<10> ap_const_lv10_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_01001();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state13();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_countWait_phi_fu_677_p4();
    void thread_ap_phi_mux_idxCol_assign_phi_fu_641_p4();
    void thread_ap_phi_mux_idxRow_phi_fu_653_p4();
    void thread_ap_phi_mux_pixConvolved_assign_phi_fu_665_p4();
    void thread_ap_ready();
    void thread_col_assign_0_2_i_fu_826_p2();
    void thread_countWait_2_fu_1422_p2();
    void thread_exitcond2_fu_735_p2();
    void thread_exitcond_fu_1416_p2();
    void thread_icmp4_fu_901_p2();
    void thread_icmp_fu_885_p2();
    void thread_idxCol_1_fu_956_p3();
    void thread_idxCol_fu_950_p2();
    void thread_idxRow_1_fu_1334_p3();
    void thread_idxRow_2_fu_1328_p2();
    void thread_inStream_V_data_V_blk_n();
    void thread_inStream_V_data_V_read();
    void thread_inStream_V_dest_V_blk_n();
    void thread_inStream_V_dest_V_read();
    void thread_inStream_V_id_V0_status();
    void thread_inStream_V_id_V0_update();
    void thread_inStream_V_id_V_blk_n();
    void thread_inStream_V_id_V_read();
    void thread_inStream_V_keep_V_blk_n();
    void thread_inStream_V_keep_V_read();
    void thread_inStream_V_last_V_blk_n();
    void thread_inStream_V_last_V_read();
    void thread_inStream_V_strb_V_blk_n();
    void thread_inStream_V_strb_V_read();
    void thread_inStream_V_user_V_blk_n();
    void thread_inStream_V_user_V_read();
    void thread_kernel_address0();
    void thread_kernel_address1();
    void thread_kernel_ce0();
    void thread_kernel_ce1();
    void thread_lineBuff_val_0_address0();
    void thread_lineBuff_val_0_address1();
    void thread_lineBuff_val_0_ce0();
    void thread_lineBuff_val_0_ce1();
    void thread_lineBuff_val_0_we0();
    void thread_lineBuff_val_1_address0();
    void thread_lineBuff_val_1_address1();
    void thread_lineBuff_val_1_ce0();
    void thread_lineBuff_val_1_ce1();
    void thread_lineBuff_val_1_we0();
    void thread_lineBuff_val_2_address0();
    void thread_lineBuff_val_2_address1();
    void thread_lineBuff_val_2_ce0();
    void thread_lineBuff_val_2_ce1();
    void thread_lineBuff_val_2_we0();
    void thread_or_cond_fu_907_p2();
    void thread_outStream_V_data_V_blk_n();
    void thread_outStream_V_data_V_din();
    void thread_outStream_V_data_V_write();
    void thread_outStream_V_dest_V_blk_n();
    void thread_outStream_V_dest_V_din();
    void thread_outStream_V_dest_V_write();
    void thread_outStream_V_id_V1_status();
    void thread_outStream_V_id_V1_update();
    void thread_outStream_V_id_V_blk_n();
    void thread_outStream_V_id_V_din();
    void thread_outStream_V_id_V_write();
    void thread_outStream_V_keep_V_blk_n();
    void thread_outStream_V_keep_V_din();
    void thread_outStream_V_keep_V_write();
    void thread_outStream_V_last_V_blk_n();
    void thread_outStream_V_last_V_din();
    void thread_outStream_V_last_V_write();
    void thread_outStream_V_strb_V_blk_n();
    void thread_outStream_V_strb_V_din();
    void thread_outStream_V_strb_V_write();
    void thread_outStream_V_user_V_blk_n();
    void thread_outStream_V_user_V_din();
    void thread_outStream_V_user_V_write();
    void thread_p_i_fu_1366_p3();
    void thread_p_neg_i_fu_1292_p2();
    void thread_phitmp_fu_964_p2();
    void thread_pixConvolved_1_fu_1162_p3();
    void thread_pixConvolved_2_fu_1169_p3();
    void thread_pixConvolved_fu_785_p2();
    void thread_sel_tmp10_fu_1401_p3();
    void thread_sel_tmp1_fu_925_p3();
    void thread_sel_tmp2_fu_717_p2();
    void thread_sel_tmp3_fu_932_p2();
    void thread_sel_tmp4_fu_937_p3();
    void thread_sel_tmp5_fu_723_p2();
    void thread_sel_tmp6_fu_1148_p2();
    void thread_sel_tmp7_fu_1152_p3();
    void thread_sel_tmp8_fu_729_p2();
    void thread_sel_tmp9_fu_1158_p2();
    void thread_sel_tmp_fu_1394_p3();
    void thread_tmp1_fu_996_p2();
    void thread_tmp2_fu_1105_p2();
    void thread_tmp3_fu_1111_p2();
    void thread_tmp4_fu_913_p2();
    void thread_tmp5_fu_1189_p2();
    void thread_tmp6_fu_1194_p2();
    void thread_tmp7_fu_1271_p2();
    void thread_tmp_10_fu_843_p1();
    void thread_tmp_11_fu_917_p1();
    void thread_tmp_12_fu_921_p1();
    void thread_tmp_13_fu_1116_p1();
    void thread_tmp_14_fu_1132_p1();
    void thread_tmp_15_fu_1036_p1();
    void thread_tmp_16_fu_1040_p1();
    void thread_tmp_17_fu_1233_p1();
    void thread_tmp_1_fu_875_p4();
    void thread_tmp_29_0_1_i_i_fu_1002_p2();
    void thread_tmp_29_0_2_i_i_fu_1012_p2();
    void thread_tmp_29_1_1_i_i_fu_1120_p2();
    void thread_tmp_29_1_2_i_i_fu_1199_p2();
    void thread_tmp_29_1_i_i_fu_1024_p2();
    void thread_tmp_29_2_1_i_i_fu_1221_p2();
    void thread_tmp_29_2_2_i_i_fu_1374_p2();
    void thread_tmp_29_2_i_i_fu_1209_p2();
    void thread_tmp_2_fu_944_p2();
    void thread_tmp_2_i_cast_fu_1308_p1();
    void thread_tmp_35_0_1_i_i_fu_1044_p2();
    void thread_tmp_35_0_2_i_i_fu_1054_p2();
    void thread_tmp_35_1_1_i_i_fu_1136_p2();
    void thread_tmp_35_1_2_i_i_fu_1237_p2();
    void thread_tmp_35_1_i_i_fu_1066_p2();
    void thread_tmp_35_2_1_i_i_fu_1259_p2();
    void thread_tmp_35_2_2_i_i_fu_1384_p2();
    void thread_tmp_35_2_i_i_fu_1247_p2();
    void thread_tmp_3_fu_747_p2();
    void thread_tmp_4_fu_1298_p4();
    void thread_tmp_5_fu_891_p4();
    void thread_tmp_5_i_fu_1341_p1();
    void thread_tmp_6_i_fu_1322_p2();
    void thread_tmp_7_0_1_i_fu_791_p1();
    void thread_tmp_7_0_2_i_fu_832_p1();
    void thread_tmp_7_0_i_fu_778_p1();
    void thread_tmp_7_fu_1354_p1();
    void thread_tmp_7_i_cast_fu_1344_p1();
    void thread_tmp_8_fu_1358_p3();
    void thread_tmp_9_fu_839_p1();
    void thread_tmp_data_V_fu_1408_p3();
    void thread_tmp_i_fu_741_p1();
    void thread_tmp_tr_i_fu_1280_p1();
    void thread_valInWindow_0_maxVal_1_fu_1059_p3();
    void thread_valInWindow_0_maxVal_2_fu_1071_p3();
    void thread_valInWindow_0_maxVal_3_fu_1141_p3();
    void thread_valInWindow_0_maxVal_4_fu_1241_p3();
    void thread_valInWindow_0_maxVal_5_fu_1252_p3();
    void thread_valInWindow_0_maxVal_6_fu_1264_p3();
    void thread_valInWindow_0_maxVal_7_fu_1388_p3();
    void thread_valInWindow_0_maxVal_fu_1048_p3();
    void thread_valInWindow_0_minVal_1_fu_1017_p3();
    void thread_valInWindow_0_minVal_2_fu_1029_p3();
    void thread_valInWindow_0_minVal_3_fu_1125_p3();
    void thread_valInWindow_0_minVal_4_fu_1203_p3();
    void thread_valInWindow_0_minVal_5_fu_1214_p3();
    void thread_valInWindow_0_minVal_6_fu_1226_p3();
    void thread_valInWindow_0_minVal_7_fu_1378_p3();
    void thread_valInWindow_0_minVal_fu_1006_p3();
    void thread_valOutput_1_fu_1348_p3();
    void thread_valOutput_fu_1275_p2();
    void thread_window_val_0_0_fu_806_p0();
    void thread_window_val_0_0_fu_806_p1();
    void thread_window_val_0_0_fu_806_p10();
    void thread_window_val_0_0_fu_806_p2();
    void thread_window_val_0_1_fu_820_p0();
    void thread_window_val_0_1_fu_820_p1();
    void thread_window_val_0_1_fu_820_p10();
    void thread_window_val_0_1_fu_820_p2();
    void thread_window_val_0_2_fu_855_p0();
    void thread_window_val_0_2_fu_855_p1();
    void thread_window_val_0_2_fu_855_p10();
    void thread_window_val_0_2_fu_855_p2();
    void thread_window_val_1_0_fu_869_p0();
    void thread_window_val_1_0_fu_869_p1();
    void thread_window_val_1_0_fu_869_p10();
    void thread_window_val_1_0_fu_869_p2();
    void thread_window_val_1_1_fu_1085_p0();
    void thread_window_val_1_1_fu_1085_p1();
    void thread_window_val_1_1_fu_1085_p10();
    void thread_window_val_1_1_fu_1085_p2();
    void thread_window_val_1_2_fu_1099_p0();
    void thread_window_val_1_2_fu_1099_p1();
    void thread_window_val_1_2_fu_1099_p10();
    void thread_window_val_1_2_fu_1099_p2();
    void thread_window_val_2_0_fu_977_p0();
    void thread_window_val_2_0_fu_977_p1();
    void thread_window_val_2_0_fu_977_p10();
    void thread_window_val_2_0_fu_977_p2();
    void thread_window_val_2_1_fu_990_p0();
    void thread_window_val_2_1_fu_990_p1();
    void thread_window_val_2_1_fu_990_p10();
    void thread_window_val_2_1_fu_990_p2();
    void thread_window_val_2_2_fu_1183_p0();
    void thread_window_val_2_2_fu_1183_p1();
    void thread_window_val_2_2_fu_1183_p10();
    void thread_window_val_2_2_fu_1183_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
