From 3773fe202ebdfedba7b0133bed24e9199155260f Mon Sep 17 00:00:00 2001
From: TalPilo <tal.pilo@solid-run.com>
Date: Thu, 7 May 2020 18:28:45 +0300
Subject: [PATCH 1/2] define pcie0 reset in hummingboard pulse device tree

Signed-off-by: TalPilo <tal.pilo@solid-run.com>
---
 arch/arm64/boot/dts/freescale/fsl-imx8mm-solidrun.dts | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8mm-solidrun.dts b/arch/arm64/boot/dts/freescale/fsl-imx8mm-solidrun.dts
index 6ac7b27734c1..85078a90cd2b 100755
--- a/arch/arm64/boot/dts/freescale/fsl-imx8mm-solidrun.dts
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8mm-solidrun.dts
@@ -189,6 +189,7 @@
 			fsl,pins = <
 				MX8MM_IOMUXC_GPIO1_IO05_GPIO1_IO5	0x41
 				MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15	0x41
+				MX8MM_IOMUXC_SAI5_RXC_GPIO3_IO20        0x41 /* reset */
 			>;
 		};
 
@@ -738,7 +739,7 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_pcie0>;
 	disable-gpio = <&gpio1 5 GPIO_ACTIVE_LOW>;
-	reset-gpio = <&gpio1 15 GPIO_ACTIVE_LOW>;
+	reset-gpio = <&gpio3 20 GPIO_ACTIVE_LOW>;
 	status = "okay";
 };
 
-- 
2.17.1

