Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Apr 16 12:24:17 2019
| Host         : TELOPS258-7 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/marsD/fir_00251_proc_160_marsD_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_marsD
| Device       : 7k160tfbg676-1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                              Instance                              |                                   Module                                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+--------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_marsD                                               |                                                                     (top) |      71009 |      65117 |    2332 | 3560 | 107496 |    213 |     82 |           95 |
|   (fir_00251_proc_marsD)                                           |                                                                     (top) |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                                              |                                                        fir_00251_proc_acq |      66899 |      61033 |    2308 | 3558 | 100671 |    211 |     75 |           93 |
|     (ACQ)                                                          |                                                        fir_00251_proc_acq |         59 |         59 |       0 |    0 |      0 |      0 |      0 |            0 |
|     BD                                                             |                                                                bd_wrapper |      30070 |      26659 |    2296 | 1115 |  29035 |     56 |     27 |            5 |
|       core_wrapper_i                                               |                                                              core_wrapper |      30070 |      26659 |    2296 | 1115 |  29035 |     56 |     27 |            5 |
|         (core_wrapper_i)                                           |                                                              core_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_i                                                     |                                                                      core |      30070 |      26659 |    2296 | 1115 |  29035 |     56 |     27 |            5 |
|           (core_i)                                                 |                                                                      core |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           FlashReset_0                                             |                                                       core_FlashReset_0_0 |        110 |        110 |       0 |    0 |    113 |      0 |      0 |            0 |
|           GND                                                      |                                                                core_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                                      |                                                            MCU_imp_N4RJ0G |       2960 |       2652 |     128 |  180 |   2863 |     26 |      0 |            5 |
|           MIG_Calibration                                          |                                               MIG_Calibration_imp_150VYJW |      14085 |      12154 |    1368 |  563 |  13806 |     30 |     27 |            0 |
|           MIG_Code                                                 |                                                       MIG_Code_imp_7OFRL4 |       7641 |       6605 |     784 |  252 |   7636 |      0 |      0 |            0 |
|           axi_gpio_0                                               |                                                         core_axi_gpio_0_0 |         37 |         37 |       0 |    0 |     69 |      0 |      0 |            0 |
|           axi_gps_uart                                             |                                                       core_axi_gps_uart_0 |        336 |        323 |       0 |   13 |    304 |      0 |      0 |            0 |
|           axi_interconnect_0                                       |                                                 core_axi_interconnect_0_1 |        120 |        120 |       0 |    0 |     84 |      0 |      0 |            0 |
|           axi_lens_uart                                            |                                                      core_axi_lens_uart_0 |        338 |        325 |       0 |   13 |    304 |      0 |      0 |            0 |
|           axi_ndf_uart                                             |                                                       core_axi_ndf_uart_0 |        336 |        323 |       0 |   13 |    304 |      0 |      0 |            0 |
|           axi_peripheral                                           |                                                 axi_peripheral_imp_F8WIQG |       1100 |       1100 |       0 |    0 |    409 |      0 |      0 |            0 |
|           axi_quad_spi_0                                           |                                                     core_axi_quad_spi_0_0 |        368 |        350 |      16 |    2 |    572 |      0 |      0 |            0 |
|           axi_timer_0                                              |                                                        core_axi_timer_0_0 |        280 |        280 |       0 |    0 |    216 |      0 |      0 |            0 |
|           axi_usb_uart                                             |                                                       core_axi_usb_uart_0 |        338 |        325 |       0 |   13 |    304 |      0 |      0 |            0 |
|           clink_uart                                               |                                                         core_clink_uart_0 |        338 |        325 |       0 |   13 |    304 |      0 |      0 |            0 |
|           clk_wiz_0                                                |                                                          core_clk_wiz_0_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           clk_wiz_1                                                |                                                          core_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                                         |                                                   core_fpga_output_uart_0 |        338 |        325 |       0 |   13 |    304 |      0 |      0 |            0 |
|           fw_uart                                                  |                                                            core_fw_uart_0 |        339 |        326 |       0 |   13 |    304 |      0 |      0 |            0 |
|           intr_concact                                             |                                                       core_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                                 |                                                           core_oem_uart_0 |        335 |        322 |       0 |   13 |    304 |      0 |      0 |            0 |
|           pleora_uart                                              |                                                        core_pleora_uart_0 |        337 |        324 |       0 |   13 |    304 |      0 |      0 |            0 |
|           power_management                                         |                                                   core_power_management_0 |         56 |         56 |       0 |    0 |    136 |      0 |      0 |            0 |
|           proc_sys_reset_1                                         |                                                   core_proc_sys_reset_1_0 |         16 |         15 |       0 |    1 |     31 |      0 |      0 |            0 |
|           xadc_wiz_1                                               |                                                         core_xadc_wiz_1_0 |        276 |        276 |       0 |    0 |    364 |      0 |      0 |            0 |
|     BULK_USART                                                     |                                                                     USART |        500 |        500 |       0 |    0 |    725 |      2 |      0 |            0 |
|       (BULK_USART)                                                 |                                                                     USART |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                                  USART_TX |         23 |         23 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                                          |                                                                RX_COUNTER |         52 |         52 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                                      |                                                                RX_COUNTER |         51 |         51 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                                        |                                                            double_sync__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_resetn_inst                                           |                                                            sync_resetn__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                          |                                                                usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                                       |                                             usart_mmcm_usart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                           |                                                            usart_mmcm_rst |          9 |          9 |       0 |    0 |     17 |      0 |      0 |            0 |
|         (U2)                                                       |                                                            usart_mmcm_rst |          9 |          9 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U1                                                         |                                                            sync_reset__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                             USART_TO_AXIS |         55 |         55 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U3)                                                       |                                                             USART_TO_AXIS |         54 |         54 |       0 |    0 |     56 |      0 |      0 |            0 |
|         sync_resetn_inst                                           |                                                            sync_resetn__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                           t_axi4_stream32_fifo__xdcDup__1 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst                   |                                            t_axi4_stream32_afifo_d512_HD2 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|           U0                                                       |                     t_axi4_stream32_afifo_d512_fifo_generator_v13_1_2_HD3 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|       U6                                                           |                                                             AXIS_TO_USART |        113 |        113 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U6)                                                       |                                                             AXIS_TO_USART |        112 |        112 |       0 |    0 |     66 |      0 |      0 |            0 |
|         sync_resetn_inst                                           |                                                            sync_resetn__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                           |                                                      t_axi4_stream32_fifo |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|         (U7)                                                       |                                                      t_axi4_stream32_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst                   |                                                t_axi4_stream32_afifo_d512 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|           U0                                                       |                         t_axi4_stream32_afifo_d512_fifo_generator_v13_1_2 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|       U8                                                           |                                                                  USART_RX |         21 |         21 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U8)                                                       |                                                                  USART_RX |         20 |         20 |       0 |    0 |     17 |      0 |      0 |            0 |
|         sync_resetn_inst                                           |                                                            sync_resetn__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                           |                                                                Usart_Ctrl |         47 |         47 |       0 |    0 |    171 |      0 |      0 |            0 |
|         (U9)                                                       |                                                                Usart_Ctrl |         34 |         34 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U0A                                                        |                                                            sync_resetn__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                        |                                                            double_sync__1 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                            double_sync__2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                        |                                                            double_sync__3 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                        |                                                     double_sync_vector__1 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3A                                                        |                                                     double_sync_vector__2 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3B                                                        |                                        double_sync_vector__parameterized2 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3C                                                        |                                        double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                                        |                                                             gh_stretch__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                                        |                                                             gh_stretch__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                                        |                                                                gh_stretch |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                                          |                                                               calibration |      25062 |      22739 |       0 | 2323 |  54057 |    132 |     28 |           73 |
|       (CALIB)                                                      |                                                               calibration |         69 |         69 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                             axis64_sw_2_1 |         87 |         87 |       0 |    0 |     87 |      0 |      0 |            0 |
|         (U1)                                                       |                                                             axis64_sw_2_1 |         87 |         87 |       0 |    0 |     85 |      0 |      0 |            0 |
|         U1                                                         |                                                            sync_reset__25 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                          |                                                     axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     87 |      0 |      0 |            0 |
|         (U10)                                                      |                                                     axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     85 |      0 |      0 |            0 |
|         U1                                                         |                                                            sync_reset__24 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                          |                                   t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |         50 |         50 |       0 |    0 |     48 |      1 |      0 |            0 |
|         (U11)                                                      |                                   t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr64_rd32_d512_sync.fwft_sfifo_wr66_rd66_d512_inst    |                                            fwft_sfifo_wr66_rd66_d512_HD58 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                       |                     fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_1_2_HD59 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U12                                                          |                                                     axis64_auto_sw_2_1__2 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U12)                                                      |                                                     axis64_auto_sw_2_1__2 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                         |                                                            sync_reset__22 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U14                                                          |                                   t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|         (U14)                                                      |                                   t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd32_d512_sync.fwft_sfifo_wr66_rd66_d512_inst    |                                            fwft_sfifo_wr66_rd66_d512_HD81 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                       |                     fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_1_2_HD82 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U15                                                          |                                              t_axi4_stream_wr64_rd64_fifo |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|         (U15)                                                      |                                              t_axi4_stream_wr64_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd32_d512_sync.fwft_sfifo_wr66_rd66_d512_inst    |                                                 fwft_sfifo_wr66_rd66_d512 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                       |                          fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_1_2 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U17                                                          |                                                        calibration_common |       1567 |       1567 |       0 |    0 |   7141 |      0 |      1 |            1 |
|         (U17)                                                      |                                                        calibration_common |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CONFIG                                                     |                                                              calib_config |        182 |        182 |       0 |    0 |   3541 |      0 |      0 |            0 |
|           (CONFIG)                                                 |                                                              calib_config |        176 |        176 |       0 |    0 |   3523 |      0 |      0 |            0 |
|           U0                                                       |                                                            sync_reset__21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fpipe_stretch                                            |                                                gh_stretch__parameterized3 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|           sync_done_clkCal                                         |                                                           double_sync__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_done_clkMB                                          |                                                            double_sync__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_dval                                                |                                                            double_sync__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg_clkCal                                       |                                                           double_sync__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg_clkData                                      |                                                           double_sync__12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         RAM                                                        |                                                           calib_param_ram |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                       |                                        calib_param_ram_blk_mem_gen_v8_3_4 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|         SEL                                                        |                                                           calib_block_sel |        807 |        807 |       0 |    0 |   1854 |      0 |      0 |            0 |
|           (SEL)                                                    |                                                           calib_block_sel |        806 |        806 |       0 |    0 |   1852 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_resetn__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         SEQ                                                        |                                                     calib_param_sequencer |        123 |        123 |       0 |    0 |   1027 |      0 |      0 |            0 |
|           (SEQ)                                                    |                                                     calib_param_sequencer |        122 |        122 |       0 |    0 |   1023 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_resetn__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_extracted_info_valid                                |                                                            double_sync__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                       calib_fast_hder_gen |         96 |         96 |       0 |    0 |    240 |      0 |      0 |            0 |
|           (U1)                                                     |                                                       calib_fast_hder_gen |         96 |         96 |       0 |    0 |    238 |      0 |      0 |            0 |
|           U1                                                       |                                                            sync_reset__20 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                           ddr_aoi_add_gen |        102 |        102 |       0 |    0 |    197 |      0 |      0 |            1 |
|           (U2)                                                     |                                                           ddr_aoi_add_gen |        102 |        102 |       0 |    0 |    195 |      0 |      0 |            1 |
|           U1                                                       |                                                            sync_reset__19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U36                                                        |                                                          calib_status_gen |        212 |        212 |       0 |    0 |    166 |      0 |      0 |            0 |
|           (U36)                                                    |                                                          calib_status_gen |        212 |        212 |       0 |    0 |    164 |      0 |      0 |            0 |
|           U1                                                       |                                                            sync_reset__18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                  axis64_hder_extractor__1 |         33 |         33 |       0 |    0 |     67 |      0 |      0 |            0 |
|           (U4)                                                     |                                                  axis64_hder_extractor__1 |         33 |         33 |       0 |    0 |     65 |      0 |      0 |            0 |
|           r0                                                       |                                                            sync_reset__23 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U47                                                        |                                                       axil32_to_native__1 |         10 |         10 |       0 |    0 |     49 |      0 |      0 |            0 |
|           (U47)                                                    |                                                       axil32_to_native__1 |         10 |         10 |       0 |    0 |     47 |      0 |      0 |            0 |
|           sync_reset_inst                                          |                                                            sync_reset__17 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                                          |                                                                       AEC |        584 |        584 |       0 |    0 |   1588 |      4 |      0 |            0 |
|         (U19)                                                      |                                                                       AEC |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                         |                                                                  AEC_Ctrl |        165 |        165 |       0 |    0 |    753 |      0 |      0 |            0 |
|           (U2)                                                     |                                                                  AEC_Ctrl |        164 |        164 |       0 |    0 |     95 |      0 |      0 |            0 |
|           U0A                                                      |                                                            sync_resetn__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                        double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U1C                                                      |                                        double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U1D                                                      |                                                     double_sync_vector__3 |          0 |          0 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U1E                                                      |                                       double_sync_vector__parameterized13 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1F                                                      |                                       double_sync_vector__parameterized15 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1G                                                      |                                       double_sync_vector__parameterized23 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U1H                                                      |                                       double_sync_vector__parameterized25 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1I                                                      |                                                        double_sync_vector |          0 |          0 |       0 |    0 |     26 |      0 |      0 |            0 |
|           U1J                                                      |                                                            double_sync__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1K                                                      |                                       double_sync_vector__parameterized28 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1L                                                      |                                       double_sync_vector__parameterized17 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U1M                                                      |                                       double_sync_vector__parameterized19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1N                                                      |                                       double_sync_vector__parameterized11 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U1P                                                      |                                       double_sync_vector__parameterized21 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1Q                                                      |                                       double_sync_vector__parameterized30 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1R                                                      |                                       double_sync_vector__parameterized32 |          0 |          0 |       0 |    0 |     84 |      0 |      0 |            0 |
|           U1S                                                      |                                       double_sync_vector__parameterized34 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1T                                                      |                                                            double_sync__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                                AEC_CUMSUM |        109 |        109 |       0 |    0 |    264 |      0 |      0 |            0 |
|           (U3)                                                     |                                                                AEC_CUMSUM |        109 |        109 |       0 |    0 |    262 |      0 |      0 |            0 |
|           sreset_data_gen                                          |                                                            sync_reset__16 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                 histogram_axis_tmi_4pix_0 |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|           U0                                                       |                         histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|         U7                                                         |                                                                   AECPlus |         43 |         43 |       0 |    0 |    225 |      0 |      0 |            0 |
|           (U7)                                                     |                                                                   AECPlus |         42 |         42 |       0 |    0 |    223 |      0 |      0 |            0 |
|           sresetn_gen                                              |                                                            sync_resetn__8 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                                          |                                                    badpixel_replacer64__1 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U25)                                                      |                                                    badpixel_replacer64__1 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                         |                                                           sync_resetn__11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U26                                                          |                                                       badpixel_replacer64 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U26)                                                      |                                                       badpixel_replacer64 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                         |                                                            sync_resetn__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                                          |                                                     axis64_hder_extractor |         33 |         33 |       0 |    0 |     79 |      0 |      0 |            0 |
|         (U27)                                                      |                                                     axis64_hder_extractor |         33 |         33 |       0 |    0 |     77 |      0 |      0 |            0 |
|         r0                                                         |                                                            sync_reset__15 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                                          |                                                             axis64_sw_1_2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U29)                                                      |                                                             axis64_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                            sync_reset__14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                           |                                                        axis64_auto_sw_1_2 |         13 |         13 |       0 |    0 |    204 |      0 |      0 |            0 |
|         (U7)                                                       |                                                        axis64_auto_sw_1_2 |         12 |         12 |       0 |    0 |    202 |      0 |      0 |            0 |
|         U1                                                         |                                                            sync_resetn__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_1ch.CORE                                             |                                                          calibration_core |      21890 |      19567 |       0 | 2323 |  44042 |    122 |     27 |           72 |
|         (gen_cal_1ch.CORE)                                         |                                                          calibration_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                                       FCC |        932 |        808 |       0 |  124 |   2058 |      3 |      3 |            6 |
|           (U1)                                                     |                                                                       FCC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                 fp32_axis_mult__xdcDup__1 |        171 |        135 |       0 |   36 |    379 |      0 |      0 |            2 |
|           U14                                                      |                                               param_fifo_block__xdcDup__1 |         79 |         79 |       0 |    0 |    224 |      1 |      1 |            0 |
|           U2                                                       |                                                 fp32_axis_mult__xdcDup__2 |        172 |        135 |       0 |   37 |    379 |      0 |      0 |            2 |
|           U3                                                       |                                                 fp32_axis_mult__xdcDup__3 |        158 |        128 |       0 |   30 |    351 |      0 |      0 |            2 |
|           U4                                                       |                                      t_axi4_stream32_fifo__parameterized4 |         44 |         44 |       0 |    0 |    105 |      1 |      0 |            0 |
|           U5                                                       |                                                      native_to_axis32__54 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U6                                                       |                                          param_fifo_block__parameterized1 |         96 |         96 |       0 |    0 |    240 |      1 |      2 |            0 |
|           U7                                                       |                                                axis_fi32tofp32__xdcDup__1 |        209 |        188 |       0 |   21 |    345 |      0 |      0 |            0 |
|         U10                                                        |                                                            axis32_hole__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                                        |                                                            axis32_hole__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                        |                                           axis_fi32tofp32__parameterized1 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|           U1                                                       |                                                 ip_axis_fi32tofp32_HD4010 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|         U13                                                        |                                                          ddr_data_decoder |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           (U13)                                                    |                                                          ddr_data_decoder |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                     ddr_data_decoder_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                       |                                                      native_to_axis32__46 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                                       |                                                      native_to_axis32__47 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U4                                                       |                                                      native_to_axis32__48 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           U5                                                       |                                                      native_to_axis32__49 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U6                                                       |                                                      native_to_axis32__50 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U7                                                       |                                                      native_to_axis32__51 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U8                                                       |                                                           native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U14                                                        |                                                           axis_fi32tofp32 |        210 |        189 |       0 |   21 |    345 |      0 |      0 |            0 |
|           U1                                                       |                                                 ip_axis_fi32tofp32_HD3945 |        210 |        189 |       0 |   21 |    345 |      0 |      0 |            0 |
|         U15                                                        |                                                      t_axi4_stream16_fifo |         38 |         38 |       0 |    0 |     81 |      0 |      1 |            0 |
|           sgen_d16.t_axi4_stream16_sfifo_d16_inst                  |                                                 t_axi4_stream16_sfifo_d16 |         38 |         38 |       0 |    0 |     81 |      0 |      1 |            0 |
|         U16                                                        |                                          param_fifo_block__parameterized3 |         96 |         96 |       0 |    0 |    240 |      1 |      2 |            0 |
|           (U16)                                                    |                                          param_fifo_block__parameterized3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                      native_to_axis32__45 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                                       |                                      t_axi4_stream32_fifo__parameterized8 |         61 |         61 |       0 |    0 |    119 |      1 |      1 |            0 |
|           param_fifo                                               |                                                 fwft_sfifo_w32_d16_HD2067 |         31 |         31 |       0 |    0 |     84 |      0 |      1 |            0 |
|         U17                                                        |                                                axis16_reg_wrap__xdcDup__1 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                       |                                                      ip_axis16_reg_HD4076 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U18                                                        |                                                           axis16_reg_wrap |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                       |                                                             ip_axis16_reg |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U19                                                        |                                                       t_axi4_stream8_fifo |         68 |         68 |       0 |    0 |     91 |      0 |      1 |            0 |
|           (U19)                                                    |                                                       t_axi4_stream8_fifo |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream8_sfifo_d2048_inst                 |                                                t_axi4_stream8_sfifo_d2048 |         67 |         67 |       0 |    0 |     91 |      0 |      1 |            0 |
|         U2                                                         |                                                                       FSU |       3653 |       3202 |       0 |  451 |   7442 |     10 |      7 |           14 |
|           U1                                                       |                                             fp32_axis_subtract__xdcDup__1 |        276 |        238 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U10                                                      |                                     t_axi4_stream32_fifo__parameterized10 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U11                                                      |                                               param_fifo_block__xdcDup__2 |         78 |         78 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U12                                                      |                                               param_fifo_block__xdcDup__3 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U13                                                      |                                          param_fifo_block__parameterized7 |         96 |         96 |       0 |    0 |    248 |      1 |      2 |            0 |
|           U14                                                      |                                                  fp32_axis_add__xdcDup__1 |        274 |        236 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U15                                                      |                                           axis_fi32tofp32__parameterized4 |        166 |        137 |       0 |   29 |    275 |      0 |      0 |            0 |
|           U16                                                      |                                           axis_fi32tofp32__parameterized6 |        217 |        188 |       0 |   29 |    361 |      0 |      0 |            0 |
|           U18                                                      |                                                  fp32_axis_add__xdcDup__2 |        274 |        236 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U19                                                      |                                                 fp32_axis_mult__xdcDup__4 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U2                                                       |                                     t_axi4_stream32_fifo__parameterized14 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U22                                                      |                                                 fp32_axis_mult__xdcDup__5 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U24                                                      |                                                 fp32_axis_mult__xdcDup__6 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U25                                                      |                                           axis_fi32tofp32__parameterized8 |        168 |        139 |       0 |   29 |    283 |      0 |      0 |            0 |
|           U3                                                       |                                               fp32_axis_divide__xdcDup__1 |        902 |        805 |       0 |   97 |   1616 |      0 |      0 |            0 |
|           U4                                                       |                                                 fp32_axis_mult__xdcDup__7 |        179 |        138 |       0 |   41 |    403 |      0 |      0 |            2 |
|           U5                                                       |                                     t_axi4_stream32_fifo__parameterized16 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U6                                                       |                                               param_fifo_block__xdcDup__4 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U7                                                       |                                         param_fifo_block__parameterized10 |         96 |         96 |       0 |    0 |    248 |      1 |      2 |            0 |
|           U8                                                       |                                     t_axi4_stream32_fifo__parameterized20 |         52 |         52 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U9                                                       |                                     t_axi4_stream32_fifo__parameterized22 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|         U20                                                        |                                                            pixel_bpr_flag |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U20)                                                    |                                                            pixel_bpr_flag |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                                       |                                                            sync_reset__41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                            axis_sync_flow |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                                        |                                                axis_fp32tofi32__xdcDup__1 |        198 |        192 |       0 |    6 |    310 |      0 |      0 |            0 |
|           round_case_gen.U2                                        |                                           axis_fp32tofi32round__xdcDup__1 |        198 |        192 |       0 |    6 |    310 |      0 |      0 |            0 |
|         U23                                                        |                                                         axis_fi32tou16__1 |         31 |         31 |       0 |    0 |     44 |      0 |      0 |            0 |
|           (U23)                                                    |                                                         axis_fi32tou16__1 |         31 |         31 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U0                                                       |                                                            sync_reset__89 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                                        |                                                         pixel_bad_repl__1 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U24)                                                    |                                                         pixel_bad_repl__1 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                       |                                                            sync_reset__88 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U25                                                        |                                                            axis_fi32tou32 |         29 |         29 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U25)                                                    |                                                            axis_fi32tou32 |         29 |         29 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U0                                                       |                                                            sync_reset__40 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                        |                                                               axis32_hole |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                                        |                                                 axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                  ip_axis32_fanout2_HD7755 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                        |                                                             axis32_sw_3_1 |         44 |         44 |       0 |    0 |     40 |      0 |      0 |            0 |
|           (U28)                                                    |                                                             axis32_sw_3_1 |         44 |         44 |       0 |    0 |     38 |      0 |      0 |            0 |
|           U1                                                       |                                                            sync_reset__39 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                        |                                                axis_fp32tofi32__xdcDup__2 |        197 |        192 |       0 |    5 |    313 |      0 |      0 |            0 |
|           round_case_gen.U2                                        |                                           axis_fp32tofi32round__xdcDup__2 |        197 |        192 |       0 |    5 |    313 |      0 |      0 |            0 |
|         U3                                                         |                                                                       NLC |       7579 |       6760 |       0 |  819 |  15373 |     47 |      7 |           28 |
|           (U3)                                                     |                                                                       NLC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           POW2_B_EXP                                               |                                               param_fifo_block__xdcDup__5 |         78 |         78 |       0 |    0 |    223 |      1 |      1 |            0 |
|           POW2_M_EXP                                               |                                               param_fifo_block__xdcDup__6 |         78 |         78 |       0 |    0 |    223 |      1 |      1 |            0 |
|           RANGE_OFF                                                |                                         param_fifo_block__parameterized14 |         96 |         96 |       0 |    0 |    240 |      1 |      2 |            0 |
|           U1                                                       |                                             fp32_axis_subtract__xdcDup__2 |        276 |        238 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U10                                                      |                                                 fp32_axis_mult__xdcDup__8 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U11                                                      |                                     t_axi4_stream32_fifo__parameterized26 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U12                                                      |                                     t_axi4_stream32_fifo__parameterized28 |         54 |         54 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U13                                                      |                                     t_axi4_stream32_fifo__parameterized30 |         54 |         54 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U14                                                      |                                               param_fifo_block__xdcDup__7 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U15                                                      |                                                          axis_lut_a32_d32 |       3250 |       2977 |       0 |  273 |   6630 |     33 |      1 |           10 |
|           U16                                                      |                                                 axis32_fanout2__xdcDup__6 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                      |                                          axis_fi32tofp32__parameterized16 |        176 |        147 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                                      |                                          axis_fi32tofp32__parameterized18 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                       |                                                  fp32_axis_add__xdcDup__4 |        253 |        227 |       0 |   26 |    497 |      0 |      0 |            2 |
|           U23                                                      |                                                fp32_axis_mult__xdcDup__11 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U26                                                      |                                                fp32_axis_mult__xdcDup__12 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U27                                                      |                                                fp32_axis_mult__xdcDup__13 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U3                                                       |                                               fp32_axis_divide__xdcDup__2 |        902 |        805 |       0 |   97 |   1616 |      0 |      0 |            0 |
|           U4                                                       |                                     t_axi4_stream32_fifo__parameterized68 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U5                                                       |                                                 axis32_fanout2__xdcDup__7 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                       |                                             fp32_axis_subtract__xdcDup__5 |        276 |        238 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U7                                                       |                                                  fp32_axis_add__xdcDup__5 |        274 |        236 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U8                                                       |                                                fp32_axis_mult__xdcDup__14 |        179 |        138 |       0 |   41 |    403 |      0 |      0 |            2 |
|           U9                                                       |                                     t_axi4_stream32_fifo__parameterized70 |         54 |         54 |       0 |    0 |     84 |      1 |      0 |            0 |
|           Xi_fifo                                                  |                                     t_axi4_stream32_fifo__parameterized72 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|           data_fifo                                                |                                     t_axi4_stream32_fifo__parameterized74 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|           offset_fixtofp32                                         |                                          axis_fi32tofp32__parameterized20 |        168 |        139 |       0 |   29 |    283 |      0 |      0 |            0 |
|           pow2_offset_exp                                          |                                               param_fifo_block__xdcDup__8 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           range_fixtofp32                                          |                                          axis_fi32tofp32__parameterized22 |        168 |        139 |       0 |   29 |    283 |      0 |      0 |            0 |
|         U30                                                        |                                                            axis_fi32tou16 |         31 |         31 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U30)                                                    |                                                            axis_fi32tou16 |         31 |         31 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                       |                                                            sync_reset__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U31                                                        |                                                            pixel_bad_repl |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U31)                                                    |                                                            pixel_bad_repl |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                       |                                                            sync_reset__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                                        |                                                fp32_axis_mult__xdcDup__15 |        167 |        133 |       0 |   34 |    370 |      0 |      0 |            2 |
|           (U34)                                                    |                                                fp32_axis_mult__xdcDup__15 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                                       |                                                  ip_fp32_axis_mult_HD1545 |        167 |        133 |       0 |   34 |    367 |      0 |      0 |            2 |
|         U35                                                        |                                                          native_to_axis32 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U35)                                                    |                                                          native_to_axis32 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                                       |                                                            sync_reset__26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                                        |                                                     pixel_saturation_flag |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U39)                                                    |                                                     pixel_saturation_flag |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U0                                                       |                                                            sync_reset__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                         axis_sync_flow__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U4                                                         |                                                                       RQC |       5744 |       5131 |       0 |  613 |  11583 |     55 |      3 |           20 |
|           (U4)                                                     |                                                                       RQC |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                               param_fifo_block__xdcDup__9 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U10                                                      |                                         param_fifo_block__parameterized19 |         98 |         98 |       0 |    0 |    209 |      1 |      1 |            0 |
|           U11                                                      |                                     t_axi4_stream32_fifo__parameterized78 |         44 |         44 |       0 |    0 |    103 |      1 |      0 |            0 |
|           U13                                                      |                                     t_axi4_stream32_fifo__parameterized80 |         44 |         44 |       0 |    0 |    103 |      1 |      0 |            0 |
|           U14                                                      |                                              param_fifo_block__xdcDup__10 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U15                                                      |                                          axis_lut_a32_d32__parameterized1 |       3333 |       3057 |       0 |  276 |   6644 |     48 |      0 |           10 |
|           U16                                                      |                                                axis32_fanout2__xdcDup__12 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                      |                                          axis_fi32tofp32__parameterized26 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                                      |                                          axis_fi32tofp32__parameterized28 |        176 |        147 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                       |                                                          fp32_axis_sqroot |        538 |        453 |       0 |   85 |    963 |      0 |      0 |            0 |
|           U3                                                       |                                                fp32_axis_mult__xdcDup__18 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U4                                                       |                                     t_axi4_stream32_fifo__parameterized94 |         53 |         53 |       0 |    0 |    119 |      1 |      0 |            0 |
|           U5                                                       |                                                axis32_fanout2__xdcDup__13 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                       |                                             fp32_axis_subtract__xdcDup__8 |        277 |        238 |       0 |   39 |    545 |      0 |      0 |            2 |
|           U7                                                       |                                                fp32_axis_mult__xdcDup__19 |        179 |        138 |       0 |   41 |    403 |      0 |      0 |            2 |
|           U8                                                       |                                                             fp32_axis_add |        274 |        236 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U9                                                       |                                                            fp32_axis_mult |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           Xi_fifo                                                  |                                     t_axi4_stream32_fifo__parameterized96 |         44 |         44 |       0 |    0 |    103 |      1 |      0 |            0 |
|         U40                                                        |                                                     pixel_saturation_repl |          4 |          4 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U40)                                                    |                                                     pixel_saturation_repl |          4 |          4 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                       |                                                            sync_reset__27 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U45                                                        |                                                           axis_fp32tofi32 |        192 |        187 |       0 |    5 |    307 |      0 |      0 |            0 |
|           round_case_gen.U2                                        |                                                      axis_fp32tofi32round |        192 |        187 |       0 |    5 |    307 |      0 |      0 |            0 |
|         U46                                                        |                                                              param16_fifo |         79 |         79 |       0 |    0 |    207 |      1 |      1 |            0 |
|           blk_param_fifo0                                          |                                              param_fifo_block__xdcDup__11 |         79 |         79 |       0 |    0 |    207 |      1 |      1 |            0 |
|         U49                                                        |                                     t_axi4_stream32_fifo__parameterized98 |         45 |         45 |       0 |    0 |    103 |      1 |      0 |            0 |
|           (U49)                                                    |                                     t_axi4_stream32_fifo__parameterized98 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                  |                                          t_axi4_stream32_sfifo_d64_HD2687 |         45 |         45 |       0 |    0 |    103 |      1 |      0 |            0 |
|         U5                                                         |                                                                       CFF |       1362 |       1243 |       0 |  119 |   2666 |      3 |      2 |            2 |
|           (U5)                                                     |                                                                       CFF |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                         param_fifo_block__parameterized23 |         88 |         88 |       0 |    0 |    232 |      1 |      1 |            0 |
|           U14                                                      |                                                          param_fifo_block |         79 |         79 |       0 |    0 |    224 |      1 |      1 |            0 |
|           U4                                                       |                                    t_axi4_stream32_fifo__parameterized102 |         38 |         38 |       0 |    0 |     97 |      1 |      0 |            0 |
|           U6                                                       |                                                        fp32_axis_subtract |        269 |        235 |       0 |   34 |    521 |      0 |      0 |            2 |
|           U9                                                       |                                               fp32_axis_divide__xdcDup__3 |        887 |        802 |       0 |   85 |   1592 |      0 |      0 |            0 |
|         U55                                                        |                                                            gh_edge_det__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                         |                                                axis32_fanout2__xdcDup__14 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U7)                                                     |                                                axis32_fanout2__xdcDup__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                  ip_axis32_fanout2_HD7758 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                         |                                                            axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U8)                                                     |                                                            axis32_fanout2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                       |                                                  ip_axis32_fanout2_HD7752 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                                          fp32_axis_divide |        902 |        805 |       0 |   97 |   1616 |      0 |      0 |            0 |
|           (U9)                                                     |                                                          fp32_axis_divide |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                                       |                                                ip_fp32_axis_divide_HD7082 |        901 |        804 |       0 |   97 |   1611 |      0 |      0 |            0 |
|         data_fifo                                                  |                                    t_axi4_stream32_fifo__parameterized104 |         44 |         44 |       0 |    0 |    111 |      1 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                  |                                          t_axi4_stream32_sfifo_d64_HD2655 |         44 |         44 |       0 |    0 |    111 |      1 |      0 |            0 |
|       gen_cal_1ch.U13                                              |                                                       axis_128_to_64_wrap |         46 |         46 |       0 |    0 |    200 |      0 |      0 |            0 |
|         U1                                                         |                                                            axis_128_to_64 |         46 |         46 |       0 |    0 |    200 |      0 |      0 |            0 |
|           (U1)                                                     |                                                            axis_128_to_64 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                     |         axis_128_to_64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter |         46 |         46 |       0 |    0 |    200 |      0 |      0 |            0 |
|       gen_cal_1ch.U2                                               |                                   t_axi4_stream_wr16_rd64_fifo__xdcDup__1 |         71 |         71 |       0 |    0 |    142 |      1 |      0 |            0 |
|         (gen_cal_1ch.U2)                                           |                                   t_axi4_stream_wr16_rd64_fifo__xdcDup__1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr16_rd64_d1024_async.fwft_afifo_wr18_rd72_d1024_inst |                                         fwft_afifo_wr18_rd72_d1024_HD8417 |         67 |         67 |       0 |    0 |    141 |      1 |      0 |            0 |
|           U0                                                       |                  fwft_afifo_wr18_rd72_d1024_fifo_generator_v13_1_2_HD8418 |         67 |         67 |       0 |    0 |    141 |      1 |      0 |            0 |
|       gen_cal_1ch.U3                                               |                                              t_axi4_stream_wr16_rd64_fifo |         71 |         71 |       0 |    0 |    142 |      1 |      0 |            0 |
|         (gen_cal_1ch.U3)                                           |                                              t_axi4_stream_wr16_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr16_rd64_d1024_async.fwft_afifo_wr18_rd72_d1024_inst |                                                fwft_afifo_wr18_rd72_d1024 |         67 |         67 |       0 |    0 |    141 |      1 |      0 |            0 |
|           U0                                                       |                         fwft_afifo_wr18_rd72_d1024_fifo_generator_v13_1_2 |         67 |         67 |       0 |    0 |    141 |      1 |      0 |            0 |
|       gen_cal_1ch.U8                                               |                                              t_axi4_stream_wr64_rd16_fifo |         42 |         42 |       0 |    0 |     88 |      1 |      0 |            0 |
|         (gen_cal_1ch.U8)                                           |                                              t_axi4_stream_wr64_rd16_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd16_d16_async.fwft_afifo_wr72_rd18_d16_inst     |                                                  fwft_afifo_wr72_rd18_d16 |         38 |         38 |       0 |    0 |     87 |      1 |      0 |            0 |
|           U0                                                       |                           fwft_afifo_wr72_rd18_d16_fifo_generator_v13_1_2 |         38 |         38 |       0 |    0 |     87 |      1 |      0 |            0 |
|     EHDRI                                                          |                                                            EHDRI_toplevel |        169 |        169 |       0 |    0 |    302 |      0 |      1 |            0 |
|       (EHDRI)                                                      |                                                            EHDRI_toplevel |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                           ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                         |                                        ehdri_index_mem_blk_mem_gen_v8_3_4 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                         |                                  ehdri_index_mem_blk_mem_gen_v8_3_4_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U2                                                           |                                                          axil32_to_native |          9 |          9 |       0 |    0 |     44 |      0 |      0 |            0 |
|         (U2)                                                       |                                                          axil32_to_native |          9 |          9 |       0 |    0 |     42 |      0 |      0 |            0 |
|         sync_reset_inst                                            |                                                            sync_reset__91 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                                ehdri_ctrl |         98 |         98 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                                       |                                                                ehdri_ctrl |         98 |         98 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__126 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                                  ehdri_SM |         61 |         61 |       0 |    0 |     74 |      0 |      0 |            0 |
|         (U4)                                                       |                                                                  ehdri_SM |         61 |         61 |       0 |    0 |     72 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__116 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                                       |                                                        exposure_time_ctrl |        193 |        193 |       0 |    0 |    339 |      0 |      0 |            0 |
|       (EXP_CTRL)                                                   |                                                        exposure_time_ctrl |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                          exp_time_mb_intf |         57 |         57 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                                       |                                                          exp_time_mb_intf |         57 |         57 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__115 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                          exp_time_manager |        135 |        135 |       0 |    0 |    105 |      0 |      0 |            0 |
|         (U2)                                                       |                                                          exp_time_manager |        135 |        135 |       0 |    0 |    101 |      0 |      0 |            0 |
|         U1A                                                        |                                                           sync_reset__114 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                           double_sync__26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                                            |                                                                 PWM_GEN_3 |         24 |         24 |       0 |    0 |     49 |      0 |      0 |            0 |
|       fan_ctrl_inst                                                |                                                                  PWM_CTRL |          8 |          8 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (fan_ctrl_inst)                                            |                                                                  PWM_CTRL |          8 |          8 |       0 |    0 |     22 |      0 |      0 |            0 |
|         sync_resetn_inst                                           |                                                           sync_resetn__19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       pwm2                                                         |                                                                    gh_PWM |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|     FLAGGING                                                       |                                                              flagging_top |        242 |        242 |       0 |    0 |    256 |      0 |      0 |            0 |
|       (FLAGGING)                                                   |                                                              flagging_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                      flagging_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                                       |                                                      flagging_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                         |                                                           sync_reset__128 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                               flagging_SM |        187 |        187 |       0 |    0 |    124 |      0 |      0 |            0 |
|         (U3)                                                       |                                                               flagging_SM |        186 |        186 |       0 |    0 |    120 |      0 |      0 |            0 |
|         E1                                                         |                                                           gh_edge_det__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__127 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                           |                                                           double_sync__27 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                                          |                                                                Flash_intf |        618 |        618 |       0 |    0 |    448 |      8 |      0 |            0 |
|       U1                                                           |                                                                flash_ctrl |         60 |         60 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                                           |                                                     axi_bram_ctrl_wrapper |        176 |        176 |       0 |    0 |    180 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                                      |                                                          ip_axi_bram_ctrl |        176 |        176 |       0 |    0 |    180 |      0 |      0 |            0 |
|           U0                                                       |                                            ip_axi_bram_ctrl_axi_bram_ctrl |        176 |        176 |       0 |    0 |    180 |      0 |      0 |            0 |
|       U4                                                           |                                             blk_mem_gen_w32_d8192_wrapper |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                                       |                                             blk_mem_gen_w32_d8192_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                                 |                                                  ip_blk_mem_gen_w32_d8192 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                                       |                               ip_blk_mem_gen_w32_d8192_blk_mem_gen_v8_3_4 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                                           |                                                              flash_output |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                                           |                                                             flash_process |        334 |        334 |       0 |    0 |    197 |      0 |      0 |            0 |
|     GATING                                                         |                                                                gating_top |        242 |        242 |       0 |    0 |    256 |      0 |      0 |            0 |
|       (GATING)                                                     |                                                                gating_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                           |                                                        gating_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                                       |                                                        gating_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                         |                                                           sync_reset__139 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                                 gating_SM |        187 |        187 |       0 |    0 |    124 |      0 |      0 |            0 |
|         (U4)                                                       |                                                                 gating_SM |        186 |        186 |       0 |    0 |    120 |      0 |      0 |            0 |
|         E1                                                         |                                                           gh_edge_det__11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__138 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                           |                                                           double_sync__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                                         |                                                             hder_inserter |       1752 |       1752 |       0 |    0 |   3996 |      5 |     16 |            0 |
|       (HEADER)                                                     |                                                             hder_inserter |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                       hder_insert_mb_intf |        113 |        113 |       0 |    0 |    292 |      0 |      0 |            0 |
|         (U1)                                                       |                                                       hder_insert_mb_intf |         77 |         77 |       0 |    0 |    218 |      0 |      0 |            0 |
|         U1                                                         |                                                            sync_reset__95 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue1                                                        |                                                               err_sync__1 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                             gh_stretch__parameterized5__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__1 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue2                                                        |                                                               err_sync__2 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                             gh_stretch__parameterized5__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                                        |                                                               err_sync__3 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                             gh_stretch__parameterized5__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                                        |                                                               err_sync__4 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                             gh_stretch__parameterized5__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__4 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                                        |                                                               err_sync__5 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                             gh_stretch__parameterized5__5 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__5 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                                        |                                                               err_sync__6 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                             gh_stretch__parameterized5__6 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__6 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                                        |                                                               err_sync__7 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                             gh_stretch__parameterized5__7 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__7 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                                        |                                                               err_sync__8 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                             gh_stretch__parameterized5__8 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__8 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                                        |                                                               err_sync__9 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                       |                                             gh_stretch__parameterized5__9 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                       |                                                        gh_edge_det_XCD__9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U18                                                          |                                                       axis32_merge_axis64 |         42 |         42 |       0 |    0 |    114 |      0 |      0 |            0 |
|         U1                                                         |                                                    ip_axis32_merge_axis64 |         42 |         42 |       0 |    0 |    114 |      0 |      0 |            0 |
|           (U1)                                                     |                                                    ip_axis32_merge_axis64 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                     | ip_axis32_merge_axis64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter |         42 |         42 |       0 |    0 |    114 |      0 |      0 |            0 |
|       U19                                                          |                                    t_axi4_stream32_fifo__parameterized106 |         61 |         61 |       0 |    0 |    123 |      1 |      1 |            0 |
|         (U19)                                                      |                                    t_axi4_stream32_fifo__parameterized106 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d1024.t_axi4_stream32_sfifo_d1024_inst                |                                        t_axi4_stream32_sfifo_d1024_HD2915 |         61 |         61 |       0 |    0 |    123 |      1 |      1 |            0 |
|           U0                                                       |                 t_axi4_stream32_sfifo_d1024_fifo_generator_v13_1_2_HD2916 |         61 |         61 |       0 |    0 |    123 |      1 |      1 |            0 |
|       U2                                                           |                                                      t_axi4_stream64_fifo |         37 |         37 |       0 |    0 |     57 |      3 |      0 |            0 |
|         agen_d1024.t_axi4_stream64_afifo_d1024_inst                |                                               t_axi4_stream64_afifo_d1024 |         37 |         37 |       0 |    0 |     57 |      3 |      0 |            0 |
|           U0                                                       |                        t_axi4_stream64_afifo_d1024_fifo_generator_v13_1_2 |         37 |         37 |       0 |    0 |     57 |      3 |      0 |            0 |
|       U20                                                          |                                           t_axi4_lite32_w_fifo__xdcDup__1 |        145 |        145 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U20)                                                      |                                           t_axi4_lite32_w_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                          t_axi4_lite32_w_afifo_d16_HD8454 |        143 |        143 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                       |                   t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD8455 |        143 |        143 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U22                                                          |                                           t_axi4_lite32_w_fifo__xdcDup__2 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U22)                                                      |                                           t_axi4_lite32_w_fifo__xdcDup__2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                          t_axi4_lite32_w_afifo_d16_HD8598 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                       |                   t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD8599 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U24                                                          |                                           t_axi4_lite32_w_fifo__xdcDup__3 |        144 |        144 |       0 |    0 |    402 |      0 |      2 |            0 |
|         (U24)                                                      |                                           t_axi4_lite32_w_fifo__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                          t_axi4_lite32_w_afifo_d16_HD8742 |        144 |        144 |       0 |    0 |    402 |      0 |      2 |            0 |
|           U0                                                       |                   t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD8743 |        144 |        144 |       0 |    0 |    402 |      0 |      2 |            0 |
|       U26                                                          |                                           t_axi4_lite32_w_fifo__xdcDup__4 |        144 |        144 |       0 |    0 |    402 |      0 |      2 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                          t_axi4_lite32_w_afifo_d16_HD8886 |        144 |        144 |       0 |    0 |    402 |      0 |      2 |            0 |
|           U0                                                       |                   t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD8887 |        144 |        144 |       0 |    0 |    402 |      0 |      2 |            0 |
|       U28                                                          |                                                        axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U28)                                                      |                                                        axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                         |                                                            sync_reset__94 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                           t_axi4_lite32_w_fifo__xdcDup__5 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U3)                                                       |                                           t_axi4_lite32_w_fifo__xdcDup__5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                          t_axi4_lite32_w_afifo_d16_HD9030 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                       |                   t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD9031 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U4                                                           |                                                     hder_insert_sequencer |        339 |        339 |       0 |    0 |    298 |      0 |      1 |            0 |
|         (U4)                                                       |                                                     hder_insert_sequencer |        310 |        310 |       0 |    0 |    239 |      0 |      0 |            0 |
|         U1A                                                        |                                                            sync_reset__93 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                           double_sync__21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                         fwft_sfifo_w8_d16 |         29 |         29 |       0 |    0 |     55 |      0 |      1 |            0 |
|           U0                                                       |                                  fwft_sfifo_w8_d16_fifo_generator_v13_1_2 |         29 |         29 |       0 |    0 |     55 |      0 |      1 |            0 |
|       U5                                                           |                                                              hder_reorder |         97 |         97 |       0 |    0 |    207 |      1 |      0 |            0 |
|         (U5)                                                       |                                                              hder_reorder |         96 |         96 |       0 |    0 |    205 |      0 |      0 |            0 |
|         U1                                                         |                                                            sync_reset__92 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                       dp_ram_byte_w32_d64 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|           U0                                                       |                                    dp_ram_byte_w32_d64_blk_mem_gen_v8_3_4 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U6                                                           |                                           t_axi4_lite32_w_fifo__xdcDup__6 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U6)                                                       |                                           t_axi4_lite32_w_fifo__xdcDup__6 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                          t_axi4_lite32_w_afifo_d16_HD9174 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                       |                   t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD9175 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U7                                                           |                                                      t_axi4_lite32_w_fifo |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U7)                                                       |                                                      t_axi4_lite32_w_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst                   |                                                 t_axi4_lite32_w_afifo_d16 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                       |                          t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|     ICU                                                            |                                                              ICU_toplevel |        162 |        162 |       0 |    0 |    407 |      0 |      0 |            0 |
|       U1                                                           |                                                                  ICU_Ctrl |         24 |         24 |       0 |    0 |    128 |      0 |      0 |            0 |
|         (U1)                                                       |                                                                  ICU_Ctrl |         23 |         23 |       0 |    0 |    126 |      0 |      0 |            0 |
|         U0A                                                        |                                                               sync_resetn |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                                    ICU_SM |        138 |        138 |       0 |    0 |    279 |      0 |      0 |            0 |
|         (U2)                                                       |                                                                    ICU_SM |        137 |        137 |       0 |    0 |    277 |      0 |      0 |            0 |
|         U0A                                                        |                                                           sync_resetn__26 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                                           |                                                              expb_irig_v2 |        562 |        561 |       0 |    1 |    714 |      0 |      0 |            0 |
|       (IRIG)                                                       |                                                              expb_irig_v2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                                           |                                                irig_signal_conditioner_v2 |         64 |         64 |       0 |    0 |    128 |      0 |      0 |            0 |
|         (U1)                                                       |                                                irig_signal_conditioner_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                         |                                                             ad747x_driver |         19 |         19 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                                     |                                                             ad747x_driver |         19 |         19 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__165 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                        |                                                     adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                                    |                                                     adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__155 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                                        |                                                         adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                                    |                                                         adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__154 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                          adc_sample_en_v2 |          8 |          8 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U2)                                                     |                                                          adc_sample_en_v2 |          8 |          8 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__153 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                   adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                                     |                                                   adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__152 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                         |                                                     channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                                     |                                                     channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__151 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                          |                                                              irig_mb_intf |         76 |         75 |       0 |    1 |    145 |      0 |      0 |            0 |
|         (U10)                                                      |                                                              irig_mb_intf |         75 |         74 |       0 |    1 |    141 |      0 |      0 |            0 |
|         E1                                                         |                                                               gh_edge_det |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__150 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                    irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    122 |      0 |      0 |            0 |
|         (U2)                                                       |                                                    irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    120 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__149 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                    irig_alphab_decoder_v2 |        127 |        127 |       0 |    0 |     68 |      0 |      0 |            0 |
|         U1                                                         |                                                     irig_threshold_gen_v2 |         81 |         81 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U1)                                                     |                                                     irig_threshold_gen_v2 |         81 |         81 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__148 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                        irig_comparator_v2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                                     |                                                        irig_comparator_v2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__147 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                   irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U4)                                                     |                                                   irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__146 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                                               irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                                     |                                               irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__145 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                     irig_frame_decoder_v2 |        171 |        171 |       0 |    0 |    150 |      0 |      0 |            0 |
|         (U4)                                                       |                                                     irig_frame_decoder_v2 |        171 |        171 |       0 |    0 |    148 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__144 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                           |                                                        irig_controller_v2 |         20 |         20 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U5)                                                       |                                                        irig_controller_v2 |         20 |         20 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__143 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                           double_sync__37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                           |                                                  irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                                       |                                                  irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__142 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                         clk_divider_pulse |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                                         |                                         clk_divider_pulse__parameterized1 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                                           |                                                             irig_reset_v2 |         16 |         16 |       0 |    0 |     37 |      0 |      0 |            0 |
|         (U7)                                                       |                                                             irig_reset_v2 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__141 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                         clk_divider_pulse__parameterized3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                                            |                                                               mgt_wrapper |       2132 |       2030 |       0 |  102 |   3827 |      4 |      1 |            0 |
|       (MGT)                                                        |                                                               mgt_wrapper |          3 |          1 |       0 |    2 |      0 |      0 |      0 |            0 |
|       EXP_OUT_FIFO                                                 |                                      t_axi4_stream64_fifo__parameterized1 |         46 |         46 |       0 |    0 |    112 |      1 |      1 |            0 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst                    |                                                 t_axi4_stream64_afifo_d16 |         46 |         46 |       0 |    0 |    112 |      1 |      1 |            0 |
|           U0                                                       |                          t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2 |         46 |         46 |       0 |    0 |    112 |      1 |      1 |            0 |
|       MGTS                                                         |                                                                 mgt_block |       1824 |       1724 |       0 |  100 |   3264 |      0 |      0 |            0 |
|         (MGTS)                                                     |                                                                 mgt_block |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CTRL                                                       |                                                                  MGT_CTRL |         92 |         92 |       0 |    0 |    211 |      0 |      0 |            0 |
|           (CTRL)                                                   |                                                                  MGT_CTRL |         91 |         91 |       0 |    0 |    143 |      0 |      0 |            0 |
|           core_sync                                                |                                       double_sync_vector__parameterized36 |          0 |          0 |       0 |    0 |     40 |      0 |      0 |            0 |
|           data_loopback_sync                                       |                                       double_sync_vector__parameterized40 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                                        |                                                           double_sync__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                                        |                                       double_sync_vector__parameterized44 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                                         |                                                           double_sync__15 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                                 |                                       double_sync_vector__parameterized38 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|           stream_merger_mbsdm_sync                                 |                                                           double_sync__16 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_resetn_inst                                         |                                                           sync_resetn__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                                       |                                                                  data_mgt |        763 |        729 |       0 |   34 |   1372 |      0 |      0 |            0 |
|           (DATA)                                                   |                                                                  data_mgt |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                       |                                                    data_mgt_data_mgt_core |        763 |        729 |       0 |   34 |   1372 |      0 |      0 |            0 |
|         DATA_CLOCK                                                 |                                                     data_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                                |                                                data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                                           |                                              data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (DATA_RESET_LOGIC)                                       |                                              data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           gt_rst_r_cdc_sync                                        |                                                   data_mgt_cdc_sync_exdes |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         EXP                                                        |                                                                   exp_mgt |        963 |        897 |       0 |   66 |   1667 |      0 |      0 |            0 |
|           (EXP)                                                    |                                                                   exp_mgt |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                       |                                                      exp_mgt_exp_mgt_core |        963 |        897 |       0 |   66 |   1667 |      0 |      0 |            0 |
|         EXP_CLOCK                                                  |                                                      exp_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_COMMON                                                 |                                                 exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                                           |                                                         mgt_stream_merger |        259 |        259 |       0 |    0 |    451 |      3 |      0 |            0 |
|         (U3)                                                       |                                                         mgt_stream_merger |         18 |         18 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_FIFO                                                   |                              t_axi4_stream_wr64_rd64_fifo__parameterized3 |         79 |         79 |       0 |    0 |    148 |      1 |      0 |            0 |
|           (EXP_FIFO)                                               |                              t_axi4_stream_wr64_rd64_fifo__parameterized3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr64_rd32_d512_async.fwft_afifo_wr66_rd66_d512_inst |                                                 fwft_afifo_wr66_rd66_d512 |         77 |         77 |       0 |    0 |    148 |      1 |      0 |            0 |
|         merge_streams.COMBINER                                     |                                                     axis32_to_64_combiner |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                                     |                            axis32_to_64_combiner_axis_combiner_v1_1_9_top |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         merge_streams.DATA_FIFO                                    |                                   t_axi4_stream_wr64_rd32_fifo__xdcDup__1 |         80 |         80 |       0 |    0 |    150 |      1 |      0 |            0 |
|           (merge_streams.DATA_FIFO)                                |                                   t_axi4_stream_wr64_rd32_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr64_rd32_d512_async.fwft_afifo_wr68_rd34_d512_inst |                                          fwft_afifo_wr68_rd34_d512_HD9319 |         78 |         78 |       0 |    0 |    150 |      1 |      0 |            0 |
|         merge_streams.U1                                           |                                                           sync_resetn__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         merge_streams.VIDEO_FIFO                                   |                                              t_axi4_stream_wr64_rd32_fifo |         80 |         80 |       0 |    0 |    150 |      1 |      0 |            0 |
|           (merge_streams.VIDEO_FIFO)                               |                                              t_axi4_stream_wr64_rd32_fifo |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr64_rd32_d512_async.fwft_afifo_wr68_rd34_d512_inst |                                                 fwft_afifo_wr68_rd34_d512 |         78 |         78 |       0 |    0 |    150 |      1 |      0 |            0 |
|     SFW_INTF                                                       |                                                                       SFW |        590 |        589 |       0 |    1 |    728 |      0 |      1 |            0 |
|       (SFW_INTF)                                                   |                                                                       SFW |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                            SFW_Processing |        272 |        272 |       0 |    0 |     59 |      0 |      0 |            0 |
|         (U1)                                                       |                                                            SFW_Processing |        271 |        271 |       0 |    0 |     55 |      0 |      0 |            0 |
|         doube_sync_gen                                             |                                                           double_sync__20 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                            |                                                           sync_resetn__18 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                          |                                                            trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                                           |                                                                fw_decoder |        117 |        117 |       0 |    0 |    103 |      0 |      0 |            0 |
|         (U2)                                                       |                                                                fw_decoder |        116 |        116 |       0 |    0 |    101 |      0 |      0 |            0 |
|         reset_synchronize                                          |                                                           sync_resetn__17 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                                  SFW_Ctrl |         49 |         49 |       0 |    0 |    373 |      0 |      0 |            0 |
|         (U3)                                                       |                                                                  SFW_Ctrl |         48 |         48 |       0 |    0 |    371 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                            |                                                           sync_resetn__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                     axil32_addr_demux4__1 |         61 |         61 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                           |                                                       axil32_to_native__4 |         42 |         42 |       0 |    0 |     79 |      0 |      0 |            0 |
|         (U5)                                                       |                                                       axil32_to_native__4 |         42 |         42 |       0 |    0 |     77 |      0 |      0 |            0 |
|         sync_reset_inst                                            |                                                           sync_reset__117 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                           |                                                          sdp_ram_w32_d128 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                         |                                       sdp_ram_w32_d128_blk_mem_gen_v8_3_4 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                         |                                 sdp_ram_w32_d128_blk_mem_gen_v8_3_4_synth |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                                           |                                                        SFW_ACQUISITION_SM |         45 |         44 |       0 |    1 |    111 |      0 |      0 |            0 |
|         (U8)                                                       |                                                        SFW_ACQUISITION_SM |         44 |         43 |       0 |    1 |    107 |      0 |      0 |            0 |
|         double_sync_gen                                            |                                                           double_sync__19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                            |                                                           sync_resetn__15 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                               |                                                           Startup_HW_Test |         17 |         17 |       0 |    0 |     26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                                           |                                                           Startup_HW_Test |         16 |         16 |       0 |    0 |     24 |      0 |      0 |            0 |
|       U0                                                           |                                                           sync_resetn__25 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                                           |                                                                  trig_gen |       1969 |       1969 |       0 |    0 |   1752 |      0 |      0 |            0 |
|       (TRIG)                                                       |                                                                  trig_gen |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                      trig_gen_mblaze_intf |        612 |        612 |       0 |    0 |    449 |      0 |      0 |            0 |
|         (U1)                                                       |                                                      trig_gen_mblaze_intf |        612 |        612 |       0 |    0 |    447 |      0 |      0 |            0 |
|         U2                                                         |                                                           sync_reset__108 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                            trig_gen_ctler |        370 |        370 |       0 |    0 |    361 |      0 |      0 |            0 |
|         U1                                                         |                                                                trig_delay |        141 |        141 |       0 |    0 |    140 |      0 |      0 |            0 |
|           (U1)                                                     |                                                                trig_delay |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                         delay_measurement |         43 |         43 |       0 |    0 |     70 |      0 |      0 |            0 |
|           U3                                                       |                                                           sync_reset__105 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                       |                                                              min_max_ctrl |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|         U2                                                         |                                                       trig_gen_ctler_core |        152 |        152 |       0 |    0 |    150 |      0 |      0 |            0 |
|           (U2)                                                     |                                                       trig_gen_ctler_core |        152 |        152 |       0 |    0 |    148 |      0 |      0 |            0 |
|           comp_sync_reset                                          |                                                           sync_reset__103 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                             progr_clk_div |         77 |         77 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                                     |                                                             progr_clk_div |         77 |         77 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__102 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                                           double_sync__22 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                              trig_stamper |        147 |        147 |       0 |    0 |    251 |      0 |      0 |            0 |
|         U1                                                         |                                                               Clk_Divider |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                                         |                                                           sync_reset__101 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                        trig_stamper_ctler |        144 |        144 |       0 |    0 |    243 |      0 |      0 |            0 |
|           (U4)                                                     |                                                        trig_stamper_ctler |        139 |        139 |       0 |    0 |    231 |      0 |      0 |            0 |
|           E1                                                       |                                                            gh_edge_det__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E2                                                       |                                                            gh_edge_det__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E3                                                       |                                                            gh_edge_det__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E4                                                       |                                                            gh_edge_det__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E5                                                       |                                                            gh_edge_det__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__100 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                           |                                                          trig_conditioner |         52 |         52 |       0 |    0 |     85 |      0 |      0 |            0 |
|         (U6)                                                       |                                                          trig_conditioner |         52 |         52 |       0 |    0 |     83 |      0 |      0 |            0 |
|         U1                                                         |                                                            sync_reset__99 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                           |                                                           double_sync__23 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U11                                                       |                                                           trig_period_8ch |        781 |        781 |       0 |    0 |    604 |      0 |      0 |            0 |
|         (g0.U11)                                                   |                                                           trig_period_8ch |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                                         |                                                           period_duration |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                                     |                                                           period_duration |          5 |          5 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                       |                                                            sync_reset__97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                        |                                                           min_max_ctrl__1 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U10)                                                    |                                                           min_max_ctrl__1 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__118 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                        |                                                           min_max_ctrl__2 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U11)                                                    |                                                           min_max_ctrl__2 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__119 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                            sync_reset__98 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                                           min_max_ctrl__3 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                     |                                                           min_max_ctrl__3 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__120 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                         |                                                           min_max_ctrl__4 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U5)                                                     |                                                           min_max_ctrl__4 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__121 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                         |                                                           min_max_ctrl__5 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U6)                                                     |                                                           min_max_ctrl__5 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__122 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                         |                                                           min_max_ctrl__6 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U7)                                                     |                                                           min_max_ctrl__6 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__123 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                         |                                                           min_max_ctrl__7 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U8)                                                     |                                                           min_max_ctrl__7 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__124 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                         |                                                           min_max_ctrl__8 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U9)                                                     |                                                           min_max_ctrl__8 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                      |                                                           sync_reset__125 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U11                                                            |                                                        axil32_addr_demux4 |         90 |         90 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U2                                                             |                                                         Buffering_wrapper |       2131 |       2131 |       0 |    0 |   3076 |      4 |      1 |           14 |
|       U1                                                           |                                                            axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                         ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                     |                                   ip_axis64_fanout2_top_ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                          |                                                       moi_source_selector |          4 |          4 |       0 |    0 |     11 |      0 |      0 |            0 |
|         (U10)                                                      |                                                       moi_source_selector |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__137 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                           double_sync__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                             axis64_sw_2_1__parameterized1 |        261 |        261 |       0 |    0 |    422 |      0 |      0 |            0 |
|         (U2)                                                       |                                             axis64_sw_2_1__parameterized1 |         45 |         45 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__136 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                              |                                                  axis64_img_boundaries__5 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                          |                                                  axis64_img_boundaries__5 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_resetn__31 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                              |                                                     axis64_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                          |                                                     axis64_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_resetn__20 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                                 |                                                             axis64_reg__8 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S0)                                             |                                                             axis64_reg__8 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__163 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                                 |                                                             axis64_reg__9 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S1)                                             |                                                             axis64_reg__9 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__164 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                              |                                                                axis64_reg |         70 |         70 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                          |                                                                axis64_reg |         70 |         70 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__130 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                                          |                                                         axis64_tid_gen__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                                      |                                                         axis64_tid_gen__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_resetn__32 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U22                                                          |                                                            axis64_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U22)                                                      |                                                            axis64_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_resetn__24 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                             axis64_sw_2_1__parameterized3 |        260 |        260 |       0 |    0 |    422 |      0 |      0 |            0 |
|         (U3)                                                       |                                             axis64_sw_2_1__parameterized3 |         45 |         45 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__135 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                              |                                                  axis64_img_boundaries__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                          |                                                  axis64_img_boundaries__3 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_resetn__29 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                              |                                                  axis64_img_boundaries__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                          |                                                  axis64_img_boundaries__4 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_resetn__30 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                                 |                                                             axis64_reg__5 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S0)                                             |                                                             axis64_reg__5 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__160 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                                 |                                                             axis64_reg__6 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S1)                                             |                                                             axis64_reg__6 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__161 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                              |                                                             axis64_reg__7 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                          |                                                             axis64_reg__7 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__162 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                                 Buffering |       1347 |       1347 |       0 |    0 |   1731 |      4 |      1 |           14 |
|         (U4)                                                       |                                                                 Buffering |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         BUF_CTRL                                                   |                                                            Buffering_Ctrl |         68 |         68 |       0 |    0 |    419 |      0 |      0 |            0 |
|           (BUF_CTRL)                                               |                                                            Buffering_Ctrl |         61 |         61 |       0 |    0 |    395 |      0 |      0 |            0 |
|           U0A                                                      |                                                           sync_resetn__23 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                      |                                                           double_sync__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                      |                                                           double_sync__30 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                      |                                                                 Pulse_gen |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1E                                                      |                                                           double_sync__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3B                                                      |                                                           double_sync__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3C                                                      |                                                           double_sync__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3D                                                      |                                                           double_sync__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3E                                                      |                                                                sync_pulse |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         FSM                                                        |                                                             BUFFERING_FSM |       1060 |       1060 |       0 |    0 |    907 |      0 |      0 |           14 |
|           (FSM)                                                    |                                                             BUFFERING_FSM |       1060 |       1060 |       0 |    0 |    903 |      0 |      0 |           14 |
|           WL_sync                                                  |                                                           double_sync__28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst_sync_reset                                          |                                                           sync_reset__134 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                        |                                                        axil32_to_native96 |         39 |         39 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U11)                                                    |                                                        axil32_to_native96 |         39 |         39 |       0 |    0 |     52 |      0 |      0 |            0 |
|           sync_reset_inst                                          |                                                           sync_reset__133 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U16                                                        |                                                          axis64_hole_sync |         92 |         92 |       0 |    0 |    175 |      0 |      0 |            0 |
|           (U16)                                                    |                                                          axis64_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__132 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                       |                                                             axis64_reg__4 |         87 |         87 |       0 |    0 |    169 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                            |                                                  axis64_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U2                                                         |                                                       axis16_merge_axis64 |         29 |         29 |       0 |    0 |     95 |      0 |      0 |            0 |
|           U1                                                       |                                                    ip_axis16_merge_axis64 |         29 |         29 |       0 |    0 |     95 |      0 |      0 |            0 |
|         U4                                                         |                                                          buffer_table_ram |          3 |          3 |       0 |    0 |      0 |      3 |      0 |            0 |
|           U0                                                       |                                       buffer_table_ram_blk_mem_gen_v8_3_4 |          3 |          3 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U7                                                         |                                                         shift_registers_x |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                         |                                      t_axi4_stream64_fifo__parameterized3 |         51 |         51 |       0 |    0 |     75 |      1 |      1 |            0 |
|           (U8)                                                     |                                      t_axi4_stream64_fifo__parameterized3 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_d128.t_axi4_stream64_sfifo_d128_inst                |                                                t_axi4_stream64_sfifo_d128 |         49 |         49 |       0 |    0 |     74 |      1 |      1 |            0 |
|         U9                                                         |                                                            axis64_img_sof |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U9)                                                     |                                                            axis64_img_sof |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_resetn__21 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                           |                                             axis64_sw_1_2__parameterized1 |        251 |        251 |       0 |    0 |    482 |      0 |      0 |            0 |
|         (U5)                                                       |                                             axis64_sw_1_2__parameterized1 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__131 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                              |                                                  axis64_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                          |                                                  axis64_img_boundaries__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_resetn__27 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S0                                                     |                                                             axis64_reg__2 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg.S0)                                                 |                                                             axis64_reg__2 |         71 |         71 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__157 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S1                                                     |                                                             axis64_reg__3 |         87 |         87 |       0 |    0 |    169 |      0 |      0 |            0 |
|           (reg.S1)                                                 |                                                             axis64_reg__3 |         87 |         87 |       0 |    0 |    167 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__158 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S_in                                                   |                                                             axis64_reg__1 |         87 |         87 |       0 |    0 |    169 |      0 |      0 |            0 |
|           (reg.S_in)                                               |                                                             axis64_reg__1 |         87 |         87 |       0 |    0 |    167 |      0 |      0 |            0 |
|           U0                                                       |                                                           sync_reset__156 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U3                                                             |                                                               axil32_mux2 |         11 |         11 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U6                                                             |                                                                adc_switch |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U7                                                             |                                                           adc_readout_top |        421 |        393 |      12 |   16 |    678 |      0 |      0 |            1 |
|       (U7)                                                         |                                                           adc_readout_top |         16 |         16 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                       adc_readout_mb_intf |         20 |         20 |       0 |    0 |    177 |      0 |      0 |            0 |
|         (U1)                                                       |                                                       adc_readout_mb_intf |         20 |         20 |       0 |    0 |    173 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__113 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_cfg_valid                                             |                                                           double_sync__25 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                               adc_readout |        351 |        323 |      12 |   16 |    395 |      0 |      0 |            1 |
|         (U2)                                                       |                                                               adc_readout |        325 |        309 |       0 |   16 |    367 |      0 |      0 |            1 |
|         U1                                                         |                                                           sync_reset__112 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         conversion_trigger                                         |                                                            gh_edge_det__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_data_out                                              |                                                             data_cdc_sync |         25 |         13 |      12 |    0 |     24 |      0 |      0 |            0 |
|           fifo                                                     |                                                          gh_fifo_async_sr |         25 |         13 |      12 |    0 |     22 |      0 |      0 |            0 |
|           sync_rst                                                 |                                                           double_sync__24 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                             ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     51 |      0 |      0 |            0 |
|         (U3)                                                       |                                             ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U0                                                         |                                                           sync_reset__111 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                             ad798x_driver |         18 |         18 |       0 |    0 |     55 |      0 |      0 |            0 |
|         (U4)                                                       |                                                             ad798x_driver |         18 |         18 |       0 |    0 |     53 |      0 |      0 |            0 |
|         U0                                                         |                                                           sync_reset__110 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     USB                                                            |                                                                  USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   CLINK                                                            |                                                        clink_receiver_2ch |       1529 |       1529 |       0 |    0 |   1708 |      0 |      0 |            0 |
|     (CLINK)                                                        |                                                        clink_receiver_2ch |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|     DOUT_CTRL                                                      |                                                           clink_dout_ctrl |          2 |          2 |       0 |    0 |     31 |      0 |      0 |            0 |
|       DOUT_MGLK.MGLK                                               |                                                      mglk_clink_dout_ctrl |          2 |          2 |       0 |    0 |     31 |      0 |      0 |            0 |
|         (DOUT_MGLK.MGLK)                                           |                                                      mglk_clink_dout_ctrl |          2 |          2 |       0 |    0 |     29 |      0 |      0 |            0 |
|         ch0_reset_sync                                             |                                                           sync_reset__185 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U12                                                            |                                                         clink_calibration |        286 |        286 |       0 |    0 |    201 |      0 |      0 |            0 |
|       (U12)                                                        |                                                         clink_calibration |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                                           |                                                          clink_delay_ctrl |        269 |        269 |       0 |    0 |    185 |      0 |      0 |            0 |
|         (U1)                                                       |                                                          clink_delay_ctrl |        269 |        269 |       0 |    0 |    183 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__170 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                        clink_bitslip_ctrl |         16 |         16 |       0 |    0 |     14 |      0 |      0 |            0 |
|         (U4)                                                       |                                                        clink_bitslip_ctrl |         16 |         16 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__169 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U13                                                            |                                                        iserdes_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U14                                                            |                                                  clink_serdes_clk_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U15                                                            |                                                         idelay_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U16                                                            |                                                        iserdes_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U18                                                            |                                                         idelay_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U19                                                            |                                                        iserdes_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U21                                                            |                                                         idelay_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U22                                                            |                                                           iserdes_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U24                                                            |                                                            idelay_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U36                                                            |                                                     clink_delay_validator |       1081 |       1081 |       0 |    0 |   1271 |      0 |      0 |            0 |
|       U1                                                           |                                                clink_signals_validator__1 |        148 |        148 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                         |                                                     high_duration_meas__1 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                     |                                                     high_duration_meas__1 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__172 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                 clink_validator_ctrler__1 |        144 |        144 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                     |                                                 clink_validator_ctrler__1 |        144 |        144 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__171 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                clink_signals_validator__2 |        149 |        149 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                         |                                                     high_duration_meas__2 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                     |                                                     high_duration_meas__2 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__174 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                 clink_validator_ctrler__2 |        144 |        144 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                     |                                                 clink_validator_ctrler__2 |        144 |        144 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__173 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                                clink_signals_validator__3 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                         |                                                     high_duration_meas__3 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                     |                                                     high_duration_meas__3 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__176 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                 clink_validator_ctrler__3 |        145 |        145 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                     |                                                 clink_validator_ctrler__3 |        145 |        145 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__175 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                clink_signals_validator__4 |        149 |        149 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                         |                                                     high_duration_meas__4 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                     |                                                     high_duration_meas__4 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__178 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                 clink_validator_ctrler__4 |        145 |        145 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                     |                                                 clink_validator_ctrler__4 |        145 |        145 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__177 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                           |                                                clink_signals_validator__5 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                         |                                                     high_duration_meas__5 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                     |                                                     high_duration_meas__5 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__180 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                 clink_validator_ctrler__5 |        145 |        145 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                     |                                                 clink_validator_ctrler__5 |        145 |        145 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__179 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                           |                                                clink_signals_validator__6 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                         |                                                     high_duration_meas__6 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                     |                                                     high_duration_meas__6 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__182 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                 clink_validator_ctrler__6 |        145 |        145 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                     |                                                 clink_validator_ctrler__6 |        145 |        145 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__181 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                           |                                                clink_delay_validator_core |         37 |         37 |       0 |    0 |     25 |      0 |      0 |            0 |
|         (U7)                                                       |                                                clink_delay_validator_core |         37 |         37 |       0 |    0 |     23 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__168 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                                           |                                                clink_signals_validator__7 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                         |                                                     high_duration_meas__7 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                     |                                                     high_duration_meas__7 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__184 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                 clink_validator_ctrler__7 |        145 |        145 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                     |                                                 clink_validator_ctrler__7 |        145 |        145 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__183 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U37                                                            |                                                   clink_signals_validator |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|       U1                                                           |                                                        high_duration_meas |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U1)                                                       |                                                        high_duration_meas |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__167 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                           |                                                    clink_validator_ctrler |        145 |        145 |       0 |    0 |    160 |      0 |      0 |            0 |
|         (U2)                                                       |                                                    clink_validator_ctrler |        145 |        145 |       0 |    0 |    158 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__166 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                                             |                                                                 dcm_reset |         10 |         10 |       0 |    0 |     27 |      0 |      0 |            0 |
|   FPA                                                              |                                                                 mglk_intf |       2589 |       2563 |      24 |    2 |   5117 |      2 |      7 |            2 |
|     (FPA)                                                          |                                                                 mglk_intf |          2 |          2 |       0 |    0 |     95 |      0 |      0 |            0 |
|     U1                                                             |                                                       fpa_trig_controller |        181 |        181 |       0 |    0 |     93 |      0 |      0 |            0 |
|       (U1)                                                         |                                                       fpa_trig_controller |        181 |        181 |       0 |    0 |     81 |      0 |      0 |            0 |
|       U1A                                                          |                                                                sync_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                          |                                                           double_sync__41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                          |                                                           double_sync__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                          |                                                           double_sync__43 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1E                                                          |                                                           double_sync__44 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1F                                                          |                                                               double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                                            |                                                         mglk_io_interface |        132 |        132 |       0 |    0 |     44 |      0 |      0 |            0 |
|       (U19)                                                        |                                                         mglk_io_interface |        132 |        132 |       0 |    0 |     42 |      0 |      0 |            0 |
|       U1                                                           |                                                           sync_reset__186 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                                             |                                                        fpa_intf_sequencer |         25 |         25 |       0 |    0 |     23 |      0 |      0 |            0 |
|       (U2)                                                         |                                                        fpa_intf_sequencer |         25 |         25 |       0 |    0 |     21 |      0 |      0 |            0 |
|       U1                                                           |                                                           sync_reset__203 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U21                                                            |                                                    fpa_trig_precontroller |         31 |         31 |       0 |    0 |     32 |      0 |      0 |            0 |
|       (U21)                                                        |                                                    fpa_trig_precontroller |         20 |         20 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U0                                                           |                                                gh_stretch__parameterized7 |         11 |         11 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U1                                                           |                                                           sync_reset__202 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U24                                                            |                                                        axis_32_to_64_wrap |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                          ip_axis_32_to_64 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                                       |        ip_axis_32_to_64axis_dwidth_converter_v1_1_9_axis_dwidth_converter |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0                   |                ip_axis_32_to_64axis_dwidth_converter_v1_1_9_axisc_upsizer |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U4                                                             |                                                          mglk_mblaze_intf |        374 |        374 |       0 |    0 |   1239 |      0 |      2 |            2 |
|       (U4)                                                         |                                                          mglk_mblaze_intf |        374 |        374 |       0 |    0 |   1237 |      0 |      2 |            2 |
|       U1                                                           |                                                           sync_reset__200 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U5                                                             |                                                            mglk_hw_driver |        895 |        870 |      24 |    1 |   2048 |      0 |      2 |            0 |
|       (U5)                                                         |                                                            mglk_hw_driver |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                          mglk_prog_ctrler |        473 |        472 |       0 |    1 |   1433 |      0 |      0 |            0 |
|         (U1)                                                       |                                                          mglk_prog_ctrler |        468 |        467 |       0 |    1 |   1424 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__198 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         UcA                                                        |                                               Clk_Divider__parameterized1 |          5 |          5 |       0 |    0 |      7 |      0 |      0 |            0 |
|       U2                                                           |                                                        mglk_serial_module |        268 |        268 |       0 |    0 |    356 |      0 |      1 |            0 |
|         (U2)                                                       |                                                        mglk_serial_module |        232 |        232 |       0 |    0 |    287 |      0 |      0 |            0 |
|         U1A                                                        |                                                           sync_reset__197 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                             sfifo_w8_d128 |         36 |         36 |       0 |    0 |     67 |      0 |      1 |            0 |
|           U0                                                       |                                      sfifo_w8_d128_fifo_generator_v13_1_2 |         36 |         36 |       0 |    0 |     67 |      0 |      1 |            0 |
|       U3                                                           |                                                            dfpa_cfg_dpram |         12 |         12 |       0 |    0 |     46 |      0 |      1 |            0 |
|         (U3)                                                       |                                                            dfpa_cfg_dpram |         10 |         10 |       0 |    0 |     42 |      0 |      0 |            0 |
|         U1A                                                        |                                                           sync_reset__195 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                           sync_reset__196 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                         |                                                          tdp_ram_w8_d2048 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                       |                                       tdp_ram_w8_d2048_blk_mem_gen_v8_3_4 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U6                                                           |                                                        uart_block_tel2000 |        141 |        117 |      24 |    0 |    211 |      0 |      0 |            0 |
|         (U6)                                                       |                                                        uart_block_tel2000 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         FIFO_RX                                                    |                                                              sfifo_w8_d64 |         42 |         30 |      12 |    0 |     69 |      0 |      0 |            0 |
|           U0                                                       |                                       sfifo_w8_d64_fifo_generator_v13_1_2 |         42 |         30 |      12 |    0 |     69 |      0 |      0 |            0 |
|         FIFO_TX                                                    |                                                       sfifo_w8_d64_HD9353 |         43 |         31 |      12 |    0 |     69 |      0 |      0 |            0 |
|           U0                                                       |                                sfifo_w8_d64_fifo_generator_v13_1_2_HD9354 |         43 |         31 |      12 |    0 |     69 |      0 |      0 |            0 |
|         UART                                                       |                                                                     UARTS |         56 |         56 |       0 |    0 |     73 |      0 |      0 |            0 |
|       U8                                                           |                                                           sync_reset__199 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U6                                                             |                                                            fpa_status_gen |        134 |        134 |       0 |    0 |     73 |      0 |      0 |            0 |
|       (U6)                                                         |                                                            fpa_status_gen |        134 |        134 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U1A                                                          |                                                           sync_reset__193 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                          |                                                           sync_reset__194 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U7                                                             |                                                       dfpa_hardw_stat_gen |        150 |        150 |       0 |    0 |    128 |      0 |      0 |            0 |
|       (U7)                                                         |                                                       dfpa_hardw_stat_gen |        140 |        140 |       0 |    0 |     98 |      0 |      0 |            0 |
|       U1                                                           |                                                           sync_reset__192 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                           |                                         clk_divider_pulse__parameterized5 |         10 |         10 |       0 |    0 |     28 |      0 |      0 |            0 |
|     U8                                                             |                                      t_axi4_stream64_fifo__parameterized5 |         11 |         11 |       0 |    0 |     23 |      1 |      1 |            0 |
|       agen_d512.t_axi4_stream64_afifo_d512_inst                    |                                                t_axi4_stream64_afifo_d512 |         11 |         11 |       0 |    0 |     23 |      1 |      1 |            0 |
|         U0                                                         |                         t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2 |         11 |         11 |       0 |    0 |     23 |      1 |      1 |            0 |
|           inst_fifo_gen                                            |                   t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2_synth |         11 |         11 |       0 |    0 |     23 |      1 |      1 |            0 |
|     U9                                                             |                                                            mglk_data_ctrl |        654 |        653 |       0 |    1 |   1319 |      1 |      2 |            0 |
|       (U9)                                                         |                                                            mglk_data_ctrl |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                           |                                                        mglk_diag_data_gen |        163 |        163 |       0 |    0 |    164 |      0 |      0 |            0 |
|         (U1)                                                       |                                                        mglk_diag_data_gen |         88 |         88 |       0 |    0 |     80 |      0 |      0 |            0 |
|         U0                                                         |                                                           sync_reset__191 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                         |                                                      fpa_diag_line_gen__1 |         44 |         44 |       0 |    0 |     48 |      0 |      0 |            0 |
|           (U1)                                                     |                                                      fpa_diag_line_gen__1 |         44 |         44 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1                                                       |                                                           sync_reset__207 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                         |                                               Clk_Divider__parameterized9 |         29 |         29 |       0 |    0 |     30 |      0 |      0 |            0 |
|         genA.UCa                                                   |                                               Clk_Divider__parameterized7 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U2                                                           |                                                       mglk_fifo_writer__1 |         56 |         56 |       0 |    0 |    151 |      0 |      0 |            0 |
|         (U2)                                                       |                                                       mglk_fifo_writer__1 |         56 |         56 |       0 |    0 |    149 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__204 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                           |                                                       mglk_fifo_writer__3 |         53 |         53 |       0 |    0 |    112 |      0 |      0 |            0 |
|         (U4)                                                       |                                                       mglk_fifo_writer__3 |         53 |         53 |       0 |    0 |    110 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__206 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                           |                                                          mglk_fifo_writer |         50 |         50 |       0 |    0 |     41 |      0 |      0 |            0 |
|         (U5)                                                       |                                                          mglk_fifo_writer |         50 |         50 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U1                                                         |                                                           sync_reset__189 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                           |                                                      mglk_data_dispatcher |        326 |        325 |       0 |    1 |    758 |      1 |      2 |            0 |
|         (U6)                                                       |                                                      mglk_data_dispatcher |        145 |        144 |       0 |    1 |    324 |      0 |      0 |            0 |
|         U0                                                         |                                                           sync_reset__188 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                        |                                                           double_sync__38 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                        |                                                           double_sync__39 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                         |                                                        fwft_afifo_w28_d16 |         38 |         38 |       0 |    0 |     86 |      0 |      1 |            0 |
|           U0                                                       |                                 fwft_afifo_w28_d16_fifo_generator_v13_1_2 |         38 |         38 |       0 |    0 |     86 |      0 |      1 |            0 |
|         U3                                                         |                                                 fwft_afifo_w28_d16_HD9376 |         38 |         38 |       0 |    0 |     84 |      0 |      0 |            0 |
|           U0                                                       |                          fwft_afifo_w28_d16_fifo_generator_v13_1_2_HD9377 |         38 |         38 |       0 |    0 |     84 |      0 |      0 |            0 |
|         U4                                                         |                                                 fwft_afifo_w28_d16_HD9406 |         38 |         38 |       0 |    0 |     86 |      0 |      1 |            0 |
|           U0                                                       |                          fwft_afifo_w28_d16_fifo_generator_v13_1_2_HD9407 |         38 |         38 |       0 |    0 |     86 |      0 |      1 |            0 |
|         U5                                                         |                                                 fwft_afifo_w28_d16_HD9436 |         38 |         38 |       0 |    0 |     84 |      0 |      0 |            0 |
|           U0                                                       |                          fwft_afifo_w28_d16_fifo_generator_v13_1_2_HD9437 |         38 |         38 |       0 |    0 |     84 |      0 |      0 |            0 |
|         U6                                                         |                                                        fwft_sfifo_w40_d16 |         29 |         29 |       0 |    0 |     88 |      1 |      0 |            0 |
|           U0                                                       |                                 fwft_sfifo_w40_d16_fifo_generator_v13_1_2 |         29 |         29 |       0 |    0 |     88 |      1 |      0 |            0 |
|       U9                                                           |                                                       mglk_base_mode_ctrl |          5 |          5 |       0 |    0 |     93 |      0 |      0 |            0 |
|         (U9)                                                       |                                                       mglk_base_mode_ctrl |          5 |          5 |       0 |    0 |     91 |      0 |      0 |            0 |
|         simple_base_mode_gen.U1                                    |                                                           sync_reset__187 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
+--------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


