#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001023df0 .scope module, "structDivide3_tb" "structDivide3_tb" 2 9;
 .timescale 0 0;
P_00000000010378d0 .param/l "WIDTH" 0 2 10, +C4<00000000000000000000000000000100>;
v00000000010a0360_0 .var "X", 3 0;
v000000000109ff00_0 .var "Yin", 1 0;
v00000000010a0400_0 .net "Yout", 1 0, L_00000000010a1080;  1 drivers
v00000000010a0b80_0 .net "Z", 3 0, L_000000000109ffa0;  1 drivers
S_0000000001028ab0 .scope module, "M" "structDivide3" 2 16, 3 36 0, S_0000000001023df0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X"
    .port_info 1 /OUTPUT 4 "Z"
    .port_info 2 /INPUT 2 "Yin"
    .port_info 3 /OUTPUT 2 "Yout"
P_000000000113df60 .param/l "WIDTH" 0 3 36, +C4<00000000000000000000000000000100>;
v000000000109e7b0_0 .net "X", 3 0, v00000000010a0360_0;  1 drivers
v000000000109ee90_0 .net "Yin", 1 0, v000000000109ff00_0;  1 drivers
v000000000109efd0_0 .net "Yn0", 3 0, L_00000000010a0720;  1 drivers
v000000000109ea30_0 .net "Yn1", 3 0, L_00000000010a0680;  1 drivers
v000000000109f070_0 .net "Yout", 1 0, L_00000000010a1080;  alias, 1 drivers
v000000000109d590_0 .net "Yp0", 3 0, L_000000000109f8c0;  1 drivers
v000000000109d630_0 .net "Yp1", 3 0, L_00000000010a09a0;  1 drivers
v000000000109ead0_0 .net "Z", 3 0, L_000000000109ffa0;  alias, 1 drivers
v00000000010a0220_0 .net *"_s18", 0 0, L_00000000010a0900;  1 drivers
v00000000010a0180_0 .net *"_s22", 0 0, L_000000000109f5a0;  1 drivers
v00000000010a0fe0_0 .net *"_s27", 2 0, L_00000000010a0a40;  1 drivers
v000000000109f820_0 .net *"_s32", 2 0, L_000000000109f960;  1 drivers
v000000000109fe60_0 .net *"_s36", 0 0, L_00000000010a0ae0;  1 drivers
v00000000010a02c0_0 .net *"_s41", 0 0, L_000000000109fd20;  1 drivers
L_00000000010a0cc0 .part v00000000010a0360_0, 0, 1;
L_000000000109f500 .part v00000000010a0360_0, 1, 1;
L_00000000010a0860 .part v00000000010a0360_0, 2, 1;
L_00000000010a04a0 .part v00000000010a0360_0, 3, 1;
L_000000000109ffa0 .concat [ 1 1 1 1], L_00000000010a3410, L_00000000010a2d10, L_00000000010a31e0, L_00000000010a41f0;
L_000000000109f320 .part L_00000000010a09a0, 0, 1;
L_00000000010a00e0 .part L_00000000010a09a0, 1, 1;
L_00000000010a0540 .part L_00000000010a09a0, 2, 1;
L_00000000010a05e0 .part L_00000000010a09a0, 3, 1;
L_00000000010a07c0 .part L_000000000109f8c0, 0, 1;
L_000000000109fc80 .part L_000000000109f8c0, 1, 1;
L_000000000109f3c0 .part L_000000000109f8c0, 2, 1;
L_00000000010a0040 .part L_000000000109f8c0, 3, 1;
L_00000000010a0680 .concat [ 1 1 1 1], L_00000000010a2b50, L_00000000010a2610, L_00000000010a3b60, L_00000000010a4180;
L_00000000010a0720 .concat [ 1 1 1 1], L_00000000010a3480, L_00000000010a2ed0, L_00000000010a3bd0, L_00000000010a3cb0;
L_00000000010a0900 .part v000000000109ff00_0, 1, 1;
L_000000000109f5a0 .part v000000000109ff00_0, 0, 1;
L_00000000010a09a0 .concat8 [ 3 1 0 0], L_00000000010a0a40, L_00000000010a0900;
L_00000000010a0a40 .part L_00000000010a0680, 1, 3;
L_000000000109f8c0 .concat8 [ 3 1 0 0], L_000000000109f960, L_000000000109f5a0;
L_000000000109f960 .part L_00000000010a0720, 1, 3;
L_00000000010a0ae0 .part L_00000000010a0680, 0, 1;
L_00000000010a1080 .concat8 [ 1 1 0 0], L_000000000109fd20, L_00000000010a0ae0;
L_000000000109fd20 .part L_00000000010a0720, 0, 1;
S_0000000001028c30 .scope module, "M[0]" "structDivide3_1" 3 45, 3 9 0, S_0000000001028ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X"
    .port_info 1 /OUTPUT 1 "Z"
    .port_info 2 /INPUT 1 "Yp1"
    .port_info 3 /INPUT 1 "Yp0"
    .port_info 4 /OUTPUT 1 "Yn1"
    .port_info 5 /OUTPUT 1 "Yn0"
L_00000000010a3250 .functor NOT 1, L_00000000010a3410, C4<0>, C4<0>, C4<0>;
L_00000000010a3020 .functor NOT 1, L_000000000109f320, C4<0>, C4<0>, C4<0>;
L_00000000010a2e60 .functor NOT 1, L_00000000010a07c0, C4<0>, C4<0>, C4<0>;
L_00000000010a28b0 .functor NOT 1, L_00000000010a0cc0, C4<0>, C4<0>, C4<0>;
L_00000000010a3100 .functor AND 1, L_000000000109f320, L_00000000010a2e60, C4<1>, C4<1>;
L_00000000010a2ca0 .functor AND 1, L_00000000010a3020, L_00000000010a07c0, L_00000000010a0cc0, C4<1>;
L_00000000010a3410 .functor OR 1, L_00000000010a3100, L_00000000010a2ca0, C4<0>, C4<0>;
L_00000000010a34f0 .functor AND 1, L_00000000010a3020, L_00000000010a07c0, L_00000000010a28b0, C4<1>;
L_00000000010a2760 .functor AND 1, L_000000000109f320, L_00000000010a2e60, L_00000000010a0cc0, C4<1>;
L_00000000010a2b50 .functor OR 1, L_00000000010a34f0, L_00000000010a2760, C4<0>, C4<0>;
L_00000000010a2a70 .functor XOR 1, L_000000000109f320, L_00000000010a0cc0, C4<0>, C4<0>;
L_00000000010a3480 .functor AND 1, L_00000000010a2e60, L_00000000010a2a70, C4<1>, C4<1>;
v000000000103f340_0 .net "X", 0 0, L_00000000010a0cc0;  1 drivers
v000000000103f660_0 .net "X_bar", 0 0, L_00000000010a28b0;  1 drivers
v000000000103f520_0 .net "Yn0", 0 0, L_00000000010a3480;  1 drivers
v000000000103f5c0_0 .net "Yn1", 0 0, L_00000000010a2b50;  1 drivers
v000000000103ef80_0 .net "Yp0", 0 0, L_00000000010a07c0;  1 drivers
v0000000001040b00_0 .net "Yp0_bar", 0 0, L_00000000010a2e60;  1 drivers
v0000000001040ce0_0 .net "Yp1", 0 0, L_000000000109f320;  1 drivers
v000000000103f700_0 .net "Yp1_bar", 0 0, L_00000000010a3020;  1 drivers
v000000000103f8e0_0 .net "Z", 0 0, L_00000000010a3410;  1 drivers
v000000000103f980_0 .net "Z_bar", 0 0, L_00000000010a3250;  1 drivers
v000000000103fa20_0 .net "w1", 0 0, L_00000000010a3100;  1 drivers
v000000000103fac0_0 .net "w2", 0 0, L_00000000010a2ca0;  1 drivers
v000000000103fb60_0 .net "w3", 0 0, L_00000000010a34f0;  1 drivers
v000000000103fd40_0 .net "w4", 0 0, L_00000000010a2760;  1 drivers
v000000000103fde0_0 .net "w5", 0 0, L_00000000010a2a70;  1 drivers
S_0000000001044630 .scope module, "M[1]" "structDivide3_1" 3 45, 3 9 0, S_0000000001028ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X"
    .port_info 1 /OUTPUT 1 "Z"
    .port_info 2 /INPUT 1 "Yp1"
    .port_info 3 /INPUT 1 "Yp0"
    .port_info 4 /OUTPUT 1 "Yn1"
    .port_info 5 /OUTPUT 1 "Yn0"
L_00000000010a2680 .functor NOT 1, L_00000000010a2d10, C4<0>, C4<0>, C4<0>;
L_00000000010a3170 .functor NOT 1, L_00000000010a00e0, C4<0>, C4<0>, C4<0>;
L_00000000010a26f0 .functor NOT 1, L_000000000109fc80, C4<0>, C4<0>, C4<0>;
L_00000000010a2f40 .functor NOT 1, L_000000000109f500, C4<0>, C4<0>, C4<0>;
L_00000000010a2df0 .functor AND 1, L_00000000010a00e0, L_00000000010a26f0, C4<1>, C4<1>;
L_00000000010a2840 .functor AND 1, L_00000000010a3170, L_000000000109fc80, L_000000000109f500, C4<1>;
L_00000000010a2d10 .functor OR 1, L_00000000010a2df0, L_00000000010a2840, C4<0>, C4<0>;
L_00000000010a2d80 .functor AND 1, L_00000000010a3170, L_000000000109fc80, L_00000000010a2f40, C4<1>;
L_00000000010a2bc0 .functor AND 1, L_00000000010a00e0, L_00000000010a26f0, L_000000000109f500, C4<1>;
L_00000000010a2610 .functor OR 1, L_00000000010a2d80, L_00000000010a2bc0, C4<0>, C4<0>;
L_00000000010a27d0 .functor XOR 1, L_00000000010a00e0, L_000000000109f500, C4<0>, C4<0>;
L_00000000010a2ed0 .functor AND 1, L_00000000010a26f0, L_00000000010a27d0, C4<1>, C4<1>;
v0000000001040380_0 .net "X", 0 0, L_000000000109f500;  1 drivers
v0000000001040420_0 .net "X_bar", 0 0, L_00000000010a2f40;  1 drivers
v00000000010404c0_0 .net "Yn0", 0 0, L_00000000010a2ed0;  1 drivers
v000000000109d950_0 .net "Yn1", 0 0, L_00000000010a2610;  1 drivers
v000000000109def0_0 .net "Yp0", 0 0, L_000000000109fc80;  1 drivers
v000000000109ef30_0 .net "Yp0_bar", 0 0, L_00000000010a26f0;  1 drivers
v000000000109db30_0 .net "Yp1", 0 0, L_00000000010a00e0;  1 drivers
v000000000109ed50_0 .net "Yp1_bar", 0 0, L_00000000010a3170;  1 drivers
v000000000109d270_0 .net "Z", 0 0, L_00000000010a2d10;  1 drivers
v000000000109e0d0_0 .net "Z_bar", 0 0, L_00000000010a2680;  1 drivers
v000000000109e8f0_0 .net "w1", 0 0, L_00000000010a2df0;  1 drivers
v000000000109e170_0 .net "w2", 0 0, L_00000000010a2840;  1 drivers
v000000000109d4f0_0 .net "w3", 0 0, L_00000000010a2d80;  1 drivers
v000000000109e350_0 .net "w4", 0 0, L_00000000010a2bc0;  1 drivers
v000000000109eb70_0 .net "w5", 0 0, L_00000000010a27d0;  1 drivers
S_00000000010447b0 .scope module, "M[2]" "structDivide3_1" 3 45, 3 9 0, S_0000000001028ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X"
    .port_info 1 /OUTPUT 1 "Z"
    .port_info 2 /INPUT 1 "Yp1"
    .port_info 3 /INPUT 1 "Yp0"
    .port_info 4 /OUTPUT 1 "Yn1"
    .port_info 5 /OUTPUT 1 "Yn0"
L_00000000010a32c0 .functor NOT 1, L_00000000010a31e0, C4<0>, C4<0>, C4<0>;
L_00000000010a2990 .functor NOT 1, L_00000000010a0540, C4<0>, C4<0>, C4<0>;
L_00000000010a2c30 .functor NOT 1, L_000000000109f3c0, C4<0>, C4<0>, C4<0>;
L_00000000010a2fb0 .functor NOT 1, L_00000000010a0860, C4<0>, C4<0>, C4<0>;
L_00000000010a2a00 .functor AND 1, L_00000000010a0540, L_00000000010a2c30, C4<1>, C4<1>;
L_00000000010a3090 .functor AND 1, L_00000000010a2990, L_000000000109f3c0, L_00000000010a0860, C4<1>;
L_00000000010a31e0 .functor OR 1, L_00000000010a2a00, L_00000000010a3090, C4<0>, C4<0>;
L_00000000010a3330 .functor AND 1, L_00000000010a2990, L_000000000109f3c0, L_00000000010a2fb0, C4<1>;
L_00000000010a33a0 .functor AND 1, L_00000000010a0540, L_00000000010a2c30, L_00000000010a0860, C4<1>;
L_00000000010a3b60 .functor OR 1, L_00000000010a3330, L_00000000010a33a0, C4<0>, C4<0>;
L_00000000010a4500 .functor XOR 1, L_00000000010a0540, L_00000000010a0860, C4<0>, C4<0>;
L_00000000010a3bd0 .functor AND 1, L_00000000010a2c30, L_00000000010a4500, C4<1>, C4<1>;
v000000000109e5d0_0 .net "X", 0 0, L_00000000010a0860;  1 drivers
v000000000109d6d0_0 .net "X_bar", 0 0, L_00000000010a2fb0;  1 drivers
v000000000109e530_0 .net "Yn0", 0 0, L_00000000010a3bd0;  1 drivers
v000000000109dbd0_0 .net "Yn1", 0 0, L_00000000010a3b60;  1 drivers
v000000000109df90_0 .net "Yp0", 0 0, L_000000000109f3c0;  1 drivers
v000000000109d9f0_0 .net "Yp0_bar", 0 0, L_00000000010a2c30;  1 drivers
v000000000109ddb0_0 .net "Yp1", 0 0, L_00000000010a0540;  1 drivers
v000000000109da90_0 .net "Yp1_bar", 0 0, L_00000000010a2990;  1 drivers
v000000000109d1d0_0 .net "Z", 0 0, L_00000000010a31e0;  1 drivers
v000000000109d310_0 .net "Z_bar", 0 0, L_00000000010a32c0;  1 drivers
v000000000109ec10_0 .net "w1", 0 0, L_00000000010a2a00;  1 drivers
v000000000109e210_0 .net "w2", 0 0, L_00000000010a3090;  1 drivers
v000000000109e2b0_0 .net "w3", 0 0, L_00000000010a3330;  1 drivers
v000000000109d770_0 .net "w4", 0 0, L_00000000010a33a0;  1 drivers
v000000000109d810_0 .net "w5", 0 0, L_00000000010a4500;  1 drivers
S_0000000001044930 .scope module, "M[3]" "structDivide3_1" 3 45, 3 9 0, S_0000000001028ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X"
    .port_info 1 /OUTPUT 1 "Z"
    .port_info 2 /INPUT 1 "Yp1"
    .port_info 3 /INPUT 1 "Yp0"
    .port_info 4 /OUTPUT 1 "Yn1"
    .port_info 5 /OUTPUT 1 "Yn0"
L_00000000010a3a80 .functor NOT 1, L_00000000010a41f0, C4<0>, C4<0>, C4<0>;
L_00000000010a4490 .functor NOT 1, L_00000000010a05e0, C4<0>, C4<0>, C4<0>;
L_00000000010a3690 .functor NOT 1, L_00000000010a0040, C4<0>, C4<0>, C4<0>;
L_00000000010a3e70 .functor NOT 1, L_00000000010a04a0, C4<0>, C4<0>, C4<0>;
L_00000000010a4110 .functor AND 1, L_00000000010a05e0, L_00000000010a3690, C4<1>, C4<1>;
L_00000000010a3d90 .functor AND 1, L_00000000010a4490, L_00000000010a0040, L_00000000010a04a0, C4<1>;
L_00000000010a41f0 .functor OR 1, L_00000000010a4110, L_00000000010a3d90, C4<0>, C4<0>;
L_00000000010a37e0 .functor AND 1, L_00000000010a4490, L_00000000010a0040, L_00000000010a3e70, C4<1>;
L_00000000010a3c40 .functor AND 1, L_00000000010a05e0, L_00000000010a3690, L_00000000010a04a0, C4<1>;
L_00000000010a4180 .functor OR 1, L_00000000010a37e0, L_00000000010a3c40, C4<0>, C4<0>;
L_00000000010a4030 .functor XOR 1, L_00000000010a05e0, L_00000000010a04a0, C4<0>, C4<0>;
L_00000000010a3cb0 .functor AND 1, L_00000000010a3690, L_00000000010a4030, C4<1>, C4<1>;
v000000000109d8b0_0 .net "X", 0 0, L_00000000010a04a0;  1 drivers
v000000000109dc70_0 .net "X_bar", 0 0, L_00000000010a3e70;  1 drivers
v000000000109d3b0_0 .net "Yn0", 0 0, L_00000000010a3cb0;  1 drivers
v000000000109e030_0 .net "Yn1", 0 0, L_00000000010a4180;  1 drivers
v000000000109e670_0 .net "Yp0", 0 0, L_00000000010a0040;  1 drivers
v000000000109e3f0_0 .net "Yp0_bar", 0 0, L_00000000010a3690;  1 drivers
v000000000109edf0_0 .net "Yp1", 0 0, L_00000000010a05e0;  1 drivers
v000000000109e710_0 .net "Yp1_bar", 0 0, L_00000000010a4490;  1 drivers
v000000000109e850_0 .net "Z", 0 0, L_00000000010a41f0;  1 drivers
v000000000109d450_0 .net "Z_bar", 0 0, L_00000000010a3a80;  1 drivers
v000000000109dd10_0 .net "w1", 0 0, L_00000000010a4110;  1 drivers
v000000000109e490_0 .net "w2", 0 0, L_00000000010a3d90;  1 drivers
v000000000109ecb0_0 .net "w3", 0 0, L_00000000010a37e0;  1 drivers
v000000000109de50_0 .net "w4", 0 0, L_00000000010a3c40;  1 drivers
v000000000109e990_0 .net "w5", 0 0, L_00000000010a4030;  1 drivers
    .scope S_0000000001023df0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000109ff00_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000010a0360_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %vpi_call 2 24 "$display", "X = %b\011Yin = %b\011Z = %b\011Yout = %b", v00000000010a0360_0, v000000000109ff00_0, v00000000010a0b80_0, v00000000010a0400_0 {0 0 0};
    %load/vec4 v00000000010a0360_0;
    %addi 1, 0, 4;
    %store/vec4 v00000000010a0360_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000109ff00_0, 0, 2;
    %delay 1, 0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Vincent-Li-A2-Q1d-structDivide3_tb.v";
    "Vincent-Li-A2-Q1d-structDivide3.v";
