# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: OCX
description: |
  I/O MAP
    COM  CSRs 0x00000 - 0x07FFF (Includes WIN)
    LNE  CSRs 0x08000 - 0x0FFFF
    TLK0 CSRs 0x10000 - 0x11FFF
    TLK1 CSRs 0x12000 - 0x13FFF
    TLK2 CSRs 0x14000 - 0x15FFF
    RLK0 CSRs 0x18000 - 0x19FFF
    RLK1 CSRs 0x1A000 - 0x1BFFF
    RLK2 CSRs 0x1C000 - 0x1DFFF
enums:
  - name: OCX_INTSN_E
    attributes:
      width: "20"
    values:
      - name: OCX_COM_RX_LANE(0..23)
        value: 0x11000 + a*0x1
        description: See OCX_COM_INT[RX_LANE<a>].

      - name: OCX_COM_WIN_RSP
        value: 0x11030
        description: See OCX_COM_INT[WIN_RSP].

      - name: OCX_COM_WIN_REQ_XMIT
        value: 0x11031
        description: See OCX_COM_INT[WIN_REQ_XMIT].

      - name: OCX_COM_WIN_REQ_TOUT
        value: 0x11032
        description: See OCX_COM_INT[WIN_REQ_TOUT].

      - name: OCX_COM_WIN_REQ_BADID
        value: 0x11033
        description: See OCX_COM_INT[WIN_REQ_BADID].

      - name: OCX_COM_COPR_BADID
        value: 0x11034
        description: See OCX_COM_INT[COPR_BADID].

      - name: OCX_COM_MEM_BADID
        value: 0x11035
        description: See OCX_COM_INT[MEM_BADID].

      - name: OCX_COM_IO_BADID
        value: 0x11036
        description: See OCX_COM_INT[IO_BADID].

      - name: OCX_LNK(0..2)_REPLAY_SBE
        value: 0x11100 + a*0x100
        description: See OCX_COM_LINK(0..2)_INT[REPLAY_SBE].

      - name: OCX_LNK(0..2)_REPLAY_DBE
        value: 0x11101 + a*0x100
        description: See OCX_COM_LINK(0..2)_INT[REPLAY_DBE].

      - name: OCX_LNK(0..2)_TXFIFO_SBE
        value: 0x11102 + a*0x100
        description: See OCX_COM_LINK(0..2)_INT[TXFIFO_SBE].

      - name: OCX_LNK(0..2)_TXFIFO_DBE
        value: 0x11103 + a*0x100
        description: See OCX_COM_LINK(0..2)_INT[TXFIFO_DBE].

      - name: OCX_LNK(0..2)_RXFIFO_SBE
        value: 0x11104 + a*0x100
        description: See OCX_COM_LINK(0..2)_INT[RXFIFO_SBE].

      - name: OCX_LNK(0..2)_RXFIFO_DBE
        value: 0x11105 + a*0x100
        description: See OCX_COM_LINK(0..2)_INT[RXFIFO_DBE].

      - name: OCX_LNK(0..2)_LNK_DATA
        value: 0x11106 + a*0x100
        description: See OCX_COM_LINK(0..2)_INT[LNK_DATA].

      - name: OCX_LNK(0..2)_REINIT
        value: 0x11107 + a*0x100
        description: See OCX_COM_LINK(0..2)_INT[REINIT].

      - name: OCX_LNK(0..2)_BLK_ERR
        value: 0x11108 + a*0x100
        description: See OCX_COM_LINK(0..2)_INT[BLK_ERR].

      - name: OCX_LNK(0..2)_STOP
        value: 0x11109 + a*0x100
        description: See OCX_COM_LINK(0..2)_INT[STOP].

      - name: OCX_LNK(0..2)_UP
        value: 0x1110A + a*0x100
        description: See OCX_COM_LINK(0..2)_INT[UP].

      - name: OCX_LNK(0..2)_ALIGN_DONE
        value: 0x1110B + a*0x100
        description: See OCX_COM_LINK(0..2)_INT[ALIGN_DONE].

      - name: OCX_LNK(0..2)_ALIGN_FAIL
        value: 0x1110C + a*0x100
        description: See OCX_COM_LINK(0..2)_INT[ALIGN_FAIL].

      - name: OCX_LNK(0..2)_BAD_WORD
        value: 0x1110D + a*0x100
        description: See OCX_COM_LINK(0..2)_INT[BAD_WORD].


registers:
  - name: OCX_COM_NODE
    address: 0x1180011000000
    bus: RSL
    fields:
      - name: --
        bits: 63..4
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: FIXED_PIN
        bits: 3
        access: RO/H
        reset: 0
        typical: --
        description: The current value of the OCI_FIXED_ID pin.

      - name: FIXED
        bits: 2
        access: R/W
        reset: 0
        typical: --
        description: |
          ID Valid associated with the chip.  This register is used by the link initialization
          software
          to help assign IDs and is transmitted over OCI.  The FIXED field set during a cold reset
          to
          the value of the OCI_FIXED_ID pin.  The value should also be readable in the
          OCX_LNE(0..23)_CFG[RX_META_DAT] on the corresponding link of the partner.

      - name: ID
        bits: 1..0
        access: R/W
        reset: --
        typical: --
        description: |
          Node ID associated with the chip.  This register is used by the rest of the chip
          to determine what traffic is transmitted over OCI.  The value should not match the
          OCX_COM_LINK(0..2)_CTL[ID] of any active link.  The ID field is set during a cold reset to
          the value of the OCI_NODE_ID pins.  The value should be readable in the
          OCX_LNE(0..23)_CFG[RX_META_DAT] on the corresponding link of the partner.
          It can be changed as long as no traffic is being transfered.


  - name: OCX_COM_DUAL_SORT
    address: 0x1180011000008
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..2
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: SORT
        bits: 1..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Sorting procedure for multiple links to same node:
          00 = All to lowest link number.
          01 = Split by top/bottom L2C buses.
          (top to lowest link number).
          1x = IOC 1st, IOR 2nd, Mem VCs to either based on
          most room in TX FIFOs.


  - name: OCX_COM_LINK_TIMER
    address: 0x1180011000010
    bus: RSL
    fields:
      - name: --
        bits: 63..24
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TOUT
        bits: 23..0
        access: R/W
        reset: all-ones
        typical: all-ones
        description: |
          Number of unacknowledged retry requests issued
          before link stops operation and OCX_LNK(0..2)_INT[STOP] is asserted.


  - name: OCX_COM_LINK(0..2)_CTL
    address: 0x1180011000020 + a*0x8
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..8
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: REINIT
        bits: 7
        access: R/W
        reset: 0
        typical: --
        description: |
          Reinitialize Link.  Setting bit forces link back into init state and also sets DROP bit.
          Bit must be cleared for link
          to operate normally.

      - name: GATE
        bits: 6
        access: R/W
        reset: 0
        typical: 0
        description: Enable Clock Gating on this link to save power.

      - name: AUTO_CLR
        bits: 5
        access: R/W
        reset: 1
        typical: --
        description: |
          Automatically clear Drop bit if link partner has cleared other side.  Typically disabled
          if software wishes to manage deassertion of DROP.

      - name: DROP
        bits: 4
        access: R/W/H
        reset: 0
        typical: --
        description: |
          Drop all requests on given link.
          Typically set by hardware when link has failed or been reinitialized.
          Cleared by software once pending link traffic is removed. (See
          OCX_TLK[0..2]_FIFO[0..12]_CNT.)

      - name: UP
        bits: 3
        access: RO/H
        reset: --
        typical: --
        description: Link is operating normally.

      - name: VALID
        bits: 2
        access: RO/H
        reset: --
        typical: --
        description: Link has valid lanes and is exchanging information.

      - name: ID
        bits: 1..0
        access: R/W
        reset: --
        typical: --
        description: |
          This ID is used to sort traffic by link.  If more than one link has the same value then
          the OCX_COM_DUAL_SORT[SORT] field and traffic VC are used to choose a link.  This field is
          only
          reset during a cold reset to an arbitrary value to avoid conflicts with the
          OCX_COM_NODE[ID] field
          and should be configured by software before memory traffic is generated.


  - name: OCX_WIN_WR_DATA
    address: 0x1180011000040
    bus: RSL
    description: |
      This register should not be included in the HRM.
      It is typically written by hardware after accesses to the SLI_WIN_WR_DATA register.
      Contains the data to write to the address located in the OCX_WIN_CMD Register.
    fields:
      - name: WR_DATA
        bits: 63..0
        access: R/W
        reset: 0x0
        typical: --
        description: The data to be written.


  - name: OCX_WIN_CMD
    title: OCX Window Address Register
    address: 0x1180011000048
    bus: RSL
    description: |
      This register should not be included in the HRM.
      It is typically written by hardware after accesses to the SLI_WIN_* registers.
      Contains the address, read size and write mask to used for the window operation.  Write data
      should be written first and placed in the OCX_WIN_WR_DATA register.  Writing this register
      starts the operation.  A second write to this register while an operation is in progress
      will stall.
    fields:
      - name: WR_MASK
        bits: 63..56
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Mask for the data to be written. When a bit is '1'
          the corresponding byte will be written. The values
          of this field must be contiguous and for 1, 2, 4, or
          8 byte operations and aligned to operation size.
          A Value of 0 will produce unpredictable results.
          Field is ignored during a read (LD_OP=1).

      - name: --
        bits: 55..51
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: LD_CMD
        bits: 50..49
        access: R/W
        reset: 0x0
        typical: --
        description: |
          The load command sent with the read:
          0x3 == Load 8-bytes. 0x2 == Load 4-bytes,
          0x1 == Load 2-bytes. 0x0 == Load 1-bytes,

      - name: LD_OP
        bits: 48
        access: R/W
        reset: 0
        typical: --
        description: Operation Type 0=Store 1=Load Operation.

      - name: ADDR
        bits: 47..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          The address used in both the load and store operations
          <47:40> == NCB_ID
          <39:38> == 0, Not Used
          <37:36> == OCI_ID
          <35:0>  == Address
          When <47:43> == SLI & <42:40> == 0 bits <39:0> are:
          <39:38> == 0, Not Used
          <37:36> == OCI_ID
          <35:32> == 0, Not Used
          <31:24> == RSL_ID
          <23:0>  == RSL Register Offset
          note:  <2:0> are ignored in a store operation


  - name: OCX_WIN_RD_DATA
    address: 0x1180011000050
    bus: RSL
    description: |
      This register should not be included in the HRM.
      Read Response Data associated with Window Command.
      Reads all 1's until response is received.
    fields:
      - name: DATA
        bits: 63..0
        access: RO/H
        reset: all-ones
        typical: --
        description: Read Response Data


  - name: OCX_WIN_TIMER
    address: 0x1180011000058
    bus: RSL
    description: Number of core clocks before untransmitted WIN request is dropped and interrupt is issued.
    fields:
      - name: --
        bits: 63..16
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TOUT
        bits: 15..0
        access: R/W
        reset: 0xffff
        typical: --
        description: |
          Bits <1:0> must be all-ones.


  - name: OCX_PP_WR_DATA
    title: OCX PP Data Register
    address: 0x11800110000C0
    bus: RSL
    description: |
      Contains the data to write to the address located in the OCX_PP_CMD Register.
      Writing this register will cause a write operation to take place.
    inherits: OCX_WIN_WR_DATA

  - name: OCX_PP_CMD
    title: OCX PP Address Register
    address: 0x11800110000C8
    bus: RSL
    description: |
      Contains the address, read size and write mask to used for the pp operation.  Write data
      should be written first and placed in the
      OCX_PP_WR_DATA register.  Writing this register starts the operation.  A second write to this
      register while an operation is in progress will stall.  Data is placed in the OCX_PP_RD_DATA
      register.
    inherits: OCX_WIN_CMD

  - name: OCX_PP_RD_DATA
    address: 0x11800110000D0
    bus: RSL
    description: |
      Read Response Data associated with the PP Command.
      Reads all 1's until response is received.
    inherits: OCX_WIN_RD_DATA

  - name: OCX_COM_INT
    address: 0x1180011000100
    bus: RSL
    fields:
      - name: --
        bits: 63..55
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: IO_BADID
        bits: 54
        access: R/W1C/H
        reset: 1
        typical: --
        description: I/O Request or Response cannot be send because Node ID is invalid.  Transaction has been dropped.

      - name: MEM_BADID
        bits: 53
        access: R/W1C/H
        reset: 1
        typical: --
        description: |
          Memory Request or Response cannot be send because Node ID is invalid.  Transaction has
          been dropped.

      - name: COPR_BADID
        bits: 52
        access: R/W1C/H
        reset: 1
        typical: --
        description: |
          Scheduler Add Work or Buffer Pool return cannot be send because Node ID is invalid.
          Transaction has been dropped.

      - name: WIN_REQ_BADID
        bits: 51
        access: R/W1C/H
        reset: 1
        typical: --
        description: |
          Window Request specified in SLI_WIN_RD_ADDR, SLI_WIN_WR_ADDR or OCX_PP_CMD cannot be sent
          because
          NodeID is invalid.  Transaction has been dropped.

      - name: WIN_REQ_TOUT
        bits: 50
        access: R/W1C/H
        reset: 1
        typical: --
        description: |
          Window Request was dropped because it could not be send during the period specified by
          OCX_WIN_TIMER.

      - name: WIN_REQ_XMIT
        bits: 49
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Window Request specified in SLI_WIN_RD_ADDR, SLI_WIN_WR_ADDR or OCX_WIN_CMD has been
          scheduled
          for transmission.  If the command was not expecting a response then
          a new command may be issued.

      - name: WIN_RSP
        bits: 48
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          A response to a previous SLI Window Request or PP Request has been received. A new command
          may be issued.

      - name: --
        bits: 47..24
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RX_LANE
        bits: 23..0
        access: R/W1C/H
        reset: 0x1
        typical: --
        description: SERDES RX Lane Interrupt.  See OCX_LNE_STATUS[23..0] for more info.


  - name: OCX_COM_LINK(0..2)_INT
    address: 0x1180011000120 + a*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..14
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: BAD_WORD
        bits: 13
        access: R/W1C/H
        reset: 0
        typical: --
        description: Illegal word decoded on at least one lane of link.

      - name: ALIGN_FAIL
        bits: 12
        access: R/W1C/H
        reset: 0
        typical: --
        description: Link lanes failed to align.

      - name: ALIGN_DONE
        bits: 11
        access: R/W1C/H
        reset: 0
        typical: --
        description: Link lane alignment is complete.

      - name: UP
        bits: 10
        access: R/W1C/H
        reset: 0
        typical: --
        description: Link is fully initialized and ready to pass traffic.

      - name: STOP
        bits: 9
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Link has stopped operating.  Link Retry count has reached threshold specified in
          OCX_COM_LINK_TIMER, outgoing traffic has been dropped and an initialization request has
          been reissued.

      - name: BLK_ERR
        bits: 8
        access: R/W1C/H
        reset: 0
        typical: --
        description: Link block error count has reached threshold specified in OCX_RLK(0..2)_BLK_ERR[LIMIT].

      - name: REINIT
        bits: 7
        access: R/W1C/H
        reset: 0
        typical: --
        description: Link has received a initialization request from link partner after link has been established.

      - name: LNK_DATA
        bits: 6
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Set by hardware when a link data block is received in OCX_RLK(0..2)_LNK_DATA.  It is the
          responsibility of software to clear the bit after reading the data.

      - name: RXFIFO_DBE
        bits: 5
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Double-bit error detected in FIFO RAMs.

      - name: RXFIFO_SBE
        bits: 4
        access: R/W1C/H
        reset: 1
        typical: 0
        description: Single-bit error detected/corrected in FIFO RAMs.

      - name: TXFIFO_DBE
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Double-bit error detected in TX FIFO RAMs.

      - name: TXFIFO_SBE
        bits: 2
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Single-bit error detected/corrected in TX FIFO RAMs.

      - name: REPLAY_DBE
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Double-bit error detected in REPLAY BUFFER RAMs.

      - name: REPLAY_SBE
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: 0
        description: Single-bit error detected/corrected in REPLAY BUFFER RAMs.


  - name: OCX_LNE(0..23)_CFG
    address: 0x1180011008000 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..9
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RX_BDRY_LOCK_DIS
        bits: 8
        access: R/W
        reset: 0
        typical: 0
        description: |
          Disable word boundary lock.  While disabled, received data is
          tossed.  Once enabled, received data is searched for legal
          2bit patterns.

      - name: --
        bits: 7..3
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RX_STAT_WRAP_DIS
        bits: 2
        access: R/W
        reset: 0
        typical: 0
        description: |
          Upon overflow, a statistics counter should saturate instead of
          wrapping.

      - name: RX_STAT_RDCLR
        bits: 1
        access: R/W
        reset: 0
        typical: --
        description: |
          CSR read to OCX_LNEx_STAT* clears the selected counter after
          returning its current value.

      - name: RX_STAT_ENA
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Enable RX lane statistics counters.


  - name: OCX_LNE(0..23)_STATUS
    address: 0x1180011008008 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..2
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RX_SCRM_SYNC
        bits: 1
        access: RO/H
        reset: 0
        typical: --
        description: Rx scrambler synchronization status. One when synchronization achieved.

      - name: RX_BDRY_SYNC
        bits: 0
        access: RO/H
        reset: 0
        typical: --
        description: Rx word boundary sync status. One when synchronization achieved.


  - name: OCX_LNE(0..23)_STS_MSG
    address: 0x1180011008010 + a*0x100
    bus: RSL
    fields:
      - name: RX_META_VAL
        bits: 63
        access: RO/H
        reset: 0
        typical: --
        description: Meta-data received in the diagnostic word (per-lane) is valid.

      - name: --
        bits: 62..37
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RX_META_DAT
        bits: 36..34
        access: RO/H
        reset: 0x0
        typical: --
        description: Meta-data received in the diagnostic word (per-lane).

      - name: RX_LNE_STAT
        bits: 33
        access: RO/H
        reset: 0
        typical: --
        description: |
          Lane status received in the diagnostic word (per-lane).
          One when healthy (according to the Interlaken spec).

      - name: RX_LNK_STAT
        bits: 32
        access: RO/H
        reset: 0
        typical: --
        description: |
          Link status received in the diagnostic word (per-lane).
          One when healthy (according to the Interlaken spec).

      - name: --
        bits: 31..5
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_META_DAT
        bits: 4..2
        access: RO/H
        reset: 0x0
        typical: --
        description: Meta-data transmitted in the diagnostic word (per-lane).

      - name: TX_LNE_STAT
        bits: 1
        access: R/W/H
        reset: 1
        typical: --
        description: |
          Lane status transmitted in the diagnostic word (per-lane)
          One means healthy (according to the Interlaken spec).

      - name: TX_LNK_STAT
        bits: 0
        access: R/W/H
        reset: 1
        typical: --
        description: |
          Link status transmitted in the diagnostic word (per-lane)
          One means healthy (according to the Interlaken spec).


  - name: OCX_LNE(0..23)_INT
    address: 0x1180011008018 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..9
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BAD_64B67B
        bits: 8
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Bad 64B/67B codeword encountered.  Once the bad word reaches
          the burst control unit (as deonted by
          OCX_RXx_INT[LANE_BAD_WORD]) it will be tossed and all open
          packets will receive an error.

      - name: STAT_CNT_OVFL
        bits: 7
        access: R/W1C/H
        reset: 0
        typical: --
        description: Rx lane statistic counter overflow.

      - name: STAT_MSG
        bits: 6
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Status bits for the link or a lane transitioned from a '1'
          (healthy) to a '0' (problem).

      - name: DSKEW_FIFO_OVFL
        bits: 5
        access: R/W1C/H
        reset: 0
        typical: --
        description: Rx deskew fifo overflow occurred.

      - name: SCRM_SYNC_LOSS
        bits: 4
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          4 consecutive bad sync words or 3 consecutive scramble state
          mismatches.

      - name: UKWN_CNTL_WORD
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Unknown framing control word. Block type does not match any of
          (SYNC,SCRAM,SKIP,DIAG).

      - name: CRC32_ERR
        bits: 2
        access: R/W1C/H
        reset: 0
        typical: --
        description: Diagnostic CRC32 errors.

      - name: BDRY_SYNC_LOSS
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Rx logic lost word boundary sync after 16 tries.  Hardware will
          automatically attempt to regain word boundary sync.

      - name: SERDES_LOCK_LOSS
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: --
        description: Rx SERDES loses lock.


  - name: OCX_LNE(0..23)_INT_EN
    address: 0x1180011008020 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..9
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BAD_64B67B
        bits: 8
        access: R/W
        reset: 0
        typical: --
        description: |
          Bad 64B/67B codeword encountered.  Once the bad word reaches
          the burst control unit (as deonted by
          OCX_RXx_INT[LANE_BAD_WORD]) it will be tossed and all open
          packets will receive an error.

      - name: STAT_CNT_OVFL
        bits: 7
        access: R/W
        reset: 0
        typical: --
        description: Rx lane statistic counter overflow.

      - name: STAT_MSG
        bits: 6
        access: R/W
        reset: 0
        typical: --
        description: |
          Status bits for the link or a lane transitioned from a '1'
          (healthy) to a '0' (problem).

      - name: DSKEW_FIFO_OVFL
        bits: 5
        access: R/W
        reset: 0
        typical: --
        description: Rx deskew fifo overflow occurred.

      - name: SCRM_SYNC_LOSS
        bits: 4
        access: R/W
        reset: 0
        typical: --
        description: |
          4 consecutive bad sync words or 3 consecutive scramble state
          mismatches.

      - name: UKWN_CNTL_WORD
        bits: 3
        access: R/W
        reset: 0
        typical: --
        description: |
          Unknown framing control word. Block type does not match any of
          (SYNC,SCRAM,SKIP,DIAG).

      - name: CRC32_ERR
        bits: 2
        access: R/W
        reset: 0
        typical: --
        description: Diagnostic CRC32 error.

      - name: BDRY_SYNC_LOSS
        bits: 1
        access: R/W
        reset: 0
        typical: --
        description: |
          Rx logic lost word boundary sync after 16 tries.  Hardware will
          automatically attempt to regain word boundary sync.

      - name: SERDES_LOCK_LOSS
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: Rx SERDES lost lock.


  - name: OCX_LNE(0..23)_BAD_CNT
    address: 0x1180011008028 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..12
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_BAD_CRC32
        bits: 11
        access: R/W/H
        reset: 0
        typical: --
        description: |
          Send 1 diagnostic word with bad CRC32 to the selected lane.
          Note: injects just once.

      - name: TX_BAD_6467_CNT
        bits: 10..6
        access: R/W/H
        reset: 0x0
        typical: --
        description: Send N bad 64B/67B codewords on selected lane.

      - name: TX_BAD_SYNC_CNT
        bits: 5..3
        access: R/W/H
        reset: 0x0
        typical: --
        description: Send N bad sync words on selected lane.

      - name: TX_BAD_SCRAM_CNT
        bits: 2..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: Send N bad scram state on selected lane.


  - name: OCX_LNE(0..23)_STAT00
    address: 0x1180011008040 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SER_LOCK_LOSS_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of times the lane lost clock-data-recovery.
          Saturates.  Interrupt on saturation if
          OCX_OLE_LNE@_INT_EN[STAT_CNT_OVFL]=1.


  - name: OCX_LNE(0..23)_STAT01
    address: 0x1180011008048 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BDRY_SYNC_LOSS_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of times a lane lost word boundary synchronization.
          Saturates.  Interrupt on saturation if
          OCX_OLE_LNE@_INT_EN[STAT_CNT_OVFL]=1.


  - name: OCX_LNE(0..23)_STAT02
    address: 0x1180011008050 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SYNCW_BAD_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of bad synchronization words.  Saturates.  Interrupt on
          saturation if OCX_OLE_LNE@_INT_EN[STAT_CNT_OVFL]=1.


  - name: OCX_LNE(0..23)_STAT03
    address: 0x1180011008058 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SYNCW_GOOD_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of good synchronization words.  Saturates.  Interrupt on
          saturation if OCX_OLE_LNE@_INT_EN[STAT_CNT_OVFL]=1.


  - name: OCX_LNE(0..23)_STAT04
    address: 0x1180011008060 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BAD_64B67B_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of bad 64B/67B words, meaning bit 65 or 64 has been
          corrupted.  Saturates.  Interrupt on saturation if
          OCX_OLE_LNE@_INT_EN[STAT_CNT_OVFL]=1.


  - name: OCX_LNE(0..23)_STAT05
    address: 0x1180011008068 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..27
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: DATA_WORD_CNT
        bits: 26..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of data words received.  Saturates.  Interrupt on
          saturation if OCX_OLE_LNE@_INT_EN[STAT_CNT_OVFL]=1


  - name: OCX_LNE(0..23)_STAT06
    address: 0x1180011008070 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..27
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CNTL_WORD_CNT
        bits: 26..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of control words received.  Saturates.  Interrupt on
          saturation if OCX_OLE_LNE@_INT_EN[STAT_CNT_OVFL]=1.


  - name: OCX_LNE(0..23)_STAT07
    address: 0x1180011008078 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: UNKWN_WORD_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of unknown control words.  Saturates.  Interrupt on
          saturation if OCX_OLE_LNE@_INT_EN[STAT_CNT_OVFL]=1.


  - name: OCX_LNE(0..23)_STAT08
    address: 0x1180011008080 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SCRM_SYNC_LOSS_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of times scrambler synchronization was lost (due to
          either 4 consecutive bad sync words or 3 consecutive scrambler
          state mismatches).  Saturates.  Interrupt on saturation if
          OCX_OLE_LNE@_INT_EN[STAT_CNT_OVFL]=1.


  - name: OCX_LNE(0..23)_STAT09
    address: 0x1180011008088 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SCRM_MATCH_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of scrambler state matches received.  Saturates.
          Interrupt on saturation if OCX_OLE_LNE@_INT_EN[STAT_CNT_OVFL]=1.


  - name: OCX_LNE(0..23)_STAT10
    address: 0x1180011008090 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SKIPW_GOOD_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of good skip words.  Saturates.  Interrupt on saturation
          if OCX_OLE_LNE@_INT_EN[STAT_CNT_OVFL]=1.


  - name: OCX_LNE(0..23)_STAT11
    address: 0x1180011008098 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..27
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CRC32_ERR_CNT
        bits: 26..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of errors in the lane CRC.  Saturates.  Interrupt on
          saturation if OCX_OLE_LNE@_INT_EN[STAT_CNT_OVFL]=1.


  - name: OCX_LNE(0..23)_STAT12
    address: 0x11800110080A0 + a*0x100
    bus: RSL
    fields:
      - name: --
        bits: 63..27
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CRC32_MATCH_CNT
        bits: 26..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of CRC32 matches received.  Saturates.  Interrupt on
          saturation if OCX_OLE_LNE@_INT_EN[STAT_CNT_OVFL]=1.


  - name: OCX_QLM(0..5)_CFG
    address: 0x118001100F800 + a*0x8
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..20
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SER_LANE_BAD
        bits: 19..16
        access: ---
        reset: 0x0
        typical: --
        description: Serdes lanes excluded from use.

      - name: --
        bits: 15..7
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SER_LANE_REV
        bits: 6
        access: RO/H
        reset: 0
        typical: --
        description: Serdes lane reversal has been detected.

      - name: SER_RXPOL_AUTO
        bits: 5
        access: R/W
        reset: 0
        typical: --
        description: Serdes lane receive polarity auto detection mode.

      - name: SER_RXPOL
        bits: 4
        access: R/W
        reset: 0
        typical: --
        description: |
          Serdes lane receive polarity:
          0: rx without inversion.
          1: rx with inversion.

      - name: SER_TXPOL
        bits: 3
        access: R/W
        reset: 0
        typical: --
        description: |
          Serdes lane transmit polarity:
          0: tx without inversion.
          1: tx with inversion.

      - name: --
        bits: 2..1
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SER_LOCAL
        bits: 0
        access: R/W/H
        reset: 0
        typical: --
        description: |
          Auto initialization may set OCX_LNK0_CFG.QLM_SELECT[2]=1 only if OCX_QLM2_CFG.SER_LOCAL=1
          Auto initialization may set OCX_LNK1_CFG.QLM_SELECT[2]=1 only if OCX_QLM2_CFG.SER_LOCAL=0
          Auto initialization may set OCX_LNK1_CFG.QLM_SELECT[3]=1 only if OCX_QLM3_CFG.SER_LOCAL=1
          Auto initialization may set OCX_LNK2_CFG.QLM_SELECT[3]=1 only if OCX_QLM3_CFG.SER_LOCAL=0

          QLM0/1 can only participate in LNK0, therfore OCX_QLM0/1_CFG.SER_LOCAL has no effect.
          QLM4/5 can only participate in LNK2. therfore OCX_QLM4/5_CFG.SER_LOCAL has no effect.

          During a cold reset, initialized as follow:
              OCX_QLM2_CFG.SER_LOCAL = pi_qlm_local[0]
              OCX_QLM3_CFG.SER_LOCAL = pi_qlm_local[1]


  - name: OCX_LNK(0..2)_CFG
    address: 0x118001100F900 + a*0x8
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..38
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: QLM_SELECT
        bits: 37..32
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          QLM select mask, where each bit corresponds to a QLM.  A link
          will transmit/receive data using only the selected QLMs.  A
          link is enabled if any QLM is selected.  The same QLM should
          not be selected for multiple links.  NOTE: LANE_REV has no
          effect on this mapping.

          QLM_SELECT<0> = LNE( 0..3) = QLM0.
          QLM_SELECT<1> = LNE( 7..4) = QLM1.
          QLM_SELECT<2> = LNE(11..8) = QLM2.
          QLM_SELECT<3> = LNE(15..12) = QLM3.
          QLM_SELECT<4> = LNE(19..16) = QLM4.
          QLM_SELECT<5> = LNE(23..23) = QLM5.

          LINK 0 may not select QLM4, QLM5.
          LINK 1 may not select QLM0, QLM1, QLM4, QLM5.
          LINK 2 may not select QLM0, QLM1.

      - name: --
        bits: 31..10
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: LANE_ALIGN_DIS
        bits: 9
        access: R/W/H
        reset: 0
        typical: 0
        description: Disable the RX lane alignment.

      - name: LANE_REV
        bits: 8
        access: R/W/H
        reset: 0
        typical: --
        description: |
          RX lane reversal.   When enabled, lane de-striping is performed
          from the most significant lane enabled to least significant lane enabled
          QLM_SELECT must be zero before changing LANE_REV.

      - name: --
        bits: 7..0
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.


  - name: OCX_LNE_DBG
    address: 0x118001100FF00
    bus: RSL
    fields:
      - name: --
        bits: 63..37
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RX_DIS_PSH_SKIP
        bits: 36
        access: R/W/H
        reset: 0
        typical: 0
        description: |
          When RX_DIS_PSH_SKIP=0, skip words are de-stripped.
          When RX_DIS_PSH_SKIP=1, skip words are discarded in the lane
          logic.

          If the lane is in internal loopback mode, RX_DIS_PSH_SKIP
          is ignored and skip words are always discarded in the lane
          logic.

      - name: RX_MFRM_LEN
        bits: 35..34
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          The quantity of data sent on each lane including one sync word,
          scrambler state, diag word, zero or more skip words, and the
          data payload.

          TX_MFRM_LEN=0  2048 words
          TX_MFRM_LEN=1  1024 words
          TX_MFRM_LEN=2   512 words
          TX_MFRM_LEN=3   128 words

      - name: RX_DIS_UKWN
        bits: 33
        access: R/W
        reset: 0
        typical: 0
        description: |
          Disable normal response to unknown words.  They are still
          logged but do not cause an error to all open channels.

      - name: RX_DIS_SCRAM
        bits: 32
        access: R/W
        reset: 0
        typical: 0
        description: Disable lane scrambler.

      - name: --
        bits: 31..5
        access: ---
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_LANE_REV
        bits: 4
        access: R/W
        reset: 0
        typical: 0
        description: |
          TX lane reversal.   When enabled, lane de-striping is performed
          from the most significant lane enabled to least significant lane enabled
          QLM_SELECT must be zero before changing LANE_REV.

      - name: TX_MFRM_LEN
        bits: 3..2
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          The quantity of data sent on each lane including one sync word,
          scrambler state, diag word, zero or more skip words, and the
          data payload.

          0:  2048 words.
          1:  1024 words.
          2:   512 words.
          3:   128 words.

      - name: TX_DIS_DISPR
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: Disparity disable.

      - name: TX_DIS_SCRAM
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Scrambler disable.


  - name: OCX_TLK(0..2)_STATUS
    address: 0x1180011010000 + a*0x2000
    bus: RSL
    fields:
      - name: --
        bits: 63..56
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RPLY_FPTR
        bits: 55..48
        access: RO/H
        reset: 0xff
        typical: --
        description: Replay Buffer Last Free Pointer.

      - name: TX_SEQ
        bits: 47..40
        access: RO/H
        reset: 0xff
        typical: --
        description: Last Block Transmitted.

      - name: RX_SEQ
        bits: 39..32
        access: RO/H
        reset: 0xff
        typical: --
        description: Last Block Received.

      - name: --
        bits: 31..23
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: ACKCNT
        bits: 22..16
        access: RO/H
        reset: --
        typical: --
        description: Number of ACKs waiting to be transmitted.

      - name: --
        bits: 15..9
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: DROP
        bits: 8
        access: RO/H
        reset: --
        typical: --
        description: Link is dropping all requests.

      - name: SM
        bits: 7..2
        access: RO/H
        reset: --
        typical: --
        description: |
          Block State Machine:
          Bit <2>: Req / Ack (Init or Retry Only).
          Bit <3>: Init.
          Bit <4>: Run.
          Bit <5>: Retry.
          Bit <6>: Replay.
          Bit <7>: Replay Pending.

      - name: CNT
        bits: 1..0
        access: RO/H
        reset: --
        typical: --
        description: |
          Block Subcount.
          Should always increment 0,1,2,3,0.. except during
          TX phy stall.


  - name: OCX_TLK(0..2)_ECC_CTL
    address: 0x1180011010018 + a*0x2000
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..38
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RPLY1_FLIP
        bits: 37..36
        access: R/W
        reset: --
        typical: --
        description: Test pattern to cause ECC errors in Top Replay Memory Syndrome.

      - name: RPLY0_FLIP
        bits: 35..34
        access: R/W
        reset: --
        typical: --
        description: Test pattern to cause ECC errors in Bottom Replay Memory Syndrome.

      - name: FIFO_FLIP
        bits: 33..32
        access: R/W
        reset: --
        typical: --
        description: Test pattern to cause ECC errors in TX FIFO Syndromes.

      - name: --
        bits: 31..3
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: RPLY1_CDIS
        bits: 2
        access: R/W
        reset: 0
        typical: 0
        description: ECC Correction Disable for Replay Top Memories.

      - name: RPLY0_CDIS
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: ECC Correction Disable for Replay Bottom Memories.

      - name: FIFO_CDIS
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: ECC Correction Disable for TX FIFO Memories.


  - name: OCX_TLK(0..2)_MCD_CTL
    address: 0x1180011010020 + a*0x2000
    bus: RSL
    fields:
      - name: --
        bits: 63..3
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: TX_ENB
        bits: 2..0
        access: R/W
        reset: --
        typical: --
        description: |
          Transmission Enables for MCD bits <2:0>.


  - name: OCX_TLK(0..2)_LNK_DATA
    address: 0x1180011010028 + a*0x2000
    bus: RSL
    fields:
      - name: --
        bits: 63..60
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: DATA
        bits: 59..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Writes to this register transfer the contents to the OCX_RLK(0..2)_LNK_DATA register on
          the receiving link.


  - name: OCX_TLK(0..2)_STAT_CTL
    address: 0x1180011010040 + a*0x2000
    bus: RSL
    fields:
      - name: --
        bits: 63..2
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: CLEAR
        bits: 1
        access: WO
        reset: 0
        typical: 0
        description: |
          Setting this bit clears all OCX_TLK(a)_STAT_*CNT, OCX_TLK(a)_STAT_*CMD,
          OCX_TLK(a)_STAT_*PKT and OCX_TLK(0..2)_STAT_*CON registers.

      - name: ENABLE
        bits: 0
        access: R/W
        reset: 1
        typical: --
        description: |
          This bit controls the capture of statistics to the OCX_TLK(a)_STAT_*CNT,
          OCX_TLK(a)_STAT_*CMD,
          OCX_TLK(a)_STAT_*PKT and OCX_TLK(a)_STAT_*CON registers.  When set traffic will increment
          the
          corresponding registers.  When cleared traffic will be ignored.


  - name: OCX_TLK(0..2)_STAT_MATCH(0..3)
    address: 0x1180011010080 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..20
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: MASK
        bits: 19..10
        access: R/W
        reset: 0x0
        typical: --
        description: Setting these bits mask (really matches) the corresponding bit comparison for each packet.

      - name: VC
        bits: 9..6
        access: R/W
        reset: 0x0
        typical: --
        description: |
          "These bits are compared against the link VC # for each packet sent over the link.  If
          both the
          unmasked VC and CMD bits match then OCX_TLK(a)_STAT_MAT(b)_CNT is incremented."

      - name: CMD
        bits: 5..0
        access: R/W
        reset: 0x0
        typical: --
        description: |
          These bits are compared against the command for each packet sent over the link.  If both
          the
          unmasked VC and CMD bits match then OCX_TLK(a)_STAT_MAT(b)_CNT is incremented.


  - name: OCX_TLK(0..2)_FIFO(0..12)_CNT
    address: 0x1180011010100 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..16
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: COUNT
        bits: 15..0
        access: RO/H
        reset: --
        typical: --
        description: TX FIFO count of bus cycles to send.


  - name: OCX_TLK(0..2)_LNK_VC(0..12)_CNT
    address: 0x1180011010200 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..16
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: COUNT
        bits: 15..0
        access: RO/H
        reset: --
        typical: --
        description: Link VC Credits available for use.


  - name: OCX_TLK(0..2)_RTN_VC(0..12)_CNT
    address: 0x1180011010300 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..16
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: COUNT
        bits: 15..0
        access: RO/H
        reset: --
        typical: --
        description: Link VC credits to return.


  - name: OCX_TLK(0..2)_STAT_IDLE_CNT
    address: 0x1180011010400 + a*0x2000
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: Number of Idle blocks transfered over the OCI Link while OCX_TLK(a)_STAT_CTL[ENABLE] has been set.


  - name: OCX_TLK(0..2)_STAT_DATA_CNT
    address: 0x1180011010408 + a*0x2000
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: Number of Data blocks transfered over the OCI Link while OCX_TLK(a)_STAT_CTL[ENABLE] has been set.


  - name: OCX_TLK(0..2)_STAT_SYNC_CNT
    address: 0x1180011010410 + a*0x2000
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: |
          Number of Sync (Control) blocks transfered over the OCI Link while
          OCX_TLK(a)_STAT_CTL[ENABLE] has been set.


  - name: OCX_TLK(0..2)_STAT_RETRY_CNT
    address: 0x1180011010418 + a*0x2000
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: Number of Data blocks repeated over the OCI Link while OCX_TLK(a)_STAT_CTL[ENABLE] has been set.


  - name: OCX_TLK(0..2)_STAT_ERR_CNT
    address: 0x1180011010420 + a*0x2000
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: |
          Number of blocks received with an error over the OCI Link while
          OCX_TLK(a)_STAT_CTL[ENABLE] has been set.


  - name: OCX_TLK(0..2)_STAT_MAT(0..3)_CNT
    address: 0x1180011010440 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: |
          Number of packets that have matched OCX_TLK(a)_STAT_MATCH0 and have been transfered over
          the OCI Link while OCX_TLK(a)_STAT_CTL[ENABLE] has been set.


  - name: OCX_TLK(0..2)_STAT_VC(0..5)_CMD
    address: 0x1180011010480 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: |
          Number of commands on this VC that have been transfered over the OCI Link while
          OCX_TLK(a)_STAT_CTL[ENABLE] has been set.


  - name: OCX_TLK(0..2)_STAT_VC(0..12)_PKT
    address: 0x1180011010500 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: |
          Number of packets on this VC that have been transfered over the OCI Link while
          OCX_TLK(a)_STAT_CTL[ENABLE] has been set.


  - name: OCX_TLK(0..2)_STAT_VC(0..12)_CON
    address: 0x1180011010580 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: COUNT
        bits: 63..0
        access: R/W
        reset: --
        typical: --
        description: |
          Number of conflicts on this VC while OCX_TLK(a)_STAT_CTL[ENABLE] has been set.  A conflict
          is indicated when a VC has one or more packets to send and no link credits are available.


  - name: OCX_RLK(0..2)_ENABLES
    address: 0x1180011018000 + a*0x2000
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..5
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: MCD
        bits: 4
        access: R/W
        reset: 0
        typical: 1
        description: Master Enable for all Inbound MCD bits.  This bit must be enabled by software.

      - name: M_REQ
        bits: 3
        access: R/W/H
        reset: --
        typical: 1
        description: |
          Master Enable for all inbound Memory Requests.  This bit is typically set at reset but is
          cleared
          when operating in Authentik Mode and must be enabled by software.

      - name: IO_REQ
        bits: 2
        access: R/W/H
        reset: --
        typical: 1
        description: |
          Master Enable for all inbound I/O Requests.  This bit is typically set at reset but is
          cleared
          when operating in Authentik Mode and must be enabled by software.

      - name: FWD
        bits: 1
        access: R/W/H
        reset: --
        typical: 1
        description: |
          Master Enable for all inbound Forward Commands.  This bit is typically set at reset but is
          cleared
          when operating in Authentik Mode and must be enabled by software.

      - name: CO_PROC
        bits: 0
        access: R/W/H
        reset: --
        typical: 1
        description: |
          Master Enable for all inbound Coprocessor Commands.  This bit is typically set at reset
          but is cleared
          when operating in Authentik Mode and must be enabled by software.


  - name: OCX_RLK(0..2)_ECC_CTL
    address: 0x1180011018018 + a*0x2000
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..36
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: FIFO1_FLIP
        bits: 35..34
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Test pattern to cause ECC errors in Top RX FIFO syndromes.

      - name: FIFO0_FLIP
        bits: 33..32
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Test pattern to cause ECC errors in Bottom RX FIFO syndromes.

      - name: --
        bits: 31..2
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: FIFO1_CDIS
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: ECC correction disable for Top RX FIFO RAM.

      - name: FIFO0_CDIS
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: ECC correction disable for Bottom RX FIFO RAM.


  - name: OCX_RLK(0..2)_MCD_CTL
    address: 0x1180011018020 + a*0x2000
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..3
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: CLR
        bits: 2..0
        access: R/W1C/H
        reset: --
        typical: --
        description: |
          Inbound MCD value being driven by link(0..2).  Set by hardware receiving an MCD packet and
          cleared by this register.


  - name: OCX_RLK(0..2)_LNK_DATA
    address: 0x1180011018028 + a*0x2000
    bus: RSL
    fields:
      - name: RCVD
        bits: 63
        access: RO/H
        reset: 0
        typical: --
        description: |
          Reads state of OCX_COM_LINK(0..2)_INT[LNK_DATA]; set by hardware when a link data block is
          received.

      - name: --
        bits: 62..60
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: DATA
        bits: 59..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Contents of this register are received from the OCX_TLK(0..2)_LNK_DATA register on the
          link partner.
          Each time a new value is received the RX_LDAT interrupt is generated.


  - name: OCX_RLK(0..2)_BLK_ERR
    address: 0x1180011018050 + a*0x2000
    bus: RSL
    fields:
      - name: --
        bits: 63..32
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: LIMIT
        bits: 31..16
        access: R/W
        reset: all-ones
        typical: --
        description: |
          Number of blocks received with errors before the OCX_COM_LINK(0..2)_INT[BLK_ERR] interrupt
          is generated.

      - name: COUNT
        bits: 15..0
        access: R/W
        reset: --
        typical: --
        description: |
          Number of Blocks received with one or more errors detected.  Multiple errors may be
          detected as the link starts up.


  - name: OCX_RLK(0..2)_ALIGN
    address: 0x1180011018060 + a*0x2000
    bus: RSL
    fields:
      - name: BAD_CNT
        bits: 63..32
        access: R/W/H
        reset: --
        typical: --
        description: |
          Number of alignment sequences received in error (ie. those that
          violate the current alignment).  Count saturates at max value.

      - name: GOOD_CNT
        bits: 31..0
        access: R/W/H
        reset: --
        typical: --
        description: |
          Number of alignment sequences received  (ie. those that do not
          violate the current alignment).  Count saturates at max value.


  - name: OCX_RLK(0..2)_FIFO(0..12)_CNT
    address: 0x1180011018100 + a*0x2000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..16
        access: ---
        reset: --
        typical: --
        description: Reserved.

      - name: COUNT
        bits: 15..0
        access: RO/H
        reset: --
        typical: --
        description: RX FIFO Count of 64-bit words to send to Core.



