{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715159700079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715159700088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 17:14:59 2024 " "Processing started: Wed May 08 17:14:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715159700088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159700088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wys_1780_chap_6 -c wys_1780_chap_6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off wys_1780_chap_6 -c wys_1780_chap_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159700088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715159700557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715159700557 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wys_1780_chap_6.v(30) " "Verilog HDL information at wys_1780_chap_6.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "wys_1780_chap_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6/wys_1780_chap_6.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715159710680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wys_1780_chap_6.v 1 1 " "Found 1 design units, including 1 entities, in source file wys_1780_chap_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_chap_6 " "Found entity 1: wys_1780_chap_6" {  } { { "wys_1780_chap_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6/wys_1780_chap_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715159710682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159710682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wys_1780_chap_6 " "Elaborating entity \"wys_1780_chap_6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715159710708 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[3\] GND " "Pin \"sel\[3\]\" is stuck at GND" {  } { { "wys_1780_chap_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6/wys_1780_chap_6.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715159711049 "|wys_1780_chap_6|sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[4\] GND " "Pin \"sel\[4\]\" is stuck at GND" {  } { { "wys_1780_chap_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6/wys_1780_chap_6.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715159711049 "|wys_1780_chap_6|sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[5\] GND " "Pin \"sel\[5\]\" is stuck at GND" {  } { { "wys_1780_chap_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6/wys_1780_chap_6.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715159711049 "|wys_1780_chap_6|sel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[6\] GND " "Pin \"sel\[6\]\" is stuck at GND" {  } { { "wys_1780_chap_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6/wys_1780_chap_6.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715159711049 "|wys_1780_chap_6|sel[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[7\] GND " "Pin \"sel\[7\]\" is stuck at GND" {  } { { "wys_1780_chap_6.v" "" { Text "E:/Quartusexperiment/wys_1780_chap_6/wys_1780_chap_6.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715159711049 "|wys_1780_chap_6|sel[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715159711049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715159711101 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartusexperiment/wys_1780_chap_6/output_files/wys_1780_chap_6.map.smsg " "Generated suppressed messages file E:/Quartusexperiment/wys_1780_chap_6/output_files/wys_1780_chap_6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159711338 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715159711419 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715159711419 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715159711451 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715159711451 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715159711451 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715159711451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715159711464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 17:15:11 2024 " "Processing ended: Wed May 08 17:15:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715159711464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715159711464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715159711464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715159711464 ""}
