$date
	Sun Oct 23 02:43:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#527974
b10110 &
b10110 %
1$
b10110 !
1"
#527975
0"
#527978
b1011 &
b1011 %
#527982
b100010 &
b100010 %
#527986
b10001 &
b10001 %
#527990
b110100 &
b110100 %
#527994
b11010 &
b11010 %
#527998
b1101 &
b1101 %
#528002
b101000 &
b101000 %
#528006
b10100 &
b10100 %
#528010
b1010 &
b1010 %
#528014
b101 &
b101 %
#528018
b10000 &
b10000 %
#528022
b1000 &
b1000 %
#528026
b100 &
b100 %
#528030
b10 &
b10 %
#528034
b1 &
b1 %
1#
#528038
b0 &
0#
b0 %
0$
#1482685
b1110 !
1"
#1482686
b1110 &
b1110 %
1$
#1482687
0"
#1482690
b111 &
b111 %
#1482694
b10110 &
b10110 %
#1482698
b1011 &
b1011 %
#1482702
b100010 &
b100010 %
#1482706
b10001 &
b10001 %
#1482710
b110100 &
b110100 %
#1482714
b11010 &
b11010 %
#1482718
b1101 &
b1101 %
#1482722
b101000 &
b101000 %
#1482726
b10100 &
b10100 %
#1482730
b1010 &
b1010 %
#1482734
b101 &
b101 %
#1482738
b10000 &
b10000 %
#1482742
b1000 &
b1000 %
#1482746
b100 &
b100 %
#1482750
b10 &
b10 %
#1482754
b1 &
b1 %
1#
#1482758
b0 &
0#
b0 %
0$
#2476291
b10 !
1"
#2476294
b10 &
b10 %
1$
#2476295
0"
#2476298
b1 &
b1 %
1#
#2476302
b0 &
0#
b0 %
0$
#4500012
