<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>iastate.edu</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_ppm</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PPM_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>PPM_CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axi_ppm_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>41cd1cf8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axi_ppm_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>41cd1cf8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>PPM_IN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PPM_OUT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PPM_CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../edit_axi_ppm_v1_0.srcs/sources_1/imports/vhdl_first_verions/ppm_detection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../edit_axi_ppm_v1_0.srcs/sources_1/imports/vhdl_first_verions/ppm_generate.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_ppm_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_ppm_v1_0.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:userFileType>CHECKSUM_b2dab70f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../edit_axi_ppm_v1_0.srcs/sources_1/imports/vhdl_first_verions/ppm_detection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../edit_axi_ppm_v1_0.srcs/sources_1/imports/vhdl_first_verions/ppm_generate.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_ppm_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_ppm_v1_0.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_ppm_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_ppm_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_ppm_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-02-16T16:43:38Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257cb78b_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561c4f41_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125cf134_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49aec1b4_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5da2fd_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61cb9e6_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2627c8_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab830c2_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9403b8_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514b2f80_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64333b9a_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f41a4b_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793f1750_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479965f5_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e5214c_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d263f4_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525b2fad_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf6900b_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12828a51_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df460af_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472ab062_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@750eb355_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5eb559_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f414869_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285bc8a_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56114e7_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd3152f_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22785d4b_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58355d8c_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf0267b_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796d4cd_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a98d53c_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fcadaa_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71488d99_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e213f5_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6005cecb_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b547774_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a13a97_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cf8cda_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e488dd0_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@340a7e8c_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d2add79_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96a1649_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b398767_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a5a4a2_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e17b53b_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c86ee0_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ab0c06_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389471c5_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36acfb75_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9f70a1_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5af85f_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e353a9b_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d966e32_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c125da6_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f54bb2_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53451984_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624a3bad_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd78de8_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c683acf_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea1bfec_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4b1877_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1161e9a9_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59af9005_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b610b2_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7111e34_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b1643b_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ced619_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239c32bf_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59dd6250_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a090309_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d24ebb_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c82117b_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f554915_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10941aa3_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b82d8c_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b94c188_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22eb8869_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75654b08_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eab3f2c_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d35aa9e_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd0a67d_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445bc450_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43187bba_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a68a2fd_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408a692a_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e836df8_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bdcca8e_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396c17dc_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c94c62_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f8de37_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21212c5_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c877adb_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dfab73e_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5711da_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fcdecc_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418e8710_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b19f27_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b1cad1_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2ab9e1_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2215e320_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e121d8e_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580d9d76_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721e6d9b_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e63255_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eadb422_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a671338_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f4a004_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472126c9_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6054212_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4faaa6f6_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1d62ba_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697e9a56_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25121083_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3607b756_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f2f8a2_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56df6208_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c19679a_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b232a01_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e3e853_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3864678e_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3668d8b1_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b93044_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a971c96_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b67c3a7_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c1c4bc_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a62e7ed_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@638a8298_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f5b62f_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df14bb6_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362ad0b5_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9443e2_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159e1f2_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdc3469_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e7ff91_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b68db4_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12afc1cf_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b348d3_ARCHIVE_LOCATION">/home/vsadvani/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de4af2c_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca85a3a_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a62652_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22332bb8_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249e778f_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a1cfe0_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce9e543_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a4354e_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23087a00_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7ad3df_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3e1cab_ARCHIVE_LOCATION">x:/cpre488/MP1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@608ef7ff_ARCHIVE_LOCATION">x:/CprE488/Labs/MP-1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4223239_ARCHIVE_LOCATION">x:/CprE488/Labs/MP-1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14dab6ee_ARCHIVE_LOCATION">x:/CprE488/Labs/MP-1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd47df_ARCHIVE_LOCATION">x:/CprE488/Labs/MP-1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10555986_ARCHIVE_LOCATION">x:/CprE488/Labs/MP-1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be62639_ARCHIVE_LOCATION">x:/CprE488/Labs/MP-1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a392000_ARCHIVE_LOCATION">x:/CprE488/Labs/MP-1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a971f2d_ARCHIVE_LOCATION">x:/CprE488/Labs/MP-1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726d4f79_ARCHIVE_LOCATION">x:/CprE488/Labs/MP-1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6d5dff_ARCHIVE_LOCATION">x:/CprE488/Labs/MP-1/ip_repo/axi_ppm_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f9fe64_ARCHIVE_LOCATION">x:/CprE488/Labs/MP-1/ip_repo/axi_ppm_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7e5b39bb"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="aea4fd62"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2676a2fd"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e7b50784"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f1bd6ac4"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
