/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/av_pat_gen_v1_0_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap av_pat_gen_v1_0_0 /home/feilong/Storages/fpga/000_vivado_sim_linux32/av_pat_gen_v1_0_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 -L av_pat_gen_v1_0_0 +incdir+/home/feilong/.cxl.ip/incl -sv -work av_pat_gen_v1_0_0 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/av_pat_gen_v1_0_0/.cxl.systemverilog.av_pat_gen_v1_0_0.av_pat_gen_v1_0_0.lin64.cmf
