<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Aug 15 05:03:20 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     RAM2GS
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets nCCAS_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets nCRAS_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets PHI2_c]
            115 items scored, 112 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 8.575ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             Bank_i3  (from PHI2_c +)
   Destination:    FD1P3AX    SP             CmdUFMCS_412  (to PHI2_c -)

   Delay:                  10.811ns  (23.7% logic, 76.3% route), 6 logic levels.

 Constraint Details:

     10.811ns data_path Bank_i3 to CmdUFMCS_412 violates
      2.500ns delay constraint less
      0.264ns LCE_S requirement (totaling 2.236ns) by 8.575ns

 Path Details: Bank_i3 to CmdUFMCS_412

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              Bank_i3 (from PHI2_c)
Route         1   e 1.220                                  Bank[3]
LUT4        ---     0.390              B to Z              i1982_2_lut
Route         1   e 1.220                                  n2278
LUT4        ---     0.390              C to Z              i12_4_lut
Route         1   e 1.220                                  n26
LUT4        ---     0.390              B to Z              i13_4_lut
Route         8   e 1.719                                  n1326
LUT4        ---     0.390              B to Z              i1990_2_lut_rep_17
Route         2   e 1.386                                  n2460
LUT4        ---     0.390              C to Z              i1_2_lut_4_lut
Route         3   e 1.483                                  PHI2_N_120_enable_6
                  --------
                   10.811  (23.7% logic, 76.3% route), 6 logic levels.


Error:  The following path violates requirements by 8.575ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             Bank_i3  (from PHI2_c +)
   Destination:    FD1P3AX    SP             CmdUFMSDI_414  (to PHI2_c -)

   Delay:                  10.811ns  (23.7% logic, 76.3% route), 6 logic levels.

 Constraint Details:

     10.811ns data_path Bank_i3 to CmdUFMSDI_414 violates
      2.500ns delay constraint less
      0.264ns LCE_S requirement (totaling 2.236ns) by 8.575ns

 Path Details: Bank_i3 to CmdUFMSDI_414

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              Bank_i3 (from PHI2_c)
Route         1   e 1.220                                  Bank[3]
LUT4        ---     0.390              B to Z              i1982_2_lut
Route         1   e 1.220                                  n2278
LUT4        ---     0.390              C to Z              i12_4_lut
Route         1   e 1.220                                  n26
LUT4        ---     0.390              B to Z              i13_4_lut
Route         8   e 1.719                                  n1326
LUT4        ---     0.390              B to Z              i1990_2_lut_rep_17
Route         2   e 1.386                                  n2460
LUT4        ---     0.390              C to Z              i1_2_lut_4_lut
Route         3   e 1.483                                  PHI2_N_120_enable_6
                  --------
                   10.811  (23.7% logic, 76.3% route), 6 logic levels.


Error:  The following path violates requirements by 8.575ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             Bank_i3  (from PHI2_c +)
   Destination:    FD1P3AX    SP             CmdUFMCLK_413  (to PHI2_c -)

   Delay:                  10.811ns  (23.7% logic, 76.3% route), 6 logic levels.

 Constraint Details:

     10.811ns data_path Bank_i3 to CmdUFMCLK_413 violates
      2.500ns delay constraint less
      0.264ns LCE_S requirement (totaling 2.236ns) by 8.575ns

 Path Details: Bank_i3 to CmdUFMCLK_413

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              Bank_i3 (from PHI2_c)
Route         1   e 1.220                                  Bank[3]
LUT4        ---     0.390              B to Z              i1982_2_lut
Route         1   e 1.220                                  n2278
LUT4        ---     0.390              C to Z              i12_4_lut
Route         1   e 1.220                                  n26
LUT4        ---     0.390              B to Z              i13_4_lut
Route         8   e 1.719                                  n1326
LUT4        ---     0.390              B to Z              i1990_2_lut_rep_17
Route         2   e 1.386                                  n2460
LUT4        ---     0.390              C to Z              i1_2_lut_4_lut
Route         3   e 1.483                                  PHI2_N_120_enable_6
                  --------
                   10.811  (23.7% logic, 76.3% route), 6 logic levels.

Warning: 11.075 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets RCLK_c]
            357 items scored, 234 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             FS_610__i13  (from RCLK_c +)
   Destination:    FD1P3AX    D              n8MEGEN_418  (to RCLK_c +)

   Delay:                   9.182ns  (23.7% logic, 76.3% route), 5 logic levels.

 Constraint Details:

      9.182ns data_path FS_610__i13 to n8MEGEN_418 violates
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 4.364ns

 Path Details: FS_610__i13 to n8MEGEN_418

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              FS_610__i13 (from RCLK_c)
Route         3   e 1.603                                  FS[13]
LUT4        ---     0.390              A to Z              i1976_2_lut
Route         3   e 1.483                                  n2272
LUT4        ---     0.390              C to Z              i5_3_lut_rep_21_4_lut
Route         3   e 1.483                                  n2464
LUT4        ---     0.390              B to Z              i1_2_lut_3_lut_adj_4
Route         1   e 1.220                                  n1325
LUT4        ---     0.390              D to Z              n8MEGEN_I_14_4_lut
Route         1   e 1.220                                  n8MEGEN_N_91
                  --------
                    9.182  (23.7% logic, 76.3% route), 5 logic levels.


Error:  The following path violates requirements by 4.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             FS_610__i15  (from RCLK_c +)
   Destination:    FD1P3AX    D              n8MEGEN_418  (to RCLK_c +)

   Delay:                   9.182ns  (23.7% logic, 76.3% route), 5 logic levels.

 Constraint Details:

      9.182ns data_path FS_610__i15 to n8MEGEN_418 violates
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 4.364ns

 Path Details: FS_610__i15 to n8MEGEN_418

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              FS_610__i15 (from RCLK_c)
Route         3   e 1.603                                  FS[15]
LUT4        ---     0.390              B to Z              i1976_2_lut
Route         3   e 1.483                                  n2272
LUT4        ---     0.390              C to Z              i5_3_lut_rep_21_4_lut
Route         3   e 1.483                                  n2464
LUT4        ---     0.390              B to Z              i1_2_lut_3_lut_adj_4
Route         1   e 1.220                                  n1325
LUT4        ---     0.390              D to Z              n8MEGEN_I_14_4_lut
Route         1   e 1.220                                  n8MEGEN_N_91
                  --------
                    9.182  (23.7% logic, 76.3% route), 5 logic levels.


Error:  The following path violates requirements by 4.349ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             FS_610__i13  (from RCLK_c +)
   Destination:    FD1P3AX    SP             n8MEGEN_418  (to RCLK_c +)

   Delay:                   9.085ns  (23.9% logic, 76.1% route), 5 logic levels.

 Constraint Details:

      9.085ns data_path FS_610__i13 to n8MEGEN_418 violates
      5.000ns delay constraint less
      0.264ns LCE_S requirement (totaling 4.736ns) by 4.349ns

 Path Details: FS_610__i13 to n8MEGEN_418

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              FS_610__i13 (from RCLK_c)
Route         3   e 1.603                                  FS[13]
LUT4        ---     0.390              A to Z              i1976_2_lut
Route         3   e 1.483                                  n2272
LUT4        ---     0.390              C to Z              i7_4_lut
Route         2   e 1.386                                  n2214
LUT4        ---     0.390              B to Z              i2_2_lut
Route         1   e 1.220                                  n7
LUT4        ---     0.390              A to Z              i17_4_lut
Route         1   e 1.220                                  RCLK_c_enable_11
                  --------
                    9.085  (23.9% logic, 76.1% route), 5 logic levels.

Warning: 9.364 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets nCCAS_c]                 |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets nCRAS_c]                 |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets PHI2_c]                  |     5.000 ns|    22.150 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets RCLK_c]                  |     5.000 ns|     9.364 ns|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n1326                                   |       8|     104|     30.06%
                                        |        |        |
n26                                     |       1|      78|     22.54%
                                        |        |        |
RCLK_c_enable_23                        |      16|      64|     18.50%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 346  Score: 1874657

Constraints cover  476 paths, 187 nets, and 480 connections (64.3% coverage)


Peak memory: 52895744 bytes, TRCE: 1204224 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
