Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 7e9a05adae6e4f879a9a698671de907c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_btn_func_synth xil_defaultlib.tb_btn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'w_tick' is not permitted [D:/project/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sources_1/new/none_dff_button.v:22]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'w_tick' [D:/project/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sources_1/new/none_dff_button.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
