{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723098819894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723098819894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 08 12:03:39 2024 " "Processing started: Thu Aug 08 12:03:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723098819894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1723098819894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cache_controller -c cache_controller --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cache_controller -c cache_controller --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1723098819894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1723098820314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1723098820314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l1_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file l1_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1_cache " "Found entity 1: L1_cache" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723098831365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1723098831365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l2_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file l2_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 L2_cache " "Found entity 1: L2_cache" {  } { { "L2_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L2_cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723098831367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1723098831367 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache_controller.v(80) " "Verilog HDL information at cache_controller.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1723098831370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_controller " "Found entity 1: cache_controller" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723098831370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1723098831370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723098831372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1723098831372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file main_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_mem " "Found entity 1: main_mem" {  } { { "main_mem.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/main_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723098831375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1723098831375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cache_controller " "Elaborating entity \"cache_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1723098831405 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "j cache_controller.v(22) " "Verilog HDL warning at cache_controller.v(22): object j used but never assigned" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1723098831406 "|cache_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stored_data_in cache_controller.v(25) " "Verilog HDL or VHDL warning at cache_controller.v(25): object \"stored_data_in\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1723098831406 "|cache_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stored_mode cache_controller.v(26) " "Verilog HDL or VHDL warning at cache_controller.v(26): object \"stored_mode\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1723098831407 "|cache_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L2_line_locator cache_controller.v(54) " "Verilog HDL or VHDL warning at cache_controller.v(54): object \"L2_line_locator\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1723098831407 "|cache_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L2_line_locator2 cache_controller.v(54) " "Verilog HDL or VHDL warning at cache_controller.v(54): object \"L2_line_locator2\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1723098831407 "|cache_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L2_outp_way cache_controller.v(60) " "Verilog HDL or VHDL warning at cache_controller.v(60): object \"L2_outp_way\" assigned a value but never read" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1723098831407 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cache_controller.v(72) " "Verilog HDL assignment warning at cache_controller.v(72): truncated value with size 32 to match size of target (30)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098831409 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 4 cache_controller.v(73) " "Verilog HDL assignment warning at cache_controller.v(73): truncated value with size 30 to match size of target (4)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098831409 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 26 cache_controller.v(74) " "Verilog HDL assignment warning at cache_controller.v(74): truncated value with size 30 to match size of target (26)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098831409 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 5 cache_controller.v(75) " "Verilog HDL assignment warning at cache_controller.v(75): truncated value with size 30 to match size of target (5)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098831409 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 25 cache_controller.v(76) " "Verilog HDL assignment warning at cache_controller.v(76): truncated value with size 30 to match size of target (25)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098831409 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cache_controller.v(77) " "Verilog HDL assignment warning at cache_controller.v(77): truncated value with size 32 to match size of target (2)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098831409 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cache_controller.v(78) " "Verilog HDL assignment warning at cache_controller.v(78): truncated value with size 32 to match size of target (2)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098831409 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 cache_controller.v(108) " "Verilog HDL assignment warning at cache_controller.v(108): truncated value with size 16 to match size of target (8)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098831410 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 cache_controller.v(189) " "Verilog HDL assignment warning at cache_controller.v(189): truncated value with size 128 to match size of target (32)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098831411 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 25 cache_controller.v(194) " "Verilog HDL assignment warning at cache_controller.v(194): truncated value with size 26 to match size of target (25)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098831412 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 cache_controller.v(216) " "Verilog HDL assignment warning at cache_controller.v(216): truncated value with size 128 to match size of target (32)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098831413 "|cache_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 25 cache_controller.v(221) " "Verilog HDL assignment warning at cache_controller.v(221): truncated value with size 26 to match size of target (25)" {  } { { "cache_controller.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098831413 "|cache_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1_cache L1_cache:L1_instance " "Elaborating entity \"L1_cache\" for hierarchy \"L1_cache:L1_instance\"" {  } { { "cache_controller.v" "L1_instance" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1723098831718 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "L1tag L1_cache.v(70) " "Verilog HDL warning at L1_cache.v(70): initial value for variable L1tag should be constant" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 70 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1723098831731 "|cache_controller|L1_cache:L1_instance"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "L1_mem L1_cache.v(70) " "Verilog HDL warning at L1_cache.v(70): initial value for variable L1_mem should be constant" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 70 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1723098831731 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[1\]\[15\] L1_cache.v(55) " "Inferred latch for \"dirty\[1\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831739 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[1\]\[14\] L1_cache.v(55) " "Inferred latch for \"dirty\[1\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831739 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[1\]\[13\] L1_cache.v(55) " "Inferred latch for \"dirty\[1\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831739 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[1\]\[12\] L1_cache.v(55) " "Inferred latch for \"dirty\[1\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831739 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[1\]\[11\] L1_cache.v(55) " "Inferred latch for \"dirty\[1\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831739 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[1\]\[10\] L1_cache.v(55) " "Inferred latch for \"dirty\[1\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831739 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[1\]\[9\] L1_cache.v(55) " "Inferred latch for \"dirty\[1\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831739 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[1\]\[8\] L1_cache.v(55) " "Inferred latch for \"dirty\[1\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831739 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[1\]\[7\] L1_cache.v(55) " "Inferred latch for \"dirty\[1\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831739 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[1\]\[6\] L1_cache.v(55) " "Inferred latch for \"dirty\[1\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831739 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[1\]\[5\] L1_cache.v(55) " "Inferred latch for \"dirty\[1\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831739 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[1\]\[4\] L1_cache.v(55) " "Inferred latch for \"dirty\[1\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831739 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[1\]\[3\] L1_cache.v(55) " "Inferred latch for \"dirty\[1\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[1\]\[2\] L1_cache.v(55) " "Inferred latch for \"dirty\[1\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[1\]\[1\] L1_cache.v(55) " "Inferred latch for \"dirty\[1\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[1\]\[0\] L1_cache.v(55) " "Inferred latch for \"dirty\[1\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[0\]\[15\] L1_cache.v(55) " "Inferred latch for \"dirty\[0\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[0\]\[14\] L1_cache.v(55) " "Inferred latch for \"dirty\[0\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[0\]\[13\] L1_cache.v(55) " "Inferred latch for \"dirty\[0\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[0\]\[12\] L1_cache.v(55) " "Inferred latch for \"dirty\[0\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[0\]\[11\] L1_cache.v(55) " "Inferred latch for \"dirty\[0\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[0\]\[10\] L1_cache.v(55) " "Inferred latch for \"dirty\[0\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[0\]\[9\] L1_cache.v(55) " "Inferred latch for \"dirty\[0\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[0\]\[8\] L1_cache.v(55) " "Inferred latch for \"dirty\[0\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[0\]\[7\] L1_cache.v(55) " "Inferred latch for \"dirty\[0\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[0\]\[6\] L1_cache.v(55) " "Inferred latch for \"dirty\[0\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[0\]\[5\] L1_cache.v(55) " "Inferred latch for \"dirty\[0\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[0\]\[4\] L1_cache.v(55) " "Inferred latch for \"dirty\[0\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[0\]\[3\] L1_cache.v(55) " "Inferred latch for \"dirty\[0\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[0\]\[2\] L1_cache.v(55) " "Inferred latch for \"dirty\[0\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[0\]\[1\] L1_cache.v(55) " "Inferred latch for \"dirty\[0\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty\[0\]\[0\] L1_cache.v(55) " "Inferred latch for \"dirty\[0\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[15\] L1_cache.v(55) " "Inferred latch for \"valid\[1\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831740 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[14\] L1_cache.v(55) " "Inferred latch for \"valid\[1\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[13\] L1_cache.v(55) " "Inferred latch for \"valid\[1\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[12\] L1_cache.v(55) " "Inferred latch for \"valid\[1\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[11\] L1_cache.v(55) " "Inferred latch for \"valid\[1\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[10\] L1_cache.v(55) " "Inferred latch for \"valid\[1\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[9\] L1_cache.v(55) " "Inferred latch for \"valid\[1\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[8\] L1_cache.v(55) " "Inferred latch for \"valid\[1\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[7\] L1_cache.v(55) " "Inferred latch for \"valid\[1\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[6\] L1_cache.v(55) " "Inferred latch for \"valid\[1\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[5\] L1_cache.v(55) " "Inferred latch for \"valid\[1\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[4\] L1_cache.v(55) " "Inferred latch for \"valid\[1\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[3\] L1_cache.v(55) " "Inferred latch for \"valid\[1\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[2\] L1_cache.v(55) " "Inferred latch for \"valid\[1\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[1\] L1_cache.v(55) " "Inferred latch for \"valid\[1\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[1\]\[0\] L1_cache.v(55) " "Inferred latch for \"valid\[1\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[15\] L1_cache.v(55) " "Inferred latch for \"valid\[0\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[14\] L1_cache.v(55) " "Inferred latch for \"valid\[0\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[13\] L1_cache.v(55) " "Inferred latch for \"valid\[0\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[12\] L1_cache.v(55) " "Inferred latch for \"valid\[0\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[11\] L1_cache.v(55) " "Inferred latch for \"valid\[0\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831741 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[10\] L1_cache.v(55) " "Inferred latch for \"valid\[0\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[9\] L1_cache.v(55) " "Inferred latch for \"valid\[0\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[8\] L1_cache.v(55) " "Inferred latch for \"valid\[0\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[7\] L1_cache.v(55) " "Inferred latch for \"valid\[0\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[6\] L1_cache.v(55) " "Inferred latch for \"valid\[0\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[5\] L1_cache.v(55) " "Inferred latch for \"valid\[0\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[4\] L1_cache.v(55) " "Inferred latch for \"valid\[0\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[3\] L1_cache.v(55) " "Inferred latch for \"valid\[0\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[2\] L1_cache.v(55) " "Inferred latch for \"valid\[0\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[1\] L1_cache.v(55) " "Inferred latch for \"valid\[0\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid\[0\]\[0\] L1_cache.v(55) " "Inferred latch for \"valid\[0\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831742 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[15\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[15\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831743 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[14\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[14\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831745 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831746 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[13\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[13\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831747 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[12\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[12\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831748 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[11\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[11\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831749 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831750 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[10\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[10\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831751 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[9\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[9\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831752 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[8\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[8\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831753 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831754 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[7\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[7\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831755 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[6\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[6\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831756 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[5\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[5\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831757 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831758 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[4\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[4\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831759 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[3\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[3\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831760 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831761 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[2\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[2\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831762 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[1\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[1\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831763 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831765 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831765 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831765 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831765 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831765 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831765 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831765 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831765 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831765 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[1\]\[0\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[1\]\[0\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831765 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831765 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831765 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831765 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831765 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831766 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831767 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831767 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831767 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831767 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[15\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[15\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831767 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831767 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831767 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831767 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831767 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831767 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831767 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831767 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831767 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831767 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831767 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831767 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[14\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[14\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831768 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831769 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[13\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[13\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831770 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[12\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[12\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831771 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831772 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[11\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[11\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831773 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[10\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[10\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831774 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831775 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[9\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[9\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831776 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831777 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831777 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831777 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831777 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831777 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831777 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831777 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831777 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831777 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831777 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[8\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[8\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831777 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831777 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831777 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831777 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831777 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831777 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831778 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831779 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831779 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831779 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[7\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[7\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831779 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831779 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831779 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831779 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831779 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831779 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831779 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831779 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831779 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831779 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831779 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831779 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831779 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[6\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[6\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831780 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831781 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831781 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831781 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831781 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831781 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831781 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831781 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831781 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831781 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831781 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831781 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831781 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831781 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831781 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831781 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831781 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831782 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831782 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831782 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831782 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831782 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831782 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[5\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[5\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831782 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831782 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831782 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831782 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831782 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831782 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831782 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[4\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[4\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831783 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831785 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831786 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831786 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831786 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831786 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[3\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[3\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831786 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831786 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831786 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831786 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831786 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831786 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831786 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831786 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831786 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831786 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831786 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[2\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[2\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831787 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831788 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831788 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831788 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831788 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831788 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831788 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831788 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831788 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831788 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831788 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831788 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831788 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831788 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831788 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831788 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831788 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831789 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831789 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831789 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831789 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831789 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831789 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831789 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831789 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[1\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[1\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831789 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831789 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831789 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831789 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831789 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831789 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831789 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831789 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831790 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831790 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831790 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831790 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831790 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831790 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831790 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831790 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831790 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831790 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831790 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831790 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831790 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831790 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831790 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831790 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831791 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831791 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1tag\[0\]\[0\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1tag\[0\]\[0\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831791 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831791 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831791 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831791 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831791 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831791 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831791 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831791 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831791 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831791 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831791 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831791 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831791 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831791 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831792 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831793 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[15\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[15\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831793 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831793 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831793 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831793 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831793 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831793 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831793 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831793 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831793 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831793 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831793 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831793 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831793 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831793 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831793 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831794 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831794 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831794 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831794 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831794 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831794 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831794 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831794 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831794 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831794 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831794 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831794 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831794 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831794 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831794 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[14\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[14\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831795 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831796 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831796 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831796 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831796 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831796 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831796 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831796 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831796 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831796 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831796 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[13\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[13\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831796 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831796 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831796 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831796 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831796 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831796 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831797 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831797 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831797 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831797 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831797 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831797 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831797 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831797 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831797 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831797 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831797 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831797 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831797 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831797 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831797 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831797 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831798 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831798 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831798 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831798 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831798 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831798 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831798 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831798 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831798 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831798 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[12\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[12\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831798 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831798 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831798 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831798 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831799 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831799 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831799 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831799 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831799 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831799 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831799 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831799 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831799 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831799 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831799 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831799 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831799 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831799 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831799 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831799 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831800 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831800 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831800 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831800 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831800 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831800 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831800 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831800 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831800 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831800 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831800 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831800 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[11\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[11\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831800 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831800 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831800 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831800 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831801 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831801 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831801 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831801 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831801 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831801 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831801 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831801 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831801 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831801 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831801 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831801 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831801 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831801 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831801 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831801 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831802 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831802 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831802 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831802 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831802 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831802 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831802 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831802 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831802 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831802 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831802 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831802 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[10\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[10\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831802 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831802 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831802 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831802 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831803 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831805 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831805 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831805 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831805 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831805 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[9\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[9\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831805 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831805 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831805 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831805 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831805 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831805 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831805 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831805 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831805 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831806 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831806 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831806 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831806 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831806 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831806 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831806 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831806 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831806 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831806 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831806 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831806 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831806 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831806 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831806 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831807 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831807 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831807 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831807 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831807 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831807 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831807 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831807 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[8\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[8\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831807 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831807 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831807 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831807 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831807 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831807 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831808 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831808 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831808 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831808 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831808 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831808 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831808 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831808 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831808 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831808 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831808 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831808 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831808 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831808 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831808 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831809 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831809 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831809 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831809 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831809 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831809 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831809 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831809 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831809 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831809 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831809 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[7\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[7\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831809 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831809 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831809 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831809 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831809 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831810 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831810 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831810 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831810 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831810 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831810 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831810 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831810 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831810 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831810 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831810 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831810 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831810 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831810 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831810 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831811 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831811 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831811 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831811 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831811 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831811 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831811 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831811 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831811 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831811 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831811 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831811 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[6\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[6\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831811 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831811 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831811 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831812 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831812 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831812 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831812 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831812 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831812 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831812 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831812 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831812 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831812 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831812 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831812 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831812 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831812 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831812 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831813 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831813 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831813 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831813 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831813 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831813 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831813 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831813 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831813 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831813 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831813 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831813 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831813 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831813 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[5\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[5\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831813 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831814 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831814 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831814 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831814 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831814 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831814 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831814 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831814 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831814 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831814 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831814 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831814 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831815 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831815 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831815 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831815 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831815 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831815 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831815 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831816 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831816 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831816 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831816 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831816 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831816 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831816 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831816 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831816 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831816 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831816 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831816 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[4\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[4\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831816 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831816 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831816 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831817 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831817 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831817 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831817 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831817 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831817 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831817 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831817 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831817 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831817 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831817 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831817 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831817 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831817 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831817 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831818 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831818 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831818 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831818 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831818 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831818 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831818 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831818 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831818 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831818 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831818 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831818 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831818 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831818 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[3\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[3\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831818 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831819 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831819 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831819 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831819 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831819 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831819 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831819 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831819 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831819 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831819 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831819 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831819 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831819 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831819 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831820 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831820 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831820 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831820 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831820 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831820 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831820 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831820 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831820 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831820 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831820 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831820 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831820 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831820 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831821 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831821 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831821 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[2\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[2\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831821 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831821 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831821 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831821 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831821 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831821 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831821 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831821 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831821 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831821 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831821 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831821 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831822 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831822 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831822 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831822 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831822 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831822 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831822 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831822 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831822 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831822 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831822 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831822 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831822 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831822 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831822 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831823 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831823 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831823 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831823 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831823 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[1\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[1\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831823 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831823 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831823 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831823 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831823 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831823 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831823 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831823 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831823 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831824 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831825 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831825 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[1\]\[0\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[1\]\[0\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831825 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831825 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831825 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831825 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831825 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831825 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831825 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831825 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831825 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831825 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831825 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831825 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831826 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831826 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831826 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831826 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831826 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831826 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831826 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831826 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831826 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831826 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831826 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831826 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831826 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831826 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831827 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831827 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831827 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831827 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831827 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831827 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[15\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[15\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831827 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831827 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831827 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831827 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831827 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831827 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831827 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831827 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831827 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831828 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831828 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831828 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831828 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831828 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831828 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831828 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831828 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831828 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831828 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831828 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831828 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831828 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831828 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831828 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831829 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831829 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831829 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831829 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831829 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831829 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831829 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831829 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[14\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[14\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831829 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831829 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831829 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831829 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831829 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831830 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831830 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831830 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831830 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831830 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831830 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831830 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831830 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831830 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831830 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831830 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831830 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831830 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831831 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831831 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831831 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831831 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831831 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831831 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831831 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831831 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831831 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831831 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831831 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831831 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831831 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831831 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[13\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[13\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831832 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831832 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831832 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831832 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831832 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831832 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831832 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831832 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831832 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831832 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831832 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831832 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831832 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831832 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831833 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831833 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831833 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831833 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831833 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831833 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831833 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831833 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831833 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831833 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831833 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831833 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831833 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831833 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831834 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831834 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831834 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831834 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[12\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[12\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831834 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831834 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831834 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831834 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831834 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831834 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831834 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831835 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831835 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831835 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831835 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831835 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831835 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831835 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831835 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831835 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831835 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831835 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831835 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831835 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831835 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831835 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831836 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831836 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831836 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831836 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831836 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831836 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831836 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831836 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831836 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831836 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[11\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[11\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831836 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831836 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831836 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831836 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831837 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831837 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831837 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831837 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831837 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831837 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831837 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831837 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831837 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831837 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831837 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831837 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831837 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831838 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831838 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831838 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831838 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831838 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831838 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831838 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831838 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831838 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831838 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831838 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831838 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831838 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831839 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831839 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[10\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[10\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831839 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831839 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831839 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831839 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831839 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831839 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831839 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831839 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831839 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831839 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831839 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831840 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831840 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831840 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831840 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831840 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831840 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831840 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831840 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831840 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831840 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831840 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831840 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831840 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831840 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831841 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831841 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831841 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831841 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831841 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831841 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831841 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[9\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[9\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831841 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831841 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831841 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831841 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831841 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831841 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831841 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831842 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831842 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831842 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831842 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831842 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831842 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831842 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831842 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831842 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831842 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831842 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831842 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831842 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831842 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831843 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831843 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831843 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831843 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831843 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831843 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831843 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831843 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831843 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831843 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831843 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[8\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[8\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831843 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831843 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831843 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831844 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831844 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831844 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831844 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831844 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831844 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831844 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831844 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831844 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831844 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831844 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831844 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831844 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831844 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831845 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831845 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831845 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831845 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831845 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831845 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831845 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831845 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831845 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831845 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831845 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831845 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831845 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831845 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831846 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[7\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[7\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831846 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831846 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831846 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831846 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831846 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831846 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831846 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831846 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831846 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831846 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831846 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831846 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831847 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831847 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831847 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831847 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831847 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831847 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831847 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831847 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831847 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831847 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831847 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831847 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831848 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831848 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831848 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831848 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831848 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831848 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831848 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831848 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[6\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[6\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831848 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831848 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831848 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831848 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831848 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831848 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831849 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831849 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831849 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831849 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831849 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831849 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831849 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831849 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831849 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831849 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831849 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831849 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831849 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831849 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831850 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831850 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831850 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831850 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831850 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831850 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831850 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831850 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831850 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831850 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831850 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831850 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[5\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[5\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831850 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831851 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831851 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831851 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831851 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831851 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831851 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831851 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831851 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831851 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831851 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831851 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831851 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831851 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831851 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831852 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831852 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831852 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831852 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831852 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831852 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831852 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831852 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831852 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831852 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831852 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831852 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831852 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831852 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831853 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831853 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831853 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[4\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[4\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831853 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831853 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831853 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831853 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831853 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831853 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831853 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831853 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831853 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831853 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831854 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831854 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831854 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831854 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831854 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831854 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831854 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831855 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831855 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831855 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831855 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831855 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831855 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831855 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831855 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831855 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831855 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831855 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831855 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831855 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831855 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831856 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[3\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[3\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831856 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831856 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831856 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831856 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831856 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831856 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831856 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831856 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831856 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831856 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831856 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831856 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831857 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831857 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831857 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831857 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831857 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831857 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831857 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831857 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831857 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831857 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831857 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831857 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831857 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831858 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831858 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831858 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831858 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831858 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831858 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831858 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[2\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[2\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831858 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831858 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831858 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831858 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831858 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831858 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831859 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831859 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831859 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831859 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831859 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831859 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831859 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831859 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831859 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831859 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831859 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831859 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831859 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831859 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831860 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831860 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831860 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831860 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831860 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831860 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831860 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831860 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831860 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831860 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831860 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831860 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[1\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[1\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831860 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[0\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[0\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831861 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[1\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[1\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831861 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[2\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[2\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831861 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[3\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[3\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831861 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[4\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[4\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831861 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[5\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[5\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831861 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[6\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[6\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831861 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[7\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[7\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831861 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[8\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[8\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831861 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[9\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[9\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831861 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[10\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[10\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831861 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[11\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[11\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831861 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[12\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[12\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831861 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[13\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[13\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831861 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[14\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[14\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831862 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[15\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[15\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831862 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[16\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[16\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831862 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[17\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[17\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831862 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[18\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[18\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831862 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[19\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[19\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831862 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[20\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[20\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831862 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[21\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[21\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831862 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[22\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[22\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831862 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[23\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[23\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831862 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[24\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[24\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831863 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[25\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[25\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831863 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[26\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[26\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831863 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[27\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[27\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831863 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[28\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[28\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831863 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[29\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[29\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831863 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[30\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[30\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831863 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1_mem\[0\]\[0\]\[31\] L1_cache.v(55) " "Inferred latch for \"L1_mem\[0\]\[0\]\[31\]\" at L1_cache.v(55)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831863 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[1\]\[15\] L1_cache.v(50) " "Inferred latch for \"LRU\[1\]\[15\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831863 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[1\]\[14\] L1_cache.v(50) " "Inferred latch for \"LRU\[1\]\[14\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831863 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[1\]\[13\] L1_cache.v(50) " "Inferred latch for \"LRU\[1\]\[13\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831863 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[1\]\[12\] L1_cache.v(50) " "Inferred latch for \"LRU\[1\]\[12\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831863 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[1\]\[11\] L1_cache.v(50) " "Inferred latch for \"LRU\[1\]\[11\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831863 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[1\]\[10\] L1_cache.v(50) " "Inferred latch for \"LRU\[1\]\[10\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831863 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[1\]\[9\] L1_cache.v(50) " "Inferred latch for \"LRU\[1\]\[9\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[1\]\[8\] L1_cache.v(50) " "Inferred latch for \"LRU\[1\]\[8\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[1\]\[7\] L1_cache.v(50) " "Inferred latch for \"LRU\[1\]\[7\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[1\]\[6\] L1_cache.v(50) " "Inferred latch for \"LRU\[1\]\[6\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[1\]\[5\] L1_cache.v(50) " "Inferred latch for \"LRU\[1\]\[5\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[1\]\[4\] L1_cache.v(50) " "Inferred latch for \"LRU\[1\]\[4\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[1\]\[3\] L1_cache.v(50) " "Inferred latch for \"LRU\[1\]\[3\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[1\]\[2\] L1_cache.v(50) " "Inferred latch for \"LRU\[1\]\[2\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[1\]\[1\] L1_cache.v(50) " "Inferred latch for \"LRU\[1\]\[1\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[1\]\[0\] L1_cache.v(50) " "Inferred latch for \"LRU\[1\]\[0\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[0\]\[15\] L1_cache.v(50) " "Inferred latch for \"LRU\[0\]\[15\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[0\]\[14\] L1_cache.v(50) " "Inferred latch for \"LRU\[0\]\[14\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[0\]\[13\] L1_cache.v(50) " "Inferred latch for \"LRU\[0\]\[13\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[0\]\[12\] L1_cache.v(50) " "Inferred latch for \"LRU\[0\]\[12\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[0\]\[11\] L1_cache.v(50) " "Inferred latch for \"LRU\[0\]\[11\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[0\]\[10\] L1_cache.v(50) " "Inferred latch for \"LRU\[0\]\[10\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[0\]\[9\] L1_cache.v(50) " "Inferred latch for \"LRU\[0\]\[9\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[0\]\[8\] L1_cache.v(50) " "Inferred latch for \"LRU\[0\]\[8\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831864 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[0\]\[7\] L1_cache.v(50) " "Inferred latch for \"LRU\[0\]\[7\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831865 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[0\]\[6\] L1_cache.v(50) " "Inferred latch for \"LRU\[0\]\[6\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831865 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[0\]\[5\] L1_cache.v(50) " "Inferred latch for \"LRU\[0\]\[5\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831865 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[0\]\[4\] L1_cache.v(50) " "Inferred latch for \"LRU\[0\]\[4\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831865 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[0\]\[3\] L1_cache.v(50) " "Inferred latch for \"LRU\[0\]\[3\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831865 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[0\]\[2\] L1_cache.v(50) " "Inferred latch for \"LRU\[0\]\[2\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831865 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[0\]\[1\] L1_cache.v(50) " "Inferred latch for \"LRU\[0\]\[1\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831865 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LRU\[0\]\[0\] L1_cache.v(50) " "Inferred latch for \"LRU\[0\]\[0\]\" at L1_cache.v(50)" {  } { { "L1_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L1_cache.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1723098831865 "|cache_controller|L1_cache:L1_instance"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "L1_mem " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"L1_mem\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1723098831899 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "L1tag " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"L1tag\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1723098831899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L2_cache L2_cache:L2_instance " "Elaborating entity \"L2_cache\" for hierarchy \"L2_cache:L2_instance\"" {  } { { "cache_controller.v" "L2_instance" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1723098831929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LRU L2_cache.v(33) " "Verilog HDL or VHDL warning at L2_cache.v(33): object \"LRU\" assigned a value but never read" {  } { { "L2_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L2_cache.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1723098831934 "|cache_controller|L2_cache:L2_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "100 25 L2_cache.v(35) " "Verilog HDL assignment warning at L2_cache.v(35): truncated value with size 100 to match size of target (25)" {  } { { "L2_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L2_cache.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1723098831935 "|cache_controller|L2_cache:L2_instance"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "L2tag L2_cache.v(65) " "Verilog HDL warning at L2_cache.v(65): initial value for variable L2tag should be constant" {  } { { "L2_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L2_cache.v" 65 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1723098831969 "|cache_controller|L2_cache:L2_instance"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "L2_mem L2_cache.v(65) " "Verilog HDL warning at L2_cache.v(65): initial value for variable L2_mem should be constant" {  } { { "L2_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L2_cache.v" 65 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1723098831969 "|cache_controller|L2_cache:L2_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "L2_mem 0 L2_cache.v(29) " "Net \"L2_mem\" at L2_cache.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "L2_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L2_cache.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1723098831973 "|cache_controller|L2_cache:L2_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_LRU L2_cache.v(14) " "Output port \"out_LRU\" at L2_cache.v(14) has no driver" {  } { { "L2_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L2_cache.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1723098831976 "|cache_controller|L2_cache:L2_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_dirty L2_cache.v(16) " "Output port \"out_dirty\" at L2_cache.v(16) has no driver" {  } { { "L2_cache.v" "" { Text "D:/Software projects/Quartus/cache_controller_v2/L2_cache.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1723098831976 "|cache_controller|L2_cache:L2_instance"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "L2_mem " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"L2_mem\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1723098831980 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "L2tag " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"L2tag\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1723098831980 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "LRU " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"LRU\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1723098831980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_mem main_mem:main_mem_instance " "Elaborating entity \"main_mem\" for hierarchy \"main_mem:main_mem_instance\"" {  } { { "cache_controller.v" "main_mem_instance" { Text "D:/Software projects/Quartus/cache_controller_v2/cache_controller.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1723098831988 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1723098832410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Software projects/Quartus/cache_controller_v2/output_files/cache_controller.map.smsg " "Generated suppressed messages file D:/Software projects/Quartus/cache_controller_v2/output_files/cache_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1723098832552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723098832569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 08 12:03:52 2024 " "Processing ended: Thu Aug 08 12:03:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723098832569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723098832569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723098832569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1723098832569 ""}
