-- Copyright (C) 2016  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- ***************************************************************************
-- This file contains a Vhdl test bench template that is freely editable to   
-- suit user's needs .Comments are provided in each section to help the user  
-- fill out necessary details.                                                
-- ***************************************************************************
-- Generated on "01/15/2017 22:41:43"
                                                            
-- Vhdl Test Bench template for design  :  epq
-- 
-- Simulation tool : ModelSim-Altera (VHDL)
-- 

LIBRARY ieee;                                               
USE ieee.std_logic_1164.all;                                

ENTITY epq_vhd_tst IS
END epq_vhd_tst;
ARCHITECTURE epq_arch OF epq_vhd_tst IS
-- constants                                                 
-- signals                                                   
SIGNAL AS_D : STD_LOGIC;
SIGNAL clk : STD_LOGIC;
SIGNAL data_debug : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL dclk_debug : STD_LOGIC;
SIGNAL iclk_debug : STD_LOGIC;
SIGNAL Jabs_D : STD_LOGIC;
SIGNAL Jrel_D : STD_LOGIC;
SIGNAL pc_debug : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL pcclk_debug : STD_LOGIC;
COMPONENT epq
	PORT (
	AS_D : IN STD_LOGIC;
	clk : IN STD_LOGIC;
	data_debug : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
	dclk_debug : OUT STD_LOGIC;
	iclk_debug : OUT STD_LOGIC;
	Jabs_D : IN STD_LOGIC;
	Jrel_D : IN STD_LOGIC;
	pc_debug : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
	pcclk_debug : OUT STD_LOGIC
	);
END COMPONENT;
BEGIN
	i1 : epq
	PORT MAP (
-- list connections between master ports and signals
	AS_D => AS_D,
	clk => clk,
	data_debug => data_debug,
	dclk_debug => dclk_debug,
	iclk_debug => iclk_debug,
	Jabs_D => Jabs_D,
	Jrel_D => Jrel_D,
	pc_debug => pc_debug,
	pcclk_debug => pcclk_debug
	);
init : PROCESS                                               
-- variable declarations                                     
BEGIN                                                        
        -- code that executes only once                      
WAIT;                                                       
END PROCESS init;                                           
always : PROCESS                                              
-- optional sensitivity list                                  
-- (        )                                                 
-- variable declarations                                      
BEGIN                                                         
        -- code executes for every event on sensitivity list  
WAIT;                                                        
END PROCESS always;                                          
END epq_arch;
