Fitter report for sno_16MHz
Sat Apr  6 00:56:45 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing Summary
 42. Estimated Delay Added for Hold Timing Details
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Apr  6 00:56:45 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; sno_16MHz                                   ;
; Top-level Entity Name              ; xlr8_alorium_top                            ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M16SAU169C8G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 8,457 / 15,840 ( 53 % )                     ;
;     Total combinational functions  ; 7,272 / 15,840 ( 46 % )                     ;
;     Dedicated logic registers      ; 4,152 / 15,840 ( 26 % )                     ;
; Total registers                    ; 4152                                        ;
; Total pins                         ; 59 / 130 ( 45 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 421,632 / 562,176 ( 75 % )                  ;
; Embedded Multiplier 9-bit elements ; 4 / 90 ( 4 % )                              ;
; Total PLLs                         ; 1 / 1 ( 100 % )                             ;
; UFM blocks                         ; 1 / 1 ( 100 % )                             ;
; ADC blocks                         ; 1 / 1 ( 100 % )                             ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M16SAU169C8G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                            ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|dataa[8] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAA            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|datab[8] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ; DATAB            ;                       ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                     ;
+--------------+------------------+--------------+---------------+-----------------------+----------------+
; Name         ; Ignored Entity   ; Ignored From ; Ignored To    ; Ignored Value         ; Ignored Source ;
+--------------+------------------+--------------+---------------+-----------------------+----------------+
; Location     ;                  ;              ; JT1           ; PIN_G2                ; QSF Assignment ;
; Location     ;                  ;              ; JT3           ; PIN_F6                ; QSF Assignment ;
; Location     ;                  ;              ; JT5           ; PIN_G1                ; QSF Assignment ;
; Location     ;                  ;              ; JT6           ; PIN_L4                ; QSF Assignment ;
; Location     ;                  ;              ; JT7           ; PIN_L5                ; QSF Assignment ;
; Location     ;                  ;              ; JT9           ; PIN_F5                ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; JT1           ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; JT3           ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; JT5           ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; JT6           ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; JT7           ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; RESET_N       ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portb_pads[0] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portb_pads[1] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portb_pads[2] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portb_pads[3] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portb_pads[4] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portb_pads[5] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portc_pads[0] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portc_pads[1] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portc_pads[2] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portc_pads[3] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portc_pads[4] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portc_pads[5] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portd_pads[0] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portd_pads[1] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portd_pads[2] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portd_pads[3] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portd_pads[4] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portd_pads[5] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portd_pads[6] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; xlr8_alorium_top ;              ; portd_pads[7] ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
+--------------+------------------+--------------+---------------+-----------------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 11805 ) ; 0.00 % ( 0 / 11805 )       ; 0.00 % ( 0 / 11805 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 11805 ) ; 0.00 % ( 0 / 11805 )       ; 0.00 % ( 0 / 11805 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                 ;
+------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------+
; Partition Name                           ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                 ;
+------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------+
; Top                                      ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                          ;
; sld_hub:auto_hub                         ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                         ;
; sld_signaltap:auto_signaltap_0           ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0           ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; xlr8_atmega328clone:uc_top_wrp_vlog_inst ;
; hard_block:auto_generated_inst           ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst           ;
+------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                               ;
+------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                           ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                      ; 0.00 % ( 0 / 9729 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                         ; 0.00 % ( 0 / 218 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0           ; 0.00 % ( 0 / 1831 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst           ; 0.00 % ( 0 / 27 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/msapper/preston/SoC/XLR8Build/extras/quartus/output_files/sno_16MHz.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 8,457 / 15,840 ( 53 % )    ;
;     -- Combinational with no register       ; 4305                       ;
;     -- Register only                        ; 1185                       ;
;     -- Combinational with a register        ; 2967                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 4167                       ;
;     -- 3 input functions                    ; 1876                       ;
;     -- <=2 input functions                  ; 1229                       ;
;     -- Register only                        ; 1185                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 6702                       ;
;     -- arithmetic mode                      ; 570                        ;
;                                             ;                            ;
; Total registers*                            ; 4,152 / 16,445 ( 25 % )    ;
;     -- Dedicated logic registers            ; 4,152 / 15,840 ( 26 % )    ;
;     -- I/O registers                        ; 0 / 605 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 675 / 990 ( 68 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 59 / 130 ( 45 % )          ;
;     -- Clock pins                           ; 6 / 7 ( 86 % )             ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; M9Ks                                        ; 54 / 61 ( 89 % )           ;
; UFM blocks                                  ; 1 / 1 ( 100 % )            ;
; ADC blocks                                  ; 1 / 1 ( 100 % )            ;
; Total block memory bits                     ; 421,632 / 562,176 ( 75 % ) ;
; Total block memory implementation bits      ; 497,664 / 562,176 ( 89 % ) ;
; Embedded Multiplier 9-bit elements          ; 4 / 90 ( 4 % )             ;
; PLLs                                        ; 1 / 1 ( 100 % )            ;
; Global signals                              ; 14                         ;
;     -- Global clocks                        ; 14 / 20 ( 70 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 1 / 1 ( 100 % )            ;
; Oscillator blocks                           ; 1 / 1 ( 100 % )            ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 14.6% / 13.8% / 15.7%      ;
; Peak interconnect usage (total/H/V)         ; 26.3% / 24.8% / 30.0%      ;
; Maximum fan-out                             ; 3505                       ;
; Highest non-global fan-out                  ; 232                        ;
; Total fan-out                               ; 41103                      ;
; Average fan-out                             ; 3.28                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                                  ;
+-------------------------------------------------+-----------------------+-----------------------+--------------------------------+------------------------------------------+--------------------------------+
; Statistic                                       ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst ; hard_block:auto_generated_inst ;
+-------------------------------------------------+-----------------------+-----------------------+--------------------------------+------------------------------------------+--------------------------------+
; Difficulty Clustering Region                    ; Low                   ; Low                   ; Low                            ; Low                                      ; Low                            ;
;                                                 ;                       ;                       ;                                ;                                          ;                                ;
; Total logic elements                            ; 6984 / 15840 ( 44 % ) ; 151 / 15840 ( < 1 % ) ; 1322 / 15840 ( 8 % )           ; 0 / 15840 ( 0 % )                        ; 0 / 15840 ( 0 % )              ;
;     -- Combinational with no register           ; 4102                  ; 60                    ; 143                            ; 0                                        ; 0                              ;
;     -- Register only                            ; 423                   ; 24                    ; 738                            ; 0                                        ; 0                              ;
;     -- Combinational with a register            ; 2459                  ; 67                    ; 441                            ; 0                                        ; 0                              ;
;                                                 ;                       ;                       ;                                ;                                          ;                                ;
; Logic element usage by number of LUT inputs     ;                       ;                       ;                                ;                                          ;                                ;
;     -- 4 input functions                        ; 3850                  ; 55                    ; 262                            ; 0                                        ; 0                              ;
;     -- 3 input functions                        ; 1661                  ; 36                    ; 179                            ; 0                                        ; 0                              ;
;     -- <=2 input functions                      ; 1050                  ; 36                    ; 143                            ; 0                                        ; 0                              ;
;     -- Register only                            ; 423                   ; 24                    ; 738                            ; 0                                        ; 0                              ;
;                                                 ;                       ;                       ;                                ;                                          ;                                ;
; Logic elements by mode                          ;                       ;                       ;                                ;                                          ;                                ;
;     -- normal mode                              ; 6084                  ; 119                   ; 499                            ; 0                                        ; 0                              ;
;     -- arithmetic mode                          ; 477                   ; 8                     ; 85                             ; 0                                        ; 0                              ;
;                                                 ;                       ;                       ;                                ;                                          ;                                ;
; Total registers                                 ; 2882                  ; 91                    ; 1179                           ; 0                                        ; 0                              ;
;     -- Dedicated logic registers                ; 2882 / 15840 ( 18 % ) ; 91 / 15840 ( < 1 % )  ; 1179 / 15840 ( 7 % )           ; 0 / 15840 ( 0 % )                        ; 0 / 15840 ( 0 % )              ;
;     -- I/O registers                            ; 0                     ; 0                     ; 0                              ; 0                                        ; 0                              ;
;                                                 ;                       ;                       ;                                ;                                          ;                                ;
; Total LABs:  partially or completely used       ; 554 / 990 ( 56 % )    ; 15 / 990 ( 2 % )      ; 115 / 990 ( 12 % )             ; 0 / 990 ( 0 % )                          ; 0 / 990 ( 0 % )                ;
;                                                 ;                       ;                       ;                                ;                                          ;                                ;
; Virtual pins                                    ; 0                     ; 0                     ; 0                              ; 0                                        ; 0                              ;
; I/O pins                                        ; 59                    ; 0                     ; 0                              ; 0                                        ; 0                              ;
; Embedded Multiplier 9-bit elements              ; 4 / 90 ( 4 % )        ; 0 / 90 ( 0 % )        ; 0 / 90 ( 0 % )                 ; 0 / 90 ( 0 % )                           ; 0 / 90 ( 0 % )                 ;
; Total memory bits                               ; 280320                ; 0                     ; 141312                         ; 0                                        ; 0                              ;
; Total RAM block bits                            ; 331776                ; 0                     ; 165888                         ; 0                                        ; 0                              ;
; JTAG                                            ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )                  ;
; PLL                                             ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                            ; 1 / 1 ( 100 % )                ;
; M9K                                             ; 36 / 61 ( 59 % )      ; 0 / 61 ( 0 % )        ; 18 / 61 ( 29 % )               ; 0 / 61 ( 0 % )                           ; 0 / 61 ( 0 % )                 ;
; Remote update block                             ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )                  ;
; Clock control block                             ; 13 / 24 ( 54 % )      ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 0 / 24 ( 0 % )                           ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                               ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )                  ;
; Oscillator block                                ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )                  ;
; Chip ID block                                   ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                     ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )                  ;
;                                                 ;                       ;                       ;                                ;                                          ;                                ;
; Connections                                     ;                       ;                       ;                                ;                                          ;                                ;
;     -- Input Connections                        ; 59                    ; 134                   ; 1547                           ; 0                                        ; 1                              ;
;     -- Registered Input Connections             ; 0                     ; 101                   ; 1256                           ; 0                                        ; 0                              ;
;     -- Output Connections                       ; 1536                  ; 167                   ; 34                             ; 0                                        ; 4                              ;
;     -- Registered Output Connections            ; 130                   ; 167                   ; 0                              ; 0                                        ; 0                              ;
;                                                 ;                       ;                       ;                                ;                                          ;                                ;
; Internal Connections                            ;                       ;                       ;                                ;                                          ;                                ;
;     -- Total Connections                        ; 35762                 ; 878                   ; 6336                           ; 0                                        ; 19                             ;
;     -- Registered Connections                   ; 10034                 ; 629                   ; 3564                           ; 0                                        ; 0                              ;
;                                                 ;                       ;                       ;                                ;                                          ;                                ;
; External Connections                            ;                       ;                       ;                                ;                                          ;                                ;
;     -- Top                                      ; 108                   ; 123                   ; 1359                           ; 0                                        ; 5                              ;
;     -- sld_hub:auto_hub                         ; 123                   ; 20                    ; 158                            ; 0                                        ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0           ; 1359                  ; 158                   ; 64                             ; 0                                        ; 0                              ;
;     -- xlr8_atmega328clone:uc_top_wrp_vlog_inst ; 0                     ; 0                     ; 0                              ; 0                                        ; 0                              ;
;     -- hard_block:auto_generated_inst           ; 5                     ; 0                     ; 0                              ; 0                                        ; 0                              ;
;                                                 ;                       ;                       ;                                ;                                          ;                                ;
; Partition Interface                             ;                       ;                       ;                                ;                                          ;                                ;
;     -- Input Ports                              ; 5                     ; 45                    ; 276                            ; 0                                        ; 1                              ;
;     -- Output Ports                             ; 74                    ; 62                    ; 153                            ; 0                                        ; 2                              ;
;     -- Bidir Ports                              ; 54                    ; 0                     ; 0                              ; 0                                        ; 0                              ;
;                                                 ;                       ;                       ;                                ;                                          ;                                ;
; Registered Ports                                ;                       ;                       ;                                ;                                          ;                                ;
;     -- Registered Input Ports                   ; 0                     ; 4                     ; 52                             ; 0                                        ; 0                              ;
;     -- Registered Output Ports                  ; 0                     ; 29                    ; 139                            ; 0                                        ; 0                              ;
;                                                 ;                       ;                       ;                                ;                                          ;                                ;
; Port Connectivity                               ;                       ;                       ;                                ;                                          ;                                ;
;     -- Input Ports driven by GND                ; 0                     ; 0                     ; 17                             ; 0                                        ; 0                              ;
;     -- Output Ports driven by GND               ; 0                     ; 28                    ; 2                              ; 0                                        ; 0                              ;
;     -- Input Ports driven by VCC                ; 0                     ; 0                     ; 15                             ; 0                                        ; 0                              ;
;     -- Output Ports driven by VCC               ; 0                     ; 0                     ; 1                              ; 0                                        ; 0                              ;
;     -- Input Ports with no Source               ; 0                     ; 25                    ; 73                             ; 0                                        ; 0                              ;
;     -- Output Ports with no Source              ; 0                     ; 0                     ; 0                              ; 0                                        ; 0                              ;
;     -- Input Ports with no Fanout               ; 0                     ; 30                    ; 87                             ; 0                                        ; 0                              ;
;     -- Output Ports with no Fanout              ; 0                     ; 29                    ; 141                            ; 0                                        ; 0                              ;
+-------------------------------------------------+-----------------------+-----------------------+--------------------------------+------------------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Clock   ; H6    ; 2        ; 0            ; 9            ; 21           ; 3520                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; RESET_N ; B9    ; 8        ; 19           ; 17           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ANA_UP     ; E12   ; 6        ; 50           ; 16           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; I2C_ENABLE ; A3    ; 8        ; 12           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIN13LED   ; K10   ; 5        ; 50           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                               ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------+
; A0           ; K1    ; 2        ; 0            ; 3            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[0] (inverted) ;
; A1           ; K2    ; 2        ; 0            ; 3            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[1] (inverted) ;
; A2           ; H5    ; 2        ; 0            ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[2] (inverted) ;
; A3           ; M1    ; 2        ; 0            ; 8            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[3] (inverted) ;
; A4           ; M2    ; 2        ; 0            ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[4] (inverted) ;
; A5           ; H2    ; 1B       ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[5] (inverted) ;
; D0           ; G10   ; 6        ; 50           ; 14           ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[0] (inverted) ;
; D1           ; F13   ; 6        ; 50           ; 15           ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[1] (inverted) ;
; D10          ; A2    ; 8        ; 8            ; 17           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; D11          ; B2    ; 8        ; 8            ; 17           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; D12          ; B3    ; 8        ; 10           ; 17           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; D13          ; B4    ; 8        ; 10           ; 17           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; D2           ; E13   ; 6        ; 50           ; 15           ; 14           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; D22          ; M11   ; 3        ; 21           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_a_inst|ddrx[0] (inverted)                                          ;
; D23          ; L10   ; 3        ; 24           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_a_inst|ddrx[1] (inverted)                                          ;
; D24          ; M7    ; 3        ; 8            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_a_inst|ddrx[2] (inverted)                                          ;
; D25          ; K5    ; 3        ; 6            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_a_inst|ddrx[3] (inverted)                                          ;
; D26          ; N5    ; 3        ; 6            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_a_inst|ddrx[4] (inverted)                                          ;
; D27          ; N4    ; 3        ; 6            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_a_inst|ddrx[5] (inverted)                                          ;
; D28          ; M12   ; 3        ; 19           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_e_inst|ddrx[0] (inverted)                                          ;
; D29          ; M10   ; 3        ; 24           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_e_inst|ddrx[1] (inverted)                                          ;
; D3           ; F12   ; 6        ; 50           ; 16           ; 21           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[3] (inverted) ;
; D30          ; K6    ; 3        ; 14           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_e_inst|ddrx[2] (inverted)                                          ;
; D31          ; J5    ; 3        ; 6            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_e_inst|ddrx[3] (inverted)                                          ;
; D32          ; M4    ; 3        ; 3            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_e_inst|ddrx[4] (inverted)                                          ;
; D33          ; N8    ; 3        ; 8            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_e_inst|ddrx[5] (inverted)                                          ;
; D34          ; M13   ; 3        ; 19           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_g_inst|ddrx[0] (inverted)                                          ;
; D35          ; L11   ; 3        ; 21           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_g_inst|ddrx[1] (inverted)                                          ;
; D36          ; J6    ; 3        ; 14           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_g_inst|ddrx[2] (inverted)                                          ;
; D37          ; N6    ; 3        ; 8            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_g_inst|ddrx[3] (inverted)                                          ;
; D38          ; M5    ; 3        ; 3            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_g_inst|ddrx[4] (inverted)                                          ;
; D39          ; N7    ; 3        ; 8            ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; avr_port:pport_g_inst|ddrx[5] (inverted)                                          ;
; D4           ; B12   ; 6        ; 50           ; 22           ; 7            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[4] (inverted) ;
; D5           ; B11   ; 6        ; 50           ; 22           ; 0            ; 7                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; D6           ; C12   ; 6        ; 50           ; 24           ; 21           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; D7           ; C11   ; 6        ; 50           ; 24           ; 14           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; D8           ; B13   ; 6        ; 50           ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; D9           ; A12   ; 6        ; 50           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; DIG_IO_OE[0] ; H10   ; 5        ; 50           ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                                 ;
; DIG_IO_OE[1] ; G5    ; 2        ; 0            ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                                 ;
; DIG_IO_OE[2] ; K8    ; 3        ; 24           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                                 ;
; DIG_IO_OE[3] ; D12   ; 6        ; 50           ; 26           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                                 ;
; DIG_IO_OE[4] ; L3    ; 2        ; 0            ; 3            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                                 ;
; DIG_IO_OE[5] ; G13   ; 5        ; 50           ; 11           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                                 ;
; RX           ; N3    ; 2        ; 0            ; 7            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
; SCL          ; H3    ; 1B       ; 0            ; 11           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_iomux328:iomux328_inst|SCL~1 (inverted)                                      ;
; SDA          ; H4    ; 2        ; 0            ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; xlr8_iomux328:iomux328_inst|SDA~1 (inverted)                                      ;
; SOIC1        ; G4    ; 1B       ; 0            ; 12           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                                 ;
; SOIC2        ; D13   ; 6        ; 50           ; 21           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                                 ;
; SOIC3        ; N9    ; 3        ; 19           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                                 ;
; SOIC5        ; A9    ; 8        ; 19           ; 17           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                                 ;
; SOIC6        ; L12   ; 5        ; 50           ; 2            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                                 ;
; SOIC7        ; A4    ; 8        ; 12           ; 17           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3 V Schmitt Trigger ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; -                                                                                 ;
; TX           ; N2    ; 2        ; 0            ; 7            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL           ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; E5       ; JTAGEN                                             ; Reserved as secondary function ; ~ALTERA_JTAGEN~     ; Dual Purpose Pin ;
; G1       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Use as regular IO              ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Use as regular IO              ; altera_reserved_tck ; Dual Purpose Pin ;
; F5       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Use as regular IO              ; altera_reserved_tdi ; Dual Purpose Pin ;
; F6       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Use as regular IO              ; altera_reserved_tdo ; Dual Purpose Pin ;
; B9       ; DIFFIO_RX_T28n, DIFFOUT_T28n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; RESET_N             ; Dual Purpose Pin ;
; D7       ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; E7       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; C4       ; DIFFIO_RX_T36p, DIFFOUT_T36p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; C5       ; DIFFIO_RX_T36n, DIFFOUT_T36n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 8 / 8 ( 100 % )  ; 3.3V          ; --           ;
; 1B       ; 8 / 10 ( 80 % )  ; 3.3V          ; --           ;
; 2        ; 11 / 16 ( 69 % ) ; 3.3V          ; --           ;
; 3        ; 20 / 30 ( 67 % ) ; 3.3V          ; --           ;
; 5        ; 4 / 16 ( 25 % )  ; 3.3V          ; --           ;
; 6        ; 13 / 22 ( 59 % ) ; 3.3V          ; --           ;
; 8        ; 12 / 28 ( 43 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                              ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; A2       ; 316        ; 8        ; D10                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 307        ; 8        ; I2C_ENABLE                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 305        ; 8        ; SOIC7                                ; bidir  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 313        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A6       ; 303        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A7       ; 301        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A8       ; 289        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A9       ; 291        ; 8        ; SOIC5                                ; bidir  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 293        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A11      ; 295        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; A12      ; 227        ; 6        ; D9                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; A13      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B1       ; 10         ; 1A       ; ~ALTERA_ADC1IN6~                     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; B2       ; 318        ; 8        ; D11                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B3       ; 309        ; 8        ; D12                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 311        ; 8        ; D13                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 306        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B6       ; 304        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B7       ; 299        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; B8       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B9       ; 294        ; 8        ; RESET_N                              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 292        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B11      ; 223        ; 6        ; D5                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; B12      ; 221        ; 6        ; D4                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; B13      ; 225        ; 6        ; D8                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 8          ; 1A       ; ~ALTERA_ADC1IN5~                     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; C2       ; 2          ; 1A       ; ~ALTERA_ADC1IN2~                     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; C3       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; C4       ; 312        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 314        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; C6       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C8       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C9       ; 290        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; C10      ; 288        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; C11      ; 226        ; 6        ; D7                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C12      ; 224        ; 6        ; D6                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C13      ; 219        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 0          ; 1A       ; ~ALTERA_ADC1IN1~                     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; D2       ;            ;          ; ANAIN1                               ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; ADC_VREF                             ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA3                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; D6       ; 310        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; D7       ; 300        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 296        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; D9       ; 230        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D10      ;            ; --       ; VCCA2                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D11      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D12      ; 232        ; 6        ; DIG_IO_OE[3]                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; D13      ; 217        ; 6        ; SOIC2                                ; bidir  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 14         ; 1A       ; ~ALTERA_ADC1IN8~                     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; REFGND                               ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; E3       ; 4          ; 1A       ; ~ALTERA_ADC1IN3~                     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 6          ; 1A       ; ~ALTERA_ADC1IN4~                     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; E5       ; 18         ; 1B       ; ~ALTERA_JTAGEN~ / RESERVED_INPUT     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; E6       ; 308        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; E7       ; 302        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 298        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; E9       ; 222        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E10      ; 228        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; E12      ; 202        ; 6        ; ANA_UP                               ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; E13      ; 198        ; 6        ; D2                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1A       ; ~ALTERA_ADC1IN7~                     ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; F2       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; F4       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 24         ; 1B       ; altera_reserved_tdi                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; F6       ; 26         ; 1B       ; altera_reserved_tdo                  ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; F7       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; F8       ; 220        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F9       ; 216        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F10      ; 218        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F11      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; F12      ; 200        ; 6        ; D3                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F13      ; 196        ; 6        ; D1                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 20         ; 1B       ; altera_reserved_tms                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 22         ; 1B       ; altera_reserved_tck                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; G4       ; 30         ; 1B       ; SOIC1                                ; bidir  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; G5       ; 40         ; 2        ; DIG_IO_OE[1]                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; G6       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; G8       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G9       ; 192        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G10      ; 194        ; 6        ; D0                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G11      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; G12      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G13      ; 185        ; 5        ; DIG_IO_OE[5]                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; H2       ; 32         ; 1B       ; A5                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ; 34         ; 1B       ; SCL                                  ; bidir  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H4       ; 46         ; 2        ; SDA                                  ; bidir  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H5       ; 44         ; 2        ; A2                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 42         ; 2        ; Clock                                ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; H8       ; 186        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H9       ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H10      ; 182        ; 5        ; DIG_IO_OE[0]                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; H11      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; H13      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J3       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; J5       ; 74         ; 3        ; D31                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; J6       ; 92         ; 3        ; D36                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; J7       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J8       ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J9       ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 158        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J11      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; J12      ; 178        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 65         ; 2        ; A0                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 67         ; 2        ; A1                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA1                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K5       ; 72         ; 3        ; D25                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; K6       ; 94         ; 3        ; D30                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; K7       ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; K8       ; 110        ; 3        ; DIG_IO_OE[2]                         ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; N               ; no       ; Off          ;
; K9       ;            ; --       ; VCCA4                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K10      ; 156        ; 5        ; PIN13LED                             ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K11      ; 157        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 176        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K13      ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; L1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; L2       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 66         ; 2        ; DIG_IO_OE[4]                         ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L5       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L6       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; L7       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; L8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; L10      ; 114        ; 3        ; D23                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 106        ; 3        ; D35                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 159        ; 5        ; SOIC6                                ; bidir  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; L13      ; 177        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 45         ; 2        ; A3                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 47         ; 2        ; A4                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 69         ; 3        ; D32                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M5       ; 71         ; 3        ; D38                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M6       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; M7       ; 78         ; 3        ; D24                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M9       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M10      ; 112        ; 3        ; D29                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 104        ; 3        ; D22                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 102        ; 3        ; D28                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M13      ; 100        ; 3        ; D34                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N1       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; N2       ; 48         ; 2        ; TX                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 50         ; 2        ; RX                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 73         ; 3        ; D27                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N5       ; 75         ; 3        ; D26                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 76         ; 3        ; D37                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N7       ; 77         ; 3        ; D39                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N8       ; 79         ; 3        ; D33                                  ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 103        ; 3        ; SOIC3                                ; bidir  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; N10      ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N11      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; N12      ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                     ;
+-------------------------------+-------------------------------------------------------------------------------------------------+
; Name                          ; xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component|pll16_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------------------+
; SDC pin name                  ; clocks_inst|pll_inst|altpll_component|auto_generated|pll1                                       ;
; PLL mode                      ; No compensation                                                                                 ;
; Compensate clock              ; --                                                                                              ;
; Compensated input/output pins ; --                                                                                              ;
; Switchover type               ; --                                                                                              ;
; Input frequency 0             ; 16.0 MHz                                                                                        ;
; Input frequency 1             ; --                                                                                              ;
; Nominal PFD frequency         ; 16.0 MHz                                                                                        ;
; Nominal VCO frequency         ; 640.0 MHz                                                                                       ;
; VCO post scale K counter      ; 2                                                                                               ;
; VCO frequency control         ; Auto                                                                                            ;
; VCO phase shift step          ; 195 ps                                                                                          ;
; VCO multiply                  ; --                                                                                              ;
; VCO divide                    ; --                                                                                              ;
; Freq min lock                 ; 7.5 MHz                                                                                         ;
; Freq max lock                 ; 16.25 MHz                                                                                       ;
; M VCO Tap                     ; 0                                                                                               ;
; M Initial                     ; 1                                                                                               ;
; M value                       ; 40                                                                                              ;
; N value                       ; 1                                                                                               ;
; Charge pump current           ; setting 1                                                                                       ;
; Loop filter resistance        ; setting 20                                                                                      ;
; Loop filter capacitance       ; setting 0                                                                                       ;
; Bandwidth                     ; 450 kHz to 590 kHz                                                                              ;
; Bandwidth type                ; Medium                                                                                          ;
; Real time reconfigurable      ; Off                                                                                             ;
; Scan chain MIF file           ; --                                                                                              ;
; Preserve PLL counter order    ; Off                                                                                             ;
; PLL location                  ; PLL_1                                                                                           ;
; Inclk0 signal                 ; Clock                                                                                           ;
; Inclk1 signal                 ; --                                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                                   ;
; Inclk1 signal type            ; --                                                                                              ;
+-------------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+------------------------------------------------------------------+
; Name                                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                     ;
+-------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+------------------------------------------------------------------+
; xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component|pll16_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 8   ; 2.0 MHz          ; 0 (0 ps)    ; 0.14 (195 ps)    ; 50/50      ; C0      ; 320           ; 160/160 Even ; --            ; 1       ; 0       ; clocks_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+------------------------------------------------------------------+


+--------------------------------------------+
; I/O Assignment Warnings                    ;
+--------------+-----------------------------+
; Pin Name     ; Reason                      ;
+--------------+-----------------------------+
; PIN13LED     ; Missing drive strength      ;
; ANA_UP       ; Missing drive strength      ;
; I2C_ENABLE   ; Missing drive strength      ;
; SCL          ; Missing drive strength      ;
; SDA          ; Missing drive strength      ;
; D13          ; Missing drive strength      ;
; D12          ; Missing drive strength      ;
; D11          ; Missing drive strength      ;
; D10          ; Missing drive strength      ;
; D9           ; Missing drive strength      ;
; D8           ; Missing drive strength      ;
; D7           ; Missing drive strength      ;
; D6           ; Missing drive strength      ;
; D5           ; Missing drive strength      ;
; D4           ; Missing drive strength      ;
; D3           ; Missing drive strength      ;
; D2           ; Missing drive strength      ;
; D1           ; Missing drive strength      ;
; D0           ; Missing drive strength      ;
; RX           ; Missing drive strength      ;
; TX           ; Missing drive strength      ;
; D22          ; Missing drive strength      ;
; D23          ; Missing drive strength      ;
; D24          ; Missing drive strength      ;
; D25          ; Missing drive strength      ;
; D26          ; Missing drive strength      ;
; D27          ; Missing drive strength      ;
; D28          ; Missing drive strength      ;
; D29          ; Missing drive strength      ;
; D30          ; Missing drive strength      ;
; D31          ; Missing drive strength      ;
; D32          ; Missing drive strength      ;
; D33          ; Missing drive strength      ;
; D34          ; Missing drive strength      ;
; D35          ; Missing drive strength      ;
; D36          ; Missing drive strength      ;
; D37          ; Missing drive strength      ;
; D38          ; Missing drive strength      ;
; D39          ; Missing drive strength      ;
; A5           ; Missing drive strength      ;
; A4           ; Missing drive strength      ;
; A3           ; Missing drive strength      ;
; A2           ; Missing drive strength      ;
; A1           ; Missing drive strength      ;
; A0           ; Missing drive strength      ;
; DIG_IO_OE[0] ; Missing drive strength      ;
; DIG_IO_OE[1] ; Missing drive strength      ;
; DIG_IO_OE[2] ; Missing drive strength      ;
; DIG_IO_OE[3] ; Missing drive strength      ;
; DIG_IO_OE[4] ; Missing drive strength      ;
; DIG_IO_OE[5] ; Missing drive strength      ;
; SOIC7        ; Missing drive strength      ;
; SOIC6        ; Missing drive strength      ;
; SOIC5        ; Missing drive strength      ;
; SOIC3        ; Missing drive strength      ;
; SOIC2        ; Missing drive strength      ;
; SOIC1        ; Missing drive strength      ;
; ANA_UP       ; Missing location assignment ;
; I2C_ENABLE   ; Missing location assignment ;
; DIG_IO_OE[0] ; Missing location assignment ;
; DIG_IO_OE[1] ; Missing location assignment ;
; DIG_IO_OE[2] ; Missing location assignment ;
; DIG_IO_OE[3] ; Missing location assignment ;
; DIG_IO_OE[4] ; Missing location assignment ;
; DIG_IO_OE[5] ; Missing location assignment ;
; SOIC7        ; Missing location assignment ;
; SOIC6        ; Missing location assignment ;
; SOIC5        ; Missing location assignment ;
; SOIC3        ; Missing location assignment ;
; SOIC2        ; Missing location assignment ;
; SOIC1        ; Missing location assignment ;
+--------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |xlr8_alorium_top                                                                                                                       ; 8457 (39)   ; 4152 (0)                  ; 0 (0)         ; 421632      ; 54   ; 1          ; 4            ; 2       ; 1         ; 59   ; 0            ; 4305 (38)    ; 1185 (0)          ; 2967 (32)        ; 0          ; |xlr8_alorium_top                                                                                                                                                                                                                                                                                                                                                                                        ; xlr8_alorium_top                                     ; work         ;
;    |avr_port:pport_a_inst|                                                                                                              ; 38 (26)     ; 24 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 6 (0)             ; 18 (17)          ; 0          ; |xlr8_alorium_top|avr_port:pport_a_inst                                                                                                                                                                                                                                                                                                                                                                  ; avr_port                                             ; work         ;
;       |synch:Tn_sync[0]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_a_inst|synch:Tn_sync[0]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;       |synch:Tn_sync[1]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_a_inst|synch:Tn_sync[1]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;       |synch:Tn_sync[2]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_a_inst|synch:Tn_sync[2]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;       |synch:Tn_sync[3]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_a_inst|synch:Tn_sync[3]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;       |synch:Tn_sync[4]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_a_inst|synch:Tn_sync[4]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;       |synch:Tn_sync[5]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_a_inst|synch:Tn_sync[5]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;    |avr_port:pport_e_inst|                                                                                                              ; 39 (27)     ; 24 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 6 (0)             ; 18 (17)          ; 0          ; |xlr8_alorium_top|avr_port:pport_e_inst                                                                                                                                                                                                                                                                                                                                                                  ; avr_port                                             ; work         ;
;       |synch:Tn_sync[0]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_e_inst|synch:Tn_sync[0]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;       |synch:Tn_sync[1]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_e_inst|synch:Tn_sync[1]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;       |synch:Tn_sync[2]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_e_inst|synch:Tn_sync[2]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;       |synch:Tn_sync[3]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_e_inst|synch:Tn_sync[3]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;       |synch:Tn_sync[4]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_e_inst|synch:Tn_sync[4]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;       |synch:Tn_sync[5]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_e_inst|synch:Tn_sync[5]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;    |avr_port:pport_g_inst|                                                                                                              ; 40 (28)     ; 24 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 6 (0)             ; 18 (17)          ; 0          ; |xlr8_alorium_top|avr_port:pport_g_inst                                                                                                                                                                                                                                                                                                                                                                  ; avr_port                                             ; work         ;
;       |synch:Tn_sync[0]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_g_inst|synch:Tn_sync[0]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;       |synch:Tn_sync[1]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_g_inst|synch:Tn_sync[1]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;       |synch:Tn_sync[2]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_g_inst|synch:Tn_sync[2]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;       |synch:Tn_sync[3]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_g_inst|synch:Tn_sync[3]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;       |synch:Tn_sync[4]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_g_inst|synch:Tn_sync[4]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;       |synch:Tn_sync[5]|                                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|avr_port:pport_g_inst|synch:Tn_sync[5]                                                                                                                                                                                                                                                                                                                                                 ; synch                                                ; work         ;
;    |openxlr8:xb_openxlr8_inst|                                                                                                          ; 206 (0)     ; 118 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (0)       ; 8 (0)             ; 110 (0)          ; 0          ; |xlr8_alorium_top|openxlr8:xb_openxlr8_inst                                                                                                                                                                                                                                                                                                                                                              ; openxlr8                                             ; work         ;
;       |xlr8_lfsr:lfsr_inst|                                                                                                             ; 206 (26)    ; 118 (17)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (9)       ; 8 (2)             ; 110 (15)         ; 0          ; |xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                          ; xlr8_lfsr                                            ; work         ;
;          |alorium_lfsr:lfsr_inst|                                                                                                       ; 180 (144)   ; 101 (74)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (70)      ; 6 (6)             ; 95 (68)          ; 0          ; |xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                   ; alorium_lfsr                                         ; work         ;
;             |debouncer:f1|                                                                                                              ; 12 (12)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0          ; |xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|debouncer:f1                                                                                                                                                                                                                                                                                                      ; debouncer                                            ; work         ;
;             |debouncer:f2|                                                                                                              ; 12 (12)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0          ; |xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|debouncer:f2                                                                                                                                                                                                                                                                                                      ; debouncer                                            ; work         ;
;             |debouncer:f3|                                                                                                              ; 12 (12)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0          ; |xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|debouncer:f3                                                                                                                                                                                                                                                                                                      ; debouncer                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 151 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 24 (0)            ; 67 (0)           ; 0          ; |xlr8_alorium_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 150 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 24 (0)            ; 67 (0)           ; 0          ; |xlr8_alorium_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 150 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 24 (0)            ; 67 (0)           ; 0          ; |xlr8_alorium_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                    ; alt_sld_fab                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 150 (6)     ; 91 (5)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 24 (4)            ; 67 (0)           ; 0          ; |xlr8_alorium_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 145 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 20 (0)            ; 67 (0)           ; 0          ; |xlr8_alorium_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 145 (104)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (45)      ; 20 (20)           ; 67 (41)          ; 0          ; |xlr8_alorium_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                       ; sld_jtag_hub                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; 0          ; |xlr8_alorium_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                               ; sld_rom_sr                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; 0          ; |xlr8_alorium_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                             ; sld_shadow_jsm                                       ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1322 (140)  ; 1179 (138)                ; 0 (0)         ; 141312      ; 18   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 143 (2)      ; 738 (138)         ; 441 (0)          ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1182 (0)    ; 1041 (0)                  ; 0 (0)         ; 141312      ; 18   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 141 (0)      ; 600 (0)           ; 441 (0)          ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                                   ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1182 (393)  ; 1041 (358)                ; 0 (0)         ; 141312      ; 18   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 141 (35)     ; 600 (304)         ; 441 (54)         ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                            ; sld_signaltap_implb                                  ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 72 (70)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 47 (47)           ; 24 (0)           ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                             ; altdpram                                             ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                         ; lpm_decode                                           ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                                                               ; decode_3af                                           ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                 ; lpm_mux                                              ; work         ;
;                   |mux_h7c:auto_generated|                                                                                              ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_h7c:auto_generated                                                                                                                                                                          ; mux_h7c                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 141312      ; 18   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                            ; altsyncram                                           ; work         ;
;                |altsyncram_6m14:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 141312      ; 18   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated                                                                                                                                                                                             ; altsyncram_6m14                                      ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                             ; lpm_shiftreg                                         ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                               ; lpm_shiftreg                                         ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                    ; serial_crc_16                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 106 (106)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 17 (17)           ; 47 (47)          ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                 ; sld_buffer_manager                                   ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 384 (1)     ; 361 (1)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 221 (0)           ; 140 (1)          ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                ; sld_ela_control                                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                        ; lpm_shiftreg                                         ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 345 (0)     ; 345 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 207 (0)           ; 138 (0)          ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                         ; sld_ela_basic_multi_level_trigger                    ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 207 (207)   ; 207 (207)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 206 (206)         ; 1 (1)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                              ; lpm_shiftreg                                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 139 (0)     ; 138 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 138 (0)          ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                          ; sld_mbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                    ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                    ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                    ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                    ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                    ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                    ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                   ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                    ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                    ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                    ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                    ; sld_sbpmg                                            ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 34 (24)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 10 (0)            ; 1 (1)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                  ; sld_ela_trigger_flow_mgr                             ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                          ; lpm_shiftreg                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 156 (11)    ; 139 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (11)      ; 0 (0)             ; 139 (0)          ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                           ; sld_offload_buffer_mgr                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                 ; lpm_counter                                          ; work         ;
;                   |cntr_grh:auto_generated|                                                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_grh:auto_generated                                                                                                         ; cntr_grh                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                          ; lpm_counter                                          ; work         ;
;                   |cntr_6ki:auto_generated|                                                                                             ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_6ki:auto_generated                                                                                                                                  ; cntr_6ki                                             ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                ; lpm_counter                                          ; work         ;
;                   |cntr_5rh:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5rh:auto_generated                                                                                                                        ; cntr_5rh                                             ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                   ; lpm_counter                                          ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                                                                           ; cntr_odi                                             ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                          ; lpm_shiftreg                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 69 (69)     ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 69 (69)          ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                           ; lpm_shiftreg                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                        ; lpm_shiftreg                                         ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; 0          ; |xlr8_alorium_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                      ; sld_rom_sr                                           ; work         ;
;    |xlr8_atmega328clone:uc_top_wrp_vlog_inst|                                                                                           ; 6511 (70)   ; 2630 (1)                  ; 0 (0)         ; 1792        ; 2    ; 1          ; 4            ; 2       ; 1         ; 0    ; 0            ; 3879 (66)    ; 386 (0)           ; 2246 (28)        ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst                                                                                                                                                                                                                                                                                                                                               ; xlr8_atmega328clone                                  ; work         ;
;       |avr_core:avr_core_inst|                                                                                                          ; 1752 (0)    ; 454 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 1296 (0)     ; 20 (0)            ; 436 (0)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst                                                                                                                                                                                                                                                                                                                        ; avr_core                                             ; work         ;
;          |alu_avr:ALU_Inst|                                                                                                             ; 111 (111)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (110)    ; 0 (0)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|alu_avr:ALU_Inst                                                                                                                                                                                                                                                                                                       ; alu_avr                                              ; work         ;
;          |avr_mul_max10:mul_is_used.avr_mul_Inst|                                                                                       ; 9 (9)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst                                                                                                                                                                                                                                                                                 ; avr_mul_max10                                        ; work         ;
;             |alt_lpm_mult9sx9s:u_mult9sx9s|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s                                                                                                                                                                                                                                                   ; alt_lpm_mult9sx9s                                    ; work         ;
;                |lpm_mult:lpm_mult_component|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component                                                                                                                                                                                                                       ; lpm_mult                                             ; work         ;
;                   |mult_jgm:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated                                                                                                                                                                                               ; mult_jgm                                             ; work         ;
;          |bit_processor:BP_Inst|                                                                                                        ; 48 (48)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 8 (8)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|bit_processor:BP_Inst                                                                                                                                                                                                                                                                                                  ; bit_processor                                        ; work         ;
;          |io_adr_dec:io_dec_Inst|                                                                                                       ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 4 (4)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_adr_dec:io_dec_Inst                                                                                                                                                                                                                                                                                                 ; io_adr_dec                                           ; work         ;
;          |io_reg_file:IORegs_Inst|                                                                                                      ; 79 (79)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 0 (0)             ; 24 (24)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_reg_file:IORegs_Inst                                                                                                                                                                                                                                                                                                ; io_reg_file                                          ; work         ;
;          |pm_fetch_dec:pm_fetch_dec_Inst|                                                                                               ; 718 (718)   ; 165 (165)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 547 (547)    ; 10 (10)           ; 161 (161)        ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst                                                                                                                                                                                                                                                                                         ; pm_fetch_dec                                         ; work         ;
;          |reg_file:GPRF_Inst|                                                                                                           ; 779 (779)   ; 256 (256)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 521 (521)    ; 10 (10)           ; 248 (248)        ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst                                                                                                                                                                                                                                                                                                     ; reg_file                                             ; work         ;
;       |avr_ext_int:ext_int_inst|                                                                                                        ; 125 (75)    ; 87 (37)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 36 (15)           ; 52 (48)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst                                                                                                                                                                                                                                                                                                                      ; avr_ext_int                                          ; work         ;
;          |rsnc_vect:extint_sync|                                                                                                        ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|rsnc_vect:extint_sync                                                                                                                                                                                                                                                                                                ; rsnc_vect                                            ; work         ;
;          |rsnc_vect:pcint_sync|                                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|rsnc_vect:pcint_sync                                                                                                                                                                                                                                                                                                 ; rsnc_vect                                            ; work         ;
;          |synch:eint_resync_inst[0]|                                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:eint_resync_inst[0]                                                                                                                                                                                                                                                                                            ; synch                                                ; work         ;
;          |synch:eint_resync_inst[1]|                                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:eint_resync_inst[1]                                                                                                                                                                                                                                                                                            ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[0]|                                                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[0]                                                                                                                                                                                                                                                                                           ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[10]|                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[10]                                                                                                                                                                                                                                                                                          ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[11]|                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[11]                                                                                                                                                                                                                                                                                          ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[12]|                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[12]                                                                                                                                                                                                                                                                                          ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[13]|                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[13]                                                                                                                                                                                                                                                                                          ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[15]|                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[15]                                                                                                                                                                                                                                                                                          ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[16]|                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[16]                                                                                                                                                                                                                                                                                          ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[17]|                                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[17]                                                                                                                                                                                                                                                                                          ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[18]|                                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[18]                                                                                                                                                                                                                                                                                          ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[19]|                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[19]                                                                                                                                                                                                                                                                                          ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[1]|                                                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[1]                                                                                                                                                                                                                                                                                           ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[20]|                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[20]                                                                                                                                                                                                                                                                                          ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[21]|                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[21]                                                                                                                                                                                                                                                                                          ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[22]|                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[22]                                                                                                                                                                                                                                                                                          ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[2]|                                                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[2]                                                                                                                                                                                                                                                                                           ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[3]|                                                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[3]                                                                                                                                                                                                                                                                                           ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[4]|                                                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[4]                                                                                                                                                                                                                                                                                           ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[5]|                                                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[5]                                                                                                                                                                                                                                                                                           ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[8]|                                                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[8]                                                                                                                                                                                                                                                                                           ; synch                                                ; work         ;
;          |synch:pcint_resync_inst[9]|                                                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[9]                                                                                                                                                                                                                                                                                           ; synch                                                ; work         ;
;       |avr_i2c:i2c_top_inst|                                                                                                            ; 576 (366)   ; 169 (81)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 407 (285)    ; 12 (4)            ; 157 (77)         ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst                                                                                                                                                                                                                                                                                                                          ; avr_i2c                                              ; work         ;
;          |alt_lpm_mult51x9u:mult51_inst|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|alt_lpm_mult51x9u:mult51_inst                                                                                                                                                                                                                                                                                            ; alt_lpm_mult51x9u                                    ; work         ;
;             |lpm_mult:lpm_mult_component|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|alt_lpm_mult51x9u:mult51_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                ; lpm_mult                                             ; work         ;
;                |mult_3qs:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|alt_lpm_mult51x9u:mult51_inst|lpm_mult:lpm_mult_component|mult_3qs:auto_generated                                                                                                                                                                                                                                        ; mult_3qs                                             ; work         ;
;          |i2c_master_byte_ctrl:byte_controller|                                                                                         ; 210 (57)    ; 88 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (31)     ; 8 (0)             ; 80 (26)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                                     ; i2c_master_byte_ctrl                                 ; work         ;
;             |i2c_master_bit_ctrl:bit_controller|                                                                                        ; 153 (149)   ; 62 (58)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (91)      ; 8 (4)             ; 54 (54)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                                  ; i2c_master_bit_ctrl                                  ; work         ;
;                |synch:sclsync|                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|synch:sclsync                                                                                                                                                                                                                                    ; synch                                                ; work         ;
;                |synch:sdasync|                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|synch:sdasync                                                                                                                                                                                                                                    ; synch                                                ; work         ;
;       |avr_interconnect:avr_interconnect_inst|                                                                                          ; 298 (298)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 212 (212)    ; 0 (0)             ; 86 (86)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_interconnect:avr_interconnect_inst                                                                                                                                                                                                                                                                                                        ; avr_interconnect                                     ; work         ;
;       |avr_port:pport_b_inst|                                                                                                           ; 34 (22)     ; 24 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 12 (6)            ; 12 (6)           ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst                                                                                                                                                                                                                                                                                                                         ; avr_port                                             ; work         ;
;          |synch:Tn_sync[0]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[0]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[1]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[1]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[2]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[2]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[3]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[3]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[4]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[4]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[5]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[5]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;       |avr_port:pport_c_inst|                                                                                                           ; 35 (23)     ; 24 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 8 (2)             ; 16 (10)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst                                                                                                                                                                                                                                                                                                                         ; avr_port                                             ; work         ;
;          |synch:Tn_sync[0]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[0]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[1]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[1]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[2]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[2]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[3]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[3]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[4]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[4]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[5]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[5]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;       |avr_port:pport_d_inst|                                                                                                           ; 41 (26)     ; 32 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 13 (8)            ; 20 (11)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst                                                                                                                                                                                                                                                                                                                         ; avr_port                                             ; work         ;
;          |synch:Tn_sync[0]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[0]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[1]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[1]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[2]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[2]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[3]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[3]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[4]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[4]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[5]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[5]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[6]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[6]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;          |synch:Tn_sync[7]|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[7]                                                                                                                                                                                                                                                                                                        ; synch                                                ; work         ;
;       |avr_prescaler01:prescaler_inst|                                                                                                  ; 17 (17)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 14 (14)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_prescaler01:prescaler_inst                                                                                                                                                                                                                                                                                                                ; avr_prescaler01                                      ; work         ;
;       |avr_prescaler2:prescaler2_inst|                                                                                                  ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_prescaler2:prescaler2_inst                                                                                                                                                                                                                                                                                                                ; avr_prescaler2                                       ; work         ;
;       |avr_spi:spi_inst|                                                                                                                ; 244 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 153 (0)      ; 17 (0)            ; 74 (0)           ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst                                                                                                                                                                                                                                                                                                                              ; avr_spi                                              ; work         ;
;          |avr_spi_core:u_core|                                                                                                          ; 225 (219)   ; 77 (71)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 147 (147)    ; 16 (16)           ; 62 (62)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core                                                                                                                                                                                                                                                                                                          ; avr_spi_core                                         ; work         ;
;             |rsnc_bit:u_sck_div2_sync|                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|rsnc_bit:u_sck_div2_sync                                                                                                                                                                                                                                                                                 ; rsnc_bit                                             ; work         ;
;             |rsnc_bit:u_sck_drv_div2_sync|                                                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|rsnc_bit:u_sck_drv_div2_sync                                                                                                                                                                                                                                                                             ; rsnc_bit                                             ; work         ;
;             |rsnc_bit:u_ss_b_rsnc|                                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|rsnc_bit:u_ss_b_rsnc                                                                                                                                                                                                                                                                                     ; rsnc_bit                                             ; work         ;
;          |avr_spi_sckd:u_sckd|                                                                                                          ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 13 (13)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd                                                                                                                                                                                                                                                                                                          ; avr_spi_sckd                                         ; work         ;
;          |avr_spi_sckd_rst_gen:u_rst_gen|                                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd_rst_gen:u_rst_gen                                                                                                                                                                                                                                                                                               ; avr_spi_sckd_rst_gen                                 ; work         ;
;       |avr_spm:spm_inst|                                                                                                                ; 101 (101)   ; 38 (38)                   ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 1 (1)             ; 38 (38)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst                                                                                                                                                                                                                                                                                                                              ; avr_spm                                              ; work         ;
;          |altsyncram:temp_buf_rtl_0|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|altsyncram:temp_buf_rtl_0                                                                                                                                                                                                                                                                                                    ; altsyncram                                           ; work         ;
;             |altsyncram_um71:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|altsyncram:temp_buf_rtl_0|altsyncram_um71:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_um71                                      ; work         ;
;       |avr_timer0:tcnt0_inst|                                                                                                           ; 176 (72)    ; 65 (35)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 111 (37)     ; 14 (13)           ; 51 (20)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst                                                                                                                                                                                                                                                                                                                         ; avr_timer0                                           ; work         ;
;          |avr_timer:tc_inst|                                                                                                            ; 105 (105)   ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 0 (0)             ; 31 (31)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|avr_timer:tc_inst                                                                                                                                                                                                                                                                                                       ; avr_timer                                            ; work         ;
;          |synch:tn_clk_sync|                                                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|synch:tn_clk_sync                                                                                                                                                                                                                                                                                                       ; synch                                                ; work         ;
;       |avr_timer1:tcnt1_inst|                                                                                                           ; 371 (172)   ; 141 (85)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 230 (87)     ; 21 (18)           ; 120 (62)         ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst                                                                                                                                                                                                                                                                                                                         ; avr_timer1                                           ; work         ;
;          |avr_timer:tc_inst|                                                                                                            ; 201 (201)   ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 143 (143)    ; 0 (0)             ; 58 (58)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|avr_timer:tc_inst                                                                                                                                                                                                                                                                                                       ; avr_timer                                            ; work         ;
;          |synch:icr_sync|                                                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|synch:icr_sync                                                                                                                                                                                                                                                                                                          ; synch                                                ; work         ;
;          |synch:tn_clk_sync|                                                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|synch:tn_clk_sync                                                                                                                                                                                                                                                                                                       ; synch                                                ; work         ;
;       |avr_timer2:tcnt2_inst|                                                                                                           ; 173 (71)    ; 62 (34)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 111 (37)     ; 13 (12)           ; 49 (21)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst                                                                                                                                                                                                                                                                                                                         ; avr_timer2                                           ; work         ;
;          |avr_timer:tc_inst|                                                                                                            ; 103 (103)   ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 1 (1)             ; 28 (28)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|avr_timer:tc_inst                                                                                                                                                                                                                                                                                                       ; avr_timer                                            ; work         ;
;       |avr_usart:usart_inst|                                                                                                            ; 433 (255)   ; 170 (38)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 260 (205)    ; 14 (4)            ; 159 (104)        ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst                                                                                                                                                                                                                                                                                                                          ; avr_usart                                            ; work         ;
;          |clk_gen_logic:clk_gen_logic_inst|                                                                                             ; 68 (68)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 26 (26)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|clk_gen_logic:clk_gen_logic_inst                                                                                                                                                                                                                                                                                         ; clk_gen_logic                                        ; work         ;
;          |fifo:fifo_rx_inst|                                                                                                            ; 31 (31)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 2 (2)             ; 24 (24)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_rx_inst                                                                                                                                                                                                                                                                                                        ; fifo                                                 ; work         ;
;          |fifo:fifo_tx_inst|                                                                                                            ; 26 (26)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 4 (4)             ; 20 (20)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_tx_inst                                                                                                                                                                                                                                                                                                        ; fifo                                                 ; work         ;
;          |lpm_shiftreg:rx_shift_reg_inst|                                                                                               ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 10 (10)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|lpm_shiftreg:rx_shift_reg_inst                                                                                                                                                                                                                                                                                           ; lpm_shiftreg                                         ; work         ;
;          |lpm_shiftreg:tx_shift_reg_inst|                                                                                               ; 23 (23)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 17 (17)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|lpm_shiftreg:tx_shift_reg_inst                                                                                                                                                                                                                                                                                           ; lpm_shiftreg                                         ; work         ;
;          |rc_sync_voter:u_rx_sync_voter|                                                                                                ; 6 (4)       ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (1)             ; 4 (3)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rc_sync_voter:u_rx_sync_voter                                                                                                                                                                                                                                                                                            ; rc_sync_voter                                        ; work         ;
;             |rsnc_cfg_vlog:rsnc_cfg_vlog_inst|                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rc_sync_voter:u_rx_sync_voter|rsnc_cfg_vlog:rsnc_cfg_vlog_inst                                                                                                                                                                                                                                                           ; rsnc_cfg_vlog                                        ; work         ;
;          |rg_md:rg_md_baudctrla_inst|                                                                                                   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_baudctrla_inst                                                                                                                                                                                                                                                                                               ; rg_md                                                ; work         ;
;          |rg_md:rg_md_baudctrlb_inst|                                                                                                   ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_baudctrlb_inst                                                                                                                                                                                                                                                                                               ; rg_md                                                ; work         ;
;          |rg_md:rg_md_ctrla_inst|                                                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_ctrla_inst                                                                                                                                                                                                                                                                                                   ; rg_md                                                ; work         ;
;          |rg_md:rg_md_ctrlb_inst|                                                                                                       ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 6 (6)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_ctrlb_inst                                                                                                                                                                                                                                                                                                   ; rg_md                                                ; work         ;
;          |rg_md:rg_md_ctrlc_inst|                                                                                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_ctrlc_inst                                                                                                                                                                                                                                                                                                   ; rg_md                                                ; work         ;
;       |avr_wdt:wdt_inst|                                                                                                                ; 68 (68)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 4 (4)             ; 29 (29)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_wdt:wdt_inst                                                                                                                                                                                                                                                                                                                              ; avr_wdt                                              ; work         ;
;       |ram_data_rg:ram_data_rg_inst|                                                                                                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 3 (3)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|ram_data_rg:ram_data_rg_inst                                                                                                                                                                                                                                                                                                                  ; ram_data_rg                                          ; work         ;
;       |xlr8_adc:adc_inst|                                                                                                               ; 466 (235)   ; 190 (77)                  ; 0 (0)         ; 768         ; 1    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 276 (158)    ; 35 (10)           ; 155 (67)         ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst                                                                                                                                                                                                                                                                                                                             ; xlr8_adc                                             ; work         ;
;          |alt_lpm_mult12ux12u:adc_mult|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|alt_lpm_mult12ux12u:adc_mult                                                                                                                                                                                                                                                                                                ; alt_lpm_mult12ux12u                                  ; work         ;
;             |lpm_mult:lpm_mult_component|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|alt_lpm_mult12ux12u:adc_mult|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                    ; lpm_mult                                             ; work         ;
;                |mult_jdq:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|alt_lpm_mult12ux12u:adc_mult|lpm_mult:lpm_mult_component|mult_jdq:auto_generated                                                                                                                                                                                                                                            ; mult_jdq                                             ; work         ;
;          |max10adc:max10adc_inst|                                                                                                       ; 231 (0)     ; 113 (0)                   ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 25 (0)            ; 88 (0)           ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst                                                                                                                                                                                                                                                                                                      ; max10adc                                             ; max10adc     ;
;             |max10adc_modular_adc_0:modular_adc_0|                                                                                      ; 231 (0)     ; 113 (0)                   ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 25 (0)            ; 88 (0)           ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0                                                                                                                                                                                                                                                                 ; max10adc_modular_adc_0                               ; max10adc     ;
;                |altera_modular_adc_control:control_internal|                                                                            ; 231 (0)     ; 113 (0)                   ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 25 (0)            ; 88 (0)           ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                                                                     ; altera_modular_adc_control                           ; max10adc     ;
;                   |altera_modular_adc_control_fsm:u_control_fsm|                                                                        ; 220 (176)   ; 113 (89)                  ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (85)     ; 25 (18)           ; 88 (74)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                                                                        ; altera_modular_adc_control_fsm                       ; max10adc     ;
;                      |altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|                                                                ; 42 (0)      ; 20 (0)                    ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 6 (0)             ; 14 (0)           ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo                                                                                                                      ; altera_modular_adc_control_avrg_fifo                 ; max10adc     ;
;                         |scfifo:scfifo_component|                                                                                       ; 42 (0)      ; 20 (0)                    ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 6 (0)             ; 14 (0)           ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component                                                                                              ; scfifo                                               ; work         ;
;                            |scfifo_ds61:auto_generated|                                                                                 ; 42 (0)      ; 20 (0)                    ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 6 (0)             ; 14 (0)           ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated                                                                   ; scfifo_ds61                                          ; work         ;
;                               |a_dpfifo_3o41:dpfifo|                                                                                    ; 42 (8)      ; 20 (0)                    ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (8)       ; 6 (0)             ; 14 (0)           ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo                                              ; a_dpfifo_3o41                                        ; work         ;
;                                  |a_fefifo_c6e:fifo_state|                                                                              ; 15 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 8 (2)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state                      ; a_fefifo_c6e                                         ; work         ;
;                                     |cntr_337:count_usedw|                                                                              ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw ; cntr_337                                             ; work         ;
;                                  |altsyncram_rqn1:FIFOram|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram                      ; altsyncram_rqn1                                      ; work         ;
;                                  |cntr_n2b:rd_ptr_count|                                                                                ; 12 (12)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 6 (6)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count                        ; cntr_n2b                                             ; work         ;
;                                  |cntr_n2b:wr_ptr|                                                                                      ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr                              ; cntr_n2b                                             ; work         ;
;                      |altera_std_synchronizer:u_clk_dft_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer                                                                                                                         ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:u_eoc_synchronizer|                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                                                                             ; altera_std_synchronizer                              ; work         ;
;                   |fiftyfivenm_adcblock_top_wrapper:adc_inst|                                                                           ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                                                                           ; fiftyfivenm_adcblock_top_wrapper                     ; max10adc     ;
;                      |chsel_code_converter_sw_to_hw:decoder|                                                                            ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                                                                                                                     ; chsel_code_converter_sw_to_hw                        ; max10adc     ;
;                      |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                                                                  ; fiftyfivenm_adcblock_primitive_wrapper               ; max10adc     ;
;       |xlr8_flashload:flashload_inst|                                                                                                   ; 1051 (306)  ; 602 (154)                 ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 448 (152)    ; 46 (22)           ; 557 (142)        ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst                                                                                                                                                                                                                                                                                                                 ; xlr8_flashload                                       ; work         ;
;          |chipid:chipid_inst|                                                                                                           ; 86 (0)      ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 16 (0)            ; 61 (0)           ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst                                                                                                                                                                                                                                                                                              ; chipid                                               ; chipid       ;
;             |altchip_id:chipid_inst|                                                                                                    ; 86 (42)     ; 77 (37)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (5)        ; 16 (16)           ; 61 (21)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst                                                                                                                                                                                                                                                                       ; altchip_id                                           ; chipid       ;
;                |a_graycounter:gen_cntr|                                                                                                 ; 12 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 8 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|a_graycounter:gen_cntr                                                                                                                                                                                                                                                ; a_graycounter                                        ; work         ;
;                   |a_graycounter_3ag:auto_generated|                                                                                    ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|a_graycounter:gen_cntr|a_graycounter_3ag:auto_generated                                                                                                                                                                                                               ; a_graycounter_3ag                                    ; work         ;
;                |lpm_shiftreg:shift_reg|                                                                                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|lpm_shiftreg:shift_reg                                                                                                                                                                                                                                                ; lpm_shiftreg                                         ; work         ;
;          |dualconfig:u_dual_config|                                                                                                     ; 136 (0)     ; 87 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 3 (0)             ; 85 (0)           ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config                                                                                                                                                                                                                                                                                        ; dualconfig                                           ; dualconfig   ;
;             |altera_dual_boot:dual_boot_0|                                                                                              ; 136 (0)     ; 87 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 3 (0)             ; 85 (0)           ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0                                                                                                                                                                                                                                                           ; altera_dual_boot                                     ; dualconfig   ;
;                |alt_dual_boot_avmm:alt_dual_boot_avmm_comp|                                                                             ; 136 (9)     ; 87 (1)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (7)       ; 3 (1)             ; 85 (1)           ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp                                                                                                                                                                                                                ; alt_dual_boot_avmm                                   ; dualconfig   ;
;                   |alt_dual_boot:alt_dual_boot|                                                                                         ; 127 (79)    ; 86 (39)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (40)      ; 2 (2)             ; 84 (37)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot                                                                                                                                                                                    ; alt_dual_boot                                        ; dualconfig   ;
;                      |lpm_counter:counter|                                                                                              ; 7 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter                                                                                                                                                                ; lpm_counter                                          ; work         ;
;                         |cntr_d7i:auto_generated|                                                                                       ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated                                                                                                                                        ; cntr_d7i                                             ; work         ;
;                      |lpm_shiftreg:write_reg|                                                                                           ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg                                                                                                                                                             ; lpm_shiftreg                                         ; work         ;
;          |max10flash:flash_inst|                                                                                                        ; 529 (0)     ; 284 (0)                   ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 239 (0)      ; 5 (0)             ; 285 (0)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst                                                                                                                                                                                                                                                                                           ; max10flash                                           ; max10flash   ;
;             |altera_onchip_flash:onchip_flash_0|                                                                                        ; 529 (0)     ; 284 (0)                   ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 239 (0)      ; 5 (0)             ; 285 (0)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0                                                                                                                                                                                                                                                        ; altera_onchip_flash                                  ; max10flash   ;
;                |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                                                            ; 55 (55)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 1 (1)             ; 31 (31)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                                                                                                                            ; altera_onchip_flash_avmm_csr_controller              ; max10flash   ;
;                |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                                                          ; 474 (410)   ; 252 (216)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 216 (191)    ; 4 (1)             ; 254 (217)        ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                                                                                                                          ; altera_onchip_flash_avmm_data_controller             ; max10flash   ;
;                   |altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker|                        ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker                                                                                             ; altera_onchip_flash_a_address_write_protection_check ; max10flash   ;
;                   |altera_onchip_flash_convert_address:address_convertor|                                                               ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor                                                                                                                                    ; altera_onchip_flash_convert_address                  ; max10flash   ;
;                   |altera_onchip_flash_convert_sector:sector_convertor|                                                                 ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor                                                                                                                                      ; altera_onchip_flash_convert_sector                   ; max10flash   ;
;                   |altera_std_synchronizer:stdsync_busy_clear|                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear                                                                                                                                               ; altera_std_synchronizer                              ; work         ;
;                   |altera_std_synchronizer:stdsync_busy|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy                                                                                                                                                     ; altera_std_synchronizer                              ; work         ;
;                   |lpm_shiftreg:ufm_data_shiftreg|                                                                                      ; 40 (40)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (3)             ; 34 (34)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg                                                                                                                                                           ; lpm_shiftreg                                         ; work         ;
;                |altera_onchip_flash_block:altera_onchip_flash_block|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                                                    ; altera_onchip_flash_block                            ; max10flash   ;
;       |xlr8_pmem_ctl:u_pmem_ctl|                                                                                                        ; 512 (512)   ; 383 (383)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 129 (129)    ; 106 (106)         ; 277 (277)        ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl                                                                                                                                                                                                                                                                                                                      ; xlr8_pmem_ctl                                        ; work         ;
;       |xlr8_rst_gen:rst_gen_inst|                                                                                                       ; 38 (36)     ; 27 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (7)             ; 18 (18)          ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst                                                                                                                                                                                                                                                                                                                     ; xlr8_rst_gen                                         ; work         ;
;          |synch:nrst_sync_inst|                                                                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|synch:nrst_sync_inst                                                                                                                                                                                                                                                                                                ; synch                                                ; work         ;
;    |xlr8_clocks:clocks_inst|                                                                                                            ; 40 (38)     ; 31 (29)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 3 (1)             ; 28 (28)          ; 0          ; |xlr8_alorium_top|xlr8_clocks:clocks_inst                                                                                                                                                                                                                                                                                                                                                                ; xlr8_clocks                                          ; work         ;
;       |int_osc:int_osc_inst|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_clocks:clocks_inst|int_osc:int_osc_inst                                                                                                                                                                                                                                                                                                                                           ; int_osc                                              ; int_osc      ;
;          |altera_int_osc:int_osc_0|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_clocks:clocks_inst|int_osc:int_osc_inst|altera_int_osc:int_osc_0                                                                                                                                                                                                                                                                                                                  ; altera_int_osc                                       ; int_osc      ;
;       |pll16:pll_inst|                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_clocks:clocks_inst|pll16:pll_inst                                                                                                                                                                                                                                                                                                                                                 ; pll16                                                ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                         ; altpll                                               ; work         ;
;             |pll16_altpll:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component|pll16_altpll:auto_generated                                                                                                                                                                                                                                                                                             ; pll16_altpll                                         ; work         ;
;       |synch:lock_sync|                                                                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_clocks:clocks_inst|synch:lock_sync                                                                                                                                                                                                                                                                                                                                                ; synch                                                ; work         ;
;    |xlr8_d_mem:d_mem_inst|                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_d_mem:d_mem_inst                                                                                                                                                                                                                                                                                                                                                                  ; xlr8_d_mem                                           ; work         ;
;       |altsyncram:altsyncram_inst|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                           ; work         ;
;          |altsyncram_s4h1:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst|altsyncram_s4h1:auto_generated                                                                                                                                                                                                                                                                                                        ; altsyncram_s4h1                                      ; work         ;
;    |xlr8_gpio:gpio_inst|                                                                                                                ; 32 (32)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 7 (7)             ; 18 (18)          ; 0          ; |xlr8_alorium_top|xlr8_gpio:gpio_inst                                                                                                                                                                                                                                                                                                                                                                    ; xlr8_gpio                                            ; work         ;
;    |xlr8_iomux328:iomux328_inst|                                                                                                        ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 6 (6)            ; 0          ; |xlr8_alorium_top|xlr8_iomux328:iomux328_inst                                                                                                                                                                                                                                                                                                                                                            ; xlr8_iomux328                                        ; work         ;
;    |xlr8_irq:xlr8_irq_inst|                                                                                                             ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |xlr8_alorium_top|xlr8_irq:xlr8_irq_inst                                                                                                                                                                                                                                                                                                                                                                 ; xlr8_irq                                             ; work         ;
;    |xlr8_p_mem:p_mem_inst|                                                                                                              ; 36 (0)      ; 2 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 1 (0)             ; 17 (0)           ; 0          ; |xlr8_alorium_top|xlr8_p_mem:p_mem_inst                                                                                                                                                                                                                                                                                                                                                                  ; xlr8_p_mem                                           ; work         ;
;       |ram2p16384x16:ram16k.ram2p16384x16_inst|                                                                                         ; 36 (0)      ; 2 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 1 (0)             ; 17 (0)           ; 0          ; |xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst                                                                                                                                                                                                                                                                                                                          ; ram2p16384x16                                        ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 36 (0)      ; 2 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 1 (0)             ; 17 (0)           ; 0          ; |xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                          ; altsyncram                                           ; work         ;
;             |altsyncram_4hh2:auto_generated|                                                                                            ; 36 (2)      ; 2 (2)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 1 (1)             ; 17 (1)           ; 0          ; |xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated                                                                                                                                                                                                                                                           ; altsyncram_4hh2                                      ; work         ;
;                |decode_97a:decode2|                                                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|decode_97a:decode2                                                                                                                                                                                                                                        ; decode_97a                                           ; work         ;
;                |mux_83b:mux4|                                                                                                           ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 0          ; |xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|mux_83b:mux4                                                                                                                                                                                                                                              ; mux_83b                                              ; work         ;
;                |mux_83b:mux5|                                                                                                           ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0          ; |xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|mux_83b:mux5                                                                                                                                                                                                                                              ; mux_83b                                              ; work         ;
;    |xlr8_xb_pinmux:xb_pinmux_inst|                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |xlr8_alorium_top|xlr8_xb_pinmux:xb_pinmux_inst                                                                                                                                                                                                                                                                                                                                                          ; xlr8_xb_pinmux                                       ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; PIN13LED     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ANA_UP       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I2C_ENABLE   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCL          ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; SDA          ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; D13          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D12          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D11          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D10          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D9           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D8           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D7           ; Bidir    ; (6) 873 ps    ; (0) 0 ps      ; --                    ; --  ; --   ;
; D6           ; Bidir    ; (6) 873 ps    ; (0) 0 ps      ; --                    ; --  ; --   ;
; D5           ; Bidir    ; (6) 873 ps    ; (0) 0 ps      ; --                    ; --  ; --   ;
; D4           ; Bidir    ; (6) 873 ps    ; (0) 0 ps      ; --                    ; --  ; --   ;
; D3           ; Bidir    ; (6) 873 ps    ; (0) 0 ps      ; --                    ; --  ; --   ;
; D2           ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; D1           ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; D0           ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; RX           ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; TX           ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; D22          ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; D23          ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; D24          ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; D25          ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; D26          ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; D27          ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; D28          ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; D29          ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; D30          ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; D31          ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; D32          ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; D33          ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; D34          ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; D35          ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; D36          ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; D37          ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; D38          ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; D39          ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; A5           ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; A4           ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; A3           ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; A2           ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; A1           ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; A0           ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; DIG_IO_OE[0] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DIG_IO_OE[1] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DIG_IO_OE[2] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DIG_IO_OE[3] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DIG_IO_OE[4] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DIG_IO_OE[5] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SOIC7        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SOIC6        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SOIC5        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SOIC3        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SOIC2        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SOIC1        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; Clock        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RESET_N      ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                        ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SCL                                                                                                                                                                        ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|synch:sclsync|din_flop~feeder ; 1                 ; 0       ;
; SDA                                                                                                                                                                        ;                   ;         ;
; D13                                                                                                                                                                        ;                   ;         ;
; D12                                                                                                                                                                        ;                   ;         ;
; D11                                                                                                                                                                        ;                   ;         ;
; D10                                                                                                                                                                        ;                   ;         ;
; D9                                                                                                                                                                         ;                   ;         ;
; D8                                                                                                                                                                         ;                   ;         ;
; D7                                                                                                                                                                         ;                   ;         ;
;      - openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|debouncer:f1|always0~0                                                                         ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|WideOr2~3                                                                                         ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[22]|din_flop                                                              ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[7]|din_flop                                                                            ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                   ; 0                 ; 6       ;
; D6                                                                                                                                                                         ;                   ;         ;
;      - openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|debouncer:f2|always0~0                                                                         ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pc_int_fl_set~7                                                                                   ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[6]|din_flop                                                                            ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[21]|din_flop~feeder                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]~feeder                                                                                                            ; 0                 ; 6       ;
; D5                                                                                                                                                                         ;                   ;         ;
;      - openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|debouncer:f3|always0~0                                                                         ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|WideOr2~2                                                                                         ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[20]|din_flop                                                              ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|synch:tn_clk_sync|din_flop                                                                           ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[5]|din_flop                                                                            ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]~feeder                                                                                                         ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]~feeder                                                                                                            ; 0                 ; 6       ;
; D4                                                                                                                                                                         ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pc_int_fl_set~6                                                                                   ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[19]|din_flop                                                              ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[4]|din_flop                                                                            ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|synch:tn_clk_sync|din_flop~feeder                                                                    ; 1                 ; 0       ;
; D3                                                                                                                                                                         ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|WideOr2~1                                                                                         ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|ext_int_fl_set[1]~1                                                                               ; 0                 ; 6       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[3]|din_flop~feeder                                                                     ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[18]|din_flop~feeder                                                       ; 1                 ; 0       ;
; D2                                                                                                                                                                         ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[17]|din_flop                                                              ; 0                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|ext_int_fl_set[0]~0                                                                               ; 0                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pc_int_fl_set~5                                                                                   ; 0                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[2]|din_flop                                                                            ; 0                 ; 0       ;
; D1                                                                                                                                                                         ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|WideOr2~0                                                                                         ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[16]|din_flop                                                              ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[1]|din_flop                                                                            ; 1                 ; 0       ;
; D0                                                                                                                                                                         ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pc_int_fl_set~4                                                                                   ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[15]|din_flop                                                              ; 1                 ; 0       ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[0]|din_flop~feeder                                                                     ; 1                 ; 0       ;
; RX                                                                                                                                                                         ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rc_sync_voter:u_rx_sync_voter|rsnc_cfg_vlog:rsnc_cfg_vlog_inst|rsnc_rg_current[0]~0                   ; 0                 ; 6       ;
; TX                                                                                                                                                                         ;                   ;         ;
; D22                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_a_inst|synch:Tn_sync[0]|din_flop~feeder                                                                                                              ; 0                 ; 0       ;
; D23                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_a_inst|synch:Tn_sync[1]|din_flop                                                                                                                     ; 1                 ; 6       ;
; D24                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_a_inst|synch:Tn_sync[2]|din_flop~feeder                                                                                                              ; 1                 ; 6       ;
; D25                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_a_inst|synch:Tn_sync[3]|din_flop~feeder                                                                                                              ; 1                 ; 6       ;
; D26                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_a_inst|synch:Tn_sync[4]|din_flop~feeder                                                                                                              ; 1                 ; 6       ;
; D27                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_a_inst|synch:Tn_sync[5]|din_flop                                                                                                                     ; 0                 ; 6       ;
; D28                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_e_inst|synch:Tn_sync[0]|din_flop~feeder                                                                                                              ; 1                 ; 6       ;
; D29                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_e_inst|synch:Tn_sync[1]|din_flop~feeder                                                                                                              ; 0                 ; 6       ;
; D30                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_e_inst|synch:Tn_sync[2]|din_flop~feeder                                                                                                              ; 1                 ; 6       ;
; D31                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_e_inst|synch:Tn_sync[3]|din_flop~feeder                                                                                                              ; 1                 ; 6       ;
; D32                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_e_inst|synch:Tn_sync[4]|din_flop~feeder                                                                                                              ; 0                 ; 6       ;
; D33                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_e_inst|synch:Tn_sync[5]|din_flop~feeder                                                                                                              ; 0                 ; 6       ;
; D34                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_g_inst|synch:Tn_sync[0]|din_flop~feeder                                                                                                              ; 1                 ; 6       ;
; D35                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_g_inst|synch:Tn_sync[1]|din_flop~feeder                                                                                                              ; 0                 ; 6       ;
; D36                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_g_inst|synch:Tn_sync[2]|din_flop~feeder                                                                                                              ; 0                 ; 6       ;
; D37                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_g_inst|synch:Tn_sync[3]|din_flop                                                                                                                     ; 0                 ; 6       ;
; D38                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_g_inst|synch:Tn_sync[4]|din_flop                                                                                                                     ; 1                 ; 6       ;
; D39                                                                                                                                                                        ;                   ;         ;
;      - avr_port:pport_g_inst|synch:Tn_sync[5]|din_flop~feeder                                                                                                              ; 0                 ; 6       ;
; A5                                                                                                                                                                         ;                   ;         ;
;      - xlr8_iomux328:iomux328_inst|pcint_rcv[13]~5                                                                                                                         ; 0                 ; 0       ;
; A4                                                                                                                                                                         ;                   ;         ;
;      - xlr8_iomux328:iomux328_inst|pcint_rcv[12]~4                                                                                                                         ; 0                 ; 0       ;
; A3                                                                                                                                                                         ;                   ;         ;
;      - xlr8_iomux328:iomux328_inst|pcint_rcv[11]~3                                                                                                                         ; 0                 ; 0       ;
; A2                                                                                                                                                                         ;                   ;         ;
; A1                                                                                                                                                                         ;                   ;         ;
;      - xlr8_iomux328:iomux328_inst|pcint_rcv[9]~1                                                                                                                          ; 0                 ; 0       ;
; A0                                                                                                                                                                         ;                   ;         ;
;      - xlr8_iomux328:iomux328_inst|pcint_rcv[8]~0                                                                                                                          ; 0                 ; 0       ;
; DIG_IO_OE[0]                                                                                                                                                               ;                   ;         ;
; DIG_IO_OE[1]                                                                                                                                                               ;                   ;         ;
; DIG_IO_OE[2]                                                                                                                                                               ;                   ;         ;
; DIG_IO_OE[3]                                                                                                                                                               ;                   ;         ;
; DIG_IO_OE[4]                                                                                                                                                               ;                   ;         ;
; DIG_IO_OE[5]                                                                                                                                                               ;                   ;         ;
; SOIC7                                                                                                                                                                      ;                   ;         ;
; SOIC6                                                                                                                                                                      ;                   ;         ;
; SOIC5                                                                                                                                                                      ;                   ;         ;
; SOIC3                                                                                                                                                                      ;                   ;         ;
; SOIC2                                                                                                                                                                      ;                   ;         ;
; SOIC1                                                                                                                                                                      ;                   ;         ;
; Clock                                                                                                                                                                      ;                   ;         ;
; RESET_N                                                                                                                                                                    ;                   ;         ;
;      - xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|synch:nrst_sync_inst|din_flop                                                                    ; 1                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                       ; Location              ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Clock                                                                                                                                                                                                                                                                                                                                                                                      ; PIN_H6                ; 16      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; Clock                                                                                                                                                                                                                                                                                                                                                                                      ; PIN_H6                ; 3472    ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                               ; JTAG_X25_Y18_N0       ; 592     ; Clock                                 ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                               ; JTAG_X25_Y18_N0       ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_a_inst|ddrx[0]                                                                                                                                                                                                                                                                                                                                                              ; FF_X27_Y8_N9          ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_a_inst|ddrx[1]                                                                                                                                                                                                                                                                                                                                                              ; FF_X27_Y8_N31         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_a_inst|ddrx[2]                                                                                                                                                                                                                                                                                                                                                              ; FF_X26_Y8_N25         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_a_inst|ddrx[3]                                                                                                                                                                                                                                                                                                                                                              ; FF_X26_Y8_N13         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_a_inst|ddrx[4]                                                                                                                                                                                                                                                                                                                                                              ; FF_X27_Y8_N23         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_a_inst|ddrx[5]                                                                                                                                                                                                                                                                                                                                                              ; FF_X26_Y8_N29         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_a_inst|ddrx_we                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X26_Y8_N8      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_a_inst|portx_we                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X20_Y4_N8      ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_e_inst|ddrx[0]                                                                                                                                                                                                                                                                                                                                                              ; FF_X27_Y8_N25         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_e_inst|ddrx[1]                                                                                                                                                                                                                                                                                                                                                              ; FF_X27_Y8_N17         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_e_inst|ddrx[2]                                                                                                                                                                                                                                                                                                                                                              ; FF_X26_Y8_N23         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_e_inst|ddrx[3]                                                                                                                                                                                                                                                                                                                                                              ; FF_X26_Y8_N27         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_e_inst|ddrx[4]                                                                                                                                                                                                                                                                                                                                                              ; FF_X27_Y8_N13         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_e_inst|ddrx[5]                                                                                                                                                                                                                                                                                                                                                              ; FF_X26_Y8_N11         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_e_inst|ddrx_we                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X34_Y8_N12     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_e_inst|portx_we                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X24_Y4_N0      ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_g_inst|ddrx[0]                                                                                                                                                                                                                                                                                                                                                              ; FF_X21_Y4_N19         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_g_inst|ddrx[1]                                                                                                                                                                                                                                                                                                                                                              ; FF_X21_Y4_N15         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_g_inst|ddrx[2]                                                                                                                                                                                                                                                                                                                                                              ; FF_X21_Y4_N23         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_g_inst|ddrx[3]                                                                                                                                                                                                                                                                                                                                                              ; FF_X21_Y4_N31         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_g_inst|ddrx[4]                                                                                                                                                                                                                                                                                                                                                              ; FF_X21_Y4_N27         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_g_inst|ddrx[5]                                                                                                                                                                                                                                                                                                                                                              ; FF_X21_Y4_N11         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_g_inst|ddrx_we                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y4_N24     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; avr_port:pport_g_inst|portx_we                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X22_Y4_N8      ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|debouncer:f1|always0~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X30_Y2_N10     ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|debouncer:f2|always0~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X30_Y13_N10    ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|debouncer:f3|always0~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X35_Y17_N30    ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|pwm_compare[6]~3                                                                                                                                                                                                                                                                                                      ; LCCOMB_X11_Y10_N2     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|startup_cnt[10]~1                                                                                                                                                                                                                                                                                                     ; LCCOMB_X11_Y10_N28    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|sw_pwm[3]~1                                                                                                                                                                                                                                                                                                           ; LCCOMB_X17_Y13_N30    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|time_to_wait[1]~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X11_Y10_N30    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|us_clk                                                                                                                                                                                                                                                                                                                ; FF_X1_Y16_N17         ; 38      ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|ctrl_we                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X36_Y15_N0     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|seed_we                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y12_N18    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                   ; FF_X21_Y10_N23        ; 27      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                        ; LCCOMB_X17_Y12_N30    ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                          ; LCCOMB_X17_Y12_N16    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                        ; LCCOMB_X21_Y12_N24    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                           ; LCCOMB_X16_Y11_N30    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                                                           ; LCCOMB_X20_Y11_N20    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                             ; FF_X21_Y9_N23         ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                             ; FF_X21_Y9_N13         ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                                             ; LCCOMB_X21_Y10_N18    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10                                             ; LCCOMB_X16_Y10_N28    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~19                                             ; LCCOMB_X16_Y10_N26    ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                      ; LCCOMB_X21_Y12_N4     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~17                                     ; LCCOMB_X17_Y12_N28    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13                                ; LCCOMB_X16_Y12_N8     ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20                                ; LCCOMB_X16_Y12_N16    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                        ; FF_X21_Y11_N27        ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                       ; FF_X21_Y10_N31        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                        ; FF_X21_Y12_N13        ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; FF_X21_Y12_N17        ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                 ; LCCOMB_X21_Y10_N16    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; FF_X24_Y9_N9          ; 35      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                     ; LCCOMB_X16_Y11_N8     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[0]~1                                                                                                                                                      ; LCCOMB_X17_Y9_N0      ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[1]~0                                                                                                                                                      ; LCCOMB_X17_Y9_N22     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                    ; FF_X16_Y9_N23         ; 21      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                   ; LCCOMB_X15_Y10_N6     ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                                    ; LCCOMB_X20_Y8_N18     ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                    ; LCCOMB_X20_Y8_N12     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                      ; FF_X15_Y10_N25        ; 403     ; Async. clear                          ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]~1                                                                                                                                                                                                                              ; LCCOMB_X20_Y8_N30     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                                                 ; LCCOMB_X15_Y10_N26    ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                                  ; LCCOMB_X15_Y10_N8     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                                                      ; LCCOMB_X15_Y7_N8      ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                            ; LCCOMB_X19_Y12_N20    ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_grh:auto_generated|counter_reg_bit[6]~0                                                                                        ; LCCOMB_X19_Y12_N22    ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5rh:auto_generated|counter_reg_bit[4]~0                                                                                                       ; LCCOMB_X15_Y7_N16     ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated|counter_reg_bit[0]~0                                                                                                          ; LCCOMB_X17_Y6_N18     ; 1       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                                  ; LCCOMB_X19_Y12_N16    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~8                                                                                                                                                                                                                                             ; LCCOMB_X22_Y9_N2      ; 4       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~9                                                                                                                                                                                                                                             ; LCCOMB_X22_Y9_N0      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~5                                                                                                                                                                                                                                        ; LCCOMB_X22_Y9_N16     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y8_N22     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]~34                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y8_N2      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y8_N16     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y8_N26     ; 232     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_reg_file:IORegs_Inst|sph_next~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X46_Y14_N20    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_reg_file:IORegs_Inst|spl_next~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X46_Y14_N28    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|always3~3                                                                                                                                                                                                                                                                                   ; LCCOMB_X46_Y11_N14    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|always3~4                                                                                                                                                                                                                                                                                   ; LCCOMB_X49_Y7_N4      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|irq_start~15                                                                                                                                                                                                                                                                                ; LCCOMB_X46_Y13_N14    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|irq_start~2                                                                                                                                                                                                                                                                                 ; LCCOMB_X47_Y10_N10    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|ramadr_reg_en                                                                                                                                                                                                                                                                               ; LCCOMB_X46_Y13_N4     ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|ramwe_int_next~1                                                                                                                                                                                                                                                                            ; LCCOMB_X44_Y10_N14    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|reg_rd_wr                                                                                                                                                                                                                                                                                   ; LCCOMB_X47_Y5_N6      ; 82      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[0]~102                                                                                                                                                                                                                                                                                ; LCCOMB_X33_Y4_N10     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[104]~104                                                                                                                                                                                                                                                                              ; LCCOMB_X39_Y4_N2      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[112]~99                                                                                                                                                                                                                                                                               ; LCCOMB_X35_Y3_N26     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[120]~107                                                                                                                                                                                                                                                                              ; LCCOMB_X38_Y7_N20     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[128]~85                                                                                                                                                                                                                                                                               ; LCCOMB_X33_Y4_N12     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[136]~75                                                                                                                                                                                                                                                                               ; LCCOMB_X35_Y5_N28     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[144]~84                                                                                                                                                                                                                                                                               ; LCCOMB_X33_Y5_N4      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[152]~74                                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y6_N20     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[160]~83                                                                                                                                                                                                                                                                               ; LCCOMB_X33_Y3_N16     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[168]~73                                                                                                                                                                                                                                                                               ; LCCOMB_X39_Y5_N16     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[16]~100                                                                                                                                                                                                                                                                               ; LCCOMB_X33_Y5_N10     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[176]~86                                                                                                                                                                                                                                                                               ; LCCOMB_X34_Y4_N28     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[184]~76                                                                                                                                                                                                                                                                               ; LCCOMB_X39_Y2_N8      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[192]~82                                                                                                                                                                                                                                                                               ; LCCOMB_X35_Y2_N8      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[200]~91                                                                                                                                                                                                                                                                               ; LCCOMB_X38_Y6_N28     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[213]~81                                                                                                                                                                                                                                                                               ; LCCOMB_X34_Y5_N6      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[219]~88                                                                                                                                                                                                                                                                               ; LCCOMB_X34_Y5_N18     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[231]~78                                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y9_N18     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[236]~90                                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y9_N16     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[244]~72                                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y9_N28     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[24]~92                                                                                                                                                                                                                                                                                ; LCCOMB_X37_Y6_N6      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[252]~70                                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y9_N20     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[32]~98                                                                                                                                                                                                                                                                                ; LCCOMB_X33_Y3_N14     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[40]~106                                                                                                                                                                                                                                                                               ; LCCOMB_X39_Y5_N10     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[48]~97                                                                                                                                                                                                                                                                                ; LCCOMB_X34_Y4_N30     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[56]~105                                                                                                                                                                                                                                                                               ; LCCOMB_X39_Y2_N22     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[64]~101                                                                                                                                                                                                                                                                               ; LCCOMB_X35_Y2_N6      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[72]~93                                                                                                                                                                                                                                                                                ; LCCOMB_X38_Y6_N6      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[80]~103                                                                                                                                                                                                                                                                               ; LCCOMB_X38_Y4_N28     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[88]~95                                                                                                                                                                                                                                                                                ; LCCOMB_X39_Y3_N10     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[8]~94                                                                                                                                                                                                                                                                                 ; LCCOMB_X35_Y5_N26     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_current_vect[96]~96                                                                                                                                                                                                                                                                                ; LCCOMB_X37_Y3_N30     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_next~252                                                                                                                                                                                                                                                                                           ; LCCOMB_X37_Y2_N6      ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_next~59                                                                                                                                                                                                                                                                                            ; LCCOMB_X36_Y4_N14     ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_next~65                                                                                                                                                                                                                                                                                            ; LCCOMB_X37_Y3_N4      ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_next~79                                                                                                                                                                                                                                                                                            ; LCCOMB_X38_Y4_N30     ; 2       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst|gprf_next~83                                                                                                                                                                                                                                                                                            ; LCCOMB_X38_Y4_N2      ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|eicra_we~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X44_Y20_N28    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|eimsk_we~2                                                                                                                                                                                                                                                                                                               ; LCCOMB_X46_Y14_N22    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pcicr_we~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X44_Y20_N2     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pcmsk0_we~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X44_Y20_N4     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pcmsk1_we~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X44_Y20_N22    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|pcmsk2_we~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X44_Y20_N0     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWCR[0]~3                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X10_Y15_N18    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWCR~8                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X9_Y14_N6      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWDR[6]~1                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X11_Y14_N0     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWSR[0]~12                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X9_Y13_N30     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                                                                                                                                                                                                                 ; FF_X7_Y13_N29         ; 41      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]~6                                                                                                                                                                                                                                                                           ; LCCOMB_X3_Y13_N6      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                                                                                                                                                                                   ; FF_X3_Y11_N21         ; 40      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~31                                                                                                                                                                                                                                           ; LCCOMB_X3_Y13_N4      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]~9                                                                                                                                                                                                                                            ; LCCOMB_X8_Y14_N14     ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA_reg[2]~1                                                                                                                                                                                                                                        ; LCCOMB_X3_Y14_N8      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~2                                                                                                                                                                                                                                            ; LCCOMB_X3_Y11_N2      ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition                                                                                                                                                                                                                                        ; FF_X3_Y14_N31         ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]~1                                                                                                                                                                                                                                                                                 ; LCCOMB_X10_Y14_N0     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|m_state.1000                                                                                                                                                                                                                                                                                                                 ; FF_X8_Y12_N13         ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|m_state~20                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X8_Y11_N0      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|m_state~29                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X8_Y11_N2      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|reset_core                                                                                                                                                                                                                                                                                                                   ; FF_X9_Y12_N31         ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|twamr_we~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X28_Y14_N0     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|twar_we~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y14_N28    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|twbr_we~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y14_N24    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|twcr_we~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X31_Y16_N20    ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|ddrx_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X48_Y15_N16    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|portx[3]~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X48_Y15_N30    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[0]                                                                                                                                                                                                                                                                                                                     ; FF_X11_Y11_N17        ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[1]                                                                                                                                                                                                                                                                                                                     ; FF_X11_Y11_N31        ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[2]                                                                                                                                                                                                                                                                                                                     ; FF_X11_Y11_N1         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[3]                                                                                                                                                                                                                                                                                                                     ; FF_X11_Y11_N19        ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[4]                                                                                                                                                                                                                                                                                                                     ; FF_X11_Y11_N9         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx[5]                                                                                                                                                                                                                                                                                                                     ; FF_X11_Y11_N7         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|ddrx_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X46_Y19_N8     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|portx[5]~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y11_N12    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[0]                                                                                                                                                                                                                                                                                                                     ; FF_X42_Y17_N7         ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[1]                                                                                                                                                                                                                                                                                                                     ; FF_X44_Y14_N17        ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[3]                                                                                                                                                                                                                                                                                                                     ; FF_X48_Y16_N25        ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx[4]                                                                                                                                                                                                                                                                                                                     ; FF_X47_Y19_N17        ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|ddrx_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X44_Y15_N2     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|portx[0]~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X44_Y16_N14    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|Div_Current[0]~10                                                                                                                                                                                                                                                                                            ; LCCOMB_X36_Y12_N2     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|Mux1~7                                                                                                                                                                                                                                                                                                       ; LCCOMB_X36_Y12_N18    ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|SPDR_Rc[0]~6                                                                                                                                                                                                                                                                                                 ; LCCOMB_X34_Y14_N20    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|SPDR_Sh_Current[0]~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X33_Y14_N24    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|core_sckd_spdr7_rise~3                                                                                                                                                                                                                                                                                       ; LCCOMB_X35_Y13_N18    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|mstr_ps~27                                                                                                                                                                                                                                                                                                   ; LCCOMB_X33_Y12_N28    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|rst_ss_n                                                                                                                                                                                                                                                                                                     ; FF_X31_Y14_N9         ; 10      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|slave_ps~38                                                                                                                                                                                                                                                                                                  ; LCCOMB_X32_Y14_N18    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|spcr.dord                                                                                                                                                                                                                                                                                                    ; FF_X38_Y11_N31        ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|spcr.spr[0]~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X34_Y12_N24    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|rst_cpha0_fall_n~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X29_Y14_N18    ; 2       ; Async. clear                          ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|rst_cpha0_rise_n~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X29_Y14_N24    ; 2       ; Async. clear                          ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|rst_cpha1_fall_n~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X29_Y14_N0     ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|rst_cpha1_rise_n~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X29_Y14_N30    ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd_rst_gen:u_rst_gen|rst_sckd_n~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X33_Y16_N20    ; 6       ; Async. clear                          ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|Selector3~4                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X36_Y10_N24    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|op_tmp_buf_next[4]~5                                                                                                                                                                                                                                                                                                             ; LCCOMB_X36_Y10_N20    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|pm_we_h~2                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X35_Y10_N8     ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|spm_sm_st_current.SPM_SM_SPMEN                                                                                                                                                                                                                                                                                                   ; FF_X35_Y10_N19        ; 10      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|avr_timer:tc_inst|OCRA~6                                                                                                                                                                                                                                                                                                    ; LCCOMB_X47_Y22_N10    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|avr_timer:tc_inst|OCRB~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X46_Y22_N2     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|avr_timer:tc_inst|TCNT[0]~2                                                                                                                                                                                                                                                                                                 ; LCCOMB_X47_Y21_N8     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|ocra_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X47_Y21_N0     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|ocrb_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X46_Y20_N2     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|tccra_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X46_Y19_N10    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|tccrb_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X46_Y20_N20    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|timsk_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X44_Y20_N30    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|ICR[7]~17                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X41_Y25_N22    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|TEMP[4]~9                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X42_Y21_N14    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|always3~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X42_Y21_N20    ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|avr_timer:tc_inst|OCRA~3                                                                                                                                                                                                                                                                                                    ; LCCOMB_X41_Y21_N0     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|avr_timer:tc_inst|OCRB~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X41_Y21_N10    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|avr_timer:tc_inst|TCNT[15]~19                                                                                                                                                                                                                                                                                               ; LCCOMB_X44_Y23_N18    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|ocral_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X42_Y22_N2     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|ocrbl_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X43_Y23_N20    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|tccra_we~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X43_Y21_N0     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|tccrb_we                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X43_Y21_N26    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|timsk_we~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X41_Y21_N6     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|avr_timer:tc_inst|OCRA~6                                                                                                                                                                                                                                                                                                    ; LCCOMB_X37_Y13_N14    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|avr_timer:tc_inst|OCRB~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X38_Y13_N18    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|avr_timer:tc_inst|TCNT[2]~2                                                                                                                                                                                                                                                                                                 ; LCCOMB_X37_Y14_N0     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|ocra_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X39_Y14_N22    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|ocrb_we                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X37_Y17_N24    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|tccra_we~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X36_Y13_N24    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|tccrb_we~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X39_Y17_N30    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|timsk_we~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X39_Y17_N0     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|always3~1                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X29_Y23_N8     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|baudctrla_we~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X30_Y24_N30    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|baudctrlb_we~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X32_Y24_N14    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|clk_gen_logic:clk_gen_logic_inst|rx_clk_en_current                                                                                                                                                                                                                                                                           ; FF_X30_Y23_N9         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|clk_gen_logic:clk_gen_logic_inst|rx_cnt_current[11]~15                                                                                                                                                                                                                                                                       ; LCCOMB_X30_Y23_N0     ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|clr_tx_cnt                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X35_Y20_N14    ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|comb~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X32_Y20_N4     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|ctrla_we~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y22_N12    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|ctrlb_we~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X35_Y20_N26    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|ctrlc_we~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X35_Y23_N18    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_rx_inst|fifo_mem_current[0][0]~1                                                                                                                                                                                                                                                                                   ; LCCOMB_X33_Y22_N0     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_rx_inst|fifo_mem_current[1][0]~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X33_Y22_N4     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_rx_inst|rd_cnt_current[1]~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X35_Y22_N18    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_rx_inst|wr_cnt_current[1]~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X33_Y22_N20    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_tx_inst|fifo_mem_current[0][0]~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X36_Y20_N4     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_tx_inst|wr_cnt_current[1]~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X35_Y20_N28    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rc_sm_st_next.LP_RC_SM_ST_B1~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X34_Y19_N28    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rx_sh_en                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X33_Y22_N2     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rx_step_cnt_current[1]~2                                                                                                                                                                                                                                                                                                     ; LCCOMB_X34_Y19_N30    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_wdt:wdt_inst|cntr[16]~11                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X29_Y19_N2     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_wdt:wdt_inst|wdtcsr_we~0                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X35_Y15_N24    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|clk_scki_buffer                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X33_Y13_N20    ; 14      ; Clock                                 ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|dm_ce                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X33_Y17_N16    ; 142     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|dm_we                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X46_Y16_N30    ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|pm_addr[13]                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X30_Y8_N2      ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|pm_core_rd_addr[13]                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X39_Y9_N16     ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|ADEN                                                                                                                                                                                                                                                                                                                            ; FF_X36_Y23_N23        ; 29      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|REFS_to_use[1]~1                                                                                                                                                                                                                                                                                                                ; LCCOMB_X37_Y25_N0     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|adc_response_scaled[11]~13                                                                                                                                                                                                                                                                                                      ; LCCOMB_X38_Y27_N16    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|adcsra_we                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X36_Y23_N26    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|adcsrb_we~0                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X37_Y19_N14    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|admux_we                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X36_Y23_N28    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|always11~0                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X37_Y21_N12    ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|didr_we~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X37_Y19_N10    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|WideOr12                                                                                                                                                                   ; LCCOMB_X28_Y28_N30    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|_~8                                              ; LCCOMB_X36_Y28_N22    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|_~0 ; LCCOMB_X32_Y27_N8     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|_~2                              ; LCCOMB_X37_Y28_N8     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|valid_wreq                                       ; LCCOMB_X32_Y27_N0     ; 7       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[16]~56                                                                                                                                                            ; LCCOMB_X37_Y28_N10    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|fifo_sclr                                                                                                                                                                  ; LCCOMB_X37_Y28_N4     ; 38      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[4]~11                                                                                                                                                            ; LCCOMB_X30_Y28_N30    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|load_dout~1                                                                                                                                                                ; LCCOMB_X33_Y28_N20    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|state_count[3]~9                                                                                                                                                                                                                                                                                                                ; LCCOMB_X38_Y25_N8     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|state_reg.SCALE11                                                                                                                                                                                                                                                                                                               ; FF_X37_Y25_N27        ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|always12~2                                                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y11_N2     ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|always5~2                                                                                                                                                                                                                                                                                                           ; LCCOMB_X30_Y11_N30    ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|always8~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X29_Y12_N20    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|busy_reg                                                                                                                                                                                                                                                                  ; FF_X28_Y21_N7         ; 42      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|comb~0                                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y21_N10    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|output_reg[40]~0                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y21_N16    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid_sel[1]~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X34_Y18_N14    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|comb~10                                                                                                                                                                                ; LCCOMB_X26_Y21_N4     ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|comb~11                                                                                                                                                                                ; LCCOMB_X26_Y18_N12    ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_CAPTURE                                                                                                                                                       ; FF_X26_Y18_N7         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|_~0                                                                                                                                        ; LCCOMB_X26_Y21_N26    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]~8                                                                                                                                                                  ; LCCOMB_X28_Y15_N12    ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]~9                                                                                                                                                                  ; LCCOMB_X29_Y15_N30    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[3]~8                                                                                                                                                                 ; LCCOMB_X27_Y19_N28    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk                                                                                                                                                                                 ; FF_X26_Y21_N29        ; 9       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk                                                                                                                                                                                                  ; LCCOMB_X27_Y1_N0      ; 87      ; Clock                                 ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|rst_timer~0                                                                                                                                                                                                        ; LCCOMB_X28_Y15_N28    ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|write_operation~1                                                                                                                                                                                                  ; LCCOMB_X28_Y15_N18    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|fcfg_cid_sel                                                                                                                                                                                                                                                                                                        ; LCCOMB_X36_Y18_N26    ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|fcfg_ctl.cmd[0]~2                                                                                                                                                                                                                                                                                                   ; LCCOMB_X32_Y15_N28    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|fcfg_ctl.enable                                                                                                                                                                                                                                                                                                     ; FF_X32_Y15_N7         ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|fcfg_dat_we                                                                                                                                                                                                                                                                                                         ; LCCOMB_X39_Y15_N20    ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|flash_ps.IDLE                                                                                                                                                                                                                                                                                                       ; FF_X27_Y11_N21        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[18]~25                                                                                                                                                          ; LCCOMB_X24_Y13_N10    ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[0]~1                                                                                                                                                                               ; LCCOMB_X28_Y11_N12    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2                                                                                                                                                                                   ; FF_X28_Y12_N5         ; 197     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Equal2~0                                                                                                                                                                                     ; LCCOMB_X22_Y13_N22    ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Equal7~0                                                                                                                                                                                     ; LCCOMB_X20_Y14_N22    ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0                                                                                                                                                                                    ; LCCOMB_X21_Y14_N24    ; 2       ; Async. clear                          ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[3]~11                                                                                                                                                                    ; LCCOMB_X24_Y14_N18    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state.READ_VALID_READING                                                                                                                                                     ; FF_X24_Y14_N27        ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[0]~1                                                                                                                                                                              ; LCCOMB_X25_Y14_N4     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[0]~2                                                                                                                                                                             ; LCCOMB_X16_Y16_N18    ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~31                                                                                                                                                                               ; LCCOMB_X16_Y16_N16    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_backup_reg[1]~1                                                                                                                                                            ; LCCOMB_X25_Y14_N18    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[12]~4                                                                                                                                                                   ; LCCOMB_X22_Y12_N4     ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                                                                                                                                                   ; FF_X22_Y14_N13        ; 40      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP                                                                                                                                                                  ; FF_X24_Y14_N23        ; 29      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[0]~11                                                                                                                                                                            ; LCCOMB_X20_Y14_N24    ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                                                                                                                                                                 ; FF_X21_Y14_N1         ; 49      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WRITE                                                                                                                                                                ; FF_X20_Y14_N13        ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~24                                                                                                                                                                               ; LCCOMB_X20_Y14_N16    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc                                                                                                                                                                                                    ; UNVM_X0_Y18_N40       ; 2       ; Clock                                 ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|rcfg_addr[12]~54                                                                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y11_N26    ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reconfig_ns.RCFG_D1~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X29_Y12_N28    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|ufm_dout[0]~0                                                                                                                                                                                                                                                                                                       ; LCCOMB_X27_Y11_N6     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|Decoder1~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y7_N30     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|Decoder1~1                                                                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y7_N4      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|Decoder1~2                                                                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y7_N28     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|Decoder1~3                                                                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y7_N26     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|Decoder1~4                                                                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y7_N18     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|Decoder1~5                                                                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y7_N12     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|Decoder1~6                                                                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y7_N24     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|Decoder1~7                                                                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y7_N6      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|f2p_ns.F2P_PMEM~0                                                                                                                                                                                                                                                                                                        ; LCCOMB_X31_Y11_N26    ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[8]~17                                                                                                                                                                                                                                                                                                            ; LCCOMB_X27_Y7_N10     ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[8]~22                                                                                                                                                                                                                                                                                                            ; LCCOMB_X27_Y7_N16     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_wdata[0][13]~3                                                                                                                                                                                                                                                                                                       ; LCCOMB_X31_Y8_N24     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_wdata[1][6]~7                                                                                                                                                                                                                                                                                                        ; LCCOMB_X31_Y8_N18     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|xfer_cnt[14]~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X32_Y8_N30     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|ClrRstDFF_Tmp                                                                                                                                                                                                                                                                                                           ; FF_X36_Y16_N9         ; 2       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|RstDelayB                                                                                                                                                                                                                                                                                                               ; FF_X21_Y14_N15        ; 311     ; Async. clear                          ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|gtccr.psrasy                                                                                                                                                                                                                                                                                                            ; FF_X42_Y15_N29        ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|gtccr.psrsync                                                                                                                                                                                                                                                                                                           ; FF_X42_Y15_N27        ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|gtccr.psrsync~0                                                                                                                                                                                                                                                                                                         ; LCCOMB_X42_Y15_N8     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|nrst_cnt[2]~9                                                                                                                                                                                                                                                                                                           ; LCCOMB_X37_Y15_N30    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|nrst_cp2                                                                                                                                                                                                                                                                                                                ; FF_X25_Y8_N9          ; 1538    ; Async. clear                          ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|nrst_cp2                                                                                                                                                                                                                                                                                                                ; FF_X25_Y8_N9          ; 63      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|synch:nrst_sync_inst|dout                                                                                                                                                                                                                                                                                               ; FF_X33_Y15_N29        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; xlr8_clocks:clocks_inst|always14~0                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X31_Y10_N0     ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; xlr8_clocks:clocks_inst|int_osc:int_osc_inst|altera_int_osc:int_osc_0|wire_clkout                                                                                                                                                                                                                                                                                                          ; OSCILLATOR_X25_Y18_N3 ; 10      ; Clock                                 ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; xlr8_clocks:clocks_inst|pll_lock_filtered                                                                                                                                                                                                                                                                                                                                                  ; FF_X32_Y11_N5         ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; xlr8_clocks:clocks_inst|pll_lock_filtered~1                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X32_Y11_N12    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_clocks:clocks_inst|pwr_on_nrst                                                                                                                                                                                                                                                                                                                                                        ; FF_X32_Y11_N1         ; 11      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; xlr8_gpio:gpio_inst|gpior0_we                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X34_Y10_N24    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_gpio:gpio_inst|gpior1_we                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X33_Y10_N22    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_gpio:gpio_inst|gpior2_we                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X35_Y12_N18    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_irq:xlr8_irq_inst|xicr_we~3                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X30_Y14_N4     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_irq:xlr8_irq_inst|xmsk_we~2                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X30_Y14_N18    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|decode_97a:decode2|eq_node[0]                                                                                                                                                                                                                                 ; LCCOMB_X30_Y8_N18     ; 16      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|decode_97a:decode2|eq_node[1]                                                                                                                                                                                                                                 ; LCCOMB_X30_Y8_N12     ; 16      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                    ; Location              ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Clock                                                                                                                                                                                                   ; PIN_H6                ; 3472    ; 11                                   ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                            ; JTAG_X25_Y18_N0       ; 592     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|us_clk                                                                                                                             ; FF_X1_Y16_N17         ; 38      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                   ; FF_X15_Y10_N25        ; 403     ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|rst_cpha0_fall_n~0                                                                                                        ; LCCOMB_X29_Y14_N18    ; 2       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|rst_cpha0_rise_n~0                                                                                                        ; LCCOMB_X29_Y14_N24    ; 2       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd_rst_gen:u_rst_gen|rst_sckd_n~0                                                                                                   ; LCCOMB_X33_Y16_N20    ; 6       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|clk_scki_buffer                                                                                                                                                ; LCCOMB_X33_Y13_N20    ; 14      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk               ; LCCOMB_X27_Y1_N0      ; 87      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0 ; LCCOMB_X21_Y14_N24    ; 2       ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc                 ; UNVM_X0_Y18_N40       ; 2       ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|RstDelayB                                                                                                                            ; FF_X21_Y14_N15        ; 311     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|nrst_cp2                                                                                                                             ; FF_X25_Y8_N9          ; 1538    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; xlr8_clocks:clocks_inst|int_osc:int_osc_inst|altera_int_osc:int_osc_0|wire_clkout                                                                                                                       ; OSCILLATOR_X25_Y18_N3 ; 10      ; 2                                    ; Global Clock         ; GCLK13           ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 69           ; 2048         ; 69           ; yes                    ; no                      ; yes                    ; no                      ; 141312 ; 2048                        ; 69                          ; 2048                        ; 69                          ; 141312              ; 18   ; None ; M9K_X5_Y15_N0, M9K_X5_Y16_N0, M9K_X5_Y13_N0, M9K_X5_Y14_N0, M9K_X5_Y8_N0, M9K_X5_Y5_N0, M9K_X5_Y11_N0, M9K_X5_Y9_N0, M9K_X5_Y12_N0, M9K_X5_Y6_N0, M9K_X5_Y2_N0, M9K_X5_Y7_N0, M9K_X5_Y10_N0, M9K_X5_Y1_N0, M9K_X5_Y3_N0, M9K_X23_Y3_N0, M9K_X5_Y4_N0, M9K_X23_Y1_N0                                                                                                                                                                                                                                             ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|altsyncram:temp_buf_rtl_0|altsyncram_um71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; Single Clock ; 64           ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024   ; 64                          ; 16                          ; --                          ; --                          ; 1024                ; 1    ; None ; M9K_X23_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 64           ; 12           ; 64           ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 768    ; 64                          ; 12                          ; 64                          ; 12                          ; 768                 ; 1    ; None ; M9K_X45_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst|altsyncram_s4h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; M9K  ; Single Port      ; Single Clock ; 2048         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384  ; 2048                        ; 8                           ; --                          ; --                          ; 16384               ; 2    ; None ; M9K_X45_Y21_N0, M9K_X45_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                      ; AUTO ; True Dual Port   ; Single Clock ; 16384        ; 16           ; 16384        ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 16384                       ; 16                          ; 16384                       ; 16                          ; 262144              ; 32   ; None ; M9K_X23_Y14_N0, M9K_X23_Y15_N0, M9K_X45_Y7_N0, M9K_X45_Y6_N0, M9K_X45_Y14_N0, M9K_X45_Y11_N0, M9K_X23_Y12_N0, M9K_X45_Y12_N0, M9K_X23_Y10_N0, M9K_X23_Y11_N0, M9K_X45_Y18_N0, M9K_X45_Y15_N0, M9K_X23_Y9_N0, M9K_X23_Y8_N0, M9K_X45_Y19_N0, M9K_X23_Y16_N0, M9K_X23_Y13_N0, M9K_X45_Y13_N0, M9K_X45_Y8_N0, M9K_X45_Y4_N0, M9K_X45_Y17_N0, M9K_X45_Y16_N0, M9K_X23_Y7_N0, M9K_X23_Y2_N0, M9K_X45_Y2_N0, M9K_X23_Y4_N0, M9K_X45_Y9_N0, M9K_X45_Y10_N0, M9K_X45_Y3_N0, M9K_X45_Y1_N0, M9K_X45_Y5_N0, M9K_X23_Y5_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 2           ; 2                   ; 90                ;
; Simple Multipliers (18-bit)           ; 1           ; 1                   ; 45                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 45                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 90                ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                  ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|result[0]    ; Simple Multiplier (9-bit)  ; DSPOUT_X40_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated|mac_mult1 ;                            ; DSPMULT_X40_Y6_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|alt_lpm_mult12ux12u:adc_mult|lpm_mult:lpm_mult_component|mult_jdq:auto_generated|result[0]                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X40_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|alt_lpm_mult12ux12u:adc_mult|lpm_mult:lpm_mult_component|mult_jdq:auto_generated|mac_mult1                                              ;                            ; DSPMULT_X40_Y27_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|alt_lpm_mult51x9u:mult51_inst|lpm_mult:lpm_mult_component|mult_3qs:auto_generated|result[0]                                             ; Simple Multiplier (9-bit)  ; DSPOUT_X18_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|alt_lpm_mult51x9u:mult51_inst|lpm_mult:lpm_mult_component|mult_3qs:auto_generated|mac_mult1                                          ;                            ; DSPMULT_X18_Y14_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 12,270 / 49,625 ( 25 % ) ;
; C16 interconnects     ; 119 / 2,250 ( 5 % )      ;
; C4 interconnects      ; 6,225 / 39,600 ( 16 % )  ;
; Direct links          ; 1,897 / 49,625 ( 4 % )   ;
; Global clocks         ; 14 / 20 ( 70 % )         ;
; Local interconnects   ; 4,597 / 15,840 ( 29 % )  ;
; NSLEEPs               ; 0 / 320 ( 0 % )          ;
; R24 interconnects     ; 223 / 2,146 ( 10 % )     ;
; R4 interconnects      ; 6,995 / 53,244 ( 13 % )  ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.53) ; Number of LABs  (Total = 675) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 39                            ;
; 2                                           ; 18                            ;
; 3                                           ; 15                            ;
; 4                                           ; 11                            ;
; 5                                           ; 14                            ;
; 6                                           ; 13                            ;
; 7                                           ; 6                             ;
; 8                                           ; 11                            ;
; 9                                           ; 15                            ;
; 10                                          ; 25                            ;
; 11                                          ; 22                            ;
; 12                                          ; 31                            ;
; 13                                          ; 33                            ;
; 14                                          ; 42                            ;
; 15                                          ; 81                            ;
; 16                                          ; 299                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.94) ; Number of LABs  (Total = 675) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 391                           ;
; 1 Clock                            ; 509                           ;
; 1 Clock enable                     ; 195                           ;
; 1 Sync. clear                      ; 30                            ;
; 1 Sync. load                       ; 44                            ;
; 2 Async. clears                    ; 6                             ;
; 2 Clock enables                    ; 88                            ;
; 2 Clocks                           ; 46                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.10) ; Number of LABs  (Total = 675) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 23                            ;
; 2                                            ; 16                            ;
; 3                                            ; 9                             ;
; 4                                            ; 15                            ;
; 5                                            ; 8                             ;
; 6                                            ; 14                            ;
; 7                                            ; 7                             ;
; 8                                            ; 8                             ;
; 9                                            ; 13                            ;
; 10                                           ; 6                             ;
; 11                                           ; 5                             ;
; 12                                           ; 9                             ;
; 13                                           ; 16                            ;
; 14                                           ; 11                            ;
; 15                                           ; 25                            ;
; 16                                           ; 73                            ;
; 17                                           ; 33                            ;
; 18                                           ; 32                            ;
; 19                                           ; 38                            ;
; 20                                           ; 35                            ;
; 21                                           ; 35                            ;
; 22                                           ; 35                            ;
; 23                                           ; 30                            ;
; 24                                           ; 34                            ;
; 25                                           ; 23                            ;
; 26                                           ; 23                            ;
; 27                                           ; 12                            ;
; 28                                           ; 23                            ;
; 29                                           ; 17                            ;
; 30                                           ; 22                            ;
; 31                                           ; 8                             ;
; 32                                           ; 15                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.53) ; Number of LABs  (Total = 675) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 65                            ;
; 2                                               ; 65                            ;
; 3                                               ; 40                            ;
; 4                                               ; 43                            ;
; 5                                               ; 42                            ;
; 6                                               ; 53                            ;
; 7                                               ; 53                            ;
; 8                                               ; 44                            ;
; 9                                               ; 45                            ;
; 10                                              ; 36                            ;
; 11                                              ; 44                            ;
; 12                                              ; 32                            ;
; 13                                              ; 26                            ;
; 14                                              ; 18                            ;
; 15                                              ; 18                            ;
; 16                                              ; 31                            ;
; 17                                              ; 6                             ;
; 18                                              ; 2                             ;
; 19                                              ; 4                             ;
; 20                                              ; 0                             ;
; 21                                              ; 2                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.38) ; Number of LABs  (Total = 675) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 25                            ;
; 3                                            ; 35                            ;
; 4                                            ; 26                            ;
; 5                                            ; 15                            ;
; 6                                            ; 15                            ;
; 7                                            ; 27                            ;
; 8                                            ; 20                            ;
; 9                                            ; 30                            ;
; 10                                           ; 19                            ;
; 11                                           ; 23                            ;
; 12                                           ; 21                            ;
; 13                                           ; 37                            ;
; 14                                           ; 27                            ;
; 15                                           ; 32                            ;
; 16                                           ; 22                            ;
; 17                                           ; 23                            ;
; 18                                           ; 14                            ;
; 19                                           ; 26                            ;
; 20                                           ; 20                            ;
; 21                                           ; 31                            ;
; 22                                           ; 23                            ;
; 23                                           ; 27                            ;
; 24                                           ; 18                            ;
; 25                                           ; 21                            ;
; 26                                           ; 17                            ;
; 27                                           ; 14                            ;
; 28                                           ; 11                            ;
; 29                                           ; 7                             ;
; 30                                           ; 7                             ;
; 31                                           ; 8                             ;
; 32                                           ; 5                             ;
; 33                                           ; 7                             ;
; 34                                           ; 6                             ;
; 35                                           ; 1                             ;
; 36                                           ; 3                             ;
; 37                                           ; 3                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 45           ; 45           ; 0            ; 0            ; 63        ; 45           ; 0            ; 0            ; 0            ; 0            ; 15           ; 0            ; 0            ; 0            ; 0            ; 0            ; 56           ; 0            ; 0            ; 56           ; 0            ; 0            ; 0            ; 0            ; 63        ; 63        ; 63        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 63           ; 18           ; 18           ; 63           ; 63           ; 0         ; 18           ; 63           ; 63           ; 63           ; 63           ; 48           ; 63           ; 63           ; 63           ; 63           ; 63           ; 7            ; 63           ; 63           ; 7            ; 63           ; 63           ; 63           ; 63           ; 0         ; 0         ; 0         ; 63           ; 63           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; PIN13LED            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ANA_UP              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; I2C_ENABLE          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SCL                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDA                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D13                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D12                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D11                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D10                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D9                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D8                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D7                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D6                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D5                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D4                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D3                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D2                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D1                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D0                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RX                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TX                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D22                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D23                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D24                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D25                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D26                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D27                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D28                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D29                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D30                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D31                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D32                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D33                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D34                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D35                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D36                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D37                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D38                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; D39                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; A5                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; A4                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; A3                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; A2                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; A1                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; A0                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DIG_IO_OE[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DIG_IO_OE[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DIG_IO_OE[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DIG_IO_OE[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DIG_IO_OE[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DIG_IO_OE[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SOIC7               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SOIC6               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SOIC5               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SOIC3               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SOIC2               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SOIC1               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; Clock               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RESET_N             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; On                     ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; Clock               ; Clock                ; 163.8             ;
; altera_reserved_tck ; altera_reserved_tck  ; 4.2               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                              ; Destination Register                                                                                                                                                                                                                                                                                                                                                                              ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|rcfg_din[1]                                                                                                                                                                                                                                                                                           ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy                                                                                                                                                                                          ; 4.448             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|rcfg_din[0]                                                                                                                                                                                                                                                                                           ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy                                                                                                                                                                                          ; 4.277             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[1]                                                                                                                                                                                                                                                                                              ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[0]                                                                                                                                                                             ; 2.570             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[0]                                                                                                                                                                                                                                                                                              ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[0]                                                                                                                                                                             ; 2.538             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dual_ps.DC_WAIT                                                                                                                                                                                                                                                                                       ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[0]                                                                                                                                                                             ; 2.368             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy                                                                                                                                                                     ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[4]                                                                                                                                                                             ; 2.315             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|reg_z[2]                                                                                                                                                                                                                                                                                              ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[4]                                                                                                                                                                             ; 2.315             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dual_ps.DC_WRT                                                                                                                                                                                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[4]                                                                                                                                                                             ; 2.315             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dual_ps.DC_RDBSY                                                                                                                                                                                                                                                                                      ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[4]                                                                                                                                                                             ; 2.315             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|RstDelayB                                                                                                                                                                                                                                                                                                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[4]                                                                                                                                                                             ; 2.315             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP                                                                                                                                                    ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_DUMMY                                                                                                                                                                         ; 2.140             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|current_state_reg                                                                                                                                                                                                                                           ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|chipidblock_dut~SHIFTNLD[0]                                                                                                                                                                                                                                                      ; 1.924             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA                                                                                                                                           ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[5]                                                                                                           ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[3]                                                                                                           ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[4]                                                                                                           ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[2]                                                                                                           ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[1]                                                                                                           ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE                                                                                                                                           ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[0]                                                                                                           ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_CAPTURE                                                                                                                                         ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ                                                                                                                                                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[0]                                                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[1]                                                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                          ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE                                                                                                                                                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk                                                                                                                                                                   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[4]                                                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_INIT                                                                                                                                                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_UPDATE                                                                                                                                         ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                                                                                                                                               ; 1.871             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[0]                                                                                                                                                                                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|avmm_rcv_readdata[0]                                                                                                                                                                                                      ; 1.668             ;
; xlr8_clocks:clocks_inst|clkcnt_intosc[9]                                                                                                                                                                                                                                                                                                                                     ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|synch:icr_sync|din_flop                                                                                                                                                                                                                                                                                                            ; 1.667             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_BUSY                                                                                                                                             ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_INIT                                                                                                                                                                      ; 1.627             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_SETUP                                                                                                                                           ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE                                                                                                                                                                ; 1.586             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_END                                                                                                                                              ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_BUSY                                                                                                                                                                  ; 1.512             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_UPDATE                                                                                                                                          ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR                                                                                                                                                                       ; 1.404             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_WD                                                                                                                                            ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_END                                                                                                                                                                   ; 1.404             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_APP1                                                                                                                                          ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_END                                                                                                                                                                   ; 1.404             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR                                                                                                                                                  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR                                                                                                                                                                       ; 1.404             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_WR_INREG                                                                                                                                         ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_END                                                                                                                                                                   ; 1.404             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_DUMMY                                                                                                                                           ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_DUMMY                                                                                                                                                                ; 1.398             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[0]                                                                                                                                                             ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[0]                                                                                                                                                                                  ; 0.929             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_DUMMY                                                                                                                                                    ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[0]                                                                                                                                                                                  ; 0.929             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                                                                                                                                     ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[0]                                                                                                                                                                                  ; 0.929             ;
; openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|IN_3                                                                                                                                                                                                                                                                                                    ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|synch:icr_sync|din_flop                                                                                                                                                                                                                                                                                                            ; 0.847             ;
; xlr8_gpio:gpio_inst|intosc_div1024_en                                                                                                                                                                                                                                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|synch:icr_sync|din_flop                                                                                                                                                                                                                                                                                                            ; 0.847             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[3]                                                                                                                                                      ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]                                                                                                                                                                           ; 0.810             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[2]                                                                                                                                                      ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]                                                                                                                                                                           ; 0.810             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[1]                                                                                                                                                      ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]                                                                                                                                                                           ; 0.810             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[4]                                                                                                                                                      ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]                                                                                                                                                                           ; 0.810             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]                                                                                                                                                      ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]                                                                                                                                                                           ; 0.810             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|rcfg_addr[14]                                                                                                                                                                                                                                                                                         ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[14]                                                                                                                                                                            ; 0.776             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|flash_ps.WRITEFLASH                                                                                                                                                                                                                                                                                   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[14]                                                                                                                                                                            ; 0.776             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|flash_access.FA_RCFG                                                                                                                                                                                                                                                                                  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[14]                                                                                                                                                                            ; 0.776             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|rcfg_addr[15]                                                                                                                                                                                                                                                                                         ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[15]                                                                                                                                                                            ; 0.775             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|rcfg_addr[13]                                                                                                                                                                                                                                                                                         ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[13]                                                                                                                                                                            ; 0.775             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|rcfg_addr[16]                                                                                                                                                                                                                                                                                         ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[16]                                                                                                                                                                            ; 0.775             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[1]                                                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[1]                                                                                                                                                                             ; 0.678             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[0]                                                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[0]                                                                                                                                                                             ; 0.678             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|flash_ps.READFLASH                                                                                                                                                                                                                                                                                    ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                        ; 0.629             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_IDLE                                                                                                                                                   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                        ; 0.629             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                                                                                                                                                   ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                        ; 0.629             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated|ram_block1a39~porta_datain_reg0                                                                                                                                                                        ; 0.617             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                        ; 0.617             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                        ; 0.616             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated|ram_block1a61~porta_datain_reg0                                                                                                                                                                        ; 0.616             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                        ; 0.616             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                                                                        ; 0.616             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[16]                                                                                                                                                       ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[14]                                                                                                                                                       ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[13]                                                                                                                                                       ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[12]                                                                                                                                                       ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[11]                                                                                                                                                       ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                       ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[9]                                                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[8]                                                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[7]                                                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[6]                                                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[5]                                                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[4]                                                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[3]                                                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[2]                                                                                                                                                        ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[15]                                                                                                                                                       ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|rcfg_addr[10]                                                                                                                                                                                                                                                                                         ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|ufm_adr[10]                                                                                                                                                                                                                                                                                                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|flash_access.FA_UFM_IF                                                                                                                                                                                                                                                                                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                            ; 0.584             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated|ram_block1a65~porta_datain_reg0                                                                                                                                                                        ; 0.516             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0] ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.500             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_wait                                                                                                                                                                      ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_wait                                                                                                                                                                                           ; 0.432             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_PULSE_SE                                                                                                                                                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_wait                                                                                                                                                                                           ; 0.432             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_READY                                                                                                                                                    ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_wait                                                                                                                                                                                           ; 0.432             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_FINAL                                                                                                                                                    ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_wait                                                                                                                                                                                           ; 0.432             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[7]                                                                                                                                                  ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[1]                                                                                                                                                                       ; 0.381             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[17]                                                                                                                                                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[11]                                                                                                                                                                      ; 0.380             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[15]                                                                                                                                                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[9]                                                                                                                                                                       ; 0.380             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[14]                                                                                                                                                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[8]                                                                                                                                                                       ; 0.380             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|tr_sm_st_current.LP_TR_SM_ST_B4                                                                                                                                                                                                                                                                                ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|tr_sm_st_current.LP_TR_SM_ST_B5                                                                                                                                                                                                                                                                                                     ; 0.380             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                                                                        ; 0.372             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                                                                                        ; 0.364             ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rc_sync_voter:u_rx_sync_voter|sh_rg_current[0]                                                                                                                                                                                                                                                                 ; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|lpm_shiftreg:rx_shift_reg_inst|dffs[10]                                                                                                                                                                                                                                                                                             ; 0.352             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10M16SAU169C8G for design "sno_16MHz"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component|pll16_altpll:auto_generated|pll1" as MAX 10 PLL type File: /home/msapper/preston/SoC/XLR8Build/extras/quartus/db/pll16_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 8, and phase shift of 0 degrees (0 ps) for xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component|pll16_altpll:auto_generated|wire_pll1_clk[0] port File: /home/msapper/preston/SoC/XLR8Build/extras/quartus/db/pll16_altpll.v Line: 45
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SAU169C8G is compatible
    Info (176445): Device 10M08SAU169C8GES is compatible
    Info (176445): Device 10M04SAU169C8G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_JTAGEN~ is reserved at location E5
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location E7
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location C4
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location C5
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ADC1IN1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_ADC1IN2~ is reserved at location C2
    Info (169125): Pin ~ALTERA_ADC1IN3~ is reserved at location E3
    Info (169125): Pin ~ALTERA_ADC1IN4~ is reserved at location E4
    Info (169125): Pin ~ALTERA_ADC1IN5~ is reserved at location C1
    Info (169125): Pin ~ALTERA_ADC1IN6~ is reserved at location B1
    Info (169125): Pin ~ALTERA_ADC1IN7~ is reserved at location F1
    Info (169125): Pin ~ALTERA_ADC1IN8~ is reserved at location E1
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 14 pins of 59 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
    Info (332165): Entity xlr8_alorium_top
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: '../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc'
Info (332104): Reading SDC File: '../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc'
Info (332104): Reading SDC File: '../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc'
Info (332104): Reading SDC File: '../../../XLR8Core/extras/quartus/xlr8_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 62.500 -waveform {0.000 31.250} -name Clock Clock
    Info (332110): create_generated_clock -source {clocks_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -duty_cycle 50.00 -name {clocks_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]} {clocks_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_clock -period 181.818 -name {uc_top_wrp_vlog_inst|flashload_inst|flash_inst|onchip_flash_0|altera_onchip_flash_block|ufm_block|osc} {uc_top_wrp_vlog_inst|flashload_inst|flash_inst|onchip_flash_0|altera_onchip_flash_block|ufm_block|osc}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at xlr8_top.sdc(119): JT9 could not be matched with a port File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 119
Warning (332049): Ignored set_input_delay at xlr8_top.sdc(119): Argument <targets> is an empty collection File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 119
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_virtual}]  $dig_inp_dly [get_ports {JT9}] File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 119
Warning (332174): Ignored filter at xlr8_top.sdc(120): JT7 could not be matched with a port File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 120
Warning (332049): Ignored set_input_delay at xlr8_top.sdc(120): Argument <targets> is an empty collection File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 120
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_virtual}]  $dig_inp_dly [get_ports {JT7}] File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 120
Warning (332174): Ignored filter at xlr8_top.sdc(121): JT6 could not be matched with a port File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 121
Warning (332049): Ignored set_input_delay at xlr8_top.sdc(121): Argument <targets> is an empty collection File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 121
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_virtual}]  $dig_inp_dly [get_ports {JT6}] File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 121
Warning (332174): Ignored filter at xlr8_top.sdc(122): JT5 could not be matched with a port File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 122
Warning (332049): Ignored set_input_delay at xlr8_top.sdc(122): Argument <targets> is an empty collection File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 122
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_virtual}]  $dig_inp_dly [get_ports {JT5}] File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 122
Warning (332174): Ignored filter at xlr8_top.sdc(123): JT3 could not be matched with a port File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 123
Warning (332049): Ignored set_input_delay at xlr8_top.sdc(123): Argument <targets> is an empty collection File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 123
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_virtual}]  $dig_inp_dly [get_ports {JT3}] File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 123
Warning (332174): Ignored filter at xlr8_top.sdc(124): JT1 could not be matched with a port File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 124
Warning (332049): Ignored set_input_delay at xlr8_top.sdc(124): Argument <targets> is an empty collection File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 124
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_virtual}]  $dig_inp_dly [get_ports {JT1}] File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 124
Warning (332049): Ignored set_output_delay at xlr8_top.sdc(191): Argument <targets> is an empty collection File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 191
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk_virtual}]  $dig_out_dly [get_ports {JT9}] File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 191
Warning (332049): Ignored set_output_delay at xlr8_top.sdc(192): Argument <targets> is an empty collection File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 192
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk_virtual}]  $dig_out_dly [get_ports {JT7}] File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 192
Warning (332049): Ignored set_output_delay at xlr8_top.sdc(193): Argument <targets> is an empty collection File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 193
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk_virtual}]  $dig_out_dly [get_ports {JT6}] File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 193
Warning (332049): Ignored set_output_delay at xlr8_top.sdc(194): Argument <targets> is an empty collection File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 194
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk_virtual}]  $dig_out_dly [get_ports {JT5}] File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 194
Warning (332049): Ignored set_output_delay at xlr8_top.sdc(195): Argument <targets> is an empty collection File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 195
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk_virtual}]  $dig_out_dly [get_ports {JT3}] File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 195
Warning (332049): Ignored set_output_delay at xlr8_top.sdc(196): Argument <targets> is an empty collection File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 196
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk_virtual}]  $dig_out_dly [get_ports {JT1}] File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 196
Warning (332174): Ignored filter at xlr8_top.sdc(234): JT1 could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 234
Warning (332049): Ignored set_false_path at xlr8_top.sdc(234): Argument <to> is not an object ID File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 234
    Info (332050): set_false_path -from {Clock} -to {JT1} File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 234
Warning (332174): Ignored filter at xlr8_top.sdc(235): JT9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 235
Warning (332049): Ignored set_false_path at xlr8_top.sdc(235): Argument <to> is not an object ID File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 235
    Info (332050): set_false_path -from {RESET_N} -to {JT9} File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/xlr8_top.sdc Line: 235
Warning: Setting false path on altera_onchip_flash_block|drdout
Critical Warning (332012): Synopsys Design Constraints File file not found: '../../../XLR8Build/extras/quartus/xlr8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|us_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|startup is being clocked by openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|us_clk
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
    Info (332098): From: uc_top_wrp_vlog_inst|adc_inst|max10adc_inst|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|eoc
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 8 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   62.500     clk_scki
    Info (332111):   62.500  clk_virtual
    Info (332111):   62.500        Clock
    Info (332111):  500.000 clocks_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    8.620  int_osc_clk
    Info (332111):  181.818 uc_top_wrp_vlog_inst|flashload_inst|flash_inst|onchip_flash_0|altera_onchip_flash_block|ufm_block|osc
    Info (332111):  125.000 undefined_altera_flash_read_state_clock
Info (176353): Automatically promoted node Clock~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 110
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|SD_1 File: /home/msapper/preston/SoC/XLR8Build/extras/rtl/alorium_lfsr.v Line: 30
        Info (176357): Destination node openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|us_clk File: /home/msapper/preston/SoC/XLR8Build/extras/rtl/alorium_lfsr.v Line: 262
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_drclk_neg_reg File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_arclk_neg_pos_reg File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_arclk_neg_reg File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_arclk~0 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_drclk_neg_pos_reg File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_drclk_neg_pos_write_reg File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drclk~0 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_se_neg_reg File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk  File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|us_clk  File: /home/msapper/preston/SoC/XLR8Build/extras/rtl/alorium_lfsr.v Line: 262
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|us_clk~0 File: /home/msapper/preston/SoC/XLR8Build/extras/rtl/alorium_lfsr.v Line: 262
Info (176353): Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst|clk_scki_buffer  File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node xlr8_clocks:clocks_inst|int_osc:int_osc_inst|altera_int_osc:int_osc_0|wire_clkout  File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v Line: 65
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc  File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|nrst_cp2  File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|rst_ss_n File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd_rst_gen:u_rst_gen|rst_sckd_n~0 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|startup File: /home/msapper/preston/SoC/XLR8Build/extras/rtl/alorium_lfsr.v Line: 190
        Info (176357): Destination node openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|sw_val_rdy File: /home/msapper/preston/SoC/XLR8Build/extras/rtl/alorium_lfsr.v Line: 48
        Info (176357): Destination node openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|time_to_wait[0] File: /home/msapper/preston/SoC/XLR8Build/extras/rtl/alorium_lfsr.v Line: 200
        Info (176357): Destination node openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|time_to_wait[10] File: /home/msapper/preston/SoC/XLR8Build/extras/rtl/alorium_lfsr.v Line: 200
        Info (176357): Destination node openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|time_to_wait[11] File: /home/msapper/preston/SoC/XLR8Build/extras/rtl/alorium_lfsr.v Line: 200
        Info (176357): Destination node openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|time_to_wait[12] File: /home/msapper/preston/SoC/XLR8Build/extras/rtl/alorium_lfsr.v Line: 200
        Info (176357): Destination node openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|time_to_wait[1] File: /home/msapper/preston/SoC/XLR8Build/extras/rtl/alorium_lfsr.v Line: 200
        Info (176357): Destination node openxlr8:xb_openxlr8_inst|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|time_to_wait[2] File: /home/msapper/preston/SoC/XLR8Build/extras/rtl/alorium_lfsr.v Line: 200
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176353): Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|RstDelayB  File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|next_state.STATE_SAME~2 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~30 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~31 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~33 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~34 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~35 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|comb~2 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|write_operation~1 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~39 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~40 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd_rst_gen:u_rst_gen|rst_sckd_n~0  File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|rst_cpha1_fall_n~0 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|rst_cpha1_rise_n~0 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|rst_cpha0_rise_n~0 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
        Info (176357): Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|rst_cpha0_fall_n~0 File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
Info (176353): Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|rst_cpha0_fall_n~0  File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd|rst_cpha0_rise_n~0  File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0  File: /home/msapper/preston/SoC/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp Line: -1
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Warning: Setting false path on altera_onchip_flash_block|drdout
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 18 registers into blocks of type Embedded multiplier block
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 12 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL, 3.3 V Schmitt Trigger.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  19 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "JT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "JT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "JT5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "JT6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "JT7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "JT9" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Warning: Setting false path on altera_onchip_flash_block|drdout
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:13
Warning: Setting false path on altera_onchip_flash_block|drdout
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 13% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:10
Info (11888): Total time spent on timing analysis during the Fitter is 7.08 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning: Setting false path on altera_onchip_flash_block|drdout
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:12
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 64 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin SCL uses I/O standard 3.3 V Schmitt Trigger at H3 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 73
    Info (169178): Pin SDA uses I/O standard 3.3 V Schmitt Trigger at H4 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 74
    Info (169178): Pin D13 uses I/O standard 3.3-V LVTTL at B4 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 76
    Info (169178): Pin D12 uses I/O standard 3.3-V LVTTL at B3 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 76
    Info (169178): Pin D11 uses I/O standard 3.3-V LVTTL at B2 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 76
    Info (169178): Pin D10 uses I/O standard 3.3-V LVTTL at A2 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 76
    Info (169178): Pin D9 uses I/O standard 3.3-V LVTTL at A12 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 76
    Info (169178): Pin D8 uses I/O standard 3.3-V LVTTL at B13 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 76
    Info (169178): Pin D7 uses I/O standard 3.3-V LVTTL at C11 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 78
    Info (169178): Pin D6 uses I/O standard 3.3-V LVTTL at C12 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 78
    Info (169178): Pin D5 uses I/O standard 3.3-V LVTTL at B11 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 78
    Info (169178): Pin D4 uses I/O standard 3.3-V LVTTL at B12 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 78
    Info (169178): Pin D3 uses I/O standard 3.3-V LVTTL at F12 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 78
    Info (169178): Pin D2 uses I/O standard 3.3-V LVTTL at E13 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 78
    Info (169178): Pin D1 uses I/O standard 3.3-V LVTTL at F13 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 78
    Info (169178): Pin D0 uses I/O standard 3.3-V LVTTL at G10 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 78
    Info (169178): Pin RX uses I/O standard 3.3-V LVTTL at N3 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 79
    Info (169178): Pin TX uses I/O standard 3.3-V LVTTL at N2 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 79
    Info (169178): Pin D22 uses I/O standard 3.3-V LVTTL at M11 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 80
    Info (169178): Pin D23 uses I/O standard 3.3-V LVTTL at L10 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 80
    Info (169178): Pin D24 uses I/O standard 3.3-V LVTTL at M7 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 80
    Info (169178): Pin D25 uses I/O standard 3.3-V LVTTL at K5 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 80
    Info (169178): Pin D26 uses I/O standard 3.3-V LVTTL at N5 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 80
    Info (169178): Pin D27 uses I/O standard 3.3-V LVTTL at N4 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 80
    Info (169178): Pin D28 uses I/O standard 3.3-V LVTTL at M12 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 81
    Info (169178): Pin D29 uses I/O standard 3.3-V LVTTL at M10 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 81
    Info (169178): Pin D30 uses I/O standard 3.3-V LVTTL at K6 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 81
    Info (169178): Pin D31 uses I/O standard 3.3-V LVTTL at J5 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 81
    Info (169178): Pin D32 uses I/O standard 3.3-V LVTTL at M4 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 81
    Info (169178): Pin D33 uses I/O standard 3.3-V LVTTL at N8 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 81
    Info (169178): Pin D34 uses I/O standard 3.3-V LVTTL at M13 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 82
    Info (169178): Pin D35 uses I/O standard 3.3-V LVTTL at L11 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 82
    Info (169178): Pin D36 uses I/O standard 3.3-V LVTTL at J6 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 82
    Info (169178): Pin D37 uses I/O standard 3.3-V LVTTL at N6 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 82
    Info (169178): Pin D38 uses I/O standard 3.3-V LVTTL at M5 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 82
    Info (169178): Pin D39 uses I/O standard 3.3-V LVTTL at N7 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 82
    Info (169178): Pin A5 uses I/O standard 3.3-V LVTTL at H2 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 87
    Info (169178): Pin A4 uses I/O standard 3.3-V LVTTL at M2 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 87
    Info (169178): Pin A3 uses I/O standard 3.3-V LVTTL at M1 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 87
    Info (169178): Pin A2 uses I/O standard 3.3-V LVTTL at H5 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 87
    Info (169178): Pin A1 uses I/O standard 3.3-V LVTTL at K2 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 87
    Info (169178): Pin A0 uses I/O standard 3.3-V LVTTL at K1 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 87
    Info (169178): Pin DIG_IO_OE[0] uses I/O standard 3.3-V LVTTL at H10 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 91
    Info (169178): Pin DIG_IO_OE[1] uses I/O standard 3.3-V LVTTL at G5 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 91
    Info (169178): Pin DIG_IO_OE[2] uses I/O standard 3.3-V LVTTL at K8 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 91
    Info (169178): Pin DIG_IO_OE[3] uses I/O standard 3.3-V LVTTL at D12 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 91
    Info (169178): Pin DIG_IO_OE[4] uses I/O standard 3.3-V LVTTL at L3 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 91
    Info (169178): Pin DIG_IO_OE[5] uses I/O standard 3.3-V LVTTL at G13 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 91
    Info (169178): Pin SOIC7 uses I/O standard 3.3 V Schmitt Trigger at A4 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 95
    Info (169178): Pin SOIC6 uses I/O standard 3.3 V Schmitt Trigger at L12 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 96
    Info (169178): Pin SOIC5 uses I/O standard 3.3 V Schmitt Trigger at A9 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 97
    Info (169178): Pin SOIC3 uses I/O standard 3.3 V Schmitt Trigger at N9 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 98
    Info (169178): Pin SOIC2 uses I/O standard 3.3 V Schmitt Trigger at D13 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 99
    Info (169178): Pin SOIC1 uses I/O standard 3.3 V Schmitt Trigger at G4 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 100
    Info (169178): Pin Clock uses I/O standard 3.3-V LVTTL at H6 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 110
    Info (169178): Pin RESET_N uses I/O standard 3.3 V Schmitt Trigger at B9 File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 113
    Info (169178): Pin ~ALTERA_ADC1IN1~ uses I/O standard 3.3-V LVTTL at D1
    Info (169178): Pin ~ALTERA_ADC1IN2~ uses I/O standard 3.3-V LVTTL at C2
    Info (169178): Pin ~ALTERA_ADC1IN3~ uses I/O standard 3.3-V LVTTL at E3
    Info (169178): Pin ~ALTERA_ADC1IN4~ uses I/O standard 3.3-V LVTTL at E4
    Info (169178): Pin ~ALTERA_ADC1IN5~ uses I/O standard 3.3-V LVTTL at C1
    Info (169178): Pin ~ALTERA_ADC1IN6~ uses I/O standard 3.3-V LVTTL at B1
    Info (169178): Pin ~ALTERA_ADC1IN7~ uses I/O standard 3.3-V LVTTL at F1
    Info (169178): Pin ~ALTERA_ADC1IN8~ uses I/O standard 3.3-V LVTTL at E1
Critical Warning (16248): Pin A5 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 87
Critical Warning (16248): Pin RX is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 79
Critical Warning (16248): Pin TX is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 79
Critical Warning (16248): Pin A4 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 87
Critical Warning (16248): Pin A3 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 87
Critical Warning (16248): Pin A1 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 87
Critical Warning (16248): Pin A0 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 87
Critical Warning (16248): Pin DIG_IO_OE[1] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 91
Critical Warning (16248): Pin DIG_IO_OE[4] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 91
Critical Warning (16248): Pin Clock is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 110
Critical Warning (16248): Pin I2C_ENABLE is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 93
Critical Warning (16248): Pin D13 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 76
Critical Warning (16248): Pin D12 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 76
Critical Warning (16248): Pin D11 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 76
Critical Warning (16248): Pin D10 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again. File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 76
Warning (169064): Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin D13 has a permanently enabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 76
    Info (169065): Pin D12 has a permanently enabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 76
    Info (169065): Pin D11 has a permanently enabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 76
    Info (169065): Pin D10 has a permanently enabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 76
    Info (169065): Pin D9 has a permanently enabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 76
    Info (169065): Pin D8 has a permanently enabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 76
    Info (169065): Pin D7 has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 78
    Info (169065): Pin D6 has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 78
    Info (169065): Pin D5 has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 78
    Info (169065): Pin D2 has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 78
    Info (169065): Pin RX has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 79
    Info (169065): Pin TX has a permanently enabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 79
    Info (169065): Pin DIG_IO_OE[0] has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 91
    Info (169065): Pin DIG_IO_OE[1] has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 91
    Info (169065): Pin DIG_IO_OE[2] has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 91
    Info (169065): Pin DIG_IO_OE[3] has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 91
    Info (169065): Pin DIG_IO_OE[4] has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 91
    Info (169065): Pin DIG_IO_OE[5] has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 91
    Info (169065): Pin SOIC7 has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 95
    Info (169065): Pin SOIC6 has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 96
    Info (169065): Pin SOIC5 has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 97
    Info (169065): Pin SOIC3 has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 98
    Info (169065): Pin SOIC2 has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 99
    Info (169065): Pin SOIC1 has a permanently disabled output enable File: /home/msapper/preston/SoC/XLR8Core/extras/rtl/xlr8_alorium_top.v Line: 100
Info (144001): Generated suppressed messages file /home/msapper/preston/SoC/XLR8Build/extras/quartus/output_files/sno_16MHz.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 1448 megabytes
    Info: Processing ended: Sat Apr  6 00:56:46 2019
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:01:09


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/msapper/preston/SoC/XLR8Build/extras/quartus/output_files/sno_16MHz.fit.smsg.


