{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554629292995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554629292995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 07 17:28:12 2019 " "Processing started: Sun Apr 07 17:28:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554629292995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554629292995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off muliplyCPU -c muliplyCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off muliplyCPU -c muliplyCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554629292995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554629293884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../rtl/REG.v" "" { Text "E:/fpga/muliplyCPU/rtl/REG.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629293978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629293978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../rtl/PC.v" "" { Text "E:/fpga/muliplyCPU/rtl/PC.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629293978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629293978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "../rtl/MEM_WB.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM_WB.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629293993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629293993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629293993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629293993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/im.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/im.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "../rtl/IM.v" "" { Text "E:/fpga/muliplyCPU/rtl/IM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629293993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629293993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../rtl/IF_ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/IF_ID.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629294009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629294009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629294025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/hilo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/hilo.v" { { "Info" "ISGN_ENTITY_NAME" "1 HILO " "Found entity 1: HILO" {  } { { "../rtl/HILO.v" "" { Text "E:/fpga/muliplyCPU/rtl/HILO.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629294040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/exe.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE " "Found entity 1: EXE" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629294040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "../rtl/EX_MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/EX_MEM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629294056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/define.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga/muliplycpu/rtl/define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAMEM " "Found entity 1: DATAMEM" {  } { { "../rtl/DATAMEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/DATAMEM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629294072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629294080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../rtl/CPU.v" "" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629294085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/cp0.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/cp0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CP0 " "Found entity 1: CP0" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629294094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "../rtl/CLOCK.v" "" { Text "E:/fpga/muliplyCPU/rtl/CLOCK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629294094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_LED " "Found entity 1: SEG_LED" {  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629294094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../rtl/UART.v" "" { Text "E:/fpga/muliplyCPU/rtl/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629294094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/uartdata.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/uartdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTDATA " "Found entity 1: UARTDATA" {  } { { "../rtl/UARTDATA.v" "" { Text "E:/fpga/muliplyCPU/rtl/UARTDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629294094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/uartpackage.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/uartpackage.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTPACKAGE " "Found entity 1: UARTPACKAGE" {  } { { "../rtl/UARTPACKAGE.v" "" { Text "E:/fpga/muliplyCPU/rtl/UARTPACKAGE.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629294110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/qtcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/qtcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 QTCONTROL " "Found entity 1: QTCONTROL" {  } { { "../rtl/QTCONTROL.v" "" { Text "E:/fpga/muliplyCPU/rtl/QTCONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629294110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629294110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554629294344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 20 CPU.v(174) " "Verilog HDL assignment warning at CPU.v(174): truncated value with size 21 to match size of target (20)" {  } { { "../rtl/CPU.v" "" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554629294344 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 CPU.v(176) " "Verilog HDL assignment warning at CPU.v(176): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/CPU.v" "" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554629294344 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led2 CPU.v(32) " "Output port \"led2\" at CPU.v(32) has no driver" {  } { { "../rtl/CPU.v" "" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1554629294360 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led3 CPU.v(35) " "Output port \"led3\" at CPU.v(35) has no driver" {  } { { "../rtl/CPU.v" "" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1554629294360 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK CLOCK:myclock " "Elaborating entity \"CLOCK\" for hierarchy \"CLOCK:myclock\"" {  } { { "../rtl/CPU.v" "myclock" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_LED SEG_LED:mysegled " "Elaborating entity \"SEG_LED\" for hierarchy \"SEG_LED:mysegled\"" {  } { { "../rtl/CPU.v" "mysegled" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 SEG_LED.v(22) " "Verilog HDL assignment warning at SEG_LED.v(22): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554629294485 "|CPU|SEG_LED:mysegled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 SEG_LED.v(23) " "Verilog HDL assignment warning at SEG_LED.v(23): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554629294485 "|CPU|SEG_LED:mysegled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 SEG_LED.v(24) " "Verilog HDL assignment warning at SEG_LED.v(24): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554629294485 "|CPU|SEG_LED:mysegled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 SEG_LED.v(25) " "Verilog HDL assignment warning at SEG_LED.v(25): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554629294485 "|CPU|SEG_LED:mysegled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 SEG_LED.v(26) " "Verilog HDL assignment warning at SEG_LED.v(26): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554629294485 "|CPU|SEG_LED:mysegled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 SEG_LED.v(27) " "Verilog HDL assignment warning at SEG_LED.v(27): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554629294485 "|CPU|SEG_LED:mysegled"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTPACKAGE UARTPACKAGE:myuartpackage " "Elaborating entity \"UARTPACKAGE\" for hierarchy \"UARTPACKAGE:myuartpackage\"" {  } { { "../rtl/CPU.v" "myuartpackage" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTDATA UARTPACKAGE:myuartpackage\|UARTDATA:myuartdata " "Elaborating entity \"UARTDATA\" for hierarchy \"UARTPACKAGE:myuartpackage\|UARTDATA:myuartdata\"" {  } { { "../rtl/UARTPACKAGE.v" "myuartdata" { Text "E:/fpga/muliplyCPU/rtl/UARTPACKAGE.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UARTPACKAGE:myuartpackage\|UARTDATA:myuartdata\|UART:myuart " "Elaborating entity \"UART\" for hierarchy \"UARTPACKAGE:myuartpackage\|UARTDATA:myuartdata\|UART:myuart\"" {  } { { "../rtl/UARTDATA.v" "myuart" { Text "E:/fpga/muliplyCPU/rtl/UARTDATA.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QTCONTROL QTCONTROL:myqtcontrol " "Elaborating entity \"QTCONTROL\" for hierarchy \"QTCONTROL:myqtcontrol\"" {  } { { "../rtl/CPU.v" "myqtcontrol" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 QTCONTROL.v(72) " "Verilog HDL assignment warning at QTCONTROL.v(72): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/QTCONTROL.v" "" { Text "E:/fpga/muliplyCPU/rtl/QTCONTROL.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554629294500 "|CPU|QTCONTROL:myqtcontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:mypc " "Elaborating entity \"PC\" for hierarchy \"PC:mypc\"" {  } { { "../rtl/CPU.v" "mypc" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM IM:myim " "Elaborating entity \"IM\" for hierarchy \"IM:myim\"" {  } { { "../rtl/CPU.v" "myim" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294500 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 1023 IM.v(28) " "Verilog HDL warning at IM.v(28): number of words (8) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../rtl/IM.v" "" { Text "E:/fpga/muliplyCPU/rtl/IM.v" 28 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1554629294500 "|CPU|IM:myim"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "im.data_a 0 IM.v(25) " "Net \"im.data_a\" at IM.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/IM.v" "" { Text "E:/fpga/muliplyCPU/rtl/IM.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1554629294500 "|CPU|IM:myim"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "im.waddr_a 0 IM.v(25) " "Net \"im.waddr_a\" at IM.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/IM.v" "" { Text "E:/fpga/muliplyCPU/rtl/IM.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1554629294500 "|CPU|IM:myim"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "im.we_a 0 IM.v(25) " "Net \"im.we_a\" at IM.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/IM.v" "" { Text "E:/fpga/muliplyCPU/rtl/IM.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1554629294500 "|CPU|IM:myim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:myif_id " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:myif_id\"" {  } { { "../rtl/CPU.v" "myif_id" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:myid " "Elaborating entity \"ID\" for hierarchy \"ID:myid\"" {  } { { "../rtl/CPU.v" "myid" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294516 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "excepttype_is_eret ID.v(93) " "Verilog HDL Always Construct warning at ID.v(93): inferring latch(es) for variable \"excepttype_is_eret\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "excepttype_is_syscall ID.v(93) " "Verilog HDL Always Construct warning at ID.v(93): inferring latch(es) for variable \"excepttype_is_syscall\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1_o ID.v(888) " "Verilog HDL Always Construct warning at ID.v(888): inferring latch(es) for variable \"reg1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2_o ID.v(909) " "Verilog HDL Always Construct warning at ID.v(909): inferring latch(es) for variable \"reg2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[0\] ID.v(909) " "Inferred latch for \"reg2_o\[0\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[1\] ID.v(909) " "Inferred latch for \"reg2_o\[1\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[2\] ID.v(909) " "Inferred latch for \"reg2_o\[2\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[3\] ID.v(909) " "Inferred latch for \"reg2_o\[3\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[4\] ID.v(909) " "Inferred latch for \"reg2_o\[4\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[5\] ID.v(909) " "Inferred latch for \"reg2_o\[5\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[6\] ID.v(909) " "Inferred latch for \"reg2_o\[6\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[7\] ID.v(909) " "Inferred latch for \"reg2_o\[7\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[8\] ID.v(909) " "Inferred latch for \"reg2_o\[8\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[9\] ID.v(909) " "Inferred latch for \"reg2_o\[9\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[10\] ID.v(909) " "Inferred latch for \"reg2_o\[10\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[11\] ID.v(909) " "Inferred latch for \"reg2_o\[11\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[12\] ID.v(909) " "Inferred latch for \"reg2_o\[12\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[13\] ID.v(909) " "Inferred latch for \"reg2_o\[13\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[14\] ID.v(909) " "Inferred latch for \"reg2_o\[14\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[15\] ID.v(909) " "Inferred latch for \"reg2_o\[15\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[16\] ID.v(909) " "Inferred latch for \"reg2_o\[16\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[17\] ID.v(909) " "Inferred latch for \"reg2_o\[17\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[18\] ID.v(909) " "Inferred latch for \"reg2_o\[18\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[19\] ID.v(909) " "Inferred latch for \"reg2_o\[19\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[20\] ID.v(909) " "Inferred latch for \"reg2_o\[20\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[21\] ID.v(909) " "Inferred latch for \"reg2_o\[21\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[22\] ID.v(909) " "Inferred latch for \"reg2_o\[22\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[23\] ID.v(909) " "Inferred latch for \"reg2_o\[23\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[24\] ID.v(909) " "Inferred latch for \"reg2_o\[24\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[25\] ID.v(909) " "Inferred latch for \"reg2_o\[25\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[26\] ID.v(909) " "Inferred latch for \"reg2_o\[26\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[27\] ID.v(909) " "Inferred latch for \"reg2_o\[27\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[28\] ID.v(909) " "Inferred latch for \"reg2_o\[28\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[29\] ID.v(909) " "Inferred latch for \"reg2_o\[29\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[30\] ID.v(909) " "Inferred latch for \"reg2_o\[30\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[31\] ID.v(909) " "Inferred latch for \"reg2_o\[31\]\" at ID.v(909)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 909 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[0\] ID.v(888) " "Inferred latch for \"reg1_o\[0\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[1\] ID.v(888) " "Inferred latch for \"reg1_o\[1\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[2\] ID.v(888) " "Inferred latch for \"reg1_o\[2\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[3\] ID.v(888) " "Inferred latch for \"reg1_o\[3\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[4\] ID.v(888) " "Inferred latch for \"reg1_o\[4\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[5\] ID.v(888) " "Inferred latch for \"reg1_o\[5\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[6\] ID.v(888) " "Inferred latch for \"reg1_o\[6\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[7\] ID.v(888) " "Inferred latch for \"reg1_o\[7\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[8\] ID.v(888) " "Inferred latch for \"reg1_o\[8\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[9\] ID.v(888) " "Inferred latch for \"reg1_o\[9\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[10\] ID.v(888) " "Inferred latch for \"reg1_o\[10\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[11\] ID.v(888) " "Inferred latch for \"reg1_o\[11\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[12\] ID.v(888) " "Inferred latch for \"reg1_o\[12\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[13\] ID.v(888) " "Inferred latch for \"reg1_o\[13\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[14\] ID.v(888) " "Inferred latch for \"reg1_o\[14\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[15\] ID.v(888) " "Inferred latch for \"reg1_o\[15\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[16\] ID.v(888) " "Inferred latch for \"reg1_o\[16\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[17\] ID.v(888) " "Inferred latch for \"reg1_o\[17\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[18\] ID.v(888) " "Inferred latch for \"reg1_o\[18\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[19\] ID.v(888) " "Inferred latch for \"reg1_o\[19\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[20\] ID.v(888) " "Inferred latch for \"reg1_o\[20\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[21\] ID.v(888) " "Inferred latch for \"reg1_o\[21\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[22\] ID.v(888) " "Inferred latch for \"reg1_o\[22\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[23\] ID.v(888) " "Inferred latch for \"reg1_o\[23\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[24\] ID.v(888) " "Inferred latch for \"reg1_o\[24\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[25\] ID.v(888) " "Inferred latch for \"reg1_o\[25\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[26\] ID.v(888) " "Inferred latch for \"reg1_o\[26\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[27\] ID.v(888) " "Inferred latch for \"reg1_o\[27\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[28\] ID.v(888) " "Inferred latch for \"reg1_o\[28\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[29\] ID.v(888) " "Inferred latch for \"reg1_o\[29\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[30\] ID.v(888) " "Inferred latch for \"reg1_o\[30\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[31\] ID.v(888) " "Inferred latch for \"reg1_o\[31\]\" at ID.v(888)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 888 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "excepttype_is_syscall ID.v(93) " "Inferred latch for \"excepttype_is_syscall\" at ID.v(93)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "excepttype_is_eret ID.v(93) " "Inferred latch for \"excepttype_is_eret\" at ID.v(93)" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294516 "|CPU|ID:myid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:myreg " "Elaborating entity \"REG\" for hierarchy \"REG:myreg\"" {  } { { "../rtl/CPU.v" "myreg" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:myid_ex " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:myid_ex\"" {  } { { "../rtl/CPU.v" "myid_ex" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE EXE:myexe " "Elaborating entity \"EXE\" for hierarchy \"EXE:myexe\"" {  } { { "../rtl/CPU.v" "myexe" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294532 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "moveout EXE.v(284) " "Verilog HDL Always Construct warning at EXE.v(284): inferring latch(es) for variable \"moveout\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cp0_reg_read_addr_o EXE.v(284) " "Verilog HDL Always Construct warning at EXE.v(284): inferring latch(es) for variable \"cp0_reg_read_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[0\] EXE.v(284) " "Inferred latch for \"cp0_reg_read_addr_o\[0\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[1\] EXE.v(284) " "Inferred latch for \"cp0_reg_read_addr_o\[1\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[2\] EXE.v(284) " "Inferred latch for \"cp0_reg_read_addr_o\[2\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[3\] EXE.v(284) " "Inferred latch for \"cp0_reg_read_addr_o\[3\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[4\] EXE.v(284) " "Inferred latch for \"cp0_reg_read_addr_o\[4\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[0\] EXE.v(284) " "Inferred latch for \"moveout\[0\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[1\] EXE.v(284) " "Inferred latch for \"moveout\[1\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[2\] EXE.v(284) " "Inferred latch for \"moveout\[2\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[3\] EXE.v(284) " "Inferred latch for \"moveout\[3\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[4\] EXE.v(284) " "Inferred latch for \"moveout\[4\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[5\] EXE.v(284) " "Inferred latch for \"moveout\[5\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[6\] EXE.v(284) " "Inferred latch for \"moveout\[6\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[7\] EXE.v(284) " "Inferred latch for \"moveout\[7\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[8\] EXE.v(284) " "Inferred latch for \"moveout\[8\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[9\] EXE.v(284) " "Inferred latch for \"moveout\[9\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[10\] EXE.v(284) " "Inferred latch for \"moveout\[10\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[11\] EXE.v(284) " "Inferred latch for \"moveout\[11\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[12\] EXE.v(284) " "Inferred latch for \"moveout\[12\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[13\] EXE.v(284) " "Inferred latch for \"moveout\[13\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[14\] EXE.v(284) " "Inferred latch for \"moveout\[14\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[15\] EXE.v(284) " "Inferred latch for \"moveout\[15\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[16\] EXE.v(284) " "Inferred latch for \"moveout\[16\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[17\] EXE.v(284) " "Inferred latch for \"moveout\[17\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[18\] EXE.v(284) " "Inferred latch for \"moveout\[18\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[19\] EXE.v(284) " "Inferred latch for \"moveout\[19\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[20\] EXE.v(284) " "Inferred latch for \"moveout\[20\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[21\] EXE.v(284) " "Inferred latch for \"moveout\[21\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[22\] EXE.v(284) " "Inferred latch for \"moveout\[22\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[23\] EXE.v(284) " "Inferred latch for \"moveout\[23\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[24\] EXE.v(284) " "Inferred latch for \"moveout\[24\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[25\] EXE.v(284) " "Inferred latch for \"moveout\[25\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[26\] EXE.v(284) " "Inferred latch for \"moveout\[26\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[27\] EXE.v(284) " "Inferred latch for \"moveout\[27\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[28\] EXE.v(284) " "Inferred latch for \"moveout\[28\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[29\] EXE.v(284) " "Inferred latch for \"moveout\[29\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[30\] EXE.v(284) " "Inferred latch for \"moveout\[30\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveout\[31\] EXE.v(284) " "Inferred latch for \"moveout\[31\]\" at EXE.v(284)" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294547 "|CPU|EXE:myexe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:myex_mem " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:myex_mem\"" {  } { { "../rtl/CPU.v" "myex_mem" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:mymem " "Elaborating entity \"MEM\" for hierarchy \"MEM:mymem\"" {  } { { "../rtl/CPU.v" "mymem" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294547 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cp0_cause MEM.v(104) " "Verilog HDL Always Construct warning at MEM.v(104): inferring latch(es) for variable \"cp0_cause\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_o MEM.v(141) " "Verilog HDL Always Construct warning at MEM.v(141): inferring latch(es) for variable \"mem_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[0\] MEM.v(141) " "Inferred latch for \"mem_data_o\[0\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[1\] MEM.v(141) " "Inferred latch for \"mem_data_o\[1\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[2\] MEM.v(141) " "Inferred latch for \"mem_data_o\[2\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[3\] MEM.v(141) " "Inferred latch for \"mem_data_o\[3\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[4\] MEM.v(141) " "Inferred latch for \"mem_data_o\[4\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[5\] MEM.v(141) " "Inferred latch for \"mem_data_o\[5\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[6\] MEM.v(141) " "Inferred latch for \"mem_data_o\[6\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[7\] MEM.v(141) " "Inferred latch for \"mem_data_o\[7\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[8\] MEM.v(141) " "Inferred latch for \"mem_data_o\[8\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[9\] MEM.v(141) " "Inferred latch for \"mem_data_o\[9\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[10\] MEM.v(141) " "Inferred latch for \"mem_data_o\[10\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[11\] MEM.v(141) " "Inferred latch for \"mem_data_o\[11\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[12\] MEM.v(141) " "Inferred latch for \"mem_data_o\[12\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[13\] MEM.v(141) " "Inferred latch for \"mem_data_o\[13\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[14\] MEM.v(141) " "Inferred latch for \"mem_data_o\[14\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[15\] MEM.v(141) " "Inferred latch for \"mem_data_o\[15\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[16\] MEM.v(141) " "Inferred latch for \"mem_data_o\[16\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[17\] MEM.v(141) " "Inferred latch for \"mem_data_o\[17\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[18\] MEM.v(141) " "Inferred latch for \"mem_data_o\[18\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[19\] MEM.v(141) " "Inferred latch for \"mem_data_o\[19\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[20\] MEM.v(141) " "Inferred latch for \"mem_data_o\[20\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[21\] MEM.v(141) " "Inferred latch for \"mem_data_o\[21\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[22\] MEM.v(141) " "Inferred latch for \"mem_data_o\[22\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[23\] MEM.v(141) " "Inferred latch for \"mem_data_o\[23\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[24\] MEM.v(141) " "Inferred latch for \"mem_data_o\[24\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[25\] MEM.v(141) " "Inferred latch for \"mem_data_o\[25\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[26\] MEM.v(141) " "Inferred latch for \"mem_data_o\[26\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[27\] MEM.v(141) " "Inferred latch for \"mem_data_o\[27\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[28\] MEM.v(141) " "Inferred latch for \"mem_data_o\[28\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[29\] MEM.v(141) " "Inferred latch for \"mem_data_o\[29\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[30\] MEM.v(141) " "Inferred latch for \"mem_data_o\[30\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[31\] MEM.v(141) " "Inferred latch for \"mem_data_o\[31\]\" at MEM.v(141)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[10\] MEM.v(104) " "Inferred latch for \"cp0_cause\[10\]\" at MEM.v(104)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[11\] MEM.v(104) " "Inferred latch for \"cp0_cause\[11\]\" at MEM.v(104)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[12\] MEM.v(104) " "Inferred latch for \"cp0_cause\[12\]\" at MEM.v(104)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[13\] MEM.v(104) " "Inferred latch for \"cp0_cause\[13\]\" at MEM.v(104)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[14\] MEM.v(104) " "Inferred latch for \"cp0_cause\[14\]\" at MEM.v(104)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[15\] MEM.v(104) " "Inferred latch for \"cp0_cause\[15\]\" at MEM.v(104)" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|MEM:mymem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:mymem_wb " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:mymem_wb\"" {  } { { "../rtl/CPU.v" "mymem_wb" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HILO HILO:myhilo " "Elaborating entity \"HILO\" for hierarchy \"HILO:myhilo\"" {  } { { "../rtl/CPU.v" "myhilo" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL CTRL:myctrl " "Elaborating entity \"CTRL\" for hierarchy \"CTRL:myctrl\"" {  } { { "../rtl/CPU.v" "myctrl" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294563 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CTRL.v(42) " "Verilog HDL Case Statement warning at CTRL.v(42): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 42 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_pc CTRL.v(35) " "Verilog HDL Always Construct warning at CTRL.v(35): inferring latch(es) for variable \"new_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[0\] CTRL.v(35) " "Inferred latch for \"new_pc\[0\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[1\] CTRL.v(35) " "Inferred latch for \"new_pc\[1\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[2\] CTRL.v(35) " "Inferred latch for \"new_pc\[2\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[3\] CTRL.v(35) " "Inferred latch for \"new_pc\[3\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[4\] CTRL.v(35) " "Inferred latch for \"new_pc\[4\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[5\] CTRL.v(35) " "Inferred latch for \"new_pc\[5\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[6\] CTRL.v(35) " "Inferred latch for \"new_pc\[6\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[7\] CTRL.v(35) " "Inferred latch for \"new_pc\[7\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[8\] CTRL.v(35) " "Inferred latch for \"new_pc\[8\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[9\] CTRL.v(35) " "Inferred latch for \"new_pc\[9\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[10\] CTRL.v(35) " "Inferred latch for \"new_pc\[10\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[11\] CTRL.v(35) " "Inferred latch for \"new_pc\[11\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[12\] CTRL.v(35) " "Inferred latch for \"new_pc\[12\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[13\] CTRL.v(35) " "Inferred latch for \"new_pc\[13\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[14\] CTRL.v(35) " "Inferred latch for \"new_pc\[14\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[15\] CTRL.v(35) " "Inferred latch for \"new_pc\[15\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[16\] CTRL.v(35) " "Inferred latch for \"new_pc\[16\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[17\] CTRL.v(35) " "Inferred latch for \"new_pc\[17\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[18\] CTRL.v(35) " "Inferred latch for \"new_pc\[18\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[19\] CTRL.v(35) " "Inferred latch for \"new_pc\[19\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[20\] CTRL.v(35) " "Inferred latch for \"new_pc\[20\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[21\] CTRL.v(35) " "Inferred latch for \"new_pc\[21\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[22\] CTRL.v(35) " "Inferred latch for \"new_pc\[22\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[23\] CTRL.v(35) " "Inferred latch for \"new_pc\[23\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[24\] CTRL.v(35) " "Inferred latch for \"new_pc\[24\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[25\] CTRL.v(35) " "Inferred latch for \"new_pc\[25\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[26\] CTRL.v(35) " "Inferred latch for \"new_pc\[26\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[27\] CTRL.v(35) " "Inferred latch for \"new_pc\[27\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[28\] CTRL.v(35) " "Inferred latch for \"new_pc\[28\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[29\] CTRL.v(35) " "Inferred latch for \"new_pc\[29\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[30\] CTRL.v(35) " "Inferred latch for \"new_pc\[30\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[31\] CTRL.v(35) " "Inferred latch for \"new_pc\[31\]\" at CTRL.v(35)" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294563 "|CPU|CTRL:myctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAMEM DATAMEM:mydatamem " "Elaborating entity \"DATAMEM\" for hierarchy \"DATAMEM:mydatamem\"" {  } { { "../rtl/CPU.v" "mydatamem" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CP0 CP0:mycp0 " "Elaborating entity \"CP0\" for hierarchy \"CP0:mycp0\"" {  } { { "../rtl/CPU.v" "mycp0" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629294578 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CP0.v(86) " "Verilog HDL Case Statement warning at CP0.v(86): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 86 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cause_o CP0.v(47) " "Verilog HDL Always Construct warning at CP0.v(47): inferring latch(es) for variable \"cause_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "config_o CP0.v(47) " "Verilog HDL Always Construct warning at CP0.v(47): inferring latch(es) for variable \"config_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prid_o CP0.v(47) " "Verilog HDL Always Construct warning at CP0.v(47): inferring latch(es) for variable \"prid_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o CP0.v(160) " "Verilog HDL Always Construct warning at CP0.v(160): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] CP0.v(160) " "Inferred latch for \"data_o\[0\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] CP0.v(160) " "Inferred latch for \"data_o\[1\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] CP0.v(160) " "Inferred latch for \"data_o\[2\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] CP0.v(160) " "Inferred latch for \"data_o\[3\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] CP0.v(160) " "Inferred latch for \"data_o\[4\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] CP0.v(160) " "Inferred latch for \"data_o\[5\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] CP0.v(160) " "Inferred latch for \"data_o\[6\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] CP0.v(160) " "Inferred latch for \"data_o\[7\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] CP0.v(160) " "Inferred latch for \"data_o\[8\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] CP0.v(160) " "Inferred latch for \"data_o\[9\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] CP0.v(160) " "Inferred latch for \"data_o\[10\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] CP0.v(160) " "Inferred latch for \"data_o\[11\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] CP0.v(160) " "Inferred latch for \"data_o\[12\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] CP0.v(160) " "Inferred latch for \"data_o\[13\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] CP0.v(160) " "Inferred latch for \"data_o\[14\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] CP0.v(160) " "Inferred latch for \"data_o\[15\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[16\] CP0.v(160) " "Inferred latch for \"data_o\[16\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[17\] CP0.v(160) " "Inferred latch for \"data_o\[17\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[18\] CP0.v(160) " "Inferred latch for \"data_o\[18\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[19\] CP0.v(160) " "Inferred latch for \"data_o\[19\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[20\] CP0.v(160) " "Inferred latch for \"data_o\[20\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[21\] CP0.v(160) " "Inferred latch for \"data_o\[21\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[22\] CP0.v(160) " "Inferred latch for \"data_o\[22\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[23\] CP0.v(160) " "Inferred latch for \"data_o\[23\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[24\] CP0.v(160) " "Inferred latch for \"data_o\[24\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[25\] CP0.v(160) " "Inferred latch for \"data_o\[25\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[26\] CP0.v(160) " "Inferred latch for \"data_o\[26\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[27\] CP0.v(160) " "Inferred latch for \"data_o\[27\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[28\] CP0.v(160) " "Inferred latch for \"data_o\[28\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[29\] CP0.v(160) " "Inferred latch for \"data_o\[29\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[30\] CP0.v(160) " "Inferred latch for \"data_o\[30\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[31\] CP0.v(160) " "Inferred latch for \"data_o\[31\]\" at CP0.v(160)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[0\] CP0.v(47) " "Inferred latch for \"prid_o\[0\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[1\] CP0.v(47) " "Inferred latch for \"prid_o\[1\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[2\] CP0.v(47) " "Inferred latch for \"prid_o\[2\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[3\] CP0.v(47) " "Inferred latch for \"prid_o\[3\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[4\] CP0.v(47) " "Inferred latch for \"prid_o\[4\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[5\] CP0.v(47) " "Inferred latch for \"prid_o\[5\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[6\] CP0.v(47) " "Inferred latch for \"prid_o\[6\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[7\] CP0.v(47) " "Inferred latch for \"prid_o\[7\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[8\] CP0.v(47) " "Inferred latch for \"prid_o\[8\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[9\] CP0.v(47) " "Inferred latch for \"prid_o\[9\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[10\] CP0.v(47) " "Inferred latch for \"prid_o\[10\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[11\] CP0.v(47) " "Inferred latch for \"prid_o\[11\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[12\] CP0.v(47) " "Inferred latch for \"prid_o\[12\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[13\] CP0.v(47) " "Inferred latch for \"prid_o\[13\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[14\] CP0.v(47) " "Inferred latch for \"prid_o\[14\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[15\] CP0.v(47) " "Inferred latch for \"prid_o\[15\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[16\] CP0.v(47) " "Inferred latch for \"prid_o\[16\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[17\] CP0.v(47) " "Inferred latch for \"prid_o\[17\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[18\] CP0.v(47) " "Inferred latch for \"prid_o\[18\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[19\] CP0.v(47) " "Inferred latch for \"prid_o\[19\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[20\] CP0.v(47) " "Inferred latch for \"prid_o\[20\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[21\] CP0.v(47) " "Inferred latch for \"prid_o\[21\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[22\] CP0.v(47) " "Inferred latch for \"prid_o\[22\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[23\] CP0.v(47) " "Inferred latch for \"prid_o\[23\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[24\] CP0.v(47) " "Inferred latch for \"prid_o\[24\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[25\] CP0.v(47) " "Inferred latch for \"prid_o\[25\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[26\] CP0.v(47) " "Inferred latch for \"prid_o\[26\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[27\] CP0.v(47) " "Inferred latch for \"prid_o\[27\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[28\] CP0.v(47) " "Inferred latch for \"prid_o\[28\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[29\] CP0.v(47) " "Inferred latch for \"prid_o\[29\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[30\] CP0.v(47) " "Inferred latch for \"prid_o\[30\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prid_o\[31\] CP0.v(47) " "Inferred latch for \"prid_o\[31\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[0\] CP0.v(47) " "Inferred latch for \"config_o\[0\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[1\] CP0.v(47) " "Inferred latch for \"config_o\[1\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[2\] CP0.v(47) " "Inferred latch for \"config_o\[2\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[3\] CP0.v(47) " "Inferred latch for \"config_o\[3\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[4\] CP0.v(47) " "Inferred latch for \"config_o\[4\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[5\] CP0.v(47) " "Inferred latch for \"config_o\[5\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[6\] CP0.v(47) " "Inferred latch for \"config_o\[6\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[7\] CP0.v(47) " "Inferred latch for \"config_o\[7\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[8\] CP0.v(47) " "Inferred latch for \"config_o\[8\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[9\] CP0.v(47) " "Inferred latch for \"config_o\[9\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[10\] CP0.v(47) " "Inferred latch for \"config_o\[10\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[11\] CP0.v(47) " "Inferred latch for \"config_o\[11\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[12\] CP0.v(47) " "Inferred latch for \"config_o\[12\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[13\] CP0.v(47) " "Inferred latch for \"config_o\[13\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[14\] CP0.v(47) " "Inferred latch for \"config_o\[14\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[15\] CP0.v(47) " "Inferred latch for \"config_o\[15\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[16\] CP0.v(47) " "Inferred latch for \"config_o\[16\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[17\] CP0.v(47) " "Inferred latch for \"config_o\[17\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[18\] CP0.v(47) " "Inferred latch for \"config_o\[18\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[19\] CP0.v(47) " "Inferred latch for \"config_o\[19\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[20\] CP0.v(47) " "Inferred latch for \"config_o\[20\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[21\] CP0.v(47) " "Inferred latch for \"config_o\[21\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[22\] CP0.v(47) " "Inferred latch for \"config_o\[22\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[23\] CP0.v(47) " "Inferred latch for \"config_o\[23\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[24\] CP0.v(47) " "Inferred latch for \"config_o\[24\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[25\] CP0.v(47) " "Inferred latch for \"config_o\[25\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[26\] CP0.v(47) " "Inferred latch for \"config_o\[26\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[27\] CP0.v(47) " "Inferred latch for \"config_o\[27\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[28\] CP0.v(47) " "Inferred latch for \"config_o\[28\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[29\] CP0.v(47) " "Inferred latch for \"config_o\[29\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[30\] CP0.v(47) " "Inferred latch for \"config_o\[30\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_o\[31\] CP0.v(47) " "Inferred latch for \"config_o\[31\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[0\] CP0.v(47) " "Inferred latch for \"cause_o\[0\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[1\] CP0.v(47) " "Inferred latch for \"cause_o\[1\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[7\] CP0.v(47) " "Inferred latch for \"cause_o\[7\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[16\] CP0.v(47) " "Inferred latch for \"cause_o\[16\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[17\] CP0.v(47) " "Inferred latch for \"cause_o\[17\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[18\] CP0.v(47) " "Inferred latch for \"cause_o\[18\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[19\] CP0.v(47) " "Inferred latch for \"cause_o\[19\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[20\] CP0.v(47) " "Inferred latch for \"cause_o\[20\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[21\] CP0.v(47) " "Inferred latch for \"cause_o\[21\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[24\] CP0.v(47) " "Inferred latch for \"cause_o\[24\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[25\] CP0.v(47) " "Inferred latch for \"cause_o\[25\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[26\] CP0.v(47) " "Inferred latch for \"cause_o\[26\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[27\] CP0.v(47) " "Inferred latch for \"cause_o\[27\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[28\] CP0.v(47) " "Inferred latch for \"cause_o\[28\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[29\] CP0.v(47) " "Inferred latch for \"cause_o\[29\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cause_o\[30\] CP0.v(47) " "Inferred latch for \"cause_o\[30\]\" at CP0.v(47)" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554629294578 "|CPU|CP0:mycp0"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk~0 " "Found clock multiplexer clk~0" {  } { { "../rtl/CPU.v" "" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1554629295192 "|CPU|clk~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1554629295192 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DATAMEM:mydatamem\|data_mem " "RAM logic \"DATAMEM:mydatamem\|data_mem\" is uninferred due to asynchronous read logic" {  } { { "../rtl/DATAMEM.v" "data_mem" { Text "E:/fpga/muliplyCPU/rtl/DATAMEM.v" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1554629296946 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1554629296946 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/fpga/muliplyCPU/par/db/muliplyCPU.ram0_IM_936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/fpga/muliplyCPU/par/db/muliplyCPU.ram0_IM_936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1554629296993 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Div3\"" {  } { { "../rtl/SEG_LED.v" "Div3" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629301446 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Mod2\"" {  } { { "../rtl/SEG_LED.v" "Mod2" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629301446 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Div4\"" {  } { { "../rtl/SEG_LED.v" "Div4" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629301446 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Mod3\"" {  } { { "../rtl/SEG_LED.v" "Mod3" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629301446 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Mod4\"" {  } { { "../rtl/SEG_LED.v" "Mod4" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629301446 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Div2\"" {  } { { "../rtl/SEG_LED.v" "Div2" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629301446 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Mod1\"" {  } { { "../rtl/SEG_LED.v" "Mod1" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629301446 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Div1\"" {  } { { "../rtl/SEG_LED.v" "Div1" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629301446 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Mod0\"" {  } { { "../rtl/SEG_LED.v" "Mod0" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629301446 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SEG_LED:mysegled\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SEG_LED:mysegled\|Div0\"" {  } { { "../rtl/SEG_LED.v" "Div0" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629301446 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "EXE:myexe\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EXE:myexe\|Mult0\"" {  } { { "../rtl/EXE.v" "Mult0" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629301446 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1554629301446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_LED:mysegled\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"SEG_LED:mysegled\|lpm_divide:Div3\"" {  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629301539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_LED:mysegled\|lpm_divide:Div3 " "Instantiated megafunction \"SEG_LED:mysegled\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629301539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629301539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629301539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629301539 ""}  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554629301539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629301617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629301617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629301633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629301633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629301680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629301680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629301765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629301765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629301851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629301851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_LED:mysegled\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"SEG_LED:mysegled\|lpm_divide:Mod2\"" {  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629301867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_LED:mysegled\|lpm_divide:Mod2 " "Instantiated megafunction \"SEG_LED:mysegled\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629301867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629301867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629301867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629301867 ""}  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554629301867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/lpm_divide_0bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629301929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629301929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629301960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629301960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629302007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629302007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_LED:mysegled\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"SEG_LED:mysegled\|lpm_divide:Div4\"" {  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629302023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_LED:mysegled\|lpm_divide:Div4 " "Instantiated megafunction \"SEG_LED:mysegled\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302023 ""}  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554629302023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629302108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629302108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_LED:mysegled\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"SEG_LED:mysegled\|lpm_divide:Div2\"" {  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629302139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_LED:mysegled\|lpm_divide:Div2 " "Instantiated megafunction \"SEG_LED:mysegled\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302139 ""}  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554629302139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akm " "Found entity 1: lpm_divide_akm" {  } { { "db/lpm_divide_akm.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/lpm_divide_akm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629302217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629302217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629302248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629302248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_o9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629302287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629302287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_LED:mysegled\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SEG_LED:mysegled\|lpm_divide:Div1\"" {  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629302334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_LED:mysegled\|lpm_divide:Div1 " "Instantiated megafunction \"SEG_LED:mysegled\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302334 ""}  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554629302334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/lpm_divide_ekm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629302403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629302403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629302435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629302435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_0af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629302482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629302482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEG_LED:mysegled\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SEG_LED:mysegled\|lpm_divide:Div0\"" {  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629302528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEG_LED:mysegled\|lpm_divide:Div0 " "Instantiated megafunction \"SEG_LED:mysegled\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302528 ""}  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554629302528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629302607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629302607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629302638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629302638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629302685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629302685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EXE:myexe\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"EXE:myexe\|lpm_mult:Mult0\"" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 174 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629302778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EXE:myexe\|lpm_mult:Mult0 " "Instantiated megafunction \"EXE:myexe\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629302778 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 174 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554629302778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "E:/fpga/muliplyCPU/par/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554629302854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554629302854 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1554629303940 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1554629303940 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EXE:myexe\|cp0_reg_read_addr_o\[2\] EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Duplicate LATCH primitive \"EXE:myexe\|cp0_reg_read_addr_o\[2\]\" merged with LATCH primitive \"EXE:myexe\|cp0_reg_read_addr_o\[1\]\"" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629303955 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EXE:myexe\|cp0_reg_read_addr_o\[4\] EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Duplicate LATCH primitive \"EXE:myexe\|cp0_reg_read_addr_o\[4\]\" merged with LATCH primitive \"EXE:myexe\|cp0_reg_read_addr_o\[1\]\"" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554629303955 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1554629303955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[5\] " "Latch EXE:myexe\|moveout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[24\] " "Latch EXE:myexe\|moveout\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[16\] " "Latch EXE:myexe\|moveout\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[8\] " "Latch EXE:myexe\|moveout\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[7\] " "Latch EXE:myexe\|moveout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[0\] " "Latch EXE:myexe\|moveout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[13\] " "Latch EXE:myexe\|moveout\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[29\] " "Latch EXE:myexe\|moveout\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[21\] " "Latch EXE:myexe\|moveout\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[4\] " "Latch EXE:myexe\|moveout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[12\] " "Latch EXE:myexe\|moveout\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[28\] " "Latch EXE:myexe\|moveout\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[20\] " "Latch EXE:myexe\|moveout\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[3\] " "Latch EXE:myexe\|moveout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[11\] " "Latch EXE:myexe\|moveout\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[31\] " "Latch EXE:myexe\|moveout\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[27\] " "Latch EXE:myexe\|moveout\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[19\] " "Latch EXE:myexe\|moveout\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[30\] " "Latch EXE:myexe\|moveout\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[22\] " "Latch EXE:myexe\|moveout\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[14\] " "Latch EXE:myexe\|moveout\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[6\] " "Latch EXE:myexe\|moveout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[1\] " "Latch EXE:myexe\|moveout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[9\] " "Latch EXE:myexe\|moveout\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[15\] " "Latch EXE:myexe\|moveout\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[25\] " "Latch EXE:myexe\|moveout\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[17\] " "Latch EXE:myexe\|moveout\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[2\] " "Latch EXE:myexe\|moveout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[10\] " "Latch EXE:myexe\|moveout\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[23\] " "Latch EXE:myexe\|moveout\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[26\] " "Latch EXE:myexe\|moveout\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE:myexe\|moveout\[18\] " "Latch EXE:myexe\|moveout\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:myid_ex\|ex_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:myid_ex\|ex_aluop\[1\]" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:myctrl\|new_pc\[6\] " "Latch CTRL:myctrl\|new_pc\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_MEM:myex_mem\|mem_excepttype\[10\] " "Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem\|mem_excepttype\[10\]" {  } { { "../rtl/EX_MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/EX_MEM.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:myctrl\|new_pc\[5\] " "Latch CTRL:myctrl\|new_pc\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_MEM:myex_mem\|mem_excepttype\[10\] " "Ports D and ENA on the latch are fed by the same signal EX_MEM:myex_mem\|mem_excepttype\[10\]" {  } { { "../rtl/EX_MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/EX_MEM.v" 81 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[5\] " "Latch CP0:mycp0\|data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[24\] " "Latch CP0:mycp0\|data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[16\] " "Latch CP0:mycp0\|data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[8\] " "Latch CP0:mycp0\|data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[7\] " "Latch CP0:mycp0\|data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[0\] " "Latch CP0:mycp0\|data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[13\] " "Latch CP0:mycp0\|data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[29\] " "Latch CP0:mycp0\|data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[21\] " "Latch CP0:mycp0\|data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[4\] " "Latch CP0:mycp0\|data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[12\] " "Latch CP0:mycp0\|data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[28\] " "Latch CP0:mycp0\|data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[20\] " "Latch CP0:mycp0\|data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[3\] " "Latch CP0:mycp0\|data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[11\] " "Latch CP0:mycp0\|data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[31\] " "Latch CP0:mycp0\|data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[27\] " "Latch CP0:mycp0\|data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[19\] " "Latch CP0:mycp0\|data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[30\] " "Latch CP0:mycp0\|data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[22\] " "Latch CP0:mycp0\|data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[14\] " "Latch CP0:mycp0\|data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[6\] " "Latch CP0:mycp0\|data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[1\] " "Latch CP0:mycp0\|data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[9\] " "Latch CP0:mycp0\|data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[15\] " "Latch CP0:mycp0\|data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[25\] " "Latch CP0:mycp0\|data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[17\] " "Latch CP0:mycp0\|data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[2\] " "Latch CP0:mycp0\|data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[10\] " "Latch CP0:mycp0\|data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[23\] " "Latch CP0:mycp0\|data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[26\] " "Latch CP0:mycp0\|data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CP0:mycp0\|data_o\[18\] " "Latch CP0:mycp0\|data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE:myexe\|cp0_reg_read_addr_o\[1\] " "Ports D and ENA on the latch are fed by the same signal EXE:myexe\|cp0_reg_read_addr_o\[1\]" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 284 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554629303971 ""}  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554629303971 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 62 -1 0 } } { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 106 -1 0 } } { "../rtl/UART.v" "" { Text "E:/fpga/muliplyCPU/rtl/UART.v" 12 -1 0 } } { "../rtl/QTCONTROL.v" "" { Text "E:/fpga/muliplyCPU/rtl/QTCONTROL.v" 6 -1 0 } } { "../rtl/PC.v" "" { Text "E:/fpga/muliplyCPU/rtl/PC.v" 38 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1554629304002 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1554629304002 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led2 GND " "Pin \"led2\" is stuck at GND" {  } { { "../rtl/CPU.v" "" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554629306673 "|CPU|led2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3 GND " "Pin \"led3\" is stuck at GND" {  } { { "../rtl/CPU.v" "" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554629306673 "|CPU|led3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1554629306673 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1554629307228 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "858 " "858 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1554629311986 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod0\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_10_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_11_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""} { "Info" "ISCL_SCL_CELL_NAME" "SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"SEG_LED:mysegled\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "E:/fpga/muliplyCPU/par/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312002 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1554629312002 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554629312565 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554629312565 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5866 " "Implemented 5866 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554629313231 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554629313231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5835 " "Implemented 5835 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554629313231 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1554629313231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554629313231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 168 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554629313328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 07 17:28:33 2019 " "Processing ended: Sun Apr 07 17:28:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554629313328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554629313328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554629313328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554629313328 ""}
