<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="5" Path="C:/Users/leclair.m.NUNET/Desktop/lab8/lab8.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="718b1dd383714df0b939402a36537f29"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableCoreContainerForIPI" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/OLED_source_files/HDLs/Delay.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/OLED_source_files/OLED_source_files/HDLs/Delay.vhd"/>
          <Attr Name="ImportTime" Val="1491917640"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/OLED_source_files/HDLs/BINBCD8.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/OLED_source_files/OLED_source_files/HDLs/BINBCD8.vhd"/>
          <Attr Name="ImportTime" Val="1491917640"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/OLED_source_files/HDLs/SpiCtrl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/OLED_source_files/OLED_source_files/HDLs/SpiCtrl.vhd"/>
          <Attr Name="ImportTime" Val="1491917640"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/OLED_source_files/HDLs/SIGNDET.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/OLED_source_files/OLED_source_files/HDLs/SIGNDET.vhd"/>
          <Attr Name="ImportTime" Val="1491917640"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/OLED_source_files/HDLs/OledInit.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/OLED_source_files/OLED_source_files/HDLs/OledInit.vhd"/>
          <Attr Name="ImportTime" Val="1491917640"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/OLED_source_files/HDLs/OledExample.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/OLED_source_files/OLED_source_files/HDLs/OledExample.vhd"/>
          <Attr Name="ImportTime" Val="1491919384"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/pc_counter.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/lab7completed/lab7completed/lab7completed.srcs/sources_1/new/pc_counter.v"/>
          <Attr Name="ImportTime" Val="1491920401"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/inst_decoder.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/Downloads/Downloads/lab6complete-20170328T132923Z-001/lab5-20170321T131117Z-001/lab5/lab5.srcs/sources_1/new/inst_decoder.v"/>
          <Attr Name="ImportTime" Val="1490104736"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Downloads/debounce.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/Downloads/Downloads/lab6complete-20170328T132923Z-001/debounce.v"/>
          <Attr Name="ImportTime" Val="1490101918"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Downloads/lab5-20170321T131117Z-001/lab5/lab5.srcs/sources_1/imports/leclair.m/Desktop/reg_file.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/Downloads/Downloads/lab6complete-20170328T132923Z-001/lab5-20170321T131117Z-001/lab5/lab5.srcs/sources_1/imports/leclair.m/Desktop/reg_file.v"/>
          <Attr Name="ImportTime" Val="1490101960"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Downloads/lab5-20170321T131117Z-001/lab5/lab5.srcs/sources_1/imports/leclair.m/Desktop/eightbit_palu.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/Downloads/Downloads/lab6complete-20170328T132923Z-001/lab5-20170321T131117Z-001/lab5/lab5.srcs/sources_1/imports/leclair.m/Desktop/eightbit_palu.v"/>
          <Attr Name="ImportTime" Val="1490101960"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/OLED_source_files/HDLs/PmodOLEDCtrl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/OLED_source_files/OLED_source_files/HDLs/PmodOLEDCtrl.vhd"/>
          <Attr Name="ImportTime" Val="1491917640"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/liang.vi/Downloads/datapath_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/datapath_top.v"/>
          <Attr Name="ImportTime" Val="1491916953"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/OLED_source_files/IP_srcs/charLib.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/OLED_source_files/OLED_source_files/IP_srcs/charLib.coe"/>
          <Attr Name="ImportTime" Val="1491917640"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="datapath_top"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/Downloads/datapath.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/datapath.xdc"/>
          <Attr Name="ImportTime" Val="1491916967"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/Downloads/OLED_source_files/OLED_source_files/IP_srcs/charLib.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/OLED_source_files/OLED_source_files/IP_srcs/charLib.coe"/>
          <Attr Name="ImportTime" Val="1491917640"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/ip/charLib/charLib.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/OLED_source_files/OLED_source_files/IP_srcs/charLib.xci"/>
          <Attr Name="ImportTime" Val="1491921454"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="datapath_top"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="instr_mem" Type="BlockSrcs" RelSrcDir="$PSRCDIR/instr_mem">
      <File Path="$PSRCDIR/sources_1/ip/instr_mem/instr_mem.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/Downloads/lab7inprogress-20170404T131907Z-001/Lab7/Lab6CompletedandFunctional.srcs/sources_1/ip/instr_mem/instr_mem.xci"/>
          <Attr Name="ImportTime" Val="1490713885"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="instr_mem"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="vio_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vio_0">
      <File Path="$PSRCDIR/sources_1/ip/vio_0/vio_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/Downloads/Downloads/lab6complete-20170328T132923Z-001/lab6/lab6.srcs/sources_1/ip/vio_0/vio_0.xci"/>
          <Attr Name="ImportTime" Val="1490108586"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="vio_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="data_memory" Type="BlockSrcs" RelSrcDir="$PSRCDIR/data_memory">
      <File Path="$PSRCDIR/sources_1/ip/data_memory/data_memory.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/Downloads/Downloads/lab6complete-20170328T132923Z-001/lab6/lab6.srcs/sources_1/ip/data_memory/data_memory.xci"/>
          <Attr Name="ImportTime" Val="1490107708"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="data_memory"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="charLib" Type="BlockSrcs" RelSrcDir="$PSRCDIR/charLib">
      <File Path="$PSRCDIR/charLib/ip/charLib/charLib.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/OLED_source_files/OLED_source_files/IP_srcs/charLib.xci"/>
          <Attr Name="ImportTime" Val="1491921453"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="charLib"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="instr_mem_synth_1" Type="Ft3:Synth" SrcSet="instr_mem" Part="xc7z020clg484-1" ConstrsSet="instr_mem" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/instr_mem_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="vio_0_synth_1" Type="Ft3:Synth" SrcSet="vio_0" Part="xc7z020clg484-1" ConstrsSet="vio_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/vio_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="data_memory_synth_1" Type="Ft3:Synth" SrcSet="data_memory" Part="xc7z020clg484-1" ConstrsSet="data_memory" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/data_memory_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="charLib_synth_1" Type="Ft3:Synth" SrcSet="charLib" Part="xc7z020clg484-1" ConstrsSet="charLib" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/charLib_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="instr_mem_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="instr_mem" Description="Vivado Implementation Defaults" SynthRun="instr_mem_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="vio_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="vio_0" Description="Vivado Implementation Defaults" SynthRun="vio_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="data_memory_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="data_memory" Description="Vivado Implementation Defaults" SynthRun="data_memory_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="charLib_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="charLib" Description="Vivado Implementation Defaults" SynthRun="charLib_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
