{
    "line_num": [
        [
            134,
            134
        ],
        [
            126,
            132
        ]
    ],
    "blocks": [
        "assign core_stall = o_fetch_stall || i_mem_stall || i_exec_stall || i_conflict;",
        "always @(posedge reset, posedge clk) begin\n\tif (reset) begin\n\t\twb_req_r <= 'd0;\n\tend else begin\n\t\twb_req_r <= o_wb_req && !i_wb_ready;\n\tend\nend"
    ]
}