 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 50
Design : SyncSequentialMultiplier
Version: U-2022.12-SP7
Date   : Sun Dec 24 12:11:26 2023
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/CO (FA_X1)
                                                          0.08       4.25 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/CO (FA_X1)
                                                          0.08       4.33 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_48/CO (FA_X1)
                                                          0.08       4.41 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_49/CO (FA_X1)
                                                          0.08       4.49 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_50/CO (FA_X1)
                                                          0.08       4.57 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_51/CO (FA_X1)
                                                          0.08       4.65 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_52/CO (FA_X1)
                                                          0.08       4.73 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_53/CO (FA_X1)
                                                          0.08       4.82 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_54/CO (FA_X1)
                                                          0.08       4.90 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_55/CO (FA_X1)
                                                          0.08       4.98 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_56/CO (FA_X1)
                                                          0.08       5.06 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_57/CO (FA_X1)
                                                          0.08       5.14 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_58/CO (FA_X1)
                                                          0.08       5.22 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_59/CO (FA_X1)
                                                          0.08       5.30 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_60/CO (FA_X1)
                                                          0.08       5.38 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_61/CO (FA_X1)
                                                          0.08       5.46 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_62/S (FA_X1)
                                                          0.11       5.57 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[62] (SequentialMultiplier_DW01_add_0)
                                                          0.00       5.57 r
  seqM/result[62] (SequentialMultiplier)                  0.00       5.57 r
  registerOut/in[62] (Register64bit)                      0.00       5.57 r
  registerOut/U5/ZN (AND2_X1)                             0.04       5.61 r
  registerOut/out_reg_62_/D (DFF_X1)                      0.01       5.62 r
  data arrival time                                                  5.62

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_62_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/CO (FA_X1)
                                                          0.08       4.25 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/CO (FA_X1)
                                                          0.08       4.33 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_48/CO (FA_X1)
                                                          0.08       4.41 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_49/CO (FA_X1)
                                                          0.08       4.49 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_50/CO (FA_X1)
                                                          0.08       4.57 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_51/CO (FA_X1)
                                                          0.08       4.65 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_52/CO (FA_X1)
                                                          0.08       4.73 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_53/CO (FA_X1)
                                                          0.08       4.82 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_54/CO (FA_X1)
                                                          0.08       4.90 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_55/CO (FA_X1)
                                                          0.08       4.98 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_56/CO (FA_X1)
                                                          0.08       5.06 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_57/CO (FA_X1)
                                                          0.08       5.14 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_58/CO (FA_X1)
                                                          0.08       5.22 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_59/CO (FA_X1)
                                                          0.08       5.30 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_60/CO (FA_X1)
                                                          0.08       5.38 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_61/S (FA_X1)
                                                          0.11       5.49 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[61] (SequentialMultiplier_DW01_add_0)
                                                          0.00       5.49 r
  seqM/result[61] (SequentialMultiplier)                  0.00       5.49 r
  registerOut/in[61] (Register64bit)                      0.00       5.49 r
  registerOut/U6/ZN (AND2_X1)                             0.04       5.53 r
  registerOut/out_reg_61_/D (DFF_X1)                      0.01       5.54 r
  data arrival time                                                  5.54

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_61_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.54
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/CO (FA_X1)
                                                          0.08       4.25 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/CO (FA_X1)
                                                          0.08       4.33 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_48/CO (FA_X1)
                                                          0.08       4.41 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_49/CO (FA_X1)
                                                          0.08       4.49 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_50/CO (FA_X1)
                                                          0.08       4.57 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_51/CO (FA_X1)
                                                          0.08       4.65 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_52/CO (FA_X1)
                                                          0.08       4.73 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_53/CO (FA_X1)
                                                          0.08       4.82 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_54/CO (FA_X1)
                                                          0.08       4.90 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_55/CO (FA_X1)
                                                          0.08       4.98 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_56/CO (FA_X1)
                                                          0.08       5.06 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_57/CO (FA_X1)
                                                          0.08       5.14 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_58/CO (FA_X1)
                                                          0.08       5.22 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_59/CO (FA_X1)
                                                          0.08       5.30 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_60/S (FA_X1)
                                                          0.11       5.41 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[60] (SequentialMultiplier_DW01_add_0)
                                                          0.00       5.41 r
  seqM/result[60] (SequentialMultiplier)                  0.00       5.41 r
  registerOut/in[60] (Register64bit)                      0.00       5.41 r
  registerOut/U7/ZN (AND2_X1)                             0.04       5.45 r
  registerOut/out_reg_60_/D (DFF_X1)                      0.01       5.46 r
  data arrival time                                                  5.46

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_60_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.46
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/CO (FA_X1)
                                                          0.08       4.25 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/CO (FA_X1)
                                                          0.08       4.33 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_48/CO (FA_X1)
                                                          0.08       4.41 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_49/CO (FA_X1)
                                                          0.08       4.49 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_50/CO (FA_X1)
                                                          0.08       4.57 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_51/CO (FA_X1)
                                                          0.08       4.65 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_52/CO (FA_X1)
                                                          0.08       4.73 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_53/CO (FA_X1)
                                                          0.08       4.82 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_54/CO (FA_X1)
                                                          0.08       4.90 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_55/CO (FA_X1)
                                                          0.08       4.98 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_56/CO (FA_X1)
                                                          0.08       5.06 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_57/CO (FA_X1)
                                                          0.08       5.14 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_58/CO (FA_X1)
                                                          0.08       5.22 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_59/S (FA_X1)
                                                          0.11       5.33 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[59] (SequentialMultiplier_DW01_add_0)
                                                          0.00       5.33 r
  seqM/result[59] (SequentialMultiplier)                  0.00       5.33 r
  registerOut/in[59] (Register64bit)                      0.00       5.33 r
  registerOut/U8/ZN (AND2_X1)                             0.04       5.37 r
  registerOut/out_reg_59_/D (DFF_X1)                      0.01       5.38 r
  data arrival time                                                  5.38

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_59_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.38
  --------------------------------------------------------------------------
  slack (MET)                                                        9.49


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/CO (FA_X1)
                                                          0.08       4.25 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/CO (FA_X1)
                                                          0.08       4.33 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_48/CO (FA_X1)
                                                          0.08       4.41 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_49/CO (FA_X1)
                                                          0.08       4.49 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_50/CO (FA_X1)
                                                          0.08       4.57 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_51/CO (FA_X1)
                                                          0.08       4.65 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_52/CO (FA_X1)
                                                          0.08       4.73 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_53/CO (FA_X1)
                                                          0.08       4.82 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_54/CO (FA_X1)
                                                          0.08       4.90 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_55/CO (FA_X1)
                                                          0.08       4.98 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_56/CO (FA_X1)
                                                          0.08       5.06 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_57/CO (FA_X1)
                                                          0.08       5.14 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_58/S (FA_X1)
                                                          0.11       5.25 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[58] (SequentialMultiplier_DW01_add_0)
                                                          0.00       5.25 r
  seqM/result[58] (SequentialMultiplier)                  0.00       5.25 r
  registerOut/in[58] (Register64bit)                      0.00       5.25 r
  registerOut/U9/ZN (AND2_X1)                             0.04       5.29 r
  registerOut/out_reg_58_/D (DFF_X1)                      0.01       5.30 r
  data arrival time                                                  5.30

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_58_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.30
  --------------------------------------------------------------------------
  slack (MET)                                                        9.57


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/CO (FA_X1)
                                                          0.08       4.25 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/CO (FA_X1)
                                                          0.08       4.33 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_48/CO (FA_X1)
                                                          0.08       4.41 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_49/CO (FA_X1)
                                                          0.08       4.49 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_50/CO (FA_X1)
                                                          0.08       4.57 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_51/CO (FA_X1)
                                                          0.08       4.65 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_52/CO (FA_X1)
                                                          0.08       4.73 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_53/CO (FA_X1)
                                                          0.08       4.82 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_54/CO (FA_X1)
                                                          0.08       4.90 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_55/CO (FA_X1)
                                                          0.08       4.98 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_56/CO (FA_X1)
                                                          0.08       5.06 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_57/S (FA_X1)
                                                          0.11       5.17 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[57] (SequentialMultiplier_DW01_add_0)
                                                          0.00       5.17 r
  seqM/result[57] (SequentialMultiplier)                  0.00       5.17 r
  registerOut/in[57] (Register64bit)                      0.00       5.17 r
  registerOut/U10/ZN (AND2_X1)                            0.04       5.21 r
  registerOut/out_reg_57_/D (DFF_X1)                      0.01       5.21 r
  data arrival time                                                  5.21

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_57_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.21
  --------------------------------------------------------------------------
  slack (MET)                                                        9.65


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/CO (FA_X1)
                                                          0.08       4.25 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/CO (FA_X1)
                                                          0.08       4.33 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_48/CO (FA_X1)
                                                          0.08       4.41 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_49/CO (FA_X1)
                                                          0.08       4.49 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_50/CO (FA_X1)
                                                          0.08       4.57 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_51/CO (FA_X1)
                                                          0.08       4.65 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_52/CO (FA_X1)
                                                          0.08       4.73 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_53/CO (FA_X1)
                                                          0.08       4.82 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_54/CO (FA_X1)
                                                          0.08       4.90 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_55/CO (FA_X1)
                                                          0.08       4.98 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_56/S (FA_X1)
                                                          0.11       5.09 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[56] (SequentialMultiplier_DW01_add_0)
                                                          0.00       5.09 r
  seqM/result[56] (SequentialMultiplier)                  0.00       5.09 r
  registerOut/in[56] (Register64bit)                      0.00       5.09 r
  registerOut/U11/ZN (AND2_X1)                            0.04       5.13 r
  registerOut/out_reg_56_/D (DFF_X1)                      0.01       5.13 r
  data arrival time                                                  5.13

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_56_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.13
  --------------------------------------------------------------------------
  slack (MET)                                                        9.73


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/CO (FA_X1)
                                                          0.08       4.25 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/CO (FA_X1)
                                                          0.08       4.33 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_48/CO (FA_X1)
                                                          0.08       4.41 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_49/CO (FA_X1)
                                                          0.08       4.49 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_50/CO (FA_X1)
                                                          0.08       4.57 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_51/CO (FA_X1)
                                                          0.08       4.65 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_52/CO (FA_X1)
                                                          0.08       4.73 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_53/CO (FA_X1)
                                                          0.08       4.82 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_54/CO (FA_X1)
                                                          0.08       4.90 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_55/S (FA_X1)
                                                          0.11       5.01 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[55] (SequentialMultiplier_DW01_add_0)
                                                          0.00       5.01 r
  seqM/result[55] (SequentialMultiplier)                  0.00       5.01 r
  registerOut/in[55] (Register64bit)                      0.00       5.01 r
  registerOut/U12/ZN (AND2_X1)                            0.04       5.04 r
  registerOut/out_reg_55_/D (DFF_X1)                      0.01       5.05 r
  data arrival time                                                  5.05

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_55_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.05
  --------------------------------------------------------------------------
  slack (MET)                                                        9.82


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/CO (FA_X1)
                                                          0.08       4.25 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/CO (FA_X1)
                                                          0.08       4.33 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_48/CO (FA_X1)
                                                          0.08       4.41 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_49/CO (FA_X1)
                                                          0.08       4.49 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_50/CO (FA_X1)
                                                          0.08       4.57 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_51/CO (FA_X1)
                                                          0.08       4.65 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_52/CO (FA_X1)
                                                          0.08       4.73 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_53/CO (FA_X1)
                                                          0.08       4.82 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_54/S (FA_X1)
                                                          0.11       4.93 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[54] (SequentialMultiplier_DW01_add_0)
                                                          0.00       4.93 r
  seqM/result[54] (SequentialMultiplier)                  0.00       4.93 r
  registerOut/in[54] (Register64bit)                      0.00       4.93 r
  registerOut/U13/ZN (AND2_X1)                            0.04       4.96 r
  registerOut/out_reg_54_/D (DFF_X1)                      0.01       4.97 r
  data arrival time                                                  4.97

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_54_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.97
  --------------------------------------------------------------------------
  slack (MET)                                                        9.90


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/CO (FA_X1)
                                                          0.08       4.25 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/CO (FA_X1)
                                                          0.08       4.33 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_48/CO (FA_X1)
                                                          0.08       4.41 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_49/CO (FA_X1)
                                                          0.08       4.49 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_50/CO (FA_X1)
                                                          0.08       4.57 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_51/CO (FA_X1)
                                                          0.08       4.65 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_52/CO (FA_X1)
                                                          0.08       4.73 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_53/S (FA_X1)
                                                          0.11       4.85 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[53] (SequentialMultiplier_DW01_add_0)
                                                          0.00       4.85 r
  seqM/result[53] (SequentialMultiplier)                  0.00       4.85 r
  registerOut/in[53] (Register64bit)                      0.00       4.85 r
  registerOut/U14/ZN (AND2_X1)                            0.04       4.88 r
  registerOut/out_reg_53_/D (DFF_X1)                      0.01       4.89 r
  data arrival time                                                  4.89

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_53_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.89
  --------------------------------------------------------------------------
  slack (MET)                                                        9.98


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/CO (FA_X1)
                                                          0.08       4.25 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/CO (FA_X1)
                                                          0.08       4.33 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_48/CO (FA_X1)
                                                          0.08       4.41 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_49/CO (FA_X1)
                                                          0.08       4.49 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_50/CO (FA_X1)
                                                          0.08       4.57 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_51/CO (FA_X1)
                                                          0.08       4.65 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_52/S (FA_X1)
                                                          0.11       4.77 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[52] (SequentialMultiplier_DW01_add_0)
                                                          0.00       4.77 r
  seqM/result[52] (SequentialMultiplier)                  0.00       4.77 r
  registerOut/in[52] (Register64bit)                      0.00       4.77 r
  registerOut/U15/ZN (AND2_X1)                            0.04       4.80 r
  registerOut/out_reg_52_/D (DFF_X1)                      0.01       4.81 r
  data arrival time                                                  4.81

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_52_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.81
  --------------------------------------------------------------------------
  slack (MET)                                                       10.06


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/CO (FA_X1)
                                                          0.08       4.25 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/CO (FA_X1)
                                                          0.08       4.33 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_48/CO (FA_X1)
                                                          0.08       4.41 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_49/CO (FA_X1)
                                                          0.08       4.49 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_50/CO (FA_X1)
                                                          0.08       4.57 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_51/S (FA_X1)
                                                          0.11       4.68 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[51] (SequentialMultiplier_DW01_add_0)
                                                          0.00       4.68 r
  seqM/result[51] (SequentialMultiplier)                  0.00       4.68 r
  registerOut/in[51] (Register64bit)                      0.00       4.68 r
  registerOut/U16/ZN (AND2_X1)                            0.04       4.72 r
  registerOut/out_reg_51_/D (DFF_X1)                      0.01       4.73 r
  data arrival time                                                  4.73

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_51_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.73
  --------------------------------------------------------------------------
  slack (MET)                                                       10.14


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/CO (FA_X1)
                                                          0.08       4.25 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/CO (FA_X1)
                                                          0.08       4.33 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_48/CO (FA_X1)
                                                          0.08       4.41 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_49/CO (FA_X1)
                                                          0.08       4.49 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_50/S (FA_X1)
                                                          0.11       4.60 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[50] (SequentialMultiplier_DW01_add_0)
                                                          0.00       4.60 r
  seqM/result[50] (SequentialMultiplier)                  0.00       4.60 r
  registerOut/in[50] (Register64bit)                      0.00       4.60 r
  registerOut/U17/ZN (AND2_X1)                            0.04       4.64 r
  registerOut/out_reg_50_/D (DFF_X1)                      0.01       4.65 r
  data arrival time                                                  4.65

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_50_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.65
  --------------------------------------------------------------------------
  slack (MET)                                                       10.22


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/CO (FA_X1)
                                                          0.08       4.25 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/CO (FA_X1)
                                                          0.08       4.33 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_48/CO (FA_X1)
                                                          0.08       4.41 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_49/S (FA_X1)
                                                          0.11       4.52 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[49] (SequentialMultiplier_DW01_add_0)
                                                          0.00       4.52 r
  seqM/result[49] (SequentialMultiplier)                  0.00       4.52 r
  registerOut/in[49] (Register64bit)                      0.00       4.52 r
  registerOut/U18/ZN (AND2_X1)                            0.04       4.56 r
  registerOut/out_reg_49_/D (DFF_X1)                      0.01       4.57 r
  data arrival time                                                  4.57

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_49_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.57
  --------------------------------------------------------------------------
  slack (MET)                                                       10.30


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/CO (FA_X1)
                                                          0.08       4.25 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/CO (FA_X1)
                                                          0.08       4.33 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_48/S (FA_X1)
                                                          0.11       4.44 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[48] (SequentialMultiplier_DW01_add_0)
                                                          0.00       4.44 r
  seqM/result[48] (SequentialMultiplier)                  0.00       4.44 r
  registerOut/in[48] (Register64bit)                      0.00       4.44 r
  registerOut/U19/ZN (AND2_X1)                            0.04       4.48 r
  registerOut/out_reg_48_/D (DFF_X1)                      0.01       4.49 r
  data arrival time                                                  4.49

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_48_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.49
  --------------------------------------------------------------------------
  slack (MET)                                                       10.38


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/CO (FA_X1)
                                                          0.08       4.25 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_47/S (FA_X1)
                                                          0.11       4.36 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[47] (SequentialMultiplier_DW01_add_0)
                                                          0.00       4.36 r
  seqM/result[47] (SequentialMultiplier)                  0.00       4.36 r
  registerOut/in[47] (Register64bit)                      0.00       4.36 r
  registerOut/U20/ZN (AND2_X1)                            0.04       4.40 r
  registerOut/out_reg_47_/D (DFF_X1)                      0.01       4.41 r
  data arrival time                                                  4.41

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_47_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.41
  --------------------------------------------------------------------------
  slack (MET)                                                       10.46


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/CO (FA_X1)
                                                          0.08       4.17 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_46/S (FA_X1)
                                                          0.11       4.28 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[46] (SequentialMultiplier_DW01_add_0)
                                                          0.00       4.28 r
  seqM/result[46] (SequentialMultiplier)                  0.00       4.28 r
  registerOut/in[46] (Register64bit)                      0.00       4.28 r
  registerOut/U21/ZN (AND2_X1)                            0.04       4.32 r
  registerOut/out_reg_46_/D (DFF_X1)                      0.01       4.33 r
  data arrival time                                                  4.33

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_46_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                       10.54


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/CO (FA_X1)
                                                          0.08       4.09 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_45/S (FA_X1)
                                                          0.11       4.20 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[45] (SequentialMultiplier_DW01_add_0)
                                                          0.00       4.20 r
  seqM/result[45] (SequentialMultiplier)                  0.00       4.20 r
  registerOut/in[45] (Register64bit)                      0.00       4.20 r
  registerOut/U22/ZN (AND2_X1)                            0.04       4.24 r
  registerOut/out_reg_45_/D (DFF_X1)                      0.01       4.24 r
  data arrival time                                                  4.24

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_45_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.62


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/CO (FA_X1)
                                                          0.08       4.01 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_44/S (FA_X1)
                                                          0.11       4.12 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[44] (SequentialMultiplier_DW01_add_0)
                                                          0.00       4.12 r
  seqM/result[44] (SequentialMultiplier)                  0.00       4.12 r
  registerOut/in[44] (Register64bit)                      0.00       4.12 r
  registerOut/U23/ZN (AND2_X1)                            0.04       4.16 r
  registerOut/out_reg_44_/D (DFF_X1)                      0.01       4.16 r
  data arrival time                                                  4.16

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_44_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                       10.70


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/CO (FA_X1)
                                                          0.08       3.93 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_43/S (FA_X1)
                                                          0.11       4.04 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[43] (SequentialMultiplier_DW01_add_0)
                                                          0.00       4.04 r
  seqM/result[43] (SequentialMultiplier)                  0.00       4.04 r
  registerOut/in[43] (Register64bit)                      0.00       4.04 r
  registerOut/U24/ZN (AND2_X1)                            0.04       4.07 r
  registerOut/out_reg_43_/D (DFF_X1)                      0.01       4.08 r
  data arrival time                                                  4.08

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_43_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.08
  --------------------------------------------------------------------------
  slack (MET)                                                       10.79


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/CO (FA_X1)
                                                          0.08       3.85 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_42/S (FA_X1)
                                                          0.11       3.96 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[42] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.96 r
  seqM/result[42] (SequentialMultiplier)                  0.00       3.96 r
  registerOut/in[42] (Register64bit)                      0.00       3.96 r
  registerOut/U25/ZN (AND2_X1)                            0.04       3.99 r
  registerOut/out_reg_42_/D (DFF_X1)                      0.01       4.00 r
  data arrival time                                                  4.00

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_42_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       10.87


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/CO (FA_X1)
                                                          0.08       3.76 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_41/S (FA_X1)
                                                          0.11       3.88 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[41] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.88 r
  seqM/result[41] (SequentialMultiplier)                  0.00       3.88 r
  registerOut/in[41] (Register64bit)                      0.00       3.88 r
  registerOut/U26/ZN (AND2_X1)                            0.04       3.91 r
  registerOut/out_reg_41_/D (DFF_X1)                      0.01       3.92 r
  data arrival time                                                  3.92

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_41_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.92
  --------------------------------------------------------------------------
  slack (MET)                                                       10.95


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/CO (FA_X1)
                                                          0.08       3.68 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_40/S (FA_X1)
                                                          0.11       3.80 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[40] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.80 r
  seqM/result[40] (SequentialMultiplier)                  0.00       3.80 r
  registerOut/in[40] (Register64bit)                      0.00       3.80 r
  registerOut/U27/ZN (AND2_X1)                            0.04       3.83 r
  registerOut/out_reg_40_/D (DFF_X1)                      0.01       3.84 r
  data arrival time                                                  3.84

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_40_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                       11.03


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/CO (FA_X1)
                                                          0.08       3.60 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_39/S (FA_X1)
                                                          0.11       3.71 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[39] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.71 r
  seqM/result[39] (SequentialMultiplier)                  0.00       3.71 r
  registerOut/in[39] (Register64bit)                      0.00       3.71 r
  registerOut/U28/ZN (AND2_X1)                            0.04       3.75 r
  registerOut/out_reg_39_/D (DFF_X1)                      0.01       3.76 r
  data arrival time                                                  3.76

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_39_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.76
  --------------------------------------------------------------------------
  slack (MET)                                                       11.11


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/CO (FA_X1)
                                                          0.08       3.52 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_38/S (FA_X1)
                                                          0.11       3.63 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[38] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.63 r
  seqM/result[38] (SequentialMultiplier)                  0.00       3.63 r
  registerOut/in[38] (Register64bit)                      0.00       3.63 r
  registerOut/U29/ZN (AND2_X1)                            0.04       3.67 r
  registerOut/out_reg_38_/D (DFF_X1)                      0.01       3.68 r
  data arrival time                                                  3.68

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_38_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                       11.19


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/CO (FA_X1)
                                                          0.08       3.44 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_37/S (FA_X1)
                                                          0.11       3.55 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[37] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.55 r
  seqM/result[37] (SequentialMultiplier)                  0.00       3.55 r
  registerOut/in[37] (Register64bit)                      0.00       3.55 r
  registerOut/U30/ZN (AND2_X1)                            0.04       3.59 r
  registerOut/out_reg_37_/D (DFF_X1)                      0.01       3.60 r
  data arrival time                                                  3.60

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_37_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                       11.27


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/CO (FA_X1)
                                                          0.08       3.36 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_36/S (FA_X1)
                                                          0.11       3.47 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[36] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.47 r
  seqM/result[36] (SequentialMultiplier)                  0.00       3.47 r
  registerOut/in[36] (Register64bit)                      0.00       3.47 r
  registerOut/U31/ZN (AND2_X1)                            0.04       3.51 r
  registerOut/out_reg_36_/D (DFF_X1)                      0.01       3.52 r
  data arrival time                                                  3.52

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_36_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                       11.35


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/CO (FA_X1)
                                                          0.08       3.28 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_35/S (FA_X1)
                                                          0.11       3.39 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[35] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.39 r
  seqM/result[35] (SequentialMultiplier)                  0.00       3.39 r
  registerOut/in[35] (Register64bit)                      0.00       3.39 r
  registerOut/U32/ZN (AND2_X1)                            0.04       3.43 r
  registerOut/out_reg_35_/D (DFF_X1)                      0.01       3.44 r
  data arrival time                                                  3.44

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_35_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.44
  --------------------------------------------------------------------------
  slack (MET)                                                       11.43


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.09       3.12 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/CO (FA_X1)
                                                          0.08       3.20 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_34/S (FA_X1)
                                                          0.11       3.31 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[34] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.31 r
  seqM/result[34] (SequentialMultiplier)                  0.00       3.31 r
  registerOut/in[34] (Register64bit)                      0.00       3.31 r
  registerOut/U33/ZN (AND2_X1)                            0.04       3.35 r
  registerOut/out_reg_34_/D (DFF_X1)                      0.01       3.36 r
  data arrival time                                                  3.36

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_34_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.36
  --------------------------------------------------------------------------
  slack (MET)                                                       11.51


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/CO (FA_X1)
                                                          0.08       2.88 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_33/S (FA_X1)
                                                          0.12       2.99 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[33] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.99 r
  seqM/add_1_root_add_0_root_add_15_I31/B[33] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.99 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_33/S (FA_X1)
                                                          0.11       3.11 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[33] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.11 f
  seqM/add_0_root_add_0_root_add_15_I31/B[33] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.11 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_33/S (FA_X1)
                                                          0.12       3.23 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[33] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.23 r
  seqM/result[33] (SequentialMultiplier)                  0.00       3.23 r
  registerOut/in[33] (Register64bit)                      0.00       3.23 r
  registerOut/U34/ZN (AND2_X1)                            0.04       3.27 r
  registerOut/out_reg_33_/D (DFF_X1)                      0.01       3.28 r
  data arrival time                                                  3.28

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_33_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                       11.59


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/CO (FA_X1)
                                                          0.08       2.79 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.91 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.11       3.03 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_1)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/B[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.03 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_32/S (FA_X1)
                                                          0.12       3.15 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[32] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.15 r
  seqM/result[32] (SequentialMultiplier)                  0.00       3.15 r
  registerOut/in[32] (Register64bit)                      0.00       3.15 r
  registerOut/U35/ZN (AND2_X1)                            0.04       3.19 r
  registerOut/out_reg_32_/D (DFF_X1)                      0.01       3.19 r
  data arrival time                                                  3.19

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_32_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       11.67


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.08       2.45 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.53 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.10       2.62 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/A[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.62 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/CO (FA_X1)
                                                          0.09       2.71 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_31/S (FA_X1)
                                                          0.12       2.83 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[31] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.83 r
  seqM/add_1_root_add_0_root_add_15_I31/B[31] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.83 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_31/S (FA_X1)
                                                          0.11       2.94 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[31] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.94 f
  seqM/add_0_root_add_0_root_add_15_I31/B[31] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.94 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_31/S (FA_X1)
                                                          0.12       3.07 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[31] (SequentialMultiplier_DW01_add_0)
                                                          0.00       3.07 r
  seqM/result[31] (SequentialMultiplier)                  0.00       3.07 r
  registerOut/in[31] (Register64bit)                      0.00       3.07 r
  registerOut/U36/ZN (AND2_X1)                            0.04       3.11 r
  registerOut/out_reg_31_/D (DFF_X1)                      0.01       3.11 r
  data arrival time                                                  3.11

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_31_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.11
  --------------------------------------------------------------------------
  slack (MET)                                                       11.75


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/S (FA_X1)
                                                          0.10       2.46 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[28] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.46 f
  seqM/add_6_root_add_0_root_add_15_I31/A[28] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.46 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.09       2.55 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_29/CO (FA_X1)
                                                          0.08       2.63 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.12       2.75 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.75 r
  seqM/add_1_root_add_0_root_add_15_I31/B[30] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.75 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.11       2.86 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.86 f
  seqM/add_0_root_add_0_root_add_15_I31/B[30] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.86 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_30/S (FA_X1)
                                                          0.12       2.99 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[30] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.99 r
  seqM/result[30] (SequentialMultiplier)                  0.00       2.99 r
  registerOut/in[30] (Register64bit)                      0.00       2.99 r
  registerOut/U37/ZN (AND2_X1)                            0.04       3.02 r
  registerOut/out_reg_30_/D (DFF_X1)                      0.01       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_30_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                       11.84


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.08       2.28 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.36 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_28/S (FA_X1)
                                                          0.10       2.46 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[28] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.46 f
  seqM/add_6_root_add_0_root_add_15_I31/A[28] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.46 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_28/CO (FA_X1)
                                                          0.09       2.55 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_29/S (FA_X1)
                                                          0.12       2.67 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[29] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.67 r
  seqM/add_1_root_add_0_root_add_15_I31/B[29] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.67 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_29/S (FA_X1)
                                                          0.11       2.78 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[29] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.78 f
  seqM/add_0_root_add_0_root_add_15_I31/B[29] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.78 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_29/S (FA_X1)
                                                          0.12       2.91 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[29] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.91 r
  seqM/result[29] (SequentialMultiplier)                  0.00       2.91 r
  registerOut/in[29] (Register64bit)                      0.00       2.91 r
  registerOut/U38/ZN (AND2_X1)                            0.04       2.94 r
  registerOut/out_reg_29_/D (DFF_X1)                      0.01       2.95 r
  data arrival time                                                  2.95

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_29_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                       11.92


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/S (FA_X1)
                                                          0.10       2.30 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[26] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.30 f
  seqM/add_6_root_add_0_root_add_15_I31/A[26] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.30 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.09       2.39 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_27/CO (FA_X1)
                                                          0.08       2.47 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_28/S (FA_X1)
                                                          0.12       2.59 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[28] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.59 r
  seqM/add_1_root_add_0_root_add_15_I31/B[28] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.59 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_28/S (FA_X1)
                                                          0.11       2.70 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[28] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.70 f
  seqM/add_0_root_add_0_root_add_15_I31/B[28] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.70 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_28/S (FA_X1)
                                                          0.12       2.83 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[28] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.83 r
  seqM/result[28] (SequentialMultiplier)                  0.00       2.83 r
  registerOut/in[28] (Register64bit)                      0.00       2.83 r
  registerOut/U39/ZN (AND2_X1)                            0.04       2.86 r
  registerOut/out_reg_28_/D (DFF_X1)                      0.01       2.87 r
  data arrival time                                                  2.87

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_28_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                       12.00


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.08       2.12 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.20 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_26/S (FA_X1)
                                                          0.10       2.30 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[26] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.30 f
  seqM/add_6_root_add_0_root_add_15_I31/A[26] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.30 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_26/CO (FA_X1)
                                                          0.09       2.39 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_27/S (FA_X1)
                                                          0.12       2.51 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[27] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.51 r
  seqM/add_1_root_add_0_root_add_15_I31/B[27] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.51 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_27/S (FA_X1)
                                                          0.11       2.62 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[27] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.62 f
  seqM/add_0_root_add_0_root_add_15_I31/B[27] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.62 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_27/S (FA_X1)
                                                          0.12       2.75 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[27] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.75 r
  seqM/result[27] (SequentialMultiplier)                  0.00       2.75 r
  registerOut/in[27] (Register64bit)                      0.00       2.75 r
  registerOut/U40/ZN (AND2_X1)                            0.04       2.78 r
  registerOut/out_reg_27_/D (DFF_X1)                      0.01       2.79 r
  data arrival time                                                  2.79

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_27_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       12.08


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/S (FA_X1)
                                                          0.10       2.14 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[24] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.14 f
  seqM/add_6_root_add_0_root_add_15_I31/A[24] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.14 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.09       2.23 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_25/CO (FA_X1)
                                                          0.08       2.31 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_26/S (FA_X1)
                                                          0.12       2.43 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[26] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.43 r
  seqM/add_1_root_add_0_root_add_15_I31/B[26] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.43 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_26/S (FA_X1)
                                                          0.11       2.54 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[26] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.54 f
  seqM/add_0_root_add_0_root_add_15_I31/B[26] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.54 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_26/S (FA_X1)
                                                          0.12       2.66 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[26] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.66 r
  seqM/result[26] (SequentialMultiplier)                  0.00       2.66 r
  registerOut/in[26] (Register64bit)                      0.00       2.66 r
  registerOut/U41/ZN (AND2_X1)                            0.04       2.70 r
  registerOut/out_reg_26_/D (DFF_X1)                      0.01       2.71 r
  data arrival time                                                  2.71

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_26_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                       12.16


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.08       2.04 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_24/S (FA_X1)
                                                          0.10       2.14 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[24] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.14 f
  seqM/add_6_root_add_0_root_add_15_I31/A[24] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.14 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_24/CO (FA_X1)
                                                          0.09       2.23 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_25/S (FA_X1)
                                                          0.12       2.35 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[25] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.35 r
  seqM/add_1_root_add_0_root_add_15_I31/B[25] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.35 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_25/S (FA_X1)
                                                          0.11       2.46 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[25] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.46 f
  seqM/add_0_root_add_0_root_add_15_I31/B[25] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.46 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_25/S (FA_X1)
                                                          0.12       2.58 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[25] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.58 r
  seqM/result[25] (SequentialMultiplier)                  0.00       2.58 r
  registerOut/in[25] (Register64bit)                      0.00       2.58 r
  registerOut/U42/ZN (AND2_X1)                            0.04       2.62 r
  registerOut/out_reg_25_/D (DFF_X1)                      0.01       2.63 r
  data arrival time                                                  2.63

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_25_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       12.24


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.08       1.88 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       1.96 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_23/S (FA_X1)
                                                          0.10       2.06 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[23] (SequentialMultiplier_DW01_add_29)
                                                          0.00       2.06 f
  seqM/add_6_root_add_0_root_add_15_I31/A[23] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.06 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_23/CO (FA_X1)
                                                          0.09       2.15 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_24/S (FA_X1)
                                                          0.12       2.27 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[24] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.27 r
  seqM/add_1_root_add_0_root_add_15_I31/B[24] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.27 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_24/S (FA_X1)
                                                          0.11       2.38 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[24] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.38 f
  seqM/add_0_root_add_0_root_add_15_I31/B[24] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.38 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_24/S (FA_X1)
                                                          0.12       2.50 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[24] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.50 r
  seqM/result[24] (SequentialMultiplier)                  0.00       2.50 r
  registerOut/in[24] (Register64bit)                      0.00       2.50 r
  registerOut/U43/ZN (AND2_X1)                            0.04       2.54 r
  registerOut/out_reg_24_/D (DFF_X1)                      0.01       2.55 r
  data arrival time                                                  2.55

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_24_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                       12.32


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/S (FA_X1)
                                                          0.10       1.90 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[21] (SequentialMultiplier_DW01_add_29)
                                                          0.00       1.90 f
  seqM/add_6_root_add_0_root_add_15_I31/A[21] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.90 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.09       1.99 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_22/CO (FA_X1)
                                                          0.08       2.07 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_23/S (FA_X1)
                                                          0.12       2.18 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[23] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.18 r
  seqM/add_1_root_add_0_root_add_15_I31/B[23] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.18 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_23/S (FA_X1)
                                                          0.11       2.30 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[23] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.30 f
  seqM/add_0_root_add_0_root_add_15_I31/B[23] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.30 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_23/S (FA_X1)
                                                          0.12       2.42 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[23] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.42 r
  seqM/result[23] (SequentialMultiplier)                  0.00       2.42 r
  registerOut/in[23] (Register64bit)                      0.00       2.42 r
  registerOut/U44/ZN (AND2_X1)                            0.04       2.46 r
  registerOut/out_reg_23_/D (DFF_X1)                      0.01       2.47 r
  data arrival time                                                  2.47

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_23_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (MET)                                                       12.40


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.08       1.80 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_21/S (FA_X1)
                                                          0.10       1.90 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[21] (SequentialMultiplier_DW01_add_29)
                                                          0.00       1.90 f
  seqM/add_6_root_add_0_root_add_15_I31/A[21] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.90 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_21/CO (FA_X1)
                                                          0.09       1.99 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_22/S (FA_X1)
                                                          0.12       2.10 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[22] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.10 r
  seqM/add_1_root_add_0_root_add_15_I31/B[22] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.10 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_22/S (FA_X1)
                                                          0.11       2.22 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[22] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.22 f
  seqM/add_0_root_add_0_root_add_15_I31/B[22] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.22 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_22/S (FA_X1)
                                                          0.12       2.34 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[22] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.34 r
  seqM/result[22] (SequentialMultiplier)                  0.00       2.34 r
  registerOut/in[22] (Register64bit)                      0.00       2.34 r
  registerOut/U45/ZN (AND2_X1)                            0.04       2.38 r
  registerOut/out_reg_22_/D (DFF_X1)                      0.01       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_22_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                       12.48


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.08       1.72 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_20/S (FA_X1)
                                                          0.10       1.81 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[20] (SequentialMultiplier_DW01_add_29)
                                                          0.00       1.81 f
  seqM/add_6_root_add_0_root_add_15_I31/A[20] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.81 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_20/CO (FA_X1)
                                                          0.09       1.91 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_21/S (FA_X1)
                                                          0.12       2.02 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[21] (SequentialMultiplier_DW01_add_10)
                                                          0.00       2.02 r
  seqM/add_1_root_add_0_root_add_15_I31/B[21] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.02 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_21/S (FA_X1)
                                                          0.11       2.14 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[21] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.14 f
  seqM/add_0_root_add_0_root_add_15_I31/B[21] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.14 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_21/S (FA_X1)
                                                          0.12       2.26 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[21] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.26 r
  seqM/result[21] (SequentialMultiplier)                  0.00       2.26 r
  registerOut/in[21] (Register64bit)                      0.00       2.26 r
  registerOut/U46/ZN (AND2_X1)                            0.04       2.30 r
  registerOut/out_reg_21_/D (DFF_X1)                      0.01       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_21_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                       12.56


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.08       1.64 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_19/S (FA_X1)
                                                          0.10       1.73 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[19] (SequentialMultiplier_DW01_add_29)
                                                          0.00       1.73 f
  seqM/add_6_root_add_0_root_add_15_I31/A[19] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.73 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_19/CO (FA_X1)
                                                          0.09       1.82 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_20/S (FA_X1)
                                                          0.12       1.94 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[20] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.94 r
  seqM/add_1_root_add_0_root_add_15_I31/B[20] (SequentialMultiplier_DW01_add_1)
                                                          0.00       1.94 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_20/S (FA_X1)
                                                          0.11       2.06 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[20] (SequentialMultiplier_DW01_add_1)
                                                          0.00       2.06 f
  seqM/add_0_root_add_0_root_add_15_I31/B[20] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.06 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_20/S (FA_X1)
                                                          0.12       2.18 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[20] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.18 r
  seqM/result[20] (SequentialMultiplier)                  0.00       2.18 r
  registerOut/in[20] (Register64bit)                      0.00       2.18 r
  registerOut/U47/ZN (AND2_X1)                            0.04       2.22 r
  registerOut/out_reg_20_/D (DFF_X1)                      0.01       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_20_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                       12.64


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.08       1.56 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_18/S (FA_X1)
                                                          0.10       1.65 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[18] (SequentialMultiplier_DW01_add_29)
                                                          0.00       1.65 f
  seqM/add_6_root_add_0_root_add_15_I31/A[18] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.65 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_18/CO (FA_X1)
                                                          0.09       1.74 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_19/S (FA_X1)
                                                          0.12       1.86 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[19] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.86 r
  seqM/add_1_root_add_0_root_add_15_I31/B[19] (SequentialMultiplier_DW01_add_1)
                                                          0.00       1.86 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_19/S (FA_X1)
                                                          0.11       1.97 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[19] (SequentialMultiplier_DW01_add_1)
                                                          0.00       1.97 f
  seqM/add_0_root_add_0_root_add_15_I31/B[19] (SequentialMultiplier_DW01_add_0)
                                                          0.00       1.97 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_19/S (FA_X1)
                                                          0.12       2.10 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[19] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.10 r
  seqM/result[19] (SequentialMultiplier)                  0.00       2.10 r
  registerOut/in[19] (Register64bit)                      0.00       2.10 r
  registerOut/U48/ZN (AND2_X1)                            0.04       2.14 r
  registerOut/out_reg_19_/D (DFF_X1)                      0.01       2.14 r
  data arrival time                                                  2.14

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_19_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                       12.72


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.08       1.48 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_17/S (FA_X1)
                                                          0.10       1.57 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[17] (SequentialMultiplier_DW01_add_29)
                                                          0.00       1.57 f
  seqM/add_6_root_add_0_root_add_15_I31/A[17] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.57 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_17/CO (FA_X1)
                                                          0.09       1.66 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_18/S (FA_X1)
                                                          0.12       1.78 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[18] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.78 r
  seqM/add_1_root_add_0_root_add_15_I31/B[18] (SequentialMultiplier_DW01_add_1)
                                                          0.00       1.78 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_18/S (FA_X1)
                                                          0.11       1.89 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[18] (SequentialMultiplier_DW01_add_1)
                                                          0.00       1.89 f
  seqM/add_0_root_add_0_root_add_15_I31/B[18] (SequentialMultiplier_DW01_add_0)
                                                          0.00       1.89 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_18/S (FA_X1)
                                                          0.12       2.02 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[18] (SequentialMultiplier_DW01_add_0)
                                                          0.00       2.02 r
  seqM/result[18] (SequentialMultiplier)                  0.00       2.02 r
  registerOut/in[18] (Register64bit)                      0.00       2.02 r
  registerOut/U49/ZN (AND2_X1)                            0.04       2.05 r
  registerOut/out_reg_18_/D (DFF_X1)                      0.01       2.06 r
  data arrival time                                                  2.06

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_18_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                       12.81


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.08       1.39 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_16/S (FA_X1)
                                                          0.10       1.49 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[16] (SequentialMultiplier_DW01_add_29)
                                                          0.00       1.49 f
  seqM/add_6_root_add_0_root_add_15_I31/A[16] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.49 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_16/CO (FA_X1)
                                                          0.09       1.58 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_17/S (FA_X1)
                                                          0.12       1.70 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[17] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.70 r
  seqM/add_1_root_add_0_root_add_15_I31/B[17] (SequentialMultiplier_DW01_add_1)
                                                          0.00       1.70 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_17/S (FA_X1)
                                                          0.11       1.81 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[17] (SequentialMultiplier_DW01_add_1)
                                                          0.00       1.81 f
  seqM/add_0_root_add_0_root_add_15_I31/B[17] (SequentialMultiplier_DW01_add_0)
                                                          0.00       1.81 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_17/S (FA_X1)
                                                          0.12       1.94 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[17] (SequentialMultiplier_DW01_add_0)
                                                          0.00       1.94 r
  seqM/result[17] (SequentialMultiplier)                  0.00       1.94 r
  registerOut/in[17] (Register64bit)                      0.00       1.94 r
  registerOut/U50/ZN (AND2_X1)                            0.04       1.97 r
  registerOut/out_reg_17_/D (DFF_X1)                      0.01       1.98 r
  data arrival time                                                  1.98

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_17_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                       12.89


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.08       1.31 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_15/S (FA_X1)
                                                          0.10       1.41 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[15] (SequentialMultiplier_DW01_add_29)
                                                          0.00       1.41 f
  seqM/add_6_root_add_0_root_add_15_I31/A[15] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.41 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_15/CO (FA_X1)
                                                          0.09       1.50 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_16/S (FA_X1)
                                                          0.12       1.62 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[16] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.62 r
  seqM/add_1_root_add_0_root_add_15_I31/B[16] (SequentialMultiplier_DW01_add_1)
                                                          0.00       1.62 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_16/S (FA_X1)
                                                          0.11       1.73 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[16] (SequentialMultiplier_DW01_add_1)
                                                          0.00       1.73 f
  seqM/add_0_root_add_0_root_add_15_I31/B[16] (SequentialMultiplier_DW01_add_0)
                                                          0.00       1.73 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_16/S (FA_X1)
                                                          0.12       1.86 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[16] (SequentialMultiplier_DW01_add_0)
                                                          0.00       1.86 r
  seqM/result[16] (SequentialMultiplier)                  0.00       1.86 r
  registerOut/in[16] (Register64bit)                      0.00       1.86 r
  registerOut/U51/ZN (AND2_X1)                            0.04       1.89 r
  registerOut/out_reg_16_/D (DFF_X1)                      0.01       1.90 r
  data arrival time                                                  1.90

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_16_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                       12.97


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.08       1.23 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_14/S (FA_X1)
                                                          0.10       1.33 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[14] (SequentialMultiplier_DW01_add_29)
                                                          0.00       1.33 f
  seqM/add_6_root_add_0_root_add_15_I31/A[14] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.33 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_14/CO (FA_X1)
                                                          0.09       1.42 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_15/S (FA_X1)
                                                          0.12       1.54 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[15] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.54 r
  seqM/add_1_root_add_0_root_add_15_I31/B[15] (SequentialMultiplier_DW01_add_1)
                                                          0.00       1.54 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_15/S (FA_X1)
                                                          0.11       1.65 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[15] (SequentialMultiplier_DW01_add_1)
                                                          0.00       1.65 f
  seqM/add_0_root_add_0_root_add_15_I31/B[15] (SequentialMultiplier_DW01_add_0)
                                                          0.00       1.65 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_15/S (FA_X1)
                                                          0.12       1.78 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[15] (SequentialMultiplier_DW01_add_0)
                                                          0.00       1.78 r
  seqM/result[15] (SequentialMultiplier)                  0.00       1.78 r
  registerOut/in[15] (Register64bit)                      0.00       1.78 r
  registerOut/U52/ZN (AND2_X1)                            0.04       1.81 r
  registerOut/out_reg_15_/D (DFF_X1)                      0.01       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_15_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                       13.05


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.08       1.15 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_13/S (FA_X1)
                                                          0.10       1.25 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[13] (SequentialMultiplier_DW01_add_29)
                                                          0.00       1.25 f
  seqM/add_6_root_add_0_root_add_15_I31/A[13] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.25 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_13/CO (FA_X1)
                                                          0.09       1.34 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_14/S (FA_X1)
                                                          0.12       1.46 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[14] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.46 r
  seqM/add_1_root_add_0_root_add_15_I31/B[14] (SequentialMultiplier_DW01_add_1)
                                                          0.00       1.46 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_14/S (FA_X1)
                                                          0.11       1.57 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[14] (SequentialMultiplier_DW01_add_1)
                                                          0.00       1.57 f
  seqM/add_0_root_add_0_root_add_15_I31/B[14] (SequentialMultiplier_DW01_add_0)
                                                          0.00       1.57 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_14/S (FA_X1)
                                                          0.12       1.69 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[14] (SequentialMultiplier_DW01_add_0)
                                                          0.00       1.69 r
  seqM/result[14] (SequentialMultiplier)                  0.00       1.69 r
  registerOut/in[14] (Register64bit)                      0.00       1.69 r
  registerOut/U53/ZN (AND2_X1)                            0.04       1.73 r
  registerOut/out_reg_14_/D (DFF_X1)                      0.01       1.74 r
  data arrival time                                                  1.74

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_14_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                       13.13


  Startpoint: registerIn1/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SyncSequentialMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg[0]/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_2)                    0.00       0.08 f
  seqM/a[0] (SequentialMultiplier)                        0.00       0.08 f
  seqM/U1503/ZN (INV_X1)                                  0.03       0.10 r
  seqM/U1314/Z (BUF_X1)                                   0.07       0.18 r
  seqM/U4/ZN (NOR2_X1)                                    0.05       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/A[1] (SequentialMultiplier_DW01_add_29)
                                                          0.00       0.22 f
  seqM/add_29_root_add_0_root_add_15_I31/U3/ZN (AND2_X1)
                                                          0.04       0.27 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_2/CO (FA_X1)
                                                          0.08       0.34 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_3/CO (FA_X1)
                                                          0.08       0.42 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_4/CO (FA_X1)
                                                          0.08       0.51 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_5/CO (FA_X1)
                                                          0.08       0.59 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_6/CO (FA_X1)
                                                          0.08       0.67 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_7/CO (FA_X1)
                                                          0.08       0.75 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_8/CO (FA_X1)
                                                          0.08       0.83 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_9/CO (FA_X1)
                                                          0.08       0.91 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_10/CO (FA_X1)
                                                          0.08       0.99 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_11/CO (FA_X1)
                                                          0.08       1.07 f
  seqM/add_29_root_add_0_root_add_15_I31/U1_12/S (FA_X1)
                                                          0.10       1.17 f
  seqM/add_29_root_add_0_root_add_15_I31/SUM[12] (SequentialMultiplier_DW01_add_29)
                                                          0.00       1.17 f
  seqM/add_6_root_add_0_root_add_15_I31/A[12] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.17 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_12/CO (FA_X1)
                                                          0.09       1.26 f
  seqM/add_6_root_add_0_root_add_15_I31/U1_13/S (FA_X1)
                                                          0.12       1.38 r
  seqM/add_6_root_add_0_root_add_15_I31/SUM[13] (SequentialMultiplier_DW01_add_10)
                                                          0.00       1.38 r
  seqM/add_1_root_add_0_root_add_15_I31/B[13] (SequentialMultiplier_DW01_add_1)
                                                          0.00       1.38 r
  seqM/add_1_root_add_0_root_add_15_I31/U1_13/S (FA_X1)
                                                          0.11       1.49 f
  seqM/add_1_root_add_0_root_add_15_I31/SUM[13] (SequentialMultiplier_DW01_add_1)
                                                          0.00       1.49 f
  seqM/add_0_root_add_0_root_add_15_I31/B[13] (SequentialMultiplier_DW01_add_0)
                                                          0.00       1.49 f
  seqM/add_0_root_add_0_root_add_15_I31/U1_13/S (FA_X1)
                                                          0.12       1.61 r
  seqM/add_0_root_add_0_root_add_15_I31/SUM[13] (SequentialMultiplier_DW01_add_0)
                                                          0.00       1.61 r
  seqM/result[13] (SequentialMultiplier)                  0.00       1.61 r
  registerOut/in[13] (Register64bit)                      0.00       1.61 r
  registerOut/U54/ZN (AND2_X1)                            0.04       1.65 r
  registerOut/out_reg_13_/D (DFF_X1)                      0.01       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_13_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                       13.21


1
