[08:51:33.898] <TB2>     INFO: *** Welcome to pxar ***
[08:51:33.898] <TB2>     INFO: *** Today: 2016/05/24
[08:51:33.905] <TB2>     INFO: *** Version: b2a7-dirty
[08:51:33.905] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C15.dat
[08:51:33.906] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0b.dat
[08:51:33.906] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//defaultMaskFile.dat
[08:51:33.906] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters_C15.dat
[08:51:33.983] <TB2>     INFO:         clk: 4
[08:51:33.983] <TB2>     INFO:         ctr: 4
[08:51:33.983] <TB2>     INFO:         sda: 19
[08:51:33.983] <TB2>     INFO:         tin: 9
[08:51:33.983] <TB2>     INFO:         level: 15
[08:51:33.983] <TB2>     INFO:         triggerdelay: 0
[08:51:33.983] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[08:51:33.983] <TB2>     INFO: Log level: DEBUG
[08:51:33.993] <TB2>     INFO: Found DTB DTB_WWXLHF
[08:51:33.000] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[08:51:33.004] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[08:51:34.006] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[08:51:35.562] <TB2>     INFO: DUT info: 
[08:51:35.562] <TB2>     INFO: The DUT currently contains the following objects:
[08:51:35.563] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[08:51:35.563] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[08:51:35.563] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[08:51:35.563] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[08:51:35.563] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:35.563] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:35.563] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:35.563] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:35.563] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:35.563] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:35.563] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:35.563] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:35.563] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:35.563] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:35.563] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:35.563] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:35.563] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:35.563] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:35.563] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:35.563] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[08:51:35.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[08:51:35.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[08:51:35.565] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[08:51:35.578] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30871552
[08:51:35.578] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1721f90
[08:51:35.578] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1696770
[08:51:35.578] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f2901d94010
[08:51:35.578] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f2907fff510
[08:51:35.579] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30937088 fPxarMemory = 0x7f2901d94010
[08:51:35.579] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369mA
[08:51:35.580] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459.8mA
[08:51:35.581] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 24.6 C
[08:51:35.581] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[08:51:35.981] <TB2>     INFO: enter 'restricted' command line mode
[08:51:35.981] <TB2>     INFO: enter test to run
[08:51:35.981] <TB2>     INFO:   test: FPIXTest no parameter change
[08:51:35.981] <TB2>     INFO:   running: fpixtest
[08:51:35.981] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[08:51:35.986] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[08:51:35.986] <TB2>     INFO: ######################################################################
[08:51:35.986] <TB2>     INFO: PixTestFPIXTest::doTest()
[08:51:35.986] <TB2>     INFO: ######################################################################
[08:51:35.989] <TB2>     INFO: ######################################################################
[08:51:35.989] <TB2>     INFO: PixTestPretest::doTest()
[08:51:35.989] <TB2>     INFO: ######################################################################
[08:51:35.992] <TB2>     INFO:    ----------------------------------------------------------------------
[08:51:35.992] <TB2>     INFO:    PixTestPretest::programROC() 
[08:51:35.992] <TB2>     INFO:    ----------------------------------------------------------------------
[08:51:54.009] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[08:51:54.009] <TB2>     INFO: IA differences per ROC:  17.7 19.3 19.3 18.5 16.9 17.7 19.3 18.5 16.9 17.7 17.7 19.3 16.9 17.7 18.5 19.3
[08:51:54.075] <TB2>     INFO:    ----------------------------------------------------------------------
[08:51:54.075] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[08:51:54.075] <TB2>     INFO:    ----------------------------------------------------------------------
[08:51:54.178] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 68.5312 mA
[08:51:54.280] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.2688 mA
[08:51:54.380] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  88 Ia 24.6688 mA
[08:51:54.481] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  85 Ia 24.6688 mA
[08:51:54.582] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  82 Ia 23.8687 mA
[08:51:54.684] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.6688 mA
[08:51:54.785] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  75 Ia 23.8687 mA
[08:51:54.887] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.8687 mA
[08:51:54.989] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.8687 mA
[08:51:55.091] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.4688 mA
[08:51:55.191] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  93 Ia 24.6688 mA
[08:51:55.292] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  90 Ia 24.6688 mA
[08:51:55.393] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  87 Ia 23.8687 mA
[08:51:55.495] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[08:51:55.596] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 24.6688 mA
[08:51:55.697] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  81 Ia 23.8687 mA
[08:51:55.798] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.6688 mA
[08:51:55.899] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  75 Ia 23.8687 mA
[08:51:55.000] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[08:51:56.101] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 25.4688 mA
[08:51:56.202] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  76 Ia 23.0687 mA
[08:51:56.303] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  82 Ia 24.6688 mA
[08:51:56.403] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  79 Ia 23.8687 mA
[08:51:56.505] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.2688 mA
[08:51:56.605] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  88 Ia 23.8687 mA
[08:51:56.707] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.2688 mA
[08:51:56.807] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  88 Ia 24.6688 mA
[08:51:56.908] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  85 Ia 24.6688 mA
[08:51:57.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  82 Ia 23.8687 mA
[08:51:57.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.2688 mA
[08:51:57.211] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  88 Ia 23.8687 mA
[08:51:57.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.8687 mA
[08:51:57.414] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 21.4688 mA
[08:51:57.515] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  93 Ia 25.4688 mA
[08:51:57.615] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  85 Ia 23.0687 mA
[08:51:57.716] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  91 Ia 24.6688 mA
[08:51:57.817] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  88 Ia 23.8687 mA
[08:51:57.918] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[08:51:58.020] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  84 Ia 24.6688 mA
[08:51:58.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  81 Ia 23.0687 mA
[08:51:58.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  87 Ia 24.6688 mA
[08:51:58.323] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  84 Ia 23.8687 mA
[08:51:58.424] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.8687 mA
[08:51:58.526] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8687 mA
[08:51:58.555] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  82
[08:51:58.555] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  75
[08:51:58.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[08:51:58.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[08:51:58.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  87
[08:51:58.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  81
[08:51:58.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  75
[08:51:58.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  79
[08:51:58.557] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  88
[08:51:58.557] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  82
[08:51:58.557] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  88
[08:51:58.557] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[08:51:58.557] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  88
[08:51:58.557] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  84
[08:51:58.557] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[08:51:58.557] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[08:52:00.388] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[08:52:00.388] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  20.1  20.1  20.1  19.3  19.3  20.1  19.3  20.1  20.1  20.1  20.1  20.1  20.1  19.3  20.1
[08:52:00.423] <TB2>     INFO:    ----------------------------------------------------------------------
[08:52:00.423] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[08:52:00.423] <TB2>     INFO:    ----------------------------------------------------------------------
[08:52:00.559] <TB2>     INFO: Expecting 231680 events.
[08:52:08.697] <TB2>     INFO: 231680 events read in total (7420ms).
[08:52:08.845] <TB2>     INFO: Test took 8419ms.
[08:52:09.046] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 61
[08:52:09.050] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 105 and Delta(CalDel) = 64
[08:52:09.054] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 89 and Delta(CalDel) = 61
[08:52:09.057] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 108 and Delta(CalDel) = 58
[08:52:09.061] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 60
[08:52:09.064] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 61
[08:52:09.068] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 96 and Delta(CalDel) = 57
[08:52:09.072] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 107 and Delta(CalDel) = 62
[08:52:09.078] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 58
[08:52:09.082] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 73 and Delta(CalDel) = 61
[08:52:09.086] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 109 and Delta(CalDel) = 61
[08:52:09.090] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 108 and Delta(CalDel) = 62
[08:52:09.095] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 100 and Delta(CalDel) = 62
[08:52:09.099] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 107 and Delta(CalDel) = 64
[08:52:09.103] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 74 and Delta(CalDel) = 63
[08:52:09.110] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 97 and Delta(CalDel) = 64
[08:52:09.152] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[08:52:09.189] <TB2>     INFO:    ----------------------------------------------------------------------
[08:52:09.189] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[08:52:09.189] <TB2>     INFO:    ----------------------------------------------------------------------
[08:52:09.325] <TB2>     INFO: Expecting 231680 events.
[08:52:17.570] <TB2>     INFO: 231680 events read in total (7530ms).
[08:52:17.576] <TB2>     INFO: Test took 8383ms.
[08:52:17.601] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[08:52:17.916] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31
[08:52:17.921] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 31
[08:52:17.925] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[08:52:17.928] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29
[08:52:17.932] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[08:52:17.935] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29
[08:52:17.942] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[08:52:17.945] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29
[08:52:17.949] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[08:52:17.952] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 29.5
[08:52:17.956] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[08:52:17.960] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30.5
[08:52:17.963] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 33
[08:52:17.967] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 30.5
[08:52:17.971] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[08:52:18.010] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[08:52:18.011] <TB2>     INFO: CalDel:      132   153   125   143   135   136   126   138   125   140   119   133   125   152   150   145
[08:52:18.011] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    53    51    51    51    51    51    51    51    51
[08:52:18.015] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C0.dat
[08:52:18.015] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C1.dat
[08:52:18.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C2.dat
[08:52:18.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C3.dat
[08:52:18.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C4.dat
[08:52:18.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C5.dat
[08:52:18.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C6.dat
[08:52:18.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C7.dat
[08:52:18.017] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C8.dat
[08:52:18.017] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C9.dat
[08:52:18.017] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C10.dat
[08:52:18.017] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C11.dat
[08:52:18.017] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C12.dat
[08:52:18.017] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C13.dat
[08:52:18.017] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C14.dat
[08:52:18.017] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C15.dat
[08:52:18.018] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0a.dat
[08:52:18.018] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0b.dat
[08:52:18.018] <TB2>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[08:52:18.018] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[08:52:18.106] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[08:52:18.106] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[08:52:18.106] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[08:52:18.106] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[08:52:18.109] <TB2>     INFO: ######################################################################
[08:52:18.109] <TB2>     INFO: PixTestTiming::doTest()
[08:52:18.109] <TB2>     INFO: ######################################################################
[08:52:18.109] <TB2>     INFO:    ----------------------------------------------------------------------
[08:52:18.109] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[08:52:18.109] <TB2>     INFO:    ----------------------------------------------------------------------
[08:52:18.109] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[08:52:20.007] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[08:52:22.281] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[08:52:24.555] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[08:52:26.828] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[08:52:29.105] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[08:52:31.378] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[08:52:33.652] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[08:52:35.925] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[08:52:37.444] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[08:52:39.717] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[08:52:41.990] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[08:52:44.264] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[08:52:46.537] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[08:52:48.811] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[08:52:51.084] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[08:52:53.357] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[08:52:54.878] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[08:52:56.397] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[08:52:57.917] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[08:52:59.436] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[08:53:00.956] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[08:53:02.475] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[08:53:03.995] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[08:53:05.516] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[08:53:07.034] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[08:53:09.306] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[08:53:11.577] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[08:53:13.849] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[08:53:16.122] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[08:53:18.393] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[08:53:20.665] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[08:53:22.936] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[08:53:24.458] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[08:53:25.978] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[08:53:27.499] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[08:53:29.021] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[08:53:30.542] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[08:53:32.063] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[08:53:33.583] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[08:53:35.105] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[08:53:37.379] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[08:53:39.652] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[08:53:41.927] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[08:53:43.447] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[08:53:44.966] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[08:53:47.239] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[08:53:49.512] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[08:53:51.785] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[08:53:54.059] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[08:53:56.332] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[08:53:58.606] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[08:54:00.879] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[08:54:03.153] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[08:54:05.426] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[08:54:07.699] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[08:54:09.972] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[08:54:12.245] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[08:54:14.519] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[08:54:16.792] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[08:54:19.066] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[08:54:21.339] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[08:54:23.611] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[08:54:25.885] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[08:54:28.160] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[08:54:30.433] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[08:54:32.709] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[08:54:34.982] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[08:54:37.256] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[08:54:39.530] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[08:54:41.804] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[08:54:44.077] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[08:54:46.351] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[08:54:48.625] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[08:54:50.902] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[08:54:53.175] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[08:54:55.448] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[08:54:57.722] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[08:54:59.996] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[08:55:02.270] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[08:55:04.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[08:55:08.319] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[08:55:09.838] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[08:55:11.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[08:55:12.881] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[08:55:14.402] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[08:55:15.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[08:55:17.445] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[08:55:18.974] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[08:55:24.630] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[08:55:30.288] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[08:55:35.945] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[08:55:41.601] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[08:55:47.258] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[08:55:52.915] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[08:55:58.572] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[08:56:04.231] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[08:56:05.752] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[08:56:07.272] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[08:56:08.793] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[08:56:10.313] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[08:56:11.834] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[08:56:13.355] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[08:56:14.875] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[08:56:16.396] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[08:56:18.669] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[08:56:20.942] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[08:56:23.216] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[08:56:25.490] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[08:56:27.009] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[08:56:29.284] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[08:56:31.558] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[08:56:33.831] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[08:56:36.105] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[08:56:38.379] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[08:56:40.651] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[08:56:42.924] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[08:56:45.199] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[08:56:47.471] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[08:56:49.744] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[08:56:52.019] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[08:56:54.292] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[08:56:56.567] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[08:56:58.840] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[08:57:01.113] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[08:57:03.386] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[08:57:05.661] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[08:57:08.498] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[08:57:11.157] <TB2>     INFO: TBM Phase Settings: 232
[08:57:11.157] <TB2>     INFO: 400MHz Phase: 2
[08:57:11.157] <TB2>     INFO: 160MHz Phase: 7
[08:57:11.157] <TB2>     INFO: Functional Phase Area: 3
[08:57:11.161] <TB2>     INFO: Test took 293052 ms.
[08:57:11.161] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[08:57:11.161] <TB2>     INFO:    ----------------------------------------------------------------------
[08:57:11.161] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[08:57:11.161] <TB2>     INFO:    ----------------------------------------------------------------------
[08:57:11.161] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[08:57:14.186] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[08:57:19.469] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[08:57:24.376] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[08:57:29.283] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[08:57:34.191] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[08:57:39.099] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[08:57:44.006] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[08:57:48.349] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[08:57:50.433] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[08:57:51.954] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[08:57:53.475] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[08:57:54.995] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[08:57:56.515] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[08:57:58.223] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[08:57:59.743] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[08:58:01.639] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[08:58:03.537] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[08:58:05.254] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[08:58:07.528] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[08:58:09.802] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[08:58:12.077] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[08:58:14.350] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[08:58:16.624] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[08:58:19.084] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[08:58:21.733] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[08:58:23.252] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[08:58:25.525] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[08:58:27.798] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[08:58:30.072] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[08:58:32.345] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[08:58:34.618] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[08:58:36.327] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[08:58:38.599] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[08:58:40.308] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[08:58:42.581] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[08:58:44.854] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[08:58:47.128] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[08:58:49.401] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[08:58:51.675] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[08:58:53.759] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[08:58:55.278] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[08:58:56.986] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[08:58:59.259] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[08:59:01.533] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[08:59:03.805] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[08:59:06.079] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[08:59:08.353] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[08:59:10.248] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[08:59:11.768] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[08:59:13.287] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[08:59:15.560] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[08:59:17.835] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[08:59:20.111] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[08:59:22.385] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[08:59:24.659] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[08:59:26.555] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[08:59:29.581] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[08:59:34.863] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[08:59:40.146] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[08:59:45.429] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[08:59:50.711] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[08:59:55.995] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[09:00:01.277] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[09:00:06.377] <TB2>     INFO: ROC Delay Settings: 228
[09:00:06.377] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[09:00:06.377] <TB2>     INFO: ROC Port 0 Delay: 4
[09:00:06.377] <TB2>     INFO: ROC Port 1 Delay: 4
[09:00:06.377] <TB2>     INFO: Functional ROC Area: 5
[09:00:06.381] <TB2>     INFO: Test took 175220 ms.
[09:00:06.381] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[09:00:06.381] <TB2>     INFO:    ----------------------------------------------------------------------
[09:00:06.381] <TB2>     INFO:    PixTestTiming::TimingTest()
[09:00:06.381] <TB2>     INFO:    ----------------------------------------------------------------------
[09:00:07.521] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4818 4818 4818 4818 4818 4818 4818 4818 e062 c000 a101 80b1 4818 4818 4818 4818 4818 4818 4818 4818 e062 c000 
[09:00:07.521] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4818 4818 4818 4818 4818 4818 4819 4818 e022 c000 a102 80c0 4818 4818 4818 4818 4818 4818 4818 4818 e022 c000 
[09:00:07.521] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4818 4819 4818 4818 4818 4818 481b 4818 e022 c000 a103 8000 4818 4818 4818 4818 4818 4818 4818 4818 e022 c000 
[09:00:07.521] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[09:00:21.785] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:00:21.785] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[09:00:35.934] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:00:35.934] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[09:00:50.082] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:00:50.082] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[09:01:04.241] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:01:04.241] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[09:01:18.320] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:01:18.320] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[09:01:32.417] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:01:32.417] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[09:01:46.485] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:01:46.485] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[09:02:00.556] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:00.556] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[09:02:14.605] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:14.605] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[09:02:28.869] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:29.254] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:29.268] <TB2>     INFO: Decoding statistics:
[09:02:29.268] <TB2>     INFO:   General information:
[09:02:29.268] <TB2>     INFO: 	 16bit words read:         240000000
[09:02:29.268] <TB2>     INFO: 	 valid events total:       20000000
[09:02:29.268] <TB2>     INFO: 	 empty events:             20000000
[09:02:29.268] <TB2>     INFO: 	 valid events with pixels: 0
[09:02:29.268] <TB2>     INFO: 	 valid pixel hits:         0
[09:02:29.268] <TB2>     INFO:   Event errors: 	           0
[09:02:29.268] <TB2>     INFO: 	 start marker:             0
[09:02:29.268] <TB2>     INFO: 	 stop marker:              0
[09:02:29.268] <TB2>     INFO: 	 overflow:                 0
[09:02:29.268] <TB2>     INFO: 	 invalid 5bit words:       0
[09:02:29.268] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[09:02:29.268] <TB2>     INFO:   TBM errors: 		           0
[09:02:29.268] <TB2>     INFO: 	 flawed TBM headers:       0
[09:02:29.268] <TB2>     INFO: 	 flawed TBM trailers:      0
[09:02:29.268] <TB2>     INFO: 	 event ID mismatches:      0
[09:02:29.268] <TB2>     INFO:   ROC errors: 		           0
[09:02:29.268] <TB2>     INFO: 	 missing ROC header(s):    0
[09:02:29.268] <TB2>     INFO: 	 misplaced readback start: 0
[09:02:29.268] <TB2>     INFO:   Pixel decoding errors:	   0
[09:02:29.268] <TB2>     INFO: 	 pixel data incomplete:    0
[09:02:29.268] <TB2>     INFO: 	 pixel address:            0
[09:02:29.268] <TB2>     INFO: 	 pulse height fill bit:    0
[09:02:29.268] <TB2>     INFO: 	 buffer corruption:        0
[09:02:29.268] <TB2>     INFO:    ----------------------------------------------------------------------
[09:02:29.268] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[09:02:29.268] <TB2>     INFO:    ----------------------------------------------------------------------
[09:02:29.268] <TB2>     INFO:    ----------------------------------------------------------------------
[09:02:29.268] <TB2>     INFO:    Read back bit status: 1
[09:02:29.268] <TB2>     INFO:    ----------------------------------------------------------------------
[09:02:29.268] <TB2>     INFO:    ----------------------------------------------------------------------
[09:02:29.268] <TB2>     INFO:    Timings are good!
[09:02:29.268] <TB2>     INFO:    ----------------------------------------------------------------------
[09:02:29.268] <TB2>     INFO: Test took 142887 ms.
[09:02:29.268] <TB2>     INFO: PixTestTiming::TimingTest() done.
[09:02:29.268] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:02:29.269] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:02:29.269] <TB2>     INFO: PixTestTiming::doTest took 611163 ms.
[09:02:29.269] <TB2>     INFO: PixTestTiming::doTest() done
[09:02:29.269] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[09:02:29.269] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[09:02:29.269] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[09:02:29.269] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[09:02:29.269] <TB2>     INFO: Write out ROCDelayScan3_V0
[09:02:29.270] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[09:02:29.270] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[09:02:29.619] <TB2>     INFO: ######################################################################
[09:02:29.619] <TB2>     INFO: PixTestAlive::doTest()
[09:02:29.619] <TB2>     INFO: ######################################################################
[09:02:29.622] <TB2>     INFO:    ----------------------------------------------------------------------
[09:02:29.623] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:02:29.623] <TB2>     INFO:    ----------------------------------------------------------------------
[09:02:29.624] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:02:29.975] <TB2>     INFO: Expecting 41600 events.
[09:02:34.018] <TB2>     INFO: 41600 events read in total (3328ms).
[09:02:34.018] <TB2>     INFO: Test took 4394ms.
[09:02:34.026] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:34.026] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[09:02:34.026] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[09:02:34.401] <TB2>     INFO: PixTestAlive::aliveTest() done
[09:02:34.401] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:02:34.401] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:02:34.404] <TB2>     INFO:    ----------------------------------------------------------------------
[09:02:34.404] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:02:34.404] <TB2>     INFO:    ----------------------------------------------------------------------
[09:02:34.405] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:02:34.755] <TB2>     INFO: Expecting 41600 events.
[09:02:37.747] <TB2>     INFO: 41600 events read in total (2277ms).
[09:02:37.747] <TB2>     INFO: Test took 3341ms.
[09:02:37.747] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:37.747] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[09:02:37.747] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[09:02:37.748] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[09:02:38.151] <TB2>     INFO: PixTestAlive::maskTest() done
[09:02:38.151] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:02:38.155] <TB2>     INFO:    ----------------------------------------------------------------------
[09:02:38.155] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:02:38.155] <TB2>     INFO:    ----------------------------------------------------------------------
[09:02:38.156] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:02:38.501] <TB2>     INFO: Expecting 41600 events.
[09:02:42.696] <TB2>     INFO: 41600 events read in total (3481ms).
[09:02:42.697] <TB2>     INFO: Test took 4541ms.
[09:02:42.705] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:42.705] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[09:02:42.705] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[09:02:43.077] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[09:02:43.077] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:02:43.077] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[09:02:43.077] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[09:02:43.087] <TB2>     INFO: ######################################################################
[09:02:43.087] <TB2>     INFO: PixTestTrim::doTest()
[09:02:43.087] <TB2>     INFO: ######################################################################
[09:02:43.089] <TB2>     INFO:    ----------------------------------------------------------------------
[09:02:43.090] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[09:02:43.090] <TB2>     INFO:    ----------------------------------------------------------------------
[09:02:43.166] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[09:02:43.167] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:02:43.180] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:02:43.180] <TB2>     INFO:     run 1 of 1
[09:02:43.180] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:02:43.523] <TB2>     INFO: Expecting 5025280 events.
[09:03:29.434] <TB2>     INFO: 1407120 events read in total (45196ms).
[09:04:14.077] <TB2>     INFO: 2794584 events read in total (89839ms).
[09:04:58.712] <TB2>     INFO: 4187056 events read in total (134474ms).
[09:05:25.411] <TB2>     INFO: 5025280 events read in total (161173ms).
[09:05:25.451] <TB2>     INFO: Test took 162271ms.
[09:05:25.509] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:05:25.603] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:05:26.959] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:05:28.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:05:29.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:05:31.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:05:32.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:05:33.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:05:35.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:05:36.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:05:38.120] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:05:39.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:05:40.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:05:42.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:05:43.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:05:44.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:05:46.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:05:47.686] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299147264
[09:05:47.690] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8731 minThrLimit = 93.8674 minThrNLimit = 116.202 -> result = 93.8731 -> 93
[09:05:47.691] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.404 minThrLimit = 102.395 minThrNLimit = 130.191 -> result = 102.404 -> 102
[09:05:47.692] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.651 minThrLimit = 105.617 minThrNLimit = 130.937 -> result = 105.651 -> 105
[09:05:47.692] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2724 minThrLimit = 99.262 minThrNLimit = 121.975 -> result = 99.2724 -> 99
[09:05:47.693] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.193 minThrLimit = 101.185 minThrNLimit = 120.678 -> result = 101.193 -> 101
[09:05:47.693] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.811 minThrLimit = 102.719 minThrNLimit = 126.354 -> result = 102.811 -> 102
[09:05:47.694] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7649 minThrLimit = 99.7565 minThrNLimit = 124.622 -> result = 99.7649 -> 99
[09:05:47.694] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.902 minThrLimit = 101.865 minThrNLimit = 122.598 -> result = 101.902 -> 101
[09:05:47.694] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2021 minThrLimit = 95.1929 minThrNLimit = 119.163 -> result = 95.2021 -> 95
[09:05:47.695] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0537 minThrLimit = 87.0517 minThrNLimit = 108.137 -> result = 87.0537 -> 87
[09:05:47.695] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.331 minThrLimit = 106.297 minThrNLimit = 134.438 -> result = 106.331 -> 106
[09:05:47.695] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.093 minThrLimit = 105.084 minThrNLimit = 131.001 -> result = 105.093 -> 105
[09:05:47.696] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6536 minThrLimit = 96.6473 minThrNLimit = 121.809 -> result = 96.6536 -> 96
[09:05:47.696] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.42 minThrLimit = 87.4136 minThrNLimit = 109.908 -> result = 87.42 -> 87
[09:05:47.697] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.3701 minThrLimit = 79.3478 minThrNLimit = 103.873 -> result = 79.3701 -> 79
[09:05:47.697] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3699 minThrLimit = 91.33 minThrNLimit = 117.125 -> result = 91.3699 -> 91
[09:05:47.697] <TB2>     INFO: ROC 0 VthrComp = 93
[09:05:47.697] <TB2>     INFO: ROC 1 VthrComp = 102
[09:05:47.697] <TB2>     INFO: ROC 2 VthrComp = 105
[09:05:47.698] <TB2>     INFO: ROC 3 VthrComp = 99
[09:05:47.698] <TB2>     INFO: ROC 4 VthrComp = 101
[09:05:47.698] <TB2>     INFO: ROC 5 VthrComp = 102
[09:05:47.698] <TB2>     INFO: ROC 6 VthrComp = 99
[09:05:47.699] <TB2>     INFO: ROC 7 VthrComp = 101
[09:05:47.699] <TB2>     INFO: ROC 8 VthrComp = 95
[09:05:47.699] <TB2>     INFO: ROC 9 VthrComp = 87
[09:05:47.699] <TB2>     INFO: ROC 10 VthrComp = 106
[09:05:47.699] <TB2>     INFO: ROC 11 VthrComp = 105
[09:05:47.700] <TB2>     INFO: ROC 12 VthrComp = 96
[09:05:47.700] <TB2>     INFO: ROC 13 VthrComp = 87
[09:05:47.700] <TB2>     INFO: ROC 14 VthrComp = 79
[09:05:47.700] <TB2>     INFO: ROC 15 VthrComp = 91
[09:05:47.701] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[09:05:47.701] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:05:47.717] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:05:47.717] <TB2>     INFO:     run 1 of 1
[09:05:47.718] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:05:48.060] <TB2>     INFO: Expecting 5025280 events.
[09:06:24.386] <TB2>     INFO: 885224 events read in total (35611ms).
[09:06:59.501] <TB2>     INFO: 1768920 events read in total (70726ms).
[09:07:34.972] <TB2>     INFO: 2651896 events read in total (106197ms).
[09:08:09.960] <TB2>     INFO: 3526344 events read in total (141185ms).
[09:08:45.229] <TB2>     INFO: 4395800 events read in total (176455ms).
[09:09:10.881] <TB2>     INFO: 5025280 events read in total (202106ms).
[09:09:10.953] <TB2>     INFO: Test took 203235ms.
[09:09:11.132] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:09:11.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:09:13.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:09:14.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:09:16.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:09:17.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:09:19.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:09:20.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:09:22.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:09:24.149] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:09:25.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:09:27.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:09:28.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:09:30.482] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:09:32.061] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:09:33.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:09:35.187] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:09:36.748] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311873536
[09:09:36.752] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.9017 for pixel 25/0 mean/min/max = 45.177/33.2713/57.0826
[09:09:36.753] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.5967 for pixel 0/2 mean/min/max = 44.2054/31.6888/56.722
[09:09:36.753] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.6019 for pixel 27/67 mean/min/max = 47.5506/34.2356/60.8656
[09:09:36.754] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.2278 for pixel 21/71 mean/min/max = 43.9101/31.2376/56.5827
[09:09:36.754] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.8101 for pixel 25/18 mean/min/max = 43.7608/31.647/55.8746
[09:09:36.754] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.9841 for pixel 0/20 mean/min/max = 45.7771/32.4721/59.0822
[09:09:36.755] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.5261 for pixel 10/30 mean/min/max = 43.9998/32.2502/55.7493
[09:09:36.755] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.8419 for pixel 17/2 mean/min/max = 45.9467/32.9143/58.9791
[09:09:36.756] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.4683 for pixel 4/79 mean/min/max = 43.9829/31.2274/56.7385
[09:09:36.756] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.1149 for pixel 28/79 mean/min/max = 43.2176/31.0903/55.3449
[09:09:36.756] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.7603 for pixel 5/0 mean/min/max = 46.5298/33.8074/59.2522
[09:09:36.757] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.8737 for pixel 25/73 mean/min/max = 45.7419/34.5662/56.9176
[09:09:36.757] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.6442 for pixel 0/46 mean/min/max = 44.7823/31.8342/57.7303
[09:09:36.757] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.7918 for pixel 12/79 mean/min/max = 43.682/31.5191/55.8449
[09:09:36.758] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.1876 for pixel 17/58 mean/min/max = 44.9725/34.494/55.4509
[09:09:36.758] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.4912 for pixel 2/25 mean/min/max = 44.8912/33.252/56.5303
[09:09:36.759] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[09:09:36.895] <TB2>     INFO: Expecting 411648 events.
[09:09:44.495] <TB2>     INFO: 411648 events read in total (6882ms).
[09:09:44.501] <TB2>     INFO: Expecting 411648 events.
[09:09:52.101] <TB2>     INFO: 411648 events read in total (6935ms).
[09:09:52.109] <TB2>     INFO: Expecting 411648 events.
[09:09:59.688] <TB2>     INFO: 411648 events read in total (6916ms).
[09:09:59.699] <TB2>     INFO: Expecting 411648 events.
[09:10:07.295] <TB2>     INFO: 411648 events read in total (6935ms).
[09:10:07.308] <TB2>     INFO: Expecting 411648 events.
[09:10:14.748] <TB2>     INFO: 411648 events read in total (6779ms).
[09:10:14.763] <TB2>     INFO: Expecting 411648 events.
[09:10:22.206] <TB2>     INFO: 411648 events read in total (6784ms).
[09:10:22.225] <TB2>     INFO: Expecting 411648 events.
[09:10:29.705] <TB2>     INFO: 411648 events read in total (6822ms).
[09:10:29.726] <TB2>     INFO: Expecting 411648 events.
[09:10:37.137] <TB2>     INFO: 411648 events read in total (6762ms).
[09:10:37.158] <TB2>     INFO: Expecting 411648 events.
[09:10:44.791] <TB2>     INFO: 411648 events read in total (6975ms).
[09:10:44.816] <TB2>     INFO: Expecting 411648 events.
[09:10:52.381] <TB2>     INFO: 411648 events read in total (6918ms).
[09:10:52.408] <TB2>     INFO: Expecting 411648 events.
[09:11:00.029] <TB2>     INFO: 411648 events read in total (6969ms).
[09:11:00.059] <TB2>     INFO: Expecting 411648 events.
[09:11:07.606] <TB2>     INFO: 411648 events read in total (6907ms).
[09:11:07.639] <TB2>     INFO: Expecting 411648 events.
[09:11:15.226] <TB2>     INFO: 411648 events read in total (6950ms).
[09:11:15.263] <TB2>     INFO: Expecting 411648 events.
[09:11:22.872] <TB2>     INFO: 411648 events read in total (6970ms).
[09:11:22.908] <TB2>     INFO: Expecting 411648 events.
[09:11:30.495] <TB2>     INFO: 411648 events read in total (6948ms).
[09:11:30.536] <TB2>     INFO: Expecting 411648 events.
[09:11:38.141] <TB2>     INFO: 411648 events read in total (6978ms).
[09:11:38.184] <TB2>     INFO: Test took 121425ms.
[09:11:38.672] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5306 < 35 for itrim = 92; old thr = 33.4301 ... break
[09:11:38.708] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3382 < 35 for itrim+1 = 94; old thr = 34.7373 ... break
[09:11:38.742] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1755 < 35 for itrim = 106; old thr = 33.5661 ... break
[09:11:38.774] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0036 < 35 for itrim = 100; old thr = 33.5767 ... break
[09:11:38.807] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6066 < 35 for itrim = 91; old thr = 34.0376 ... break
[09:11:38.837] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4631 < 35 for itrim+1 = 96; old thr = 34.7469 ... break
[09:11:38.878] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9042 < 35 for itrim = 99; old thr = 34.063 ... break
[09:11:38.903] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5443 < 35 for itrim = 81; old thr = 33.8624 ... break
[09:11:38.937] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7415 < 35 for itrim+1 = 95; old thr = 34.9832 ... break
[09:11:38.966] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3962 < 35 for itrim = 82; old thr = 34.464 ... break
[09:11:38.003] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8002 < 35 for itrim+1 = 114; old thr = 34.2591 ... break
[09:11:39.038] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0187 < 35 for itrim = 103; old thr = 34.7362 ... break
[09:11:39.065] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3494 < 35 for itrim = 88; old thr = 34.089 ... break
[09:11:39.099] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.716 < 35 for itrim+1 = 93; old thr = 34.8707 ... break
[09:11:39.139] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2758 < 35 for itrim = 90; old thr = 34.4572 ... break
[09:11:39.179] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1625 < 35 for itrim = 105; old thr = 33.8648 ... break
[09:11:39.257] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[09:11:39.268] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:11:39.268] <TB2>     INFO:     run 1 of 1
[09:11:39.269] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:11:39.619] <TB2>     INFO: Expecting 5025280 events.
[09:12:15.469] <TB2>     INFO: 869072 events read in total (35135ms).
[09:12:50.396] <TB2>     INFO: 1736472 events read in total (70062ms).
[09:13:25.520] <TB2>     INFO: 2603544 events read in total (105187ms).
[09:14:00.370] <TB2>     INFO: 3460864 events read in total (140036ms).
[09:14:35.311] <TB2>     INFO: 4314920 events read in total (174977ms).
[09:15:04.542] <TB2>     INFO: 5025280 events read in total (204208ms).
[09:15:04.622] <TB2>     INFO: Test took 205353ms.
[09:15:04.805] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:15:05.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:15:06.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:15:08.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:15:09.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:15:11.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:15:12.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:15:14.386] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:15:15.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:15:17.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:15:19.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:15:20.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:15:22.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:15:23.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:15:25.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:15:26.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:15:28.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:15:29.843] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 282611712
[09:15:29.845] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.162726 .. 255.000000
[09:15:29.919] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 255 (-1/-1) hits flags = 528 (plus default)
[09:15:29.930] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:15:29.930] <TB2>     INFO:     run 1 of 1
[09:15:29.930] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:15:30.278] <TB2>     INFO: Expecting 8486400 events.
[09:16:04.953] <TB2>     INFO: 824576 events read in total (33960ms).
[09:16:38.193] <TB2>     INFO: 1649280 events read in total (67200ms).
[09:17:12.860] <TB2>     INFO: 2474312 events read in total (101867ms).
[09:17:47.845] <TB2>     INFO: 3299528 events read in total (136852ms).
[09:18:21.545] <TB2>     INFO: 4124656 events read in total (170552ms).
[09:18:55.646] <TB2>     INFO: 4948512 events read in total (204653ms).
[09:19:29.952] <TB2>     INFO: 5771400 events read in total (238959ms).
[09:20:02.911] <TB2>     INFO: 6593688 events read in total (271918ms).
[09:20:36.924] <TB2>     INFO: 7415040 events read in total (305931ms).
[09:21:11.111] <TB2>     INFO: 8236632 events read in total (340118ms).
[09:21:21.655] <TB2>     INFO: 8486400 events read in total (350662ms).
[09:21:21.772] <TB2>     INFO: Test took 351842ms.
[09:21:22.092] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:21:22.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:21:24.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:21:26.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:21:28.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:21:30.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:21:32.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:21:33.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:21:35.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:21:37.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:21:39.568] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:21:41.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:21:43.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:21:45.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:21:47.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:21:48.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:21:50.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:21:52.652] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 433979392
[09:21:52.739] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.249880 .. 43.913016
[09:21:52.813] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 53 (-1/-1) hits flags = 528 (plus default)
[09:21:52.823] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:21:52.823] <TB2>     INFO:     run 1 of 1
[09:21:52.823] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:21:53.181] <TB2>     INFO: Expecting 1664000 events.
[09:22:35.258] <TB2>     INFO: 1198784 events read in total (41353ms).
[09:22:51.750] <TB2>     INFO: 1664000 events read in total (57845ms).
[09:22:51.765] <TB2>     INFO: Test took 58942ms.
[09:22:51.797] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:22:51.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:22:52.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:22:53.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:22:54.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:22:55.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:22:56.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:22:57.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:22:58.666] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:22:59.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:23:00.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:23:01.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:23:02.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:23:03.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:23:04.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:23:05.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:23:06.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:23:07.215] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287571968
[09:23:07.296] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.769721 .. 40.868761
[09:23:07.375] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 50 (-1/-1) hits flags = 528 (plus default)
[09:23:07.385] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:23:07.385] <TB2>     INFO:     run 1 of 1
[09:23:07.385] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:23:07.731] <TB2>     INFO: Expecting 1397760 events.
[09:23:50.193] <TB2>     INFO: 1198648 events read in total (41747ms).
[09:23:57.423] <TB2>     INFO: 1397760 events read in total (48977ms).
[09:23:57.433] <TB2>     INFO: Test took 50048ms.
[09:23:57.460] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:57.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:23:58.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:23:59.462] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:24:00.432] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:24:01.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:24:02.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:24:03.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:24:04.318] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:24:05.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:24:06.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:24:07.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:24:08.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:24:09.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:24:10.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:24:11.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:24:12.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:24:13.178] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306171904
[09:24:13.262] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 20.806653 .. 40.754640
[09:24:13.338] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 10 .. 50 (-1/-1) hits flags = 528 (plus default)
[09:24:13.348] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:24:13.348] <TB2>     INFO:     run 1 of 1
[09:24:13.348] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:24:13.692] <TB2>     INFO: Expecting 1364480 events.
[09:24:55.905] <TB2>     INFO: 1197200 events read in total (41498ms).
[09:25:01.916] <TB2>     INFO: 1364480 events read in total (47509ms).
[09:25:01.927] <TB2>     INFO: Test took 48579ms.
[09:25:01.955] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:02.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:25:02.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:25:03.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:25:04.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:25:06.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:25:07.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:25:08.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:25:09.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:25:10.688] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:25:11.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:25:12.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:25:13.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:25:14.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:25:15.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:25:16.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:25:17.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:25:18.865] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309727232
[09:25:18.967] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[09:25:18.967] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[09:25:18.984] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:25:18.984] <TB2>     INFO:     run 1 of 1
[09:25:18.984] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:25:19.331] <TB2>     INFO: Expecting 1364480 events.
[09:25:59.611] <TB2>     INFO: 1073192 events read in total (39565ms).
[09:26:10.853] <TB2>     INFO: 1364480 events read in total (50807ms).
[09:26:10.867] <TB2>     INFO: Test took 51883ms.
[09:26:10.901] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:10.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:26:11.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:26:12.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:26:13.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:26:14.839] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:26:15.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:26:16.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:26:17.721] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:26:18.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:26:19.644] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:26:20.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:26:21.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:26:22.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:26:23.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:26:24.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:26:25.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:26:26.392] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280940544
[09:26:26.427] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C0.dat
[09:26:26.427] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C1.dat
[09:26:26.427] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C2.dat
[09:26:26.427] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C3.dat
[09:26:26.427] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C4.dat
[09:26:26.427] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C5.dat
[09:26:26.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C6.dat
[09:26:26.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C7.dat
[09:26:26.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C8.dat
[09:26:26.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C9.dat
[09:26:26.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C10.dat
[09:26:26.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C11.dat
[09:26:26.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C12.dat
[09:26:26.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C13.dat
[09:26:26.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C14.dat
[09:26:26.428] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C15.dat
[09:26:26.428] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C0.dat
[09:26:26.439] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C1.dat
[09:26:26.446] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C2.dat
[09:26:26.453] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C3.dat
[09:26:26.460] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C4.dat
[09:26:26.467] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C5.dat
[09:26:26.473] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C6.dat
[09:26:26.480] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C7.dat
[09:26:26.487] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C8.dat
[09:26:26.494] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C9.dat
[09:26:26.501] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C10.dat
[09:26:26.507] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C11.dat
[09:26:26.514] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C12.dat
[09:26:26.521] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C13.dat
[09:26:26.528] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C14.dat
[09:26:26.535] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C15.dat
[09:26:26.542] <TB2>     INFO: PixTestTrim::trimTest() done
[09:26:26.542] <TB2>     INFO: vtrim:      92  94 106 100  91  96  99  81  95  82 114 103  88  93  90 105 
[09:26:26.542] <TB2>     INFO: vthrcomp:   93 102 105  99 101 102  99 101  95  87 106 105  96  87  79  91 
[09:26:26.542] <TB2>     INFO: vcal mean:  34.86  34.90  34.98  34.85  34.77  34.90  34.88  34.96  34.84  34.76  34.92  34.94  34.79  34.86  34.89  34.86 
[09:26:26.542] <TB2>     INFO: vcal RMS:    0.80   0.83   0.87   0.90   1.08   0.85   0.84   0.83   0.89   0.96   0.81   0.83   0.89   0.86   0.74   0.79 
[09:26:26.542] <TB2>     INFO: bits mean:   9.85  10.01   9.14  10.56  10.66   9.40  10.29   9.03  10.25  11.09   9.39   9.65   9.88  10.39   9.50   9.83 
[09:26:26.542] <TB2>     INFO: bits RMS:    2.65   2.77   2.46   2.58   2.67   2.93   2.59   2.83   2.82   2.55   2.55   2.47   2.80   2.75   2.69   2.62 
[09:26:26.552] <TB2>     INFO:    ----------------------------------------------------------------------
[09:26:26.552] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[09:26:26.552] <TB2>     INFO:    ----------------------------------------------------------------------
[09:26:26.555] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[09:26:26.555] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[09:26:26.565] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:26:26.565] <TB2>     INFO:     run 1 of 1
[09:26:26.565] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:26:26.911] <TB2>     INFO: Expecting 4160000 events.
[09:27:13.005] <TB2>     INFO: 1123230 events read in total (45381ms).
[09:27:59.362] <TB2>     INFO: 2233990 events read in total (91737ms).
[09:28:44.316] <TB2>     INFO: 3331220 events read in total (136692ms).
[09:29:18.230] <TB2>     INFO: 4160000 events read in total (170605ms).
[09:29:18.294] <TB2>     INFO: Test took 171729ms.
[09:29:18.422] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:29:18.646] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:29:20.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:29:22.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:29:24.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:29:26.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:29:27.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:29:29.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:29:31.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:29:33.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:29:35.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:29:37.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:29:39.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:29:41.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:29:43.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:29:45.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:29:47.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:29:49.333] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 286314496
[09:29:49.334] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[09:29:49.410] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[09:29:49.410] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[09:29:49.421] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:29:49.421] <TB2>     INFO:     run 1 of 1
[09:29:49.421] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:29:49.767] <TB2>     INFO: Expecting 3577600 events.
[09:30:36.956] <TB2>     INFO: 1158575 events read in total (46474ms).
[09:31:22.598] <TB2>     INFO: 2300200 events read in total (92116ms).
[09:32:08.453] <TB2>     INFO: 3431160 events read in total (137972ms).
[09:32:14.681] <TB2>     INFO: 3577600 events read in total (144199ms).
[09:32:14.729] <TB2>     INFO: Test took 145309ms.
[09:32:14.835] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:32:15.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:32:16.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:32:18.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:32:20.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:32:22.126] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:32:23.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:32:25.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:32:27.462] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:32:29.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:32:31.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:32:32.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:32:34.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:32:36.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:32:38.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:32:40.099] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:32:41.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:32:43.730] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 265580544
[09:32:43.731] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[09:32:43.805] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[09:32:43.805] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[09:32:43.816] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:32:43.816] <TB2>     INFO:     run 1 of 1
[09:32:43.816] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:32:44.167] <TB2>     INFO: Expecting 3286400 events.
[09:33:33.219] <TB2>     INFO: 1214000 events read in total (48337ms).
[09:34:20.316] <TB2>     INFO: 2405355 events read in total (95434ms).
[09:34:55.208] <TB2>     INFO: 3286400 events read in total (130327ms).
[09:34:55.254] <TB2>     INFO: Test took 131439ms.
[09:34:55.335] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:34:55.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:34:57.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:34:58.748] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:35:00.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:35:01.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:35:03.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:35:05.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:35:06.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:35:08.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:35:10.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:35:11.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:35:13.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:35:14.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:35:16.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:35:18.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:35:19.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:35:21.660] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281206784
[09:35:21.661] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[09:35:21.736] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[09:35:21.736] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[09:35:21.748] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:35:21.748] <TB2>     INFO:     run 1 of 1
[09:35:21.748] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:35:22.093] <TB2>     INFO: Expecting 3286400 events.
[09:36:14.162] <TB2>     INFO: 1213330 events read in total (51354ms).
[09:37:04.564] <TB2>     INFO: 2404735 events read in total (101756ms).
[09:37:39.947] <TB2>     INFO: 3286400 events read in total (137140ms).
[09:37:39.991] <TB2>     INFO: Test took 138244ms.
[09:37:40.075] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:37:40.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:37:41.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:37:43.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:37:45.120] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:37:46.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:37:48.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:37:50.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:37:51.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:37:53.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:37:55.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:37:57.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:37:58.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:38:00.392] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:38:02.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:38:03.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:38:05.672] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:38:07.413] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313020416
[09:38:07.414] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[09:38:07.489] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[09:38:07.489] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[09:38:07.500] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:38:07.500] <TB2>     INFO:     run 1 of 1
[09:38:07.500] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:38:07.843] <TB2>     INFO: Expecting 3286400 events.
[09:38:56.360] <TB2>     INFO: 1213290 events read in total (47802ms).
[09:39:43.447] <TB2>     INFO: 2404620 events read in total (94889ms).
[09:40:18.713] <TB2>     INFO: 3286400 events read in total (130156ms).
[09:40:18.759] <TB2>     INFO: Test took 131260ms.
[09:40:18.840] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:40:18.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:40:20.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:40:22.267] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:40:23.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:40:25.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:40:27.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:40:28.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:40:30.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:40:31.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:40:33.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:40:35.174] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:40:36.762] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:40:38.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:40:40.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:40:41.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:40:43.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:40:45.032] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309190656
[09:40:45.033] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.20062, thr difference RMS: 1.39631
[09:40:45.034] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.70716, thr difference RMS: 1.58987
[09:40:45.034] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 11.6785, thr difference RMS: 1.40994
[09:40:45.034] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.35118, thr difference RMS: 1.66181
[09:40:45.034] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.89138, thr difference RMS: 1.61105
[09:40:45.034] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.5211, thr difference RMS: 1.78376
[09:40:45.035] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.12392, thr difference RMS: 1.55484
[09:40:45.035] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 12.5125, thr difference RMS: 1.63555
[09:40:45.035] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.3804, thr difference RMS: 1.54054
[09:40:45.035] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.20455, thr difference RMS: 1.46051
[09:40:45.036] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.3473, thr difference RMS: 1.28998
[09:40:45.036] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.313, thr difference RMS: 1.61312
[09:40:45.036] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.23505, thr difference RMS: 1.47205
[09:40:45.037] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.41586, thr difference RMS: 1.18172
[09:40:45.037] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.97757, thr difference RMS: 1.39684
[09:40:45.037] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.54848, thr difference RMS: 1.2775
[09:40:45.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.26071, thr difference RMS: 1.36965
[09:40:45.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.70203, thr difference RMS: 1.6109
[09:40:45.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 11.7971, thr difference RMS: 1.41019
[09:40:45.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.41727, thr difference RMS: 1.65598
[09:40:45.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.86767, thr difference RMS: 1.62268
[09:40:45.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.6556, thr difference RMS: 1.82434
[09:40:45.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.16683, thr difference RMS: 1.55354
[09:40:45.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 12.7881, thr difference RMS: 1.73734
[09:40:45.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.25266, thr difference RMS: 1.52944
[09:40:45.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.20225, thr difference RMS: 1.4763
[09:40:45.040] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.2181, thr difference RMS: 1.30284
[09:40:45.040] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.3054, thr difference RMS: 1.62269
[09:40:45.040] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.38168, thr difference RMS: 1.46368
[09:40:45.040] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.35818, thr difference RMS: 1.21299
[09:40:45.041] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.90773, thr difference RMS: 1.37781
[09:40:45.041] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.46355, thr difference RMS: 1.27428
[09:40:45.041] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.41251, thr difference RMS: 1.36196
[09:40:45.041] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.88468, thr difference RMS: 1.60552
[09:40:45.041] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 12.0779, thr difference RMS: 1.49325
[09:40:45.042] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.48576, thr difference RMS: 1.64213
[09:40:45.042] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.9133, thr difference RMS: 1.61958
[09:40:45.042] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.7828, thr difference RMS: 1.82985
[09:40:45.042] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.36231, thr difference RMS: 1.54889
[09:40:45.043] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 13.1557, thr difference RMS: 1.91603
[09:40:45.043] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.25857, thr difference RMS: 1.54819
[09:40:45.043] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.46857, thr difference RMS: 1.46834
[09:40:45.043] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.2423, thr difference RMS: 1.29075
[09:40:45.043] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.3215, thr difference RMS: 1.62332
[09:40:45.044] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.44172, thr difference RMS: 1.46506
[09:40:45.044] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.38578, thr difference RMS: 1.206
[09:40:45.044] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.92226, thr difference RMS: 1.38999
[09:40:45.044] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.55576, thr difference RMS: 1.2695
[09:40:45.045] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.52218, thr difference RMS: 1.35759
[09:40:45.045] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.0912, thr difference RMS: 1.59683
[09:40:45.045] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 12.1385, thr difference RMS: 1.49596
[09:40:45.045] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.59134, thr difference RMS: 1.62853
[09:40:45.045] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.96876, thr difference RMS: 1.62448
[09:40:45.046] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.9358, thr difference RMS: 1.81448
[09:40:45.046] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.50852, thr difference RMS: 1.54821
[09:40:45.046] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 12.9479, thr difference RMS: 1.91121
[09:40:45.046] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.21509, thr difference RMS: 1.50711
[09:40:45.046] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.66445, thr difference RMS: 1.43534
[09:40:45.047] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.1413, thr difference RMS: 1.28468
[09:40:45.047] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.3483, thr difference RMS: 1.62847
[09:40:45.047] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.52821, thr difference RMS: 1.46212
[09:40:45.047] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.40466, thr difference RMS: 1.2144
[09:40:45.048] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.95519, thr difference RMS: 1.38169
[09:40:45.048] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.55918, thr difference RMS: 1.29477
[09:40:45.157] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[09:40:45.161] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2282 seconds
[09:40:45.161] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[09:40:45.869] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[09:40:45.869] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[09:40:45.872] <TB2>     INFO: ######################################################################
[09:40:45.872] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[09:40:45.872] <TB2>     INFO: ######################################################################
[09:40:45.872] <TB2>     INFO:    ----------------------------------------------------------------------
[09:40:45.873] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[09:40:45.873] <TB2>     INFO:    ----------------------------------------------------------------------
[09:40:45.873] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[09:40:45.886] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[09:40:45.886] <TB2>     INFO:     run 1 of 1
[09:40:45.886] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:40:46.234] <TB2>     INFO: Expecting 59072000 events.
[09:41:15.612] <TB2>     INFO: 1071200 events read in total (28663ms).
[09:41:44.572] <TB2>     INFO: 2140000 events read in total (57623ms).
[09:42:13.361] <TB2>     INFO: 3208400 events read in total (86412ms).
[09:42:42.509] <TB2>     INFO: 4278400 events read in total (115560ms).
[09:43:11.329] <TB2>     INFO: 5347800 events read in total (144380ms).
[09:43:40.752] <TB2>     INFO: 6415400 events read in total (173803ms).
[09:44:09.919] <TB2>     INFO: 7483400 events read in total (202970ms).
[09:44:38.423] <TB2>     INFO: 8555600 events read in total (231474ms).
[09:45:07.223] <TB2>     INFO: 9623400 events read in total (260274ms).
[09:45:36.087] <TB2>     INFO: 10690800 events read in total (289138ms).
[09:46:05.577] <TB2>     INFO: 11759400 events read in total (318628ms).
[09:46:34.310] <TB2>     INFO: 12830400 events read in total (347361ms).
[09:47:04.075] <TB2>     INFO: 13898200 events read in total (377126ms).
[09:47:32.958] <TB2>     INFO: 14965600 events read in total (406009ms).
[09:48:02.454] <TB2>     INFO: 16033200 events read in total (435505ms).
[09:48:31.485] <TB2>     INFO: 17103200 events read in total (464536ms).
[09:49:01.078] <TB2>     INFO: 18171600 events read in total (494129ms).
[09:49:31.119] <TB2>     INFO: 19239200 events read in total (524170ms).
[09:50:00.069] <TB2>     INFO: 20307800 events read in total (553120ms).
[09:50:29.007] <TB2>     INFO: 21378000 events read in total (582058ms).
[09:50:57.983] <TB2>     INFO: 22446200 events read in total (611034ms).
[09:51:26.942] <TB2>     INFO: 23514400 events read in total (639993ms).
[09:51:56.111] <TB2>     INFO: 24584200 events read in total (669162ms).
[09:52:25.264] <TB2>     INFO: 25653200 events read in total (698315ms).
[09:52:54.550] <TB2>     INFO: 26720600 events read in total (727601ms).
[09:53:23.614] <TB2>     INFO: 27788800 events read in total (756665ms).
[09:53:52.748] <TB2>     INFO: 28860800 events read in total (785799ms).
[09:54:21.842] <TB2>     INFO: 29928200 events read in total (814893ms).
[09:54:50.501] <TB2>     INFO: 30995200 events read in total (843552ms).
[09:55:19.139] <TB2>     INFO: 32062400 events read in total (872190ms).
[09:55:48.102] <TB2>     INFO: 33131800 events read in total (901153ms).
[09:56:16.884] <TB2>     INFO: 34201000 events read in total (929935ms).
[09:56:45.677] <TB2>     INFO: 35268200 events read in total (958728ms).
[09:57:14.538] <TB2>     INFO: 36334800 events read in total (987589ms).
[09:57:44.468] <TB2>     INFO: 37402200 events read in total (1017519ms).
[09:58:13.385] <TB2>     INFO: 38471400 events read in total (1046436ms).
[09:58:42.365] <TB2>     INFO: 39540200 events read in total (1075416ms).
[09:59:11.083] <TB2>     INFO: 40606200 events read in total (1104134ms).
[09:59:40.097] <TB2>     INFO: 41672600 events read in total (1133148ms).
[10:00:08.886] <TB2>     INFO: 42739600 events read in total (1161937ms).
[10:00:37.530] <TB2>     INFO: 43806200 events read in total (1190581ms).
[10:01:06.206] <TB2>     INFO: 44872800 events read in total (1219257ms).
[10:01:35.047] <TB2>     INFO: 45941000 events read in total (1248098ms).
[10:02:03.834] <TB2>     INFO: 47009000 events read in total (1276885ms).
[10:02:32.746] <TB2>     INFO: 48076000 events read in total (1305797ms).
[10:03:01.446] <TB2>     INFO: 49142800 events read in total (1334497ms).
[10:03:28.997] <TB2>     INFO: 50208800 events read in total (1362048ms).
[10:03:57.444] <TB2>     INFO: 51274400 events read in total (1390495ms).
[10:04:25.860] <TB2>     INFO: 52340800 events read in total (1418911ms).
[10:04:54.329] <TB2>     INFO: 53408200 events read in total (1447380ms).
[10:05:22.716] <TB2>     INFO: 54476800 events read in total (1475767ms).
[10:05:51.120] <TB2>     INFO: 55544000 events read in total (1504171ms).
[10:06:19.586] <TB2>     INFO: 56610400 events read in total (1532637ms).
[10:06:47.954] <TB2>     INFO: 57675800 events read in total (1561005ms).
[10:07:16.416] <TB2>     INFO: 58743400 events read in total (1589467ms).
[10:07:25.438] <TB2>     INFO: 59072000 events read in total (1598489ms).
[10:07:25.459] <TB2>     INFO: Test took 1599573ms.
[10:07:25.516] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:07:25.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:07:25.637] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:07:26.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:07:26.813] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:07:27.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:07:27.972] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:07:29.153] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:07:29.153] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:07:30.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:07:30.337] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:07:31.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:07:31.524] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:07:32.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:07:32.702] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:07:33.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:07:33.880] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:07:35.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:07:35.094] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:07:36.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:07:36.297] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:07:37.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:07:37.493] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:07:38.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:07:38.698] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:07:39.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:07:39.868] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:07:41.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:07:41.020] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:07:42.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:07:42.199] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:07:43.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:07:43.358] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[10:07:44.539] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 494497792
[10:07:44.568] <TB2>     INFO: PixTestScurves::scurves() done 
[10:07:44.568] <TB2>     INFO: Vcal mean:  34.93  34.97  35.08  35.02  34.88  35.04  35.03  35.04  34.96  34.83  34.97  35.04  34.89  34.90  34.92  34.97 
[10:07:44.568] <TB2>     INFO: Vcal RMS:    0.68   0.71   0.75   0.79   0.97   0.72   0.72   0.70   0.79   0.85   0.69   0.70   0.76   0.74   0.60   0.66 
[10:07:44.568] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[10:07:44.642] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[10:07:44.642] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[10:07:44.642] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[10:07:44.643] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[10:07:44.643] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[10:07:44.643] <TB2>     INFO: ######################################################################
[10:07:44.643] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[10:07:44.643] <TB2>     INFO: ######################################################################
[10:07:44.646] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:07:44.988] <TB2>     INFO: Expecting 41600 events.
[10:07:49.064] <TB2>     INFO: 41600 events read in total (3354ms).
[10:07:49.065] <TB2>     INFO: Test took 4419ms.
[10:07:49.073] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:07:49.073] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[10:07:49.073] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:07:49.078] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 33, 65] has eff 0/10
[10:07:49.078] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 33, 65]
[10:07:49.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[10:07:49.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[10:07:49.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[10:07:49.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[10:07:49.424] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:07:49.767] <TB2>     INFO: Expecting 41600 events.
[10:07:53.920] <TB2>     INFO: 41600 events read in total (3438ms).
[10:07:53.920] <TB2>     INFO: Test took 4496ms.
[10:07:53.928] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:07:53.928] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[10:07:53.928] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[10:07:53.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.19
[10:07:53.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,19] phvalue 180
[10:07:53.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.944
[10:07:53.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[10:07:53.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.868
[10:07:53.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 166
[10:07:53.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.54
[10:07:53.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[10:07:53.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.774
[10:07:53.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 190
[10:07:53.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.624
[10:07:53.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[10:07:53.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.979
[10:07:53.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[10:07:53.935] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.883
[10:07:53.935] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 170
[10:07:53.935] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.806
[10:07:53.935] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[10:07:53.936] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.981
[10:07:53.936] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 186
[10:07:53.936] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.01
[10:07:53.936] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[10:07:53.936] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.661
[10:07:53.936] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 190
[10:07:53.936] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.744
[10:07:53.936] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[10:07:53.936] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.119
[10:07:53.936] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[10:07:53.937] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.351
[10:07:53.937] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[10:07:53.937] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.692
[10:07:53.937] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[10:07:53.937] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[10:07:53.937] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[10:07:53.937] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[10:07:54.023] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:07:54.369] <TB2>     INFO: Expecting 41600 events.
[10:07:58.520] <TB2>     INFO: 41600 events read in total (3436ms).
[10:07:58.521] <TB2>     INFO: Test took 4498ms.
[10:07:58.528] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:07:58.528] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[10:07:58.528] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[10:07:58.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[10:07:58.533] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 50minph_roc = 10
[10:07:58.533] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.9228
[10:07:58.533] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 70
[10:07:58.533] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9492
[10:07:58.533] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 69
[10:07:58.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.3418
[10:07:58.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 57
[10:07:58.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.2404
[10:07:58.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,6] phvalue 67
[10:07:58.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.4521
[10:07:58.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 78
[10:07:58.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1159
[10:07:58.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 77
[10:07:58.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.9773
[10:07:58.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 80
[10:07:58.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5988
[10:07:58.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 75
[10:07:58.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8897
[10:07:58.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 78
[10:07:58.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.8051
[10:07:58.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,32] phvalue 95
[10:07:58.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.0943
[10:07:58.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 55
[10:07:58.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1606
[10:07:58.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 82
[10:07:58.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6213
[10:07:58.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 82
[10:07:58.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1187
[10:07:58.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 77
[10:07:58.536] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.3351
[10:07:58.536] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 85
[10:07:58.536] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7908
[10:07:58.536] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 82
[10:07:58.537] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 0 0
[10:07:58.948] <TB2>     INFO: Expecting 2560 events.
[10:07:59.907] <TB2>     INFO: 2560 events read in total (244ms).
[10:07:59.908] <TB2>     INFO: Test took 1371ms.
[10:07:59.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:07:59.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[10:08:00.415] <TB2>     INFO: Expecting 2560 events.
[10:08:01.374] <TB2>     INFO: 2560 events read in total (244ms).
[10:08:01.375] <TB2>     INFO: Test took 1467ms.
[10:08:01.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:08:01.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[10:08:01.882] <TB2>     INFO: Expecting 2560 events.
[10:08:02.838] <TB2>     INFO: 2560 events read in total (241ms).
[10:08:02.838] <TB2>     INFO: Test took 1462ms.
[10:08:02.838] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:08:02.839] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 6, 3 3
[10:08:03.346] <TB2>     INFO: Expecting 2560 events.
[10:08:04.304] <TB2>     INFO: 2560 events read in total (243ms).
[10:08:04.304] <TB2>     INFO: Test took 1465ms.
[10:08:04.304] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:08:04.304] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 4 4
[10:08:04.812] <TB2>     INFO: Expecting 2560 events.
[10:08:05.770] <TB2>     INFO: 2560 events read in total (243ms).
[10:08:05.770] <TB2>     INFO: Test took 1466ms.
[10:08:05.771] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:08:05.771] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 5 5
[10:08:06.278] <TB2>     INFO: Expecting 2560 events.
[10:08:07.236] <TB2>     INFO: 2560 events read in total (244ms).
[10:08:07.237] <TB2>     INFO: Test took 1466ms.
[10:08:07.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:08:07.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 6 6
[10:08:07.748] <TB2>     INFO: Expecting 2560 events.
[10:08:08.705] <TB2>     INFO: 2560 events read in total (242ms).
[10:08:08.705] <TB2>     INFO: Test took 1468ms.
[10:08:08.705] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:08:08.706] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[10:08:09.213] <TB2>     INFO: Expecting 2560 events.
[10:08:10.172] <TB2>     INFO: 2560 events read in total (244ms).
[10:08:10.172] <TB2>     INFO: Test took 1466ms.
[10:08:10.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:08:10.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 8 8
[10:08:10.680] <TB2>     INFO: Expecting 2560 events.
[10:08:11.639] <TB2>     INFO: 2560 events read in total (243ms).
[10:08:11.640] <TB2>     INFO: Test took 1467ms.
[10:08:11.640] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:08:11.641] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 32, 9 9
[10:08:12.148] <TB2>     INFO: Expecting 2560 events.
[10:08:13.107] <TB2>     INFO: 2560 events read in total (244ms).
[10:08:13.108] <TB2>     INFO: Test took 1467ms.
[10:08:13.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:08:13.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 10 10
[10:08:13.616] <TB2>     INFO: Expecting 2560 events.
[10:08:14.574] <TB2>     INFO: 2560 events read in total (244ms).
[10:08:14.574] <TB2>     INFO: Test took 1465ms.
[10:08:14.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:08:14.575] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 11 11
[10:08:15.082] <TB2>     INFO: Expecting 2560 events.
[10:08:16.038] <TB2>     INFO: 2560 events read in total (241ms).
[10:08:16.039] <TB2>     INFO: Test took 1464ms.
[10:08:16.039] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:08:16.039] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 12 12
[10:08:16.547] <TB2>     INFO: Expecting 2560 events.
[10:08:17.507] <TB2>     INFO: 2560 events read in total (245ms).
[10:08:17.507] <TB2>     INFO: Test took 1468ms.
[10:08:17.507] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:08:17.508] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 13 13
[10:08:18.016] <TB2>     INFO: Expecting 2560 events.
[10:08:18.974] <TB2>     INFO: 2560 events read in total (244ms).
[10:08:18.974] <TB2>     INFO: Test took 1466ms.
[10:08:18.975] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:08:18.975] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 14 14
[10:08:19.482] <TB2>     INFO: Expecting 2560 events.
[10:08:20.442] <TB2>     INFO: 2560 events read in total (245ms).
[10:08:20.442] <TB2>     INFO: Test took 1467ms.
[10:08:20.442] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:08:20.443] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 15 15
[10:08:20.950] <TB2>     INFO: Expecting 2560 events.
[10:08:21.910] <TB2>     INFO: 2560 events read in total (245ms).
[10:08:21.910] <TB2>     INFO: Test took 1467ms.
[10:08:21.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:08:21.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[10:08:21.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[10:08:21.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[10:08:21.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[10:08:21.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[10:08:21.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[10:08:21.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[10:08:21.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[10:08:21.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[10:08:21.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[10:08:21.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[10:08:21.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[10:08:21.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC12
[10:08:21.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[10:08:21.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[10:08:21.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[10:08:21.915] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:08:22.420] <TB2>     INFO: Expecting 655360 events.
[10:08:34.235] <TB2>     INFO: 655360 events read in total (11100ms).
[10:08:34.246] <TB2>     INFO: Expecting 655360 events.
[10:08:45.946] <TB2>     INFO: 655360 events read in total (11135ms).
[10:08:45.961] <TB2>     INFO: Expecting 655360 events.
[10:08:57.623] <TB2>     INFO: 655360 events read in total (11097ms).
[10:08:57.642] <TB2>     INFO: Expecting 655360 events.
[10:09:09.308] <TB2>     INFO: 655360 events read in total (11106ms).
[10:09:09.332] <TB2>     INFO: Expecting 655360 events.
[10:09:20.982] <TB2>     INFO: 655360 events read in total (11093ms).
[10:09:21.009] <TB2>     INFO: Expecting 655360 events.
[10:09:32.640] <TB2>     INFO: 655360 events read in total (11078ms).
[10:09:32.673] <TB2>     INFO: Expecting 655360 events.
[10:09:44.282] <TB2>     INFO: 655360 events read in total (11061ms).
[10:09:44.318] <TB2>     INFO: Expecting 655360 events.
[10:09:55.918] <TB2>     INFO: 655360 events read in total (11051ms).
[10:09:55.958] <TB2>     INFO: Expecting 655360 events.
[10:10:07.661] <TB2>     INFO: 655360 events read in total (11164ms).
[10:10:07.705] <TB2>     INFO: Expecting 655360 events.
[10:10:19.431] <TB2>     INFO: 655360 events read in total (11190ms).
[10:10:19.487] <TB2>     INFO: Expecting 655360 events.
[10:10:31.151] <TB2>     INFO: 655360 events read in total (11138ms).
[10:10:31.209] <TB2>     INFO: Expecting 655360 events.
[10:10:42.904] <TB2>     INFO: 655360 events read in total (11168ms).
[10:10:42.961] <TB2>     INFO: Expecting 655360 events.
[10:10:54.693] <TB2>     INFO: 655360 events read in total (11205ms).
[10:10:54.757] <TB2>     INFO: Expecting 655360 events.
[10:11:06.905] <TB2>     INFO: 655360 events read in total (11620ms).
[10:11:06.983] <TB2>     INFO: Expecting 655360 events.
[10:11:18.913] <TB2>     INFO: 655360 events read in total (11403ms).
[10:11:18.982] <TB2>     INFO: Expecting 655360 events.
[10:11:30.734] <TB2>     INFO: 655360 events read in total (11226ms).
[10:11:30.815] <TB2>     INFO: Test took 188900ms.
[10:11:30.910] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:11:31.217] <TB2>     INFO: Expecting 655360 events.
[10:11:43.138] <TB2>     INFO: 655360 events read in total (11206ms).
[10:11:43.149] <TB2>     INFO: Expecting 655360 events.
[10:11:54.862] <TB2>     INFO: 655360 events read in total (11145ms).
[10:11:54.878] <TB2>     INFO: Expecting 655360 events.
[10:12:06.606] <TB2>     INFO: 655360 events read in total (11159ms).
[10:12:06.627] <TB2>     INFO: Expecting 655360 events.
[10:12:18.527] <TB2>     INFO: 655360 events read in total (11343ms).
[10:12:18.554] <TB2>     INFO: Expecting 655360 events.
[10:12:30.324] <TB2>     INFO: 655360 events read in total (11213ms).
[10:12:30.353] <TB2>     INFO: Expecting 655360 events.
[10:12:42.040] <TB2>     INFO: 655360 events read in total (11135ms).
[10:12:42.074] <TB2>     INFO: Expecting 655360 events.
[10:12:53.835] <TB2>     INFO: 655360 events read in total (11215ms).
[10:12:53.875] <TB2>     INFO: Expecting 655360 events.
[10:13:05.552] <TB2>     INFO: 655360 events read in total (11135ms).
[10:13:05.595] <TB2>     INFO: Expecting 655360 events.
[10:13:17.262] <TB2>     INFO: 655360 events read in total (11125ms).
[10:13:17.314] <TB2>     INFO: Expecting 655360 events.
[10:13:28.792] <TB2>     INFO: 655360 events read in total (10946ms).
[10:13:28.848] <TB2>     INFO: Expecting 655360 events.
[10:13:40.244] <TB2>     INFO: 655360 events read in total (10869ms).
[10:13:40.302] <TB2>     INFO: Expecting 655360 events.
[10:13:52.122] <TB2>     INFO: 655360 events read in total (11293ms).
[10:13:52.190] <TB2>     INFO: Expecting 655360 events.
[10:14:03.481] <TB2>     INFO: 655360 events read in total (10763ms).
[10:14:03.552] <TB2>     INFO: Expecting 655360 events.
[10:14:14.884] <TB2>     INFO: 655360 events read in total (10806ms).
[10:14:14.955] <TB2>     INFO: Expecting 655360 events.
[10:14:26.351] <TB2>     INFO: 655360 events read in total (10870ms).
[10:14:26.435] <TB2>     INFO: Expecting 655360 events.
[10:14:38.110] <TB2>     INFO: 655360 events read in total (11149ms).
[10:14:38.194] <TB2>     INFO: Test took 187284ms.
[10:14:38.372] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:14:38.372] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[10:14:38.372] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:14:38.373] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[10:14:38.373] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:14:38.373] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[10:14:38.373] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:14:38.374] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[10:14:38.374] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:14:38.374] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[10:14:38.374] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:14:38.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[10:14:38.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:14:38.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[10:14:38.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:14:38.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[10:14:38.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:14:38.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[10:14:38.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:14:38.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[10:14:38.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:14:38.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[10:14:38.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:14:38.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[10:14:38.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:14:38.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[10:14:38.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:14:38.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[10:14:38.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:14:38.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[10:14:38.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:14:38.379] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[10:14:38.379] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:14:38.386] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:14:38.394] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:14:38.401] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:14:38.408] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:14:38.415] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:14:38.422] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:14:38.430] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:14:38.437] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:14:38.444] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:14:38.451] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:14:38.458] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:14:38.466] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:14:38.473] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:14:38.480] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:14:38.487] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:14:38.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[10:14:38.523] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C0.dat
[10:14:38.523] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C1.dat
[10:14:38.523] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C2.dat
[10:14:38.523] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C3.dat
[10:14:38.523] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C4.dat
[10:14:38.524] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C5.dat
[10:14:38.524] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C6.dat
[10:14:38.524] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C7.dat
[10:14:38.524] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C8.dat
[10:14:38.524] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C9.dat
[10:14:38.524] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C10.dat
[10:14:38.524] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C11.dat
[10:14:38.524] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C12.dat
[10:14:38.525] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C13.dat
[10:14:38.525] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C14.dat
[10:14:38.525] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C15.dat
[10:14:38.872] <TB2>     INFO: Expecting 41600 events.
[10:14:42.702] <TB2>     INFO: 41600 events read in total (3116ms).
[10:14:42.703] <TB2>     INFO: Test took 4175ms.
[10:14:43.357] <TB2>     INFO: Expecting 41600 events.
[10:14:47.204] <TB2>     INFO: 41600 events read in total (3132ms).
[10:14:47.205] <TB2>     INFO: Test took 4192ms.
[10:14:47.864] <TB2>     INFO: Expecting 41600 events.
[10:14:51.755] <TB2>     INFO: 41600 events read in total (3176ms).
[10:14:51.755] <TB2>     INFO: Test took 4238ms.
[10:14:52.062] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:14:52.194] <TB2>     INFO: Expecting 2560 events.
[10:14:53.156] <TB2>     INFO: 2560 events read in total (247ms).
[10:14:53.157] <TB2>     INFO: Test took 1095ms.
[10:14:53.159] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:14:53.665] <TB2>     INFO: Expecting 2560 events.
[10:14:54.625] <TB2>     INFO: 2560 events read in total (245ms).
[10:14:54.625] <TB2>     INFO: Test took 1466ms.
[10:14:54.629] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:14:55.135] <TB2>     INFO: Expecting 2560 events.
[10:14:56.096] <TB2>     INFO: 2560 events read in total (245ms).
[10:14:56.096] <TB2>     INFO: Test took 1467ms.
[10:14:56.098] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:14:56.606] <TB2>     INFO: Expecting 2560 events.
[10:14:57.565] <TB2>     INFO: 2560 events read in total (244ms).
[10:14:57.565] <TB2>     INFO: Test took 1467ms.
[10:14:57.567] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:14:58.074] <TB2>     INFO: Expecting 2560 events.
[10:14:59.031] <TB2>     INFO: 2560 events read in total (242ms).
[10:14:59.032] <TB2>     INFO: Test took 1465ms.
[10:14:59.034] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:14:59.541] <TB2>     INFO: Expecting 2560 events.
[10:15:00.499] <TB2>     INFO: 2560 events read in total (244ms).
[10:15:00.499] <TB2>     INFO: Test took 1465ms.
[10:15:00.501] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:01.008] <TB2>     INFO: Expecting 2560 events.
[10:15:01.967] <TB2>     INFO: 2560 events read in total (244ms).
[10:15:01.967] <TB2>     INFO: Test took 1466ms.
[10:15:01.969] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:02.475] <TB2>     INFO: Expecting 2560 events.
[10:15:03.433] <TB2>     INFO: 2560 events read in total (243ms).
[10:15:03.433] <TB2>     INFO: Test took 1464ms.
[10:15:03.435] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:03.942] <TB2>     INFO: Expecting 2560 events.
[10:15:04.899] <TB2>     INFO: 2560 events read in total (242ms).
[10:15:04.900] <TB2>     INFO: Test took 1465ms.
[10:15:04.902] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:05.409] <TB2>     INFO: Expecting 2560 events.
[10:15:06.367] <TB2>     INFO: 2560 events read in total (243ms).
[10:15:06.367] <TB2>     INFO: Test took 1465ms.
[10:15:06.369] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:06.876] <TB2>     INFO: Expecting 2560 events.
[10:15:07.834] <TB2>     INFO: 2560 events read in total (242ms).
[10:15:07.835] <TB2>     INFO: Test took 1466ms.
[10:15:07.837] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:08.343] <TB2>     INFO: Expecting 2560 events.
[10:15:09.302] <TB2>     INFO: 2560 events read in total (244ms).
[10:15:09.303] <TB2>     INFO: Test took 1466ms.
[10:15:09.307] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:09.811] <TB2>     INFO: Expecting 2560 events.
[10:15:10.770] <TB2>     INFO: 2560 events read in total (244ms).
[10:15:10.771] <TB2>     INFO: Test took 1464ms.
[10:15:10.772] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:11.279] <TB2>     INFO: Expecting 2560 events.
[10:15:12.236] <TB2>     INFO: 2560 events read in total (242ms).
[10:15:12.237] <TB2>     INFO: Test took 1465ms.
[10:15:12.240] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:12.746] <TB2>     INFO: Expecting 2560 events.
[10:15:13.705] <TB2>     INFO: 2560 events read in total (244ms).
[10:15:13.706] <TB2>     INFO: Test took 1466ms.
[10:15:13.711] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:14.214] <TB2>     INFO: Expecting 2560 events.
[10:15:15.173] <TB2>     INFO: 2560 events read in total (244ms).
[10:15:15.173] <TB2>     INFO: Test took 1462ms.
[10:15:15.177] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:15.685] <TB2>     INFO: Expecting 2560 events.
[10:15:16.643] <TB2>     INFO: 2560 events read in total (243ms).
[10:15:16.643] <TB2>     INFO: Test took 1466ms.
[10:15:16.645] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:17.152] <TB2>     INFO: Expecting 2560 events.
[10:15:18.110] <TB2>     INFO: 2560 events read in total (243ms).
[10:15:18.110] <TB2>     INFO: Test took 1465ms.
[10:15:18.112] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:18.619] <TB2>     INFO: Expecting 2560 events.
[10:15:19.578] <TB2>     INFO: 2560 events read in total (244ms).
[10:15:19.578] <TB2>     INFO: Test took 1466ms.
[10:15:19.580] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:20.087] <TB2>     INFO: Expecting 2560 events.
[10:15:21.045] <TB2>     INFO: 2560 events read in total (243ms).
[10:15:21.046] <TB2>     INFO: Test took 1466ms.
[10:15:21.048] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:21.554] <TB2>     INFO: Expecting 2560 events.
[10:15:22.513] <TB2>     INFO: 2560 events read in total (244ms).
[10:15:22.514] <TB2>     INFO: Test took 1466ms.
[10:15:22.516] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:23.023] <TB2>     INFO: Expecting 2560 events.
[10:15:23.982] <TB2>     INFO: 2560 events read in total (244ms).
[10:15:23.982] <TB2>     INFO: Test took 1466ms.
[10:15:23.984] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:24.491] <TB2>     INFO: Expecting 2560 events.
[10:15:25.449] <TB2>     INFO: 2560 events read in total (244ms).
[10:15:25.449] <TB2>     INFO: Test took 1465ms.
[10:15:25.451] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:25.958] <TB2>     INFO: Expecting 2560 events.
[10:15:26.917] <TB2>     INFO: 2560 events read in total (244ms).
[10:15:26.918] <TB2>     INFO: Test took 1467ms.
[10:15:26.920] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:27.426] <TB2>     INFO: Expecting 2560 events.
[10:15:28.385] <TB2>     INFO: 2560 events read in total (244ms).
[10:15:28.385] <TB2>     INFO: Test took 1466ms.
[10:15:28.387] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:28.894] <TB2>     INFO: Expecting 2560 events.
[10:15:29.852] <TB2>     INFO: 2560 events read in total (244ms).
[10:15:29.852] <TB2>     INFO: Test took 1465ms.
[10:15:29.854] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:30.361] <TB2>     INFO: Expecting 2560 events.
[10:15:31.319] <TB2>     INFO: 2560 events read in total (243ms).
[10:15:31.319] <TB2>     INFO: Test took 1465ms.
[10:15:31.322] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:31.828] <TB2>     INFO: Expecting 2560 events.
[10:15:32.788] <TB2>     INFO: 2560 events read in total (245ms).
[10:15:32.789] <TB2>     INFO: Test took 1467ms.
[10:15:32.792] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:33.297] <TB2>     INFO: Expecting 2560 events.
[10:15:34.257] <TB2>     INFO: 2560 events read in total (245ms).
[10:15:34.257] <TB2>     INFO: Test took 1465ms.
[10:15:34.260] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:34.767] <TB2>     INFO: Expecting 2560 events.
[10:15:35.727] <TB2>     INFO: 2560 events read in total (246ms).
[10:15:35.727] <TB2>     INFO: Test took 1468ms.
[10:15:35.731] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:36.236] <TB2>     INFO: Expecting 2560 events.
[10:15:37.196] <TB2>     INFO: 2560 events read in total (245ms).
[10:15:37.197] <TB2>     INFO: Test took 1466ms.
[10:15:37.199] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:15:37.706] <TB2>     INFO: Expecting 2560 events.
[10:15:38.664] <TB2>     INFO: 2560 events read in total (243ms).
[10:15:38.665] <TB2>     INFO: Test took 1466ms.
[10:15:39.692] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[10:15:39.692] <TB2>     INFO: PH scale (per ROC):    82  74  71  74  78  78  72  57  76  75  77  77  69  79  81  79
[10:15:39.692] <TB2>     INFO: PH offset (per ROC):  175 179 193 182 171 174 173 182 172 158 191 171 173 173 160 166
[10:15:39.870] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[10:15:39.872] <TB2>     INFO: ######################################################################
[10:15:39.873] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[10:15:39.873] <TB2>     INFO: ######################################################################
[10:15:39.873] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[10:15:39.884] <TB2>     INFO: scanning low vcal = 10
[10:15:40.227] <TB2>     INFO: Expecting 41600 events.
[10:15:43.953] <TB2>     INFO: 41600 events read in total (3011ms).
[10:15:43.953] <TB2>     INFO: Test took 4069ms.
[10:15:43.955] <TB2>     INFO: scanning low vcal = 20
[10:15:44.461] <TB2>     INFO: Expecting 41600 events.
[10:15:48.184] <TB2>     INFO: 41600 events read in total (3008ms).
[10:15:48.184] <TB2>     INFO: Test took 4229ms.
[10:15:48.187] <TB2>     INFO: scanning low vcal = 30
[10:15:48.694] <TB2>     INFO: Expecting 41600 events.
[10:15:52.425] <TB2>     INFO: 41600 events read in total (3017ms).
[10:15:52.426] <TB2>     INFO: Test took 4239ms.
[10:15:52.429] <TB2>     INFO: scanning low vcal = 40
[10:15:52.930] <TB2>     INFO: Expecting 41600 events.
[10:15:57.200] <TB2>     INFO: 41600 events read in total (3555ms).
[10:15:57.201] <TB2>     INFO: Test took 4772ms.
[10:15:57.206] <TB2>     INFO: scanning low vcal = 50
[10:15:57.626] <TB2>     INFO: Expecting 41600 events.
[10:16:01.863] <TB2>     INFO: 41600 events read in total (3521ms).
[10:16:01.863] <TB2>     INFO: Test took 4657ms.
[10:16:01.868] <TB2>     INFO: scanning low vcal = 60
[10:16:02.295] <TB2>     INFO: Expecting 41600 events.
[10:16:06.565] <TB2>     INFO: 41600 events read in total (3555ms).
[10:16:06.566] <TB2>     INFO: Test took 4698ms.
[10:16:06.571] <TB2>     INFO: scanning low vcal = 70
[10:16:06.954] <TB2>     INFO: Expecting 41600 events.
[10:16:11.183] <TB2>     INFO: 41600 events read in total (3514ms).
[10:16:11.184] <TB2>     INFO: Test took 4613ms.
[10:16:11.187] <TB2>     INFO: scanning low vcal = 80
[10:16:11.612] <TB2>     INFO: Expecting 41600 events.
[10:16:15.833] <TB2>     INFO: 41600 events read in total (3506ms).
[10:16:15.833] <TB2>     INFO: Test took 4646ms.
[10:16:15.837] <TB2>     INFO: scanning low vcal = 90
[10:16:16.264] <TB2>     INFO: Expecting 41600 events.
[10:16:20.488] <TB2>     INFO: 41600 events read in total (3509ms).
[10:16:20.489] <TB2>     INFO: Test took 4652ms.
[10:16:20.493] <TB2>     INFO: scanning low vcal = 100
[10:16:20.918] <TB2>     INFO: Expecting 41600 events.
[10:16:25.313] <TB2>     INFO: 41600 events read in total (3675ms).
[10:16:25.314] <TB2>     INFO: Test took 4821ms.
[10:16:25.317] <TB2>     INFO: scanning low vcal = 110
[10:16:25.741] <TB2>     INFO: Expecting 41600 events.
[10:16:29.983] <TB2>     INFO: 41600 events read in total (3527ms).
[10:16:29.984] <TB2>     INFO: Test took 4667ms.
[10:16:29.987] <TB2>     INFO: scanning low vcal = 120
[10:16:30.413] <TB2>     INFO: Expecting 41600 events.
[10:16:34.649] <TB2>     INFO: 41600 events read in total (3521ms).
[10:16:34.650] <TB2>     INFO: Test took 4663ms.
[10:16:34.654] <TB2>     INFO: scanning low vcal = 130
[10:16:35.078] <TB2>     INFO: Expecting 41600 events.
[10:16:39.297] <TB2>     INFO: 41600 events read in total (3504ms).
[10:16:39.298] <TB2>     INFO: Test took 4644ms.
[10:16:39.301] <TB2>     INFO: scanning low vcal = 140
[10:16:39.731] <TB2>     INFO: Expecting 41600 events.
[10:16:43.954] <TB2>     INFO: 41600 events read in total (3508ms).
[10:16:43.955] <TB2>     INFO: Test took 4654ms.
[10:16:43.958] <TB2>     INFO: scanning low vcal = 150
[10:16:44.383] <TB2>     INFO: Expecting 41600 events.
[10:16:48.711] <TB2>     INFO: 41600 events read in total (3613ms).
[10:16:48.711] <TB2>     INFO: Test took 4753ms.
[10:16:48.717] <TB2>     INFO: scanning low vcal = 160
[10:16:49.144] <TB2>     INFO: Expecting 41600 events.
[10:16:53.520] <TB2>     INFO: 41600 events read in total (3661ms).
[10:16:53.521] <TB2>     INFO: Test took 4804ms.
[10:16:53.524] <TB2>     INFO: scanning low vcal = 170
[10:16:53.949] <TB2>     INFO: Expecting 41600 events.
[10:16:58.204] <TB2>     INFO: 41600 events read in total (3540ms).
[10:16:58.205] <TB2>     INFO: Test took 4681ms.
[10:16:58.210] <TB2>     INFO: scanning low vcal = 180
[10:16:58.635] <TB2>     INFO: Expecting 41600 events.
[10:17:02.856] <TB2>     INFO: 41600 events read in total (3505ms).
[10:17:02.857] <TB2>     INFO: Test took 4647ms.
[10:17:02.860] <TB2>     INFO: scanning low vcal = 190
[10:17:03.287] <TB2>     INFO: Expecting 41600 events.
[10:17:07.510] <TB2>     INFO: 41600 events read in total (3508ms).
[10:17:07.511] <TB2>     INFO: Test took 4651ms.
[10:17:07.515] <TB2>     INFO: scanning low vcal = 200
[10:17:07.939] <TB2>     INFO: Expecting 41600 events.
[10:17:12.161] <TB2>     INFO: 41600 events read in total (3507ms).
[10:17:12.162] <TB2>     INFO: Test took 4647ms.
[10:17:12.165] <TB2>     INFO: scanning low vcal = 210
[10:17:12.591] <TB2>     INFO: Expecting 41600 events.
[10:17:16.812] <TB2>     INFO: 41600 events read in total (3506ms).
[10:17:16.813] <TB2>     INFO: Test took 4648ms.
[10:17:16.816] <TB2>     INFO: scanning low vcal = 220
[10:17:17.244] <TB2>     INFO: Expecting 41600 events.
[10:17:21.465] <TB2>     INFO: 41600 events read in total (3506ms).
[10:17:21.466] <TB2>     INFO: Test took 4650ms.
[10:17:21.469] <TB2>     INFO: scanning low vcal = 230
[10:17:21.897] <TB2>     INFO: Expecting 41600 events.
[10:17:26.119] <TB2>     INFO: 41600 events read in total (3507ms).
[10:17:26.119] <TB2>     INFO: Test took 4650ms.
[10:17:26.123] <TB2>     INFO: scanning low vcal = 240
[10:17:26.550] <TB2>     INFO: Expecting 41600 events.
[10:17:30.772] <TB2>     INFO: 41600 events read in total (3507ms).
[10:17:30.773] <TB2>     INFO: Test took 4650ms.
[10:17:30.777] <TB2>     INFO: scanning low vcal = 250
[10:17:31.203] <TB2>     INFO: Expecting 41600 events.
[10:17:35.428] <TB2>     INFO: 41600 events read in total (3510ms).
[10:17:35.429] <TB2>     INFO: Test took 4652ms.
[10:17:35.433] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[10:17:35.859] <TB2>     INFO: Expecting 41600 events.
[10:17:40.081] <TB2>     INFO: 41600 events read in total (3507ms).
[10:17:40.081] <TB2>     INFO: Test took 4648ms.
[10:17:40.085] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[10:17:40.512] <TB2>     INFO: Expecting 41600 events.
[10:17:44.735] <TB2>     INFO: 41600 events read in total (3508ms).
[10:17:44.735] <TB2>     INFO: Test took 4650ms.
[10:17:44.739] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[10:17:45.167] <TB2>     INFO: Expecting 41600 events.
[10:17:49.389] <TB2>     INFO: 41600 events read in total (3507ms).
[10:17:49.390] <TB2>     INFO: Test took 4651ms.
[10:17:49.393] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[10:17:49.821] <TB2>     INFO: Expecting 41600 events.
[10:17:54.042] <TB2>     INFO: 41600 events read in total (3506ms).
[10:17:54.042] <TB2>     INFO: Test took 4649ms.
[10:17:54.046] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[10:17:54.472] <TB2>     INFO: Expecting 41600 events.
[10:17:58.697] <TB2>     INFO: 41600 events read in total (3510ms).
[10:17:58.697] <TB2>     INFO: Test took 4651ms.
[10:17:59.230] <TB2>     INFO: PixTestGainPedestal::measure() done 
[10:17:59.233] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[10:17:59.233] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[10:17:59.234] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[10:17:59.234] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[10:17:59.234] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[10:17:59.234] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[10:17:59.234] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[10:17:59.235] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[10:17:59.235] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[10:17:59.235] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[10:17:59.235] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[10:17:59.235] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[10:17:59.235] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[10:17:59.236] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[10:17:59.236] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[10:17:59.236] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[10:18:37.463] <TB2>     INFO: PixTestGainPedestal::fit() done
[10:18:37.463] <TB2>     INFO: non-linearity mean:  0.969 0.960 0.960 0.960 0.957 0.957 0.961 0.953 0.952 0.963 0.959 0.957 0.963 0.959 0.952 0.954
[10:18:37.463] <TB2>     INFO: non-linearity RMS:   0.005 0.006 0.006 0.006 0.006 0.006 0.006 0.007 0.007 0.005 0.006 0.006 0.005 0.005 0.006 0.006
[10:18:37.464] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[10:18:37.486] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[10:18:37.509] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[10:18:37.531] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[10:18:37.553] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[10:18:37.576] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[10:18:37.598] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[10:18:37.621] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[10:18:37.643] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[10:18:37.666] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[10:18:37.688] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[10:18:37.711] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[10:18:37.734] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[10:18:37.756] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[10:18:37.779] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[10:18:37.801] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-T-NJ_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[10:18:37.824] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[10:18:37.824] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[10:18:37.831] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[10:18:37.832] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[10:18:37.834] <TB2>     INFO: ######################################################################
[10:18:37.834] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[10:18:37.834] <TB2>     INFO: ######################################################################
[10:18:37.837] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[10:18:37.847] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:18:37.847] <TB2>     INFO:     run 1 of 1
[10:18:37.847] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:18:38.186] <TB2>     INFO: Expecting 3120000 events.
[10:19:26.169] <TB2>     INFO: 1260695 events read in total (47268ms).
[10:20:13.300] <TB2>     INFO: 2513000 events read in total (94399ms).
[10:20:36.235] <TB2>     INFO: 3120000 events read in total (117334ms).
[10:20:36.278] <TB2>     INFO: Test took 118432ms.
[10:20:36.358] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:20:36.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:20:37.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:20:39.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:20:40.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:20:42.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:20:43.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:20:45.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:20:46.724] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:20:48.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:20:49.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:20:50.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:20:52.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:20:53.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:20:55.360] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:20:56.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:20:58.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:20:59.552] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389066752
[10:20:59.584] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[10:20:59.584] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7438, RMS = 1.32243
[10:20:59.584] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:20:59.584] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[10:20:59.584] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.9663, RMS = 1.98213
[10:20:59.584] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:20:59.585] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[10:20:59.585] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.0704, RMS = 1.79559
[10:20:59.585] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[10:20:59.585] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[10:20:59.585] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9014, RMS = 1.42346
[10:20:59.585] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[10:20:59.587] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[10:20:59.587] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.2095, RMS = 1.55207
[10:20:59.587] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[10:20:59.587] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[10:20:59.587] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6966, RMS = 1.55721
[10:20:59.587] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[10:20:59.588] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[10:20:59.588] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.4795, RMS = 2.49487
[10:20:59.588] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[10:20:59.588] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[10:20:59.588] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0356, RMS = 1.76836
[10:20:59.588] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[10:20:59.589] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[10:20:59.589] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.8882, RMS = 1.95151
[10:20:59.589] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[10:20:59.589] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[10:20:59.589] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4968, RMS = 1.84497
[10:20:59.590] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[10:20:59.591] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[10:20:59.591] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.1053, RMS = 2.42029
[10:20:59.591] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[10:20:59.591] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[10:20:59.591] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5679, RMS = 1.80226
[10:20:59.591] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[10:20:59.592] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[10:20:59.592] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.596, RMS = 1.79469
[10:20:59.592] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[10:20:59.592] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[10:20:59.592] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6153, RMS = 1.36378
[10:20:59.592] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[10:20:59.593] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[10:20:59.593] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.5228, RMS = 1.83613
[10:20:59.593] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[10:20:59.593] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[10:20:59.593] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4798, RMS = 1.32121
[10:20:59.593] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[10:20:59.594] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[10:20:59.594] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.43, RMS = 1.13739
[10:20:59.594] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[10:20:59.595] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[10:20:59.595] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8772, RMS = 1.02295
[10:20:59.595] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:20:59.596] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[10:20:59.596] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1423, RMS = 1.83429
[10:20:59.596] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:20:59.596] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[10:20:59.596] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7815, RMS = 2.00189
[10:20:59.596] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:20:59.597] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[10:20:59.597] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.7055, RMS = 1.87752
[10:20:59.597] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[10:20:59.597] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[10:20:59.597] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.764, RMS = 1.89592
[10:20:59.597] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[10:20:59.598] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[10:20:59.598] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.166, RMS = 1.86418
[10:20:59.598] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[10:20:59.598] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[10:20:59.598] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.077, RMS = 1.78143
[10:20:59.598] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[10:20:59.599] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[10:20:59.599] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2773, RMS = 1.68276
[10:20:59.599] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:20:59.599] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[10:20:59.599] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2218, RMS = 1.80129
[10:20:59.599] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:20:59.600] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[10:20:59.600] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.8763, RMS = 1.93179
[10:20:59.600] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[10:20:59.600] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[10:20:59.600] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.001, RMS = 1.92896
[10:20:59.600] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[10:20:59.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[10:20:59.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 66.4909, RMS = 1.78168
[10:20:59.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 76
[10:20:59.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[10:20:59.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.5237, RMS = 1.80132
[10:20:59.601] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[10:20:59.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[10:20:59.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2638, RMS = 1.55754
[10:20:59.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:20:59.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[10:20:59.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4995, RMS = 1.72251
[10:20:59.602] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:20:59.607] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 141 seconds
[10:20:59.607] <TB2>     INFO: number of dead bumps (per ROC):     1    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
[10:20:59.607] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[10:20:59.702] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[10:20:59.702] <TB2>     INFO: enter test to run
[10:20:59.702] <TB2>     INFO:   test:  no parameter change
[10:20:59.703] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[10:20:59.704] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.9mA
[10:20:59.704] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.8 C
[10:20:59.704] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[10:21:00.171] <TB2>    QUIET: Connection to board 141 closed.
[10:21:00.176] <TB2>     INFO: pXar: this is the end, my friend
[10:21:00.176] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
