C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/math_custom.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/math_custom.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling package math_custom
-- Compiling package body math_custom
-- Loading package math_custom

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/dram_model.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/dram_model.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package math_custom
-- Compiling entity dram_model
-- Compiling architecture DEFAULT of dram_model
-- Loading entity ram
-- Loading entity delay

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/wrapper_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/wrapper_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package config_pkg
-- Loading package user_pkg
-- Compiling entity wrapper_tb
-- Compiling architecture behavior of wrapper_tb
-- Loading entity wrapper

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd {2 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package config_pkg
-- Loading package user_pkg
-- Compiling entity memory_map
-- Compiling architecture BHV of memory_map
** Warning: C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd(69): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd(72): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd(75): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd(78): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd(90): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd(92): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd(95): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd(98): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd(101): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd(104): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd(107): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd(110): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd(113): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd(116): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/memory_map.vhd(119): (vcom-1937) Choice in CASE statement alternative must be locally static.

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/wrapper_memory_map.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/wrapper_memory_map.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package config_pkg
-- Compiling entity wrapper_memory_map
-- Compiling architecture BHV of wrapper_memory_map

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/reg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity reg
-- Compiling architecture arch of reg

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/user_app.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/user_app.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package config_pkg
-- Loading package user_pkg
-- Compiling entity user_app
-- Compiling architecture default of user_app
-- Loading entity memory_map

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/config_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/config_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package config_pkg

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/dram_addr_gen.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/dram_addr_gen.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity DRAM_ADDR_GEN
-- Compiling architecture bhv of DRAM_ADDR_GEN

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/handshake.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/handshake.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package config_pkg
-- Loading package user_pkg
-- Compiling entity handshake
-- Compiling architecture TRANSITIONAL of handshake
-- Loading entity delay

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/clip.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/clip.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package math_custom
-- Compiling entity clip
-- Compiling architecture BHV of clip

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/add_tree.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/add_tree.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity add_tree
-- Compiling architecture unsigned_arch of add_tree
-- Loading entity delay
-- Compiling architecture signed_arch of add_tree
-- Loading entity add_tree

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/size_conv.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/size_conv.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity size_conv
-- Compiling architecture bhv of size_conv

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/ram.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/ram.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ram
-- Compiling architecture ASYNC_READ of ram
-- Compiling architecture SYNC_READ_DURING_WRITE of ram
-- Loading entity ram
-- Compiling architecture SYNC_READ of ram
-- Loading entity ram

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/wrapper.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/wrapper.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package config_pkg
-- Loading package user_pkg
-- Compiling entity wrapper
-- Compiling architecture default of wrapper
-- Loading entity wrapper_memory_map
-- Loading entity user_app
-- Loading package MATH_REAL
-- Loading package math_custom
-- Loading entity dram_model

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/clip_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/clip_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package math_custom
-- Compiling entity clip_tb
-- Compiling architecture TB of clip_tb
-- Loading entity clip

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/delay.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/delay.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity delay
-- Compiling architecture FF of delay

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/user_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/user_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package config_pkg
-- Compiling package user_pkg

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/fifo32.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/fifo32.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity fifo32
-- Compiling architecture STR of fifo32

} {} {}} C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/mult_add_tree.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/johnn/Documents/School/reconfig/test_convolution/Convolution/ip_repo/dram_test_1.0/src/mult_add_tree.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package math_custom
-- Compiling entity mult_add_tree
-- Compiling architecture unsigned_arch of mult_add_tree
-- Loading entity add_tree
-- Compiling architecture signed_arch of mult_add_tree
-- Loading entity mult_add_tree

} {} {}}
