<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4905" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4905{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4905{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4905{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4905{left:81px;bottom:998px;letter-spacing:-0.18px;}
#t5_4905{left:138px;bottom:998px;letter-spacing:-0.17px;}
#t6_4905{left:181px;bottom:998px;letter-spacing:-0.16px;}
#t7_4905{left:402px;bottom:998px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t8_4905{left:477px;bottom:998px;letter-spacing:-0.13px;}
#t9_4905{left:568px;bottom:998px;letter-spacing:-0.11px;}
#ta_4905{left:568px;bottom:976px;letter-spacing:-0.11px;}
#tb_4905{left:568px;bottom:959px;letter-spacing:-0.11px;}
#tc_4905{left:568px;bottom:943px;letter-spacing:-0.11px;}
#td_4905{left:568px;bottom:926px;letter-spacing:-0.11px;}
#te_4905{left:568px;bottom:909px;letter-spacing:-0.11px;}
#tf_4905{left:568px;bottom:888px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tg_4905{left:568px;bottom:871px;letter-spacing:-0.14px;}
#th_4905{left:568px;bottom:854px;letter-spacing:-0.12px;}
#ti_4905{left:568px;bottom:837px;letter-spacing:-0.13px;word-spacing:-0.09px;}
#tj_4905{left:568px;bottom:820px;letter-spacing:-0.13px;}
#tk_4905{left:568px;bottom:796px;letter-spacing:-0.11px;}
#tl_4905{left:568px;bottom:779px;letter-spacing:-0.11px;}
#tm_4905{left:568px;bottom:762px;letter-spacing:-0.12px;word-spacing:-0.57px;}
#tn_4905{left:81px;bottom:738px;letter-spacing:-0.17px;}
#to_4905{left:138px;bottom:738px;letter-spacing:-0.17px;}
#tp_4905{left:181px;bottom:738px;letter-spacing:-0.16px;}
#tq_4905{left:402px;bottom:738px;letter-spacing:-0.1px;}
#tr_4905{left:477px;bottom:738px;letter-spacing:-0.13px;}
#ts_4905{left:568px;bottom:738px;letter-spacing:-0.12px;}
#tt_4905{left:568px;bottom:716px;letter-spacing:-0.13px;}
#tu_4905{left:568px;bottom:700px;letter-spacing:-0.13px;}
#tv_4905{left:80px;bottom:675px;letter-spacing:-0.15px;}
#tw_4905{left:138px;bottom:675px;letter-spacing:-0.18px;}
#tx_4905{left:181px;bottom:675px;letter-spacing:-0.16px;}
#ty_4905{left:402px;bottom:675px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#tz_4905{left:477px;bottom:675px;letter-spacing:-0.13px;}
#t10_4905{left:568px;bottom:675px;letter-spacing:-0.12px;}
#t11_4905{left:568px;bottom:654px;letter-spacing:-0.13px;}
#t12_4905{left:568px;bottom:637px;letter-spacing:-0.13px;}
#t13_4905{left:81px;bottom:613px;letter-spacing:-0.17px;}
#t14_4905{left:138px;bottom:613px;letter-spacing:-0.17px;}
#t15_4905{left:181px;bottom:613px;letter-spacing:-0.16px;}
#t16_4905{left:402px;bottom:613px;letter-spacing:-0.1px;}
#t17_4905{left:477px;bottom:613px;letter-spacing:-0.13px;}
#t18_4905{left:568px;bottom:613px;letter-spacing:-0.12px;}
#t19_4905{left:568px;bottom:591px;letter-spacing:-0.13px;}
#t1a_4905{left:568px;bottom:574px;letter-spacing:-0.13px;}
#t1b_4905{left:81px;bottom:550px;letter-spacing:-0.17px;}
#t1c_4905{left:138px;bottom:550px;letter-spacing:-0.17px;}
#t1d_4905{left:181px;bottom:550px;letter-spacing:-0.15px;}
#t1e_4905{left:402px;bottom:550px;letter-spacing:-0.08px;}
#t1f_4905{left:402px;bottom:533px;letter-spacing:-0.11px;}
#t1g_4905{left:477px;bottom:550px;letter-spacing:-0.13px;}
#t1h_4905{left:568px;bottom:550px;letter-spacing:-0.13px;}
#t1i_4905{left:568px;bottom:529px;letter-spacing:-0.12px;}
#t1j_4905{left:81px;bottom:504px;letter-spacing:-0.17px;}
#t1k_4905{left:138px;bottom:504px;letter-spacing:-0.17px;}
#t1l_4905{left:181px;bottom:504px;letter-spacing:-0.15px;}
#t1m_4905{left:402px;bottom:504px;letter-spacing:-0.09px;}
#t1n_4905{left:402px;bottom:487px;letter-spacing:-0.11px;}
#t1o_4905{left:477px;bottom:504px;letter-spacing:-0.13px;}
#t1p_4905{left:568px;bottom:504px;letter-spacing:-0.13px;}
#t1q_4905{left:568px;bottom:483px;letter-spacing:-0.12px;}
#t1r_4905{left:81px;bottom:458px;letter-spacing:-0.17px;}
#t1s_4905{left:138px;bottom:458px;letter-spacing:-0.17px;}
#t1t_4905{left:181px;bottom:458px;letter-spacing:-0.15px;}
#t1u_4905{left:402px;bottom:458px;letter-spacing:-0.08px;}
#t1v_4905{left:402px;bottom:441px;letter-spacing:-0.11px;}
#t1w_4905{left:477px;bottom:458px;letter-spacing:-0.13px;}
#t1x_4905{left:568px;bottom:458px;letter-spacing:-0.13px;}
#t1y_4905{left:568px;bottom:437px;letter-spacing:-0.12px;}
#t1z_4905{left:81px;bottom:412px;letter-spacing:-0.17px;}
#t20_4905{left:138px;bottom:412px;letter-spacing:-0.17px;}
#t21_4905{left:181px;bottom:412px;letter-spacing:-0.15px;}
#t22_4905{left:402px;bottom:412px;letter-spacing:-0.09px;}
#t23_4905{left:402px;bottom:396px;letter-spacing:-0.11px;}
#t24_4905{left:477px;bottom:412px;letter-spacing:-0.13px;}
#t25_4905{left:568px;bottom:412px;letter-spacing:-0.13px;}
#t26_4905{left:568px;bottom:391px;letter-spacing:-0.12px;}
#t27_4905{left:81px;bottom:367px;letter-spacing:-0.17px;}
#t28_4905{left:138px;bottom:367px;letter-spacing:-0.17px;}
#t29_4905{left:181px;bottom:367px;letter-spacing:-0.15px;}
#t2a_4905{left:402px;bottom:367px;letter-spacing:-0.08px;}
#t2b_4905{left:402px;bottom:350px;letter-spacing:-0.11px;}
#t2c_4905{left:477px;bottom:367px;letter-spacing:-0.13px;}
#t2d_4905{left:568px;bottom:367px;letter-spacing:-0.13px;}
#t2e_4905{left:568px;bottom:345px;letter-spacing:-0.12px;}
#t2f_4905{left:81px;bottom:321px;letter-spacing:-0.17px;}
#t2g_4905{left:138px;bottom:321px;letter-spacing:-0.17px;}
#t2h_4905{left:181px;bottom:321px;letter-spacing:-0.15px;}
#t2i_4905{left:402px;bottom:321px;letter-spacing:-0.09px;}
#t2j_4905{left:402px;bottom:304px;letter-spacing:-0.11px;}
#t2k_4905{left:477px;bottom:321px;letter-spacing:-0.13px;}
#t2l_4905{left:568px;bottom:321px;letter-spacing:-0.13px;}
#t2m_4905{left:568px;bottom:299px;letter-spacing:-0.12px;}
#t2n_4905{left:81px;bottom:275px;letter-spacing:-0.17px;}
#t2o_4905{left:138px;bottom:275px;letter-spacing:-0.17px;}
#t2p_4905{left:181px;bottom:275px;letter-spacing:-0.15px;}
#t2q_4905{left:402px;bottom:275px;letter-spacing:-0.08px;}
#t2r_4905{left:402px;bottom:258px;letter-spacing:-0.11px;}
#t2s_4905{left:477px;bottom:275px;letter-spacing:-0.13px;}
#t2t_4905{left:568px;bottom:275px;letter-spacing:-0.13px;}
#t2u_4905{left:568px;bottom:254px;letter-spacing:-0.12px;}
#t2v_4905{left:81px;bottom:229px;letter-spacing:-0.17px;}
#t2w_4905{left:138px;bottom:229px;letter-spacing:-0.17px;}
#t2x_4905{left:181px;bottom:229px;letter-spacing:-0.15px;}
#t2y_4905{left:402px;bottom:229px;letter-spacing:-0.09px;}
#t2z_4905{left:402px;bottom:212px;letter-spacing:-0.11px;}
#t30_4905{left:477px;bottom:229px;letter-spacing:-0.13px;}
#t31_4905{left:568px;bottom:229px;letter-spacing:-0.13px;}
#t32_4905{left:568px;bottom:208px;letter-spacing:-0.12px;}
#t33_4905{left:81px;bottom:183px;letter-spacing:-0.17px;}
#t34_4905{left:138px;bottom:183px;letter-spacing:-0.17px;}
#t35_4905{left:181px;bottom:183px;letter-spacing:-0.15px;}
#t36_4905{left:402px;bottom:183px;letter-spacing:-0.08px;}
#t37_4905{left:402px;bottom:166px;letter-spacing:-0.11px;}
#t38_4905{left:477px;bottom:183px;letter-spacing:-0.13px;}
#t39_4905{left:568px;bottom:183px;letter-spacing:-0.13px;}
#t3a_4905{left:568px;bottom:162px;letter-spacing:-0.12px;}
#t3b_4905{left:81px;bottom:137px;letter-spacing:-0.17px;}
#t3c_4905{left:138px;bottom:137px;letter-spacing:-0.17px;}
#t3d_4905{left:181px;bottom:137px;letter-spacing:-0.15px;}
#t3e_4905{left:402px;bottom:137px;letter-spacing:-0.09px;}
#t3f_4905{left:402px;bottom:121px;letter-spacing:-0.11px;}
#t3g_4905{left:477px;bottom:137px;letter-spacing:-0.13px;}
#t3h_4905{left:568px;bottom:137px;letter-spacing:-0.13px;}
#t3i_4905{left:568px;bottom:116px;letter-spacing:-0.12px;}
#t3j_4905{left:210px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t3k_4905{left:296px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t3l_4905{left:659px;bottom:1086px;letter-spacing:0.11px;}
#t3m_4905{left:97px;bottom:1063px;letter-spacing:-0.11px;}
#t3n_4905{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t3o_4905{left:240px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t3p_4905{left:236px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3q_4905{left:415px;bottom:1063px;letter-spacing:-0.12px;}
#t3r_4905{left:416px;bottom:1046px;letter-spacing:-0.12px;}
#t3s_4905{left:414px;bottom:1030px;letter-spacing:-0.12px;}
#t3t_4905{left:492px;bottom:1063px;letter-spacing:-0.13px;}
#t3u_4905{left:491px;bottom:1046px;letter-spacing:-0.15px;}
#t3v_4905{left:535px;bottom:1053px;}
#t3w_4905{left:662px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t3x_4905{left:87px;bottom:1022px;letter-spacing:-0.14px;}
#t3y_4905{left:138px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4905{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4905{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4905{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4905{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4905{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_4905{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4905" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4905Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4905" style="-webkit-user-select: none;"><object width="935" height="1210" data="4905/4905.svg" type="image/svg+xml" id="pdf4905" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4905" class="t s1_4905">Vol. 4 </span><span id="t2_4905" class="t s1_4905">2-383 </span>
<span id="t3_4905" class="t s2_4905">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4905" class="t s3_4905">1DBH </span><span id="t5_4905" class="t s3_4905">475 </span><span id="t6_4905" class="t s3_4905">MSR_LASTBRANCH_0 </span><span id="t7_4905" class="t s3_4905">0, 1, 2 </span><span id="t8_4905" class="t s3_4905">Unique </span><span id="t9_4905" class="t s3_4905">Last Branch Record 0 (R/O) </span>
<span id="ta_4905" class="t s3_4905">One of four last branch record registers on the </span>
<span id="tb_4905" class="t s3_4905">last branch record stack. It contains pointers to </span>
<span id="tc_4905" class="t s3_4905">the source and destination instruction for one </span>
<span id="td_4905" class="t s3_4905">of the last four branches, exceptions, or </span>
<span id="te_4905" class="t s3_4905">interrupts that the processor took. </span>
<span id="tf_4905" class="t s3_4905">MSR_LASTBRANCH_0 through </span>
<span id="tg_4905" class="t s3_4905">MSR_LASTBRANCH_3 at 1DBH-1DEH are </span>
<span id="th_4905" class="t s3_4905">available only on family 0FH, models 0H-02H. </span>
<span id="ti_4905" class="t s3_4905">They have been replaced by the MSRs at 680H- </span>
<span id="tj_4905" class="t s3_4905">68FH and 6C0H-6CFH. </span>
<span id="tk_4905" class="t s3_4905">See Section 18.12, “Last Branch, Call Stack, </span>
<span id="tl_4905" class="t s3_4905">Interrupt, and Exception Recording for </span>
<span id="tm_4905" class="t s3_4905">Processors based on Skylake Microarchitecture.” </span>
<span id="tn_4905" class="t s3_4905">1DCH </span><span id="to_4905" class="t s3_4905">477 </span><span id="tp_4905" class="t s3_4905">MSR_LASTBRANCH_1 </span><span id="tq_4905" class="t s3_4905">0, 1, 2 </span><span id="tr_4905" class="t s3_4905">Unique </span><span id="ts_4905" class="t s3_4905">Last Branch Record 1 </span>
<span id="tt_4905" class="t s3_4905">See description of the MSR_LASTBRANCH_0 </span>
<span id="tu_4905" class="t s3_4905">MSR at 1DBH. </span>
<span id="tv_4905" class="t s3_4905">1DDH </span><span id="tw_4905" class="t s3_4905">477 </span><span id="tx_4905" class="t s3_4905">MSR_LASTBRANCH_2 </span><span id="ty_4905" class="t s3_4905">0, 1, 2 </span><span id="tz_4905" class="t s3_4905">Unique </span><span id="t10_4905" class="t s3_4905">Last Branch Record 2 </span>
<span id="t11_4905" class="t s3_4905">See description of the MSR_LASTBRANCH_0 </span>
<span id="t12_4905" class="t s3_4905">MSR at 1DBH. </span>
<span id="t13_4905" class="t s3_4905">1DEH </span><span id="t14_4905" class="t s3_4905">478 </span><span id="t15_4905" class="t s3_4905">MSR_LASTBRANCH_3 </span><span id="t16_4905" class="t s3_4905">0, 1, 2 </span><span id="t17_4905" class="t s3_4905">Unique </span><span id="t18_4905" class="t s3_4905">Last Branch Record 3 </span>
<span id="t19_4905" class="t s3_4905">See description of the MSR_LASTBRANCH_0 </span>
<span id="t1a_4905" class="t s3_4905">MSR at 1DBH. </span>
<span id="t1b_4905" class="t s3_4905">200H </span><span id="t1c_4905" class="t s3_4905">512 </span><span id="t1d_4905" class="t s3_4905">IA32_MTRR_PHYSBASE0 </span><span id="t1e_4905" class="t s3_4905">0, 1, 2, 3, </span>
<span id="t1f_4905" class="t s3_4905">4, 6 </span>
<span id="t1g_4905" class="t s3_4905">Shared </span><span id="t1h_4905" class="t s3_4905">Variable Range Base MTRR </span>
<span id="t1i_4905" class="t s3_4905">See Section 12.11.2.3, “Variable Range MTRRs.” </span>
<span id="t1j_4905" class="t s3_4905">201H </span><span id="t1k_4905" class="t s3_4905">513 </span><span id="t1l_4905" class="t s3_4905">IA32_MTRR_PHYSMASK0 </span><span id="t1m_4905" class="t s3_4905">0, 1, 2, 3, </span>
<span id="t1n_4905" class="t s3_4905">4, 6 </span>
<span id="t1o_4905" class="t s3_4905">Shared </span><span id="t1p_4905" class="t s3_4905">Variable Range Mask MTRR </span>
<span id="t1q_4905" class="t s3_4905">See Section 12.11.2.3, “Variable Range MTRRs.” </span>
<span id="t1r_4905" class="t s3_4905">202H </span><span id="t1s_4905" class="t s3_4905">514 </span><span id="t1t_4905" class="t s3_4905">IA32_MTRR_PHYSBASE1 </span><span id="t1u_4905" class="t s3_4905">0, 1, 2, 3, </span>
<span id="t1v_4905" class="t s3_4905">4, 6 </span>
<span id="t1w_4905" class="t s3_4905">Shared </span><span id="t1x_4905" class="t s3_4905">Variable Range Mask MTRR </span>
<span id="t1y_4905" class="t s3_4905">See Section 12.11.2.3, “Variable Range MTRRs.” </span>
<span id="t1z_4905" class="t s3_4905">203H </span><span id="t20_4905" class="t s3_4905">515 </span><span id="t21_4905" class="t s3_4905">IA32_MTRR_PHYSMASK1 </span><span id="t22_4905" class="t s3_4905">0, 1, 2, 3, </span>
<span id="t23_4905" class="t s3_4905">4, 6 </span>
<span id="t24_4905" class="t s3_4905">Shared </span><span id="t25_4905" class="t s3_4905">Variable Range Mask MTRR </span>
<span id="t26_4905" class="t s3_4905">See Section 12.11.2.3, “Variable Range MTRRs.” </span>
<span id="t27_4905" class="t s3_4905">204H </span><span id="t28_4905" class="t s3_4905">516 </span><span id="t29_4905" class="t s3_4905">IA32_MTRR_PHYSBASE2 </span><span id="t2a_4905" class="t s3_4905">0, 1, 2, 3, </span>
<span id="t2b_4905" class="t s3_4905">4, 6 </span>
<span id="t2c_4905" class="t s3_4905">Shared </span><span id="t2d_4905" class="t s3_4905">Variable Range Mask MTRR </span>
<span id="t2e_4905" class="t s3_4905">See Section 12.11.2.3, “Variable Range MTRRs.” </span>
<span id="t2f_4905" class="t s3_4905">205H </span><span id="t2g_4905" class="t s3_4905">517 </span><span id="t2h_4905" class="t s3_4905">IA32_MTRR_PHYSMASK2 </span><span id="t2i_4905" class="t s3_4905">0, 1, 2, 3, </span>
<span id="t2j_4905" class="t s3_4905">4, 6 </span>
<span id="t2k_4905" class="t s3_4905">Shared </span><span id="t2l_4905" class="t s3_4905">Variable Range Mask MTRR </span>
<span id="t2m_4905" class="t s3_4905">See Section 12.11.2.3, “Variable Range MTRRs”. </span>
<span id="t2n_4905" class="t s3_4905">206H </span><span id="t2o_4905" class="t s3_4905">518 </span><span id="t2p_4905" class="t s3_4905">IA32_MTRR_PHYSBASE3 </span><span id="t2q_4905" class="t s3_4905">0, 1, 2, 3, </span>
<span id="t2r_4905" class="t s3_4905">4, 6 </span>
<span id="t2s_4905" class="t s3_4905">Shared </span><span id="t2t_4905" class="t s3_4905">Variable Range Mask MTRR </span>
<span id="t2u_4905" class="t s3_4905">See Section 12.11.2.3, “Variable Range MTRRs.” </span>
<span id="t2v_4905" class="t s3_4905">207H </span><span id="t2w_4905" class="t s3_4905">519 </span><span id="t2x_4905" class="t s3_4905">IA32_MTRR_PHYSMASK3 </span><span id="t2y_4905" class="t s3_4905">0, 1, 2, 3, </span>
<span id="t2z_4905" class="t s3_4905">4, 6 </span>
<span id="t30_4905" class="t s3_4905">Shared </span><span id="t31_4905" class="t s3_4905">Variable Range Mask MTRR </span>
<span id="t32_4905" class="t s3_4905">See Section 12.11.2.3, “Variable Range MTRRs.” </span>
<span id="t33_4905" class="t s3_4905">208H </span><span id="t34_4905" class="t s3_4905">520 </span><span id="t35_4905" class="t s3_4905">IA32_MTRR_PHYSBASE4 </span><span id="t36_4905" class="t s3_4905">0, 1, 2, 3, </span>
<span id="t37_4905" class="t s3_4905">4, 6 </span>
<span id="t38_4905" class="t s3_4905">Shared </span><span id="t39_4905" class="t s3_4905">Variable Range Mask MTRR </span>
<span id="t3a_4905" class="t s3_4905">See Section 12.11.2.3, “Variable Range MTRRs.” </span>
<span id="t3b_4905" class="t s3_4905">209H </span><span id="t3c_4905" class="t s3_4905">521 </span><span id="t3d_4905" class="t s3_4905">IA32_MTRR_PHYSMASK4 </span><span id="t3e_4905" class="t s3_4905">0, 1, 2, 3, </span>
<span id="t3f_4905" class="t s3_4905">4, 6 </span>
<span id="t3g_4905" class="t s3_4905">Shared </span><span id="t3h_4905" class="t s3_4905">Variable Range Mask MTRR </span>
<span id="t3i_4905" class="t s3_4905">See Section 12.11.2.3, “Variable Range MTRRs.” </span>
<span id="t3j_4905" class="t s4_4905">Table 2-55. </span><span id="t3k_4905" class="t s4_4905">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t3l_4905" class="t s4_4905">(Contd.) </span>
<span id="t3m_4905" class="t s5_4905">Register </span>
<span id="t3n_4905" class="t s5_4905">Address </span>
<span id="t3o_4905" class="t s5_4905">Register Name </span>
<span id="t3p_4905" class="t s5_4905">Fields and Flags </span>
<span id="t3q_4905" class="t s5_4905">Model </span>
<span id="t3r_4905" class="t s5_4905">Avail- </span>
<span id="t3s_4905" class="t s5_4905">ability </span>
<span id="t3t_4905" class="t s5_4905">Shared/ </span>
<span id="t3u_4905" class="t s5_4905">Unique </span>
<span id="t3v_4905" class="t s6_4905">1 </span>
<span id="t3w_4905" class="t s5_4905">Bit Description </span>
<span id="t3x_4905" class="t s5_4905">Hex </span><span id="t3y_4905" class="t s5_4905">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
