Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Sep 21 01:21:52 2023
| Host         : Jasmeet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file neorv32_test_setup_bootloader_timing_summary_routed.rpt -pb neorv32_test_setup_bootloader_timing_summary_routed.pb -rpx neorv32_test_setup_bootloader_timing_summary_routed.rpx -warn_on_violation
| Design       : neorv32_test_setup_bootloader
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1365)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3514)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1365)
---------------------------
 There are 1365 register/latch pins with no clock driven by root clock pin: clk_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3514)
---------------------------------------------------
 There are 3514 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3523          inf        0.000                      0                 3523           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3523 Endpoints
Min Delay          3523 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine_reg[state][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart0_txd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.628ns  (logic 4.361ns (34.535%)  route 8.267ns (65.465%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE                         0.000     0.000 r  neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine_reg[state][0]/C
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine_reg[state][0]/Q
                         net (fo=11, routed)          1.032     1.488    neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine_reg[state_n_0_][0]
    SLICE_X2Y32          LUT4 (Prop_lut4_I3_O)        0.146     1.634 r  neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/uart0_txd_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           7.235     8.869    uart0_txd_o_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.759    12.628 r  uart0_txd_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.628    uart0_txd_o
    D4                                                                r  uart0_txd_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.702ns  (logic 1.656ns (14.151%)  route 10.046ns (85.849%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE                         0.000     0.000 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/Q
                         net (fo=3, routed)           0.838     1.294    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_3
    SLICE_X16Y33         LUT5 (Prop_lut5_I0_O)        0.152     1.446 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_5/O
                         net (fo=3, routed)           0.833     2.279    neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/a_rd_req_buf_reg_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.326     2.605 r  neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=68, routed)          2.417     5.022    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtime_hi_we_reg
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.146     5.168 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8/O
                         net (fo=5, routed)           1.713     6.881    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I4_O)        0.328     7.209 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6/O
                         net (fo=7, routed)           1.186     8.395    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.519 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2/O
                         net (fo=5, routed)           1.046     9.565    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.689 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_1/O
                         net (fo=32, routed)          2.013    11.702    neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/E[0]
    SLICE_X8Y27          FDCE                                         r  neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.702ns  (logic 1.656ns (14.151%)  route 10.046ns (85.849%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE                         0.000     0.000 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/Q
                         net (fo=3, routed)           0.838     1.294    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_3
    SLICE_X16Y33         LUT5 (Prop_lut5_I0_O)        0.152     1.446 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_5/O
                         net (fo=3, routed)           0.833     2.279    neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/a_rd_req_buf_reg_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.326     2.605 r  neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=68, routed)          2.417     5.022    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtime_hi_we_reg
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.146     5.168 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8/O
                         net (fo=5, routed)           1.713     6.881    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I4_O)        0.328     7.209 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6/O
                         net (fo=7, routed)           1.186     8.395    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.519 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2/O
                         net (fo=5, routed)           1.046     9.565    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.689 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_1/O
                         net (fo=32, routed)          2.013    11.702    neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/E[0]
    SLICE_X8Y27          FDCE                                         r  neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.702ns  (logic 1.656ns (14.151%)  route 10.046ns (85.849%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE                         0.000     0.000 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/Q
                         net (fo=3, routed)           0.838     1.294    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_3
    SLICE_X16Y33         LUT5 (Prop_lut5_I0_O)        0.152     1.446 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_5/O
                         net (fo=3, routed)           0.833     2.279    neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/a_rd_req_buf_reg_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.326     2.605 r  neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=68, routed)          2.417     5.022    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtime_hi_we_reg
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.146     5.168 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8/O
                         net (fo=5, routed)           1.713     6.881    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I4_O)        0.328     7.209 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6/O
                         net (fo=7, routed)           1.186     8.395    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.519 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2/O
                         net (fo=5, routed)           1.046     9.565    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.689 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_1/O
                         net (fo=32, routed)          2.013    11.702    neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/E[0]
    SLICE_X8Y27          FDCE                                         r  neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.702ns  (logic 1.656ns (14.151%)  route 10.046ns (85.849%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE                         0.000     0.000 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/Q
                         net (fo=3, routed)           0.838     1.294    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_3
    SLICE_X16Y33         LUT5 (Prop_lut5_I0_O)        0.152     1.446 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_5/O
                         net (fo=3, routed)           0.833     2.279    neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/a_rd_req_buf_reg_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.326     2.605 r  neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=68, routed)          2.417     5.022    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtime_hi_we_reg
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.146     5.168 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8/O
                         net (fo=5, routed)           1.713     6.881    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I4_O)        0.328     7.209 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6/O
                         net (fo=7, routed)           1.186     8.395    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.519 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2/O
                         net (fo=5, routed)           1.046     9.565    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.689 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_1/O
                         net (fo=32, routed)          2.013    11.702    neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/E[0]
    SLICE_X8Y27          FDCE                                         r  neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.410ns  (logic 1.684ns (14.759%)  route 9.726ns (85.241%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE                         0.000     0.000 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/Q
                         net (fo=3, routed)           0.838     1.294    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_3
    SLICE_X16Y33         LUT5 (Prop_lut5_I0_O)        0.152     1.446 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_5/O
                         net (fo=3, routed)           0.833     2.279    neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/a_rd_req_buf_reg_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.326     2.605 r  neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=68, routed)          2.417     5.022    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtime_hi_we_reg
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.146     5.168 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8/O
                         net (fo=5, routed)           1.713     6.881    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I4_O)        0.328     7.209 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6/O
                         net (fo=7, routed)           1.186     8.395    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.519 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2/O
                         net (fo=5, routed)           0.818     9.337    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2_n_0
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.152     9.489 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_lo[31]_i_1/O
                         net (fo=32, routed)          1.921    11.410    neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[0]_0[0]
    SLICE_X4Y29          FDCE                                         r  neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_lo_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.327ns  (logic 1.656ns (14.620%)  route 9.671ns (85.380%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE                         0.000     0.000 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/Q
                         net (fo=3, routed)           0.838     1.294    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_3
    SLICE_X16Y33         LUT5 (Prop_lut5_I0_O)        0.152     1.446 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_5/O
                         net (fo=3, routed)           0.833     2.279    neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/a_rd_req_buf_reg_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.326     2.605 r  neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=68, routed)          2.417     5.022    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtime_hi_we_reg
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.146     5.168 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8/O
                         net (fo=5, routed)           1.713     6.881    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I4_O)        0.328     7.209 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6/O
                         net (fo=7, routed)           1.186     8.395    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.519 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2/O
                         net (fo=5, routed)           1.046     9.565    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.689 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_1/O
                         net (fo=32, routed)          1.638    11.327    neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/E[0]
    SLICE_X4Y26          FDCE                                         r  neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.327ns  (logic 1.656ns (14.620%)  route 9.671ns (85.380%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE                         0.000     0.000 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/Q
                         net (fo=3, routed)           0.838     1.294    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_3
    SLICE_X16Y33         LUT5 (Prop_lut5_I0_O)        0.152     1.446 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_5/O
                         net (fo=3, routed)           0.833     2.279    neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/a_rd_req_buf_reg_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.326     2.605 r  neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=68, routed)          2.417     5.022    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtime_hi_we_reg
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.146     5.168 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8/O
                         net (fo=5, routed)           1.713     6.881    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I4_O)        0.328     7.209 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6/O
                         net (fo=7, routed)           1.186     8.395    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.519 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2/O
                         net (fo=5, routed)           1.046     9.565    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.689 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_1/O
                         net (fo=32, routed)          1.638    11.327    neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/E[0]
    SLICE_X4Y26          FDCE                                         r  neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.327ns  (logic 1.656ns (14.620%)  route 9.671ns (85.380%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE                         0.000     0.000 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/Q
                         net (fo=3, routed)           0.838     1.294    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_3
    SLICE_X16Y33         LUT5 (Prop_lut5_I0_O)        0.152     1.446 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_5/O
                         net (fo=3, routed)           0.833     2.279    neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/a_rd_req_buf_reg_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.326     2.605 r  neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=68, routed)          2.417     5.022    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtime_hi_we_reg
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.146     5.168 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8/O
                         net (fo=5, routed)           1.713     6.881    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I4_O)        0.328     7.209 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6/O
                         net (fo=7, routed)           1.186     8.395    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.519 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2/O
                         net (fo=5, routed)           1.046     9.565    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.689 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_1/O
                         net (fo=32, routed)          1.638    11.327    neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/E[0]
    SLICE_X4Y26          FDCE                                         r  neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.327ns  (logic 1.656ns (14.620%)  route 9.671ns (85.380%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE                         0.000     0.000 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/C
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_onehot_fetch_engine_reg[state][2]/Q
                         net (fo=3, routed)           0.838     1.294    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_3
    SLICE_X16Y33         LUT5 (Prop_lut5_I0_O)        0.152     1.446 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_memory.fifo[data][1][17]_i_5/O
                         net (fo=3, routed)           0.833     2.279    neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/a_rd_req_buf_reg_2
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.326     2.605 r  neorv32_top_inst/core_complex.neorv32_core_bus_switch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=68, routed)          2.417     5.022    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtime_hi_we_reg
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.146     5.168 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8/O
                         net (fo=5, routed)           1.713     6.881    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_8_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I4_O)        0.328     7.209 f  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6/O
                         net (fo=7, routed)           1.186     8.395    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/bus_rsp_o[data][7]_i_6_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.519 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2/O
                         net (fo=5, routed)           1.046     9.565    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_2_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.689 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_lsu_inst/mtimecmp_hi[31]_i_1/O
                         net (fo=32, routed)          1.638    11.327    neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/E[0]
    SLICE_X4Y26          FDCE                                         r  neorv32_top_inst/io_system.neorv32_mtime_inst_true.neorv32_mtime_inst/mtimecmp_hi_reg[15]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sreg][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/fifo_buffer.fifo_reg[buf][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sreg][4]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sreg][4]/Q
                         net (fo=2, routed)           0.066     0.207    neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/Q[3]
    SLICE_X2Y33          FDRE                                         r  neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/fifo_buffer.fifo_reg[buf][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/generators.clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/generators.clk_div_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE                         0.000     0.000 r  neorv32_top_inst/generators.clk_div_reg[0]/C
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  neorv32_top_inst/generators.clk_div_reg[0]/Q
                         net (fo=3, routed)           0.078     0.219    neorv32_top_inst/generators.clk_div_reg[0]
    SLICE_X1Y31          FDCE                                         r  neorv32_top_inst/generators.clk_div_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/generators.clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/generators.clk_div_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE                         0.000     0.000 r  neorv32_top_inst/generators.clk_div_reg[1]/C
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  neorv32_top_inst/generators.clk_div_reg[1]/Q
                         net (fo=3, routed)           0.078     0.219    neorv32_top_inst/generators.clk_div_reg[1]
    SLICE_X1Y31          FDCE                                         r  neorv32_top_inst/generators.clk_div_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/generators.clk_div_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/generators.clk_div_ff_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE                         0.000     0.000 r  neorv32_top_inst/generators.clk_div_reg[2]/C
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  neorv32_top_inst/generators.clk_div_reg[2]/Q
                         net (fo=3, routed)           0.078     0.219    neorv32_top_inst/generators.clk_div_reg[2]
    SLICE_X1Y31          FDCE                                         r  neorv32_top_inst/generators.clk_div_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/generators.clk_div_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/generators.clk_div_ff_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE                         0.000     0.000 r  neorv32_top_inst/generators.clk_div_reg[6]/C
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  neorv32_top_inst/generators.clk_div_reg[6]/Q
                         net (fo=3, routed)           0.078     0.219    neorv32_top_inst/generators.clk_div_reg[6]
    SLICE_X1Y32          FDCE                                         r  neorv32_top_inst/generators.clk_div_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDCE                         0.000     0.000 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][21]/C
    SLICE_X22Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][21]/Q
                         net (fo=3, routed)           0.063     0.204    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][31]_0[20]
    SLICE_X23Y43         LUT5 (Prop_lut5_I2_O)        0.045     0.249 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mepc][21]_i_1/O
                         net (fo=1, routed)           0.000     0.249    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/p_1_in__0[21]
    SLICE_X23Y43         FDCE                                         r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[sreg][24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[sreg][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE                         0.000     0.000 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[sreg][24]/C
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[sreg][24]/Q
                         net (fo=3, routed)           0.065     0.206    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter_reg[sreg][31][24]
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.045     0.251 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[sreg][23]_i_1/O
                         net (fo=1, routed)           0.000     0.251    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/D[23]
    SLICE_X8Y45          FDCE                                         r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[sreg][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sreg][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/fifo_buffer.fifo_reg[buf][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.668%)  route 0.125ns (49.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sreg][7]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sreg][7]/Q
                         net (fo=2, routed)           0.125     0.253    neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/Q[6]
    SLICE_X2Y33          FDRE                                         r  neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/fifo_buffer.fifo_reg[buf][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.186ns (73.059%)  route 0.069ns (26.941%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDCE                         0.000     0.000 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][18]/C
    SLICE_X21Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][18]/Q
                         net (fo=2, routed)           0.069     0.210    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/in36[18]
    SLICE_X20Y44         LUT5 (Prop_lut5_I1_O)        0.045     0.255 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc][18]_i_1/O
                         net (fo=1, routed)           0.000     0.255    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc][18]_i_1_n_0
    SLICE_X20Y44         FDCE                                         r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDCE                         0.000     0.000 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][16]/C
    SLICE_X21Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][16]/Q
                         net (fo=2, routed)           0.070     0.211    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/in36[16]
    SLICE_X20Y42         LUT5 (Prop_lut5_I1_O)        0.045     0.256 r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc][16]_i_1/O
                         net (fo=1, routed)           0.000     0.256    neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc][16]_i_1_n_0
    SLICE_X20Y42         FDCE                                         r  neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][16]/D
  -------------------------------------------------------------------    -------------------





