

================================================================
== Vivado HLS Report for 'pixel_pack'
================================================================
* Date:           Mon Mar  1 13:00:54 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pixel_pack
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 7.00 ns | 2.747 ns |   0.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         7|          4|          4|     ?|    yes   |
        |- Loop 2  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        |- Loop 3  |        ?|        ?|         5|          4|          4|     ?|    yes   |
        |- Loop 4  |        ?|        ?|         3|          2|          2|     ?|    yes   |
        |- Loop 5  |        ?|        ?|         3|          2|          2|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    164|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      82|    120|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    788|    -|
|Register         |        -|      -|     883|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     965|   1072|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+----+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-----------------------------+---------------------------+---------+-------+----+-----+-----+
    |pixel_pack_AXILiteS_s_axi_U  |pixel_pack_AXILiteS_s_axi  |        0|      0|  82|  120|    0|
    +-----------------------------+---------------------------+---------+-------+----+-----+-----+
    |Total                        |                           |        0|      0|  82|  120|    0|
    +-----------------------------+---------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |out_c1_V_fu_656_p2                 |     +    |      0|  0|  15|           9|           9|
    |out_c2_V_fu_669_p2                 |     +    |      0|  0|  15|           9|           9|
    |ap_block_pp0_stage1_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage2_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage3_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage3_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage1_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage3_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage3_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp2_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp2_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp2_stage2_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_pp2_stage3_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_pp4_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp4_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp4_stage2_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_pp4_stage3_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_io                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1440                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1444                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1449                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1453                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1457                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1462                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_558                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_767                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_778                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_792                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_815                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_822                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_835                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_848                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op108_read_state10    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op121_read_state11    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op133_read_state12    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op145_read_state13    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op157_write_state13   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op182_read_state19    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op197_read_state20    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op210_read_state21    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op223_read_state22    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op239_write_state22   |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage2_11001          |    or    |      0|  0|   2|           1|           1|
    |or_ln109_fu_722_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln126_fu_642_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln89_1_fu_787_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln89_2_fu_813_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln89_fu_761_p2                  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 164|          85|          90|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  97|         20|    1|         20|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_delayed_last_0_phi_fu_403_p4  |   9|          2|    1|          2|
    |ap_phi_mux_delayed_last_1_phi_fu_203_p4  |   9|          2|    1|          2|
    |ap_phi_mux_delayed_last_2_phi_fu_191_p4  |   9|          2|    1|          2|
    |ap_phi_mux_delayed_last_phi_fu_391_p4    |   9|          2|    1|          2|
    |ap_phi_mux_last_6_3_phi_fu_342_p4        |  15|          3|    1|          3|
    |ap_phi_mux_p_0147_0817_phi_fu_355_p4     |   9|          2|    4|          8|
    |ap_phi_mux_p_0147_2_3_phi_fu_545_p4      |  15|          3|    4|         12|
    |ap_phi_mux_p_0151_0816_phi_fu_367_p4     |   9|          2|    4|          8|
    |ap_phi_mux_p_0151_2_3_phi_fu_557_p4      |  15|          3|    4|         12|
    |ap_phi_mux_p_0279_0819_phi_fu_179_p4     |   9|          2|   32|         64|
    |ap_phi_mux_p_0279_2_3_phi_fu_315_p4      |  15|          3|   32|         96|
    |ap_phi_mux_p_0563_0815_phi_fu_379_p4     |   9|          2|   96|        192|
    |ap_phi_mux_p_0563_2_3_phi_fu_569_p4      |  15|          3|   96|        288|
    |ap_phi_mux_user_1_3_phi_fu_328_p4        |  15|          3|    1|          3|
    |ap_phi_reg_pp2_iter0_p_0279_2_0_reg_223  |   9|          2|   32|         64|
    |ap_phi_reg_pp2_iter0_p_0279_2_1_reg_257  |   9|          2|   32|         64|
    |ap_phi_reg_pp2_iter0_p_0279_2_2_reg_290  |   9|          2|   32|         64|
    |ap_phi_reg_pp2_iter0_user_1_0_reg_234    |   9|          2|    1|          2|
    |ap_phi_reg_pp2_iter0_user_1_1_reg_268    |   9|          2|    1|          2|
    |ap_phi_reg_pp2_iter0_user_1_2_reg_300    |   9|          2|    1|          2|
    |ap_phi_reg_pp4_iter0_p_0147_2_0_reg_423  |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_0147_2_1_reg_467  |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_0147_2_2_reg_511  |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_0151_2_0_reg_434  |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_0151_2_1_reg_478  |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_0151_2_2_reg_521  |   9|          2|    4|          8|
    |ap_phi_reg_pp4_iter0_p_0563_2_0_reg_445  |   9|          2|   96|        192|
    |ap_phi_reg_pp4_iter0_p_0563_2_1_reg_489  |   9|          2|   96|        192|
    |ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531  |   9|          2|   96|        192|
    |delayed_last_0_reg_399                   |   9|          2|    1|          2|
    |delayed_last_1_reg_199                   |   9|          2|    1|          2|
    |delayed_last_2_reg_187                   |   9|          2|    1|          2|
    |delayed_last_reg_387                     |   9|          2|    1|          2|
    |last_2_0_reg_412                         |  15|          3|    1|          3|
    |last_2_1_reg_456                         |  15|          3|    1|          3|
    |last_2_2_reg_500                         |  15|          3|    1|          3|
    |last_2_3_reg_577                         |  15|          3|    1|          3|
    |last_6_0_reg_212                         |  15|          3|    1|          3|
    |last_6_1_reg_246                         |  15|          3|    1|          3|
    |last_6_2_reg_279                         |  15|          3|    1|          3|
    |last_6_3_reg_337                         |  15|          3|    1|          3|
    |p_0147_2_3_reg_541                       |  15|          3|    4|         12|
    |p_0151_2_3_reg_553                       |  15|          3|    4|         12|
    |p_0279_2_3_reg_310                       |  15|          3|   32|         96|
    |p_0563_2_3_reg_565                       |  15|          3|   96|        288|
    |stream_in_24_TDATA_blk_n                 |   9|          2|    1|          2|
    |stream_out_32_TDATA_blk_n                |   9|          2|    1|          2|
    |stream_out_32_TDATA_int                  |  41|          8|   32|        256|
    |stream_out_32_TLAST_int                  |  33|          6|    1|          6|
    |stream_out_32_TUSER_int                  |  41|          8|    1|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 788|        164|  879|       2260|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |alpha_V_0_data_reg                       |   8|   0|    8|          0|
    |alpha_V_0_vld_reg                        |   0|   0|    1|          1|
    |alpha_V_read_reg_1051                    |   8|   0|    8|          0|
    |ap_CS_fsm                                |  19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                  |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter0_p_0279_2_0_reg_223  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter0_p_0279_2_1_reg_257  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter0_p_0279_2_2_reg_290  |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter0_user_1_0_reg_234    |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter0_user_1_1_reg_268    |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter0_user_1_2_reg_300    |   1|   0|    1|          0|
    |ap_phi_reg_pp4_iter0_p_0147_2_0_reg_423  |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_0147_2_1_reg_467  |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_0147_2_2_reg_511  |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_0151_2_0_reg_434  |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_0151_2_1_reg_478  |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_0151_2_2_reg_521  |   4|   0|    4|          0|
    |ap_phi_reg_pp4_iter0_p_0563_2_0_reg_445  |  96|   0|   96|          0|
    |ap_phi_reg_pp4_iter0_p_0563_2_1_reg_489  |  96|   0|   96|          0|
    |ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531  |  96|   0|   96|          0|
    |delayed_last_0_reg_399                   |   1|   0|    1|          0|
    |delayed_last_1_reg_199                   |   1|   0|    1|          0|
    |delayed_last_2_reg_187                   |   1|   0|    1|          0|
    |delayed_last_reg_387                     |   1|   0|    1|          0|
    |delayed_last_reg_387_pp4_iter1_reg       |   1|   0|    1|          0|
    |empty_25_reg_1095_1                      |   1|   0|    1|          0|
    |empty_28_reg_1060_1                      |   1|   0|    1|          0|
    |last_2_0_reg_412                         |   1|   0|    1|          0|
    |last_2_1_reg_456                         |   1|   0|    1|          0|
    |last_2_2_reg_500                         |   1|   0|    1|          0|
    |last_2_3_reg_577                         |   1|   0|    1|          0|
    |last_6_0_reg_212                         |   1|   0|    1|          0|
    |last_6_1_reg_246                         |   1|   0|    1|          0|
    |last_6_2_reg_279                         |   1|   0|    1|          0|
    |last_6_3_reg_337                         |   1|   0|    1|          0|
    |mode_0_data_reg                          |  32|   0|   32|          0|
    |mode_0_vld_reg                           |   0|   0|    1|          1|
    |p_0147_0817_reg_351                      |   4|   0|    4|          0|
    |p_0147_2_3_reg_541                       |   4|   0|    4|          0|
    |p_0151_0816_reg_363                      |   4|   0|    4|          0|
    |p_0151_2_3_reg_553                       |   4|   0|    4|          0|
    |p_0279_0819_reg_175                      |  32|   0|   32|          0|
    |p_0279_2_3_reg_310                       |  32|   0|   32|          0|
    |p_0563_0815_reg_375                      |  96|   0|   96|          0|
    |p_0563_2_3_reg_565                       |  96|   0|   96|          0|
    |p_Result_10_reg_1230                     |   1|   0|    1|          0|
    |p_Result_1_1_reg_1235                    |   1|   0|    1|          0|
    |p_Result_1_2_reg_1250                    |   1|   0|    1|          0|
    |p_Result_29_1_reg_1225                   |  32|   0|   32|          0|
    |p_Result_29_2_reg_1240                   |  32|   0|   32|          0|
    |p_Result_2_reg_1245                      |   1|   0|    1|          0|
    |p_Result_3_reg_1070                      |   8|   0|    8|          0|
    |p_Result_s_30_reg_1065                   |   8|   0|    8|          0|
    |trunc_ln215_reg_1100                     |  16|   0|   16|          0|
    |trunc_ln647_reg_1075                     |   8|   0|    8|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 883|   0|  885|          2|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+------------------------+-----+-----+--------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |      pixel_pack      | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |      pixel_pack      | return value |
|control                 |  in |    1| ap_ctrl_none |      pixel_pack      | return value |
|ap_rst_n_control        |  in |    1| ap_ctrl_none |      pixel_pack      | return value |
|stream_in_24_TDATA      |  in |   24|     axis     |  stream_in_24_data_V |    pointer   |
|stream_in_24_TVALID     |  in |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TREADY     | out |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TLAST      |  in |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TUSER      |  in |    1|     axis     |  stream_in_24_user_V |    pointer   |
|stream_out_32_TDATA     | out |   32|     axis     | stream_out_32_data_V |    pointer   |
|stream_out_32_TVALID    | out |    1|     axis     | stream_out_32_last_V |    pointer   |
|stream_out_32_TREADY    |  in |    1|     axis     | stream_out_32_last_V |    pointer   |
|stream_out_32_TLAST     | out |    1|     axis     | stream_out_32_last_V |    pointer   |
|stream_out_32_TUSER     | out |    1|     axis     | stream_out_32_user_V |    pointer   |
+------------------------+-----+-----+--------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 4, depth = 5
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 5
  Pipeline-0 : II = 2, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 7 8 9 }
  Pipeline-2 : II = 4, D = 5, States = { 10 11 12 13 14 }
  Pipeline-3 : II = 1, D = 2, States = { 16 17 }
  Pipeline-4 : II = 4, D = 7, States = { 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 7 10 16 19 
3 --> 4 
4 --> 5 
5 --> 6 3 
6 --> 
7 --> 8 
8 --> 9 
9 --> 6 7 
10 --> 15 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 10 
15 --> 6 
16 --> 17 
17 --> 18 16 
18 --> 6 
19 --> 26 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 19 
26 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 27 [2/2] (1.00ns)   --->   "%alpha_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %alpha_V)"   --->   Operation 27 'read' 'alpha_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [2/2] (1.00ns)   --->   "%mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)"   --->   Operation 28 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 2.30>
ST_2 : Operation 29 [1/2] (1.00ns)   --->   "%alpha_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %alpha_V)"   --->   Operation 29 'read' 'alpha_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 30 [1/2] (1.00ns)   --->   "%mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)"   --->   Operation 30 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %stream_in_24_data_V), !map !81"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_24_user_V), !map !87"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_24_last_V), !map !91"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_out_32_data_V), !map !95"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_32_user_V), !map !99"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_32_last_V), !map !103"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mode), !map !107"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %alpha_V), !map !113"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @pixel_pack_str) nounwind"   --->   Operation 39 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:30]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:32]   --->   Operation 41 'specclockdomain' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %mode, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:33]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %alpha_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:34]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:35]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:36]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.30ns)   --->   "switch i32 %mode_read, label %.loopexit [
    i32 0, label %.preheader843.preheader
    i32 1, label %hls_label_1.preheader
    i32 2, label %.preheader837.preheader
    i32 3, label %hls_label_3.preheader
    i32 4, label %hls_label_4.preheader
  ]" [pixel_pack/pixel_pack.cpp:40]   --->   Operation 46 'switch' <Predicate = true> <Delay = 1.30>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %hls_label_4" [pixel_pack/pixel_pack.cpp:121]   --->   Operation 47 'br' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %hls_label_3" [pixel_pack/pixel_pack.cpp:104]   --->   Operation 48 'br' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.76ns)   --->   "br label %.preheader837" [pixel_pack/pixel_pack.cpp:82]   --->   Operation 49 'br' <Predicate = (mode_read == 2)> <Delay = 1.76>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %hls_label_1" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 50 'br' <Predicate = (mode_read == 1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader843" [pixel_pack/pixel_pack.cpp:42]   --->   Operation 51 'br' <Predicate = (mode_read == 0)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_28 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 52 'read' 'empty_28' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_11 = extractvalue { i24, i1, i1 } %empty_28, 0" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 53 'extractvalue' 'stream_in_24_data_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_s_30 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_V_11, i32 8, i32 15)" [pixel_pack/pixel_pack.cpp:132]   --->   Operation 54 'partselect' 'p_Result_s_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_V_11, i32 16, i32 23)" [pixel_pack/pixel_pack.cpp:134]   --->   Operation 55 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i24 %stream_in_24_data_V_11 to i8" [pixel_pack/pixel_pack.cpp:136]   --->   Operation 56 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln126)   --->   "%stream_in_24_user_V_11 = extractvalue { i24, i1, i1 } %empty_28, 1" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 57 'extractvalue' 'stream_in_24_user_V_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_29 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 58 'read' 'empty_29' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_12 = extractvalue { i24, i1, i1 } %empty_29, 0" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 59 'extractvalue' 'stream_in_24_data_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln126)   --->   "%stream_in_24_user_V_12 = extractvalue { i24, i1, i1 } %empty_29, 1" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 60 'extractvalue' 'stream_in_24_user_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_10 = extractvalue { i24, i1, i1 } %empty_29, 2" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 61 'extractvalue' 'stream_in_24_last_V_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln126 = or i1 %stream_in_24_user_V_11, %stream_in_24_user_V_12" [pixel_pack/pixel_pack.cpp:126]   --->   Operation 62 'or' 'or_ln126' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i8 %p_Result_s_30 to i9" [pixel_pack/pixel_pack.cpp:132]   --->   Operation 63 'zext' 'zext_ln364' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_V_12, i32 8, i32 15)" [pixel_pack/pixel_pack.cpp:132]   --->   Operation 64 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln364_1 = zext i8 %p_Result_1 to i9" [pixel_pack/pixel_pack.cpp:132]   --->   Operation 65 'zext' 'zext_ln364_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.91ns)   --->   "%out_c1_V = add i9 %zext_ln364, %zext_ln364_1" [pixel_pack/pixel_pack.cpp:132]   --->   Operation 66 'add' 'out_c1_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln364_2 = zext i8 %p_Result_3 to i9" [pixel_pack/pixel_pack.cpp:134]   --->   Operation 67 'zext' 'zext_ln364_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_V_12, i32 16, i32 23)" [pixel_pack/pixel_pack.cpp:134]   --->   Operation 68 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln364_3 = zext i8 %p_Result_4 to i9" [pixel_pack/pixel_pack.cpp:134]   --->   Operation 69 'zext' 'zext_ln364_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.91ns)   --->   "%out_c2_V = add i9 %zext_ln364_2, %zext_ln364_3" [pixel_pack/pixel_pack.cpp:134]   --->   Operation 70 'add' 'out_c2_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %out_c1_V, i32 1, i32 8)" [pixel_pack/pixel_pack.cpp:137]   --->   Operation 71 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i24 %stream_in_24_data_V_12 to i8" [pixel_pack/pixel_pack.cpp:138]   --->   Operation 72 'trunc' 'trunc_ln647_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %out_c2_V, i32 1, i32 8)" [pixel_pack/pixel_pack.cpp:139]   --->   Operation 73 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_14 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Result_8, i8 %trunc_ln647_1, i8 %p_Result_6, i8 %trunc_ln647)" [pixel_pack/pixel_pack.cpp:139]   --->   Operation 74 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_14, i1 %or_ln126, i1 %stream_in_24_last_V_10)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 75 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %stream_in_24_last_V_10, label %.loopexit.loopexit, label %hls_label_4" [pixel_pack/pixel_pack.cpp:121]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [pixel_pack/pixel_pack.cpp:121]   --->   Operation 77 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:122]   --->   Operation 78 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_14, i1 %or_ln126, i1 %stream_in_24_last_V_10)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 79 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_4)" [pixel_pack/pixel_pack.cpp:144]   --->   Operation 80 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 81 'br' <Predicate = (mode_read == 4)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 82 'br' <Predicate = (mode_read == 3)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "ret void" [pixel_pack/pixel_pack.cpp:147]   --->   Operation 83 'ret' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%empty_25 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 84 'read' 'empty_25' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_9 = extractvalue { i24, i1, i1 } %empty_25, 0" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 85 'extractvalue' 'stream_in_24_data_V_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i24 %stream_in_24_data_V_9 to i16" [pixel_pack/pixel_pack.cpp:111]   --->   Operation 86 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.97>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln109)   --->   "%stream_in_24_user_V_9 = extractvalue { i24, i1, i1 } %empty_25, 1" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 87 'extractvalue' 'stream_in_24_user_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%empty_26 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 88 'read' 'empty_26' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_10 = extractvalue { i24, i1, i1 } %empty_26, 0" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 89 'extractvalue' 'stream_in_24_data_V_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln109)   --->   "%stream_in_24_user_V_10 = extractvalue { i24, i1, i1 } %empty_26, 1" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 90 'extractvalue' 'stream_in_24_user_V_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_9 = extractvalue { i24, i1, i1 } %empty_26, 2" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 91 'extractvalue' 'stream_in_24_last_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln109 = or i1 %stream_in_24_user_V_9, %stream_in_24_user_V_10" [pixel_pack/pixel_pack.cpp:109]   --->   Operation 92 'or' 'or_ln109' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln215_1 = trunc i24 %stream_in_24_data_V_10 to i16" [pixel_pack/pixel_pack.cpp:111]   --->   Operation 93 'trunc' 'trunc_ln215_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_35_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %trunc_ln215_1, i16 %trunc_ln215)" [pixel_pack/pixel_pack.cpp:111]   --->   Operation 94 'bitconcatenate' 'p_Result_35_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_35_1, i1 %or_ln109, i1 %stream_in_24_last_V_9)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 95 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %stream_in_24_last_V_9, label %.loopexit.loopexit69, label %hls_label_3" [pixel_pack/pixel_pack.cpp:104]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [pixel_pack/pixel_pack.cpp:104]   --->   Operation 97 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:105]   --->   Operation 98 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_35_1, i1 %or_ln109, i1 %stream_in_24_last_V_9)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 99 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_3)" [pixel_pack/pixel_pack.cpp:118]   --->   Operation 100 'specregionend' 'empty_27' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 1.95>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%p_0279_0819 = phi i32 [ %p_0279_2_3, %hls_label_2_end ], [ undef, %.preheader837.preheader ]" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 101 'phi' 'p_0279_0819' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%delayed_last_2 = phi i1 [ %last_6_3, %hls_label_2_end ], [ false, %.preheader837.preheader ]" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 102 'phi' 'delayed_last_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%delayed_last_1 = phi i1 [ %delayed_last_2, %hls_label_2_end ], [ false, %.preheader837.preheader ]"   --->   Operation 103 'phi' 'delayed_last_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %delayed_last_1, label %.loopexit.loopexit70, label %hls_label_2_begin" [pixel_pack/pixel_pack.cpp:82]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [pixel_pack/pixel_pack.cpp:82]   --->   Operation 105 'specregionbegin' 'tmp_2' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:83]   --->   Operation 106 'specpipeline' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (1.76ns)   --->   "br i1 %delayed_last_2, label %._crit_edge857.0, label %5" [pixel_pack/pixel_pack.cpp:88]   --->   Operation 107 'br' <Predicate = (!delayed_last_1)> <Delay = 1.76>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%empty_20 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 108 'read' 'empty_20' <Predicate = (!delayed_last_1 & !delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_5 = extractvalue { i24, i1, i1 } %empty_20, 0" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 109 'extractvalue' 'stream_in_24_data_V_5' <Predicate = (!delayed_last_1 & !delayed_last_2)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_5 = extractvalue { i24, i1, i1 } %empty_20, 1" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 110 'extractvalue' 'stream_in_24_user_V_5' <Predicate = (!delayed_last_1 & !delayed_last_2)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_5 = extractvalue { i24, i1, i1 } %empty_20, 2" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 111 'extractvalue' 'stream_in_24_last_V_5' <Predicate = (!delayed_last_1 & !delayed_last_2)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln647_2 = trunc i24 %stream_in_24_data_V_5 to i8" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 112 'trunc' 'trunc_ln647_2' <Predicate = (!delayed_last_1 & !delayed_last_2)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_12 = call i32 @llvm.part.set.i32.i8(i32 %p_0279_0819, i8 %trunc_ln647_2, i32 0, i32 7)" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 113 'partset' 'p_Result_12' <Predicate = (!delayed_last_1 & !delayed_last_2)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (1.76ns)   --->   "br label %._crit_edge857.0" [pixel_pack/pixel_pack.cpp:93]   --->   Operation 114 'br' <Predicate = (!delayed_last_1 & !delayed_last_2)> <Delay = 1.76>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%last_6_0 = phi i1 [ %stream_in_24_last_V_5, %5 ], [ %delayed_last_2, %hls_label_2_begin ]"   --->   Operation 115 'phi' 'last_6_0' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_2)" [pixel_pack/pixel_pack.cpp:101]   --->   Operation 116 'specregionend' 'empty_24' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader837" [pixel_pack/pixel_pack.cpp:101]   --->   Operation 117 'br' <Predicate = (!delayed_last_1)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 1.76>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%p_0279_2_0 = phi i32 [ %p_Result_12, %5 ], [ %p_0279_0819, %hls_label_2_begin ]" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 118 'phi' 'p_0279_2_0' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%user_1_0 = phi i1 [ %stream_in_24_user_V_5, %5 ], [ false, %hls_label_2_begin ]" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 119 'phi' 'user_1_0' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (1.76ns)   --->   "br i1 %last_6_0, label %._crit_edge857.1, label %6" [pixel_pack/pixel_pack.cpp:88]   --->   Operation 120 'br' <Predicate = (!delayed_last_1)> <Delay = 1.76>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%empty_21 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 121 'read' 'empty_21' <Predicate = (!delayed_last_1 & !last_6_0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_6 = extractvalue { i24, i1, i1 } %empty_21, 0" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 122 'extractvalue' 'stream_in_24_data_V_6' <Predicate = (!delayed_last_1 & !last_6_0)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln89)   --->   "%stream_in_24_user_V_6 = extractvalue { i24, i1, i1 } %empty_21, 1" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 123 'extractvalue' 'stream_in_24_user_V_6' <Predicate = (!delayed_last_1 & !last_6_0)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_6 = extractvalue { i24, i1, i1 } %empty_21, 2" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 124 'extractvalue' 'stream_in_24_last_V_6' <Predicate = (!delayed_last_1 & !last_6_0)> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89 = or i1 %stream_in_24_user_V_6, %user_1_0" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 125 'or' 'or_ln89' <Predicate = (!delayed_last_1 & !last_6_0)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln647_3 = trunc i24 %stream_in_24_data_V_6 to i8" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 126 'trunc' 'trunc_ln647_3' <Predicate = (!delayed_last_1 & !last_6_0)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_33_1 = call i32 @llvm.part.set.i32.i8(i32 %p_0279_2_0, i8 %trunc_ln647_3, i32 8, i32 15)" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 127 'partset' 'p_Result_33_1' <Predicate = (!delayed_last_1 & !last_6_0)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (1.76ns)   --->   "br label %._crit_edge857.1" [pixel_pack/pixel_pack.cpp:93]   --->   Operation 128 'br' <Predicate = (!delayed_last_1 & !last_6_0)> <Delay = 1.76>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%last_6_1 = phi i1 [ %stream_in_24_last_V_6, %6 ], [ %last_6_0, %._crit_edge857.0 ]" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 129 'phi' 'last_6_1' <Predicate = (!delayed_last_1)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.76>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%p_0279_2_1 = phi i32 [ %p_Result_33_1, %6 ], [ %p_0279_2_0, %._crit_edge857.0 ]" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 130 'phi' 'p_0279_2_1' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%user_1_1 = phi i1 [ %or_ln89, %6 ], [ %user_1_0, %._crit_edge857.0 ]" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 131 'phi' 'user_1_1' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (1.76ns)   --->   "br i1 %last_6_1, label %._crit_edge857.2, label %7" [pixel_pack/pixel_pack.cpp:88]   --->   Operation 132 'br' <Predicate = (!delayed_last_1)> <Delay = 1.76>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%empty_22 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 133 'read' 'empty_22' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_7 = extractvalue { i24, i1, i1 } %empty_22, 0" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 134 'extractvalue' 'stream_in_24_data_V_7' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_1)   --->   "%stream_in_24_user_V_7 = extractvalue { i24, i1, i1 } %empty_22, 1" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 135 'extractvalue' 'stream_in_24_user_V_7' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_7 = extractvalue { i24, i1, i1 } %empty_22, 2" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 136 'extractvalue' 'stream_in_24_last_V_7' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_1 = or i1 %stream_in_24_user_V_7, %user_1_1" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 137 'or' 'or_ln89_1' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln647_4 = trunc i24 %stream_in_24_data_V_7 to i8" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 138 'trunc' 'trunc_ln647_4' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_33_2 = call i32 @llvm.part.set.i32.i8(i32 %p_0279_2_1, i8 %trunc_ln647_4, i32 16, i32 23)" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 139 'partset' 'p_Result_33_2' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (1.76ns)   --->   "br label %._crit_edge857.2" [pixel_pack/pixel_pack.cpp:93]   --->   Operation 140 'br' <Predicate = (!delayed_last_1 & !last_6_1)> <Delay = 1.76>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%last_6_2 = phi i1 [ %stream_in_24_last_V_7, %7 ], [ %last_6_1, %._crit_edge857.1 ]" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 141 'phi' 'last_6_2' <Predicate = (!delayed_last_1)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 2.74>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%p_0279_2_2 = phi i32 [ %p_Result_33_2, %7 ], [ %p_0279_2_1, %._crit_edge857.1 ]" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 142 'phi' 'p_0279_2_2' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%user_1_2 = phi i1 [ %or_ln89_1, %7 ], [ %user_1_1, %._crit_edge857.1 ]" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 143 'phi' 'user_1_2' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (1.76ns)   --->   "br i1 %last_6_2, label %._crit_edge857.3, label %8" [pixel_pack/pixel_pack.cpp:88]   --->   Operation 144 'br' <Predicate = (!delayed_last_1)> <Delay = 1.76>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%empty_23 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 145 'read' 'empty_23' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_8 = extractvalue { i24, i1, i1 } %empty_23, 0" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 146 'extractvalue' 'stream_in_24_data_V_8' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln89_2)   --->   "%stream_in_24_user_V_8 = extractvalue { i24, i1, i1 } %empty_23, 1" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 147 'extractvalue' 'stream_in_24_user_V_8' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_8 = extractvalue { i24, i1, i1 } %empty_23, 2" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 148 'extractvalue' 'stream_in_24_last_V_8' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln89_2 = or i1 %stream_in_24_user_V_8, %user_1_2" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 149 'or' 'or_ln89_2' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln647_5 = trunc i24 %stream_in_24_data_V_8 to i8" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 150 'trunc' 'trunc_ln647_5' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_33_3 = call i32 @llvm.part.set.i32.i8(i32 %p_0279_2_2, i8 %trunc_ln647_5, i32 24, i32 31)" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 151 'partset' 'p_Result_33_3' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (1.76ns)   --->   "br label %._crit_edge857.3" [pixel_pack/pixel_pack.cpp:93]   --->   Operation 152 'br' <Predicate = (!delayed_last_1 & !last_6_2)> <Delay = 1.76>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%p_0279_2_3 = phi i32 [ %p_Result_33_3, %8 ], [ %p_0279_2_2, %._crit_edge857.2 ]" [pixel_pack/pixel_pack.cpp:91]   --->   Operation 153 'phi' 'p_0279_2_3' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%user_1_3 = phi i1 [ %or_ln89_2, %8 ], [ %user_1_2, %._crit_edge857.2 ]" [pixel_pack/pixel_pack.cpp:89]   --->   Operation 154 'phi' 'user_1_3' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%last_6_3 = phi i1 [ %stream_in_24_last_V_8, %8 ], [ %last_6_2, %._crit_edge857.2 ]" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 155 'phi' 'last_6_3' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %delayed_last_2, label %hls_label_2_end, label %9" [pixel_pack/pixel_pack.cpp:95]   --->   Operation 156 'br' <Predicate = (!delayed_last_1)> <Delay = 0.00>
ST_13 : Operation 157 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_0279_2_3, i1 %user_1_3, i1 %last_6_3)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 157 'write' <Predicate = (!delayed_last_1 & !delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 6> <Delay = 0.00>
ST_14 : Operation 158 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_0279_2_3, i1 %user_1_3, i1 %last_6_3)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 158 'write' <Predicate = (!delayed_last_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [pixel_pack/pixel_pack.cpp:100]   --->   Operation 159 'br' <Predicate = (!delayed_last_2)> <Delay = 0.00>

State 15 <SV = 3> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%empty_18 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 161 'read' 'empty_18' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_4 = extractvalue { i24, i1, i1 } %empty_18, 0" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 162 'extractvalue' 'stream_in_24_data_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_4 = extractvalue { i24, i1, i1 } %empty_18, 1" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 163 'extractvalue' 'stream_in_24_user_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_4 = extractvalue { i24, i1, i1 } %empty_18, 2" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 164 'extractvalue' 'stream_in_24_last_V_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %alpha_V_read, i24 %stream_in_24_data_V_4)" [pixel_pack/pixel_pack.cpp:72]   --->   Operation 165 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_13, i1 %stream_in_24_user_V_4, i1 %stream_in_24_last_V_4)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 166 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %stream_in_24_last_V_4, label %.loopexit.loopexit71, label %hls_label_1" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 3> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 168 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:69]   --->   Operation 169 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_13, i1 %stream_in_24_user_V_4, i1 %stream_in_24_last_V_4)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 170 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_1)" [pixel_pack/pixel_pack.cpp:79]   --->   Operation 171 'specregionend' 'empty_19' <Predicate = true> <Delay = 0.00>

State 18 <SV = 4> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 2> <Delay = 1.95>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%p_0147_0817 = phi i4 [ %p_0147_2_3, %hls_label_0_end ], [ undef, %.preheader843.preheader ]" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 173 'phi' 'p_0147_0817' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%p_0151_0816 = phi i4 [ %p_0151_2_3, %hls_label_0_end ], [ undef, %.preheader843.preheader ]" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 174 'phi' 'p_0151_0816' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%p_0563_0815 = phi i96 [ %p_0563_2_3, %hls_label_0_end ], [ undef, %.preheader843.preheader ]" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 175 'phi' 'p_0563_0815' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%delayed_last = phi i1 [ %last_2_3, %hls_label_0_end ], [ false, %.preheader843.preheader ]" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 176 'phi' 'delayed_last' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 177 [1/1] (0.00ns)   --->   "%delayed_last_0 = phi i1 [ %delayed_last, %hls_label_0_end ], [ false, %.preheader843.preheader ]"   --->   Operation 177 'phi' 'delayed_last_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %delayed_last_0, label %.loopexit.loopexit72, label %hls_label_0_begin" [pixel_pack/pixel_pack.cpp:42]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [pixel_pack/pixel_pack.cpp:42]   --->   Operation 179 'specregionbegin' 'tmp' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pixel_pack/pixel_pack.cpp:43]   --->   Operation 180 'specpipeline' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_19 : Operation 181 [1/1] (1.76ns)   --->   "br i1 %delayed_last, label %._crit_edge.0, label %1" [pixel_pack/pixel_pack.cpp:49]   --->   Operation 181 'br' <Predicate = (!delayed_last_0)> <Delay = 1.76>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%empty = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 182 'read' 'empty' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_s = extractvalue { i24, i1, i1 } %empty, 0" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 183 'extractvalue' 'stream_in_24_data_V_s' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_s = extractvalue { i24, i1, i1 } %empty, 1" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 184 'extractvalue' 'stream_in_24_user_V_s' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_s = extractvalue { i24, i1, i1 } %empty, 2" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 185 'extractvalue' 'stream_in_24_last_V_s' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_9 = call i96 @llvm.part.set.i96.i24(i96 %p_0563_0815, i24 %stream_in_24_data_V_s, i32 0, i32 23)" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 186 'partset' 'p_Result_9' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_0147_0817, i32 0, i1 %stream_in_24_user_V_s)" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 187 'bitset' 'tmp_5' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_0151_0816, i32 0, i1 %stream_in_24_last_V_s)" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 188 'bitset' 'tmp_6' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (1.76ns)   --->   "br label %._crit_edge.0" [pixel_pack/pixel_pack.cpp:55]   --->   Operation 189 'br' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 1.76>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "%last_2_0 = phi i1 [ %stream_in_24_last_V_s, %1 ], [ %delayed_last, %hls_label_0_begin ]"   --->   Operation 190 'phi' 'last_2_0' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [pixel_pack/pixel_pack.cpp:65]   --->   Operation 191 'specregionend' 'empty_17' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader843" [pixel_pack/pixel_pack.cpp:65]   --->   Operation 192 'br' <Predicate = (!delayed_last_0)> <Delay = 0.00>

State 20 <SV = 3> <Delay = 1.76>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%p_0147_2_0 = phi i4 [ %tmp_5, %1 ], [ %p_0147_0817, %hls_label_0_begin ]" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 193 'phi' 'p_0147_2_0' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%p_0151_2_0 = phi i4 [ %tmp_6, %1 ], [ %p_0151_0816, %hls_label_0_begin ]" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 194 'phi' 'p_0151_2_0' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%p_0563_2_0 = phi i96 [ %p_Result_9, %1 ], [ %p_0563_0815, %hls_label_0_begin ]" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 195 'phi' 'p_0563_2_0' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (1.76ns)   --->   "br i1 %last_2_0, label %._crit_edge.1, label %2" [pixel_pack/pixel_pack.cpp:49]   --->   Operation 196 'br' <Predicate = (!delayed_last_0)> <Delay = 1.76>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%empty_14 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 197 'read' 'empty_14' <Predicate = (!delayed_last_0 & !last_2_0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_1 = extractvalue { i24, i1, i1 } %empty_14, 0" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 198 'extractvalue' 'stream_in_24_data_V_1' <Predicate = (!delayed_last_0 & !last_2_0)> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_1 = extractvalue { i24, i1, i1 } %empty_14, 1" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 199 'extractvalue' 'stream_in_24_user_V_1' <Predicate = (!delayed_last_0 & !last_2_0)> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_1 = extractvalue { i24, i1, i1 } %empty_14, 2" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 200 'extractvalue' 'stream_in_24_last_V_1' <Predicate = (!delayed_last_0 & !last_2_0)> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%p_Result_26_1 = call i96 @llvm.part.set.i96.i24(i96 %p_0563_2_0, i24 %stream_in_24_data_V_1, i32 24, i32 47)" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 201 'partset' 'p_Result_26_1' <Predicate = (!delayed_last_0 & !last_2_0)> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_0147_2_0, i32 1, i1 %stream_in_24_user_V_1)" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 202 'bitset' 'tmp_7' <Predicate = (!delayed_last_0 & !last_2_0)> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_0151_2_0, i32 1, i1 %stream_in_24_last_V_1)" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 203 'bitset' 'tmp_8' <Predicate = (!delayed_last_0 & !last_2_0)> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (1.76ns)   --->   "br label %._crit_edge.1" [pixel_pack/pixel_pack.cpp:55]   --->   Operation 204 'br' <Predicate = (!delayed_last_0 & !last_2_0)> <Delay = 1.76>
ST_20 : Operation 205 [1/1] (0.00ns)   --->   "%last_2_1 = phi i1 [ %stream_in_24_last_V_1, %2 ], [ %last_2_0, %._crit_edge.0 ]" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 205 'phi' 'last_2_1' <Predicate = (!delayed_last_0)> <Delay = 0.00>

State 21 <SV = 4> <Delay = 1.76>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%p_0147_2_1 = phi i4 [ %tmp_7, %2 ], [ %p_0147_2_0, %._crit_edge.0 ]" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 206 'phi' 'p_0147_2_1' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%p_0151_2_1 = phi i4 [ %tmp_8, %2 ], [ %p_0151_2_0, %._crit_edge.0 ]" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 207 'phi' 'p_0151_2_1' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%p_0563_2_1 = phi i96 [ %p_Result_26_1, %2 ], [ %p_0563_2_0, %._crit_edge.0 ]" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 208 'phi' 'p_0563_2_1' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (1.76ns)   --->   "br i1 %last_2_1, label %._crit_edge.2, label %3" [pixel_pack/pixel_pack.cpp:49]   --->   Operation 209 'br' <Predicate = (!delayed_last_0)> <Delay = 1.76>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%empty_15 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 210 'read' 'empty_15' <Predicate = (!delayed_last_0 & !last_2_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_2 = extractvalue { i24, i1, i1 } %empty_15, 0" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 211 'extractvalue' 'stream_in_24_data_V_2' <Predicate = (!delayed_last_0 & !last_2_1)> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_2 = extractvalue { i24, i1, i1 } %empty_15, 1" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 212 'extractvalue' 'stream_in_24_user_V_2' <Predicate = (!delayed_last_0 & !last_2_1)> <Delay = 0.00>
ST_21 : Operation 213 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_2 = extractvalue { i24, i1, i1 } %empty_15, 2" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 213 'extractvalue' 'stream_in_24_last_V_2' <Predicate = (!delayed_last_0 & !last_2_1)> <Delay = 0.00>
ST_21 : Operation 214 [1/1] (0.00ns)   --->   "%p_Result_26_2 = call i96 @llvm.part.set.i96.i24(i96 %p_0563_2_1, i24 %stream_in_24_data_V_2, i32 48, i32 71)" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 214 'partset' 'p_Result_26_2' <Predicate = (!delayed_last_0 & !last_2_1)> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_0147_2_1, i32 2, i1 %stream_in_24_user_V_2)" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 215 'bitset' 'tmp_9' <Predicate = (!delayed_last_0 & !last_2_1)> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_10 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_0151_2_1, i32 2, i1 %stream_in_24_last_V_2)" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 216 'bitset' 'tmp_10' <Predicate = (!delayed_last_0 & !last_2_1)> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (1.76ns)   --->   "br label %._crit_edge.2" [pixel_pack/pixel_pack.cpp:55]   --->   Operation 217 'br' <Predicate = (!delayed_last_0 & !last_2_1)> <Delay = 1.76>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%last_2_2 = phi i1 [ %stream_in_24_last_V_2, %3 ], [ %last_2_1, %._crit_edge.1 ]" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 218 'phi' 'last_2_2' <Predicate = (!delayed_last_0)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 1.76>
ST_22 : Operation 219 [1/1] (0.00ns)   --->   "%p_0147_2_2 = phi i4 [ %tmp_9, %3 ], [ %p_0147_2_1, %._crit_edge.1 ]" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 219 'phi' 'p_0147_2_2' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "%p_0151_2_2 = phi i4 [ %tmp_10, %3 ], [ %p_0151_2_1, %._crit_edge.1 ]" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 220 'phi' 'p_0151_2_2' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_22 : Operation 221 [1/1] (0.00ns)   --->   "%p_0563_2_2 = phi i96 [ %p_Result_26_2, %3 ], [ %p_0563_2_1, %._crit_edge.1 ]" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 221 'phi' 'p_0563_2_2' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_22 : Operation 222 [1/1] (1.76ns)   --->   "br i1 %last_2_2, label %._crit_edge.3, label %4" [pixel_pack/pixel_pack.cpp:49]   --->   Operation 222 'br' <Predicate = (!delayed_last_0)> <Delay = 1.76>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%empty_16 = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data_V, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 223 'read' 'empty_16' <Predicate = (!delayed_last_0 & !last_2_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 224 [1/1] (0.00ns)   --->   "%stream_in_24_data_V_3 = extractvalue { i24, i1, i1 } %empty_16, 0" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 224 'extractvalue' 'stream_in_24_data_V_3' <Predicate = (!delayed_last_0 & !last_2_2)> <Delay = 0.00>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_3 = extractvalue { i24, i1, i1 } %empty_16, 1" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 225 'extractvalue' 'stream_in_24_user_V_3' <Predicate = (!delayed_last_0 & !last_2_2)> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_3 = extractvalue { i24, i1, i1 } %empty_16, 2" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 226 'extractvalue' 'stream_in_24_last_V_3' <Predicate = (!delayed_last_0 & !last_2_2)> <Delay = 0.00>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "%p_Result_26_3 = call i96 @llvm.part.set.i96.i24(i96 %p_0563_2_2, i24 %stream_in_24_data_V_3, i32 72, i32 95)" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 227 'partset' 'p_Result_26_3' <Predicate = (!delayed_last_0 & !last_2_2)> <Delay = 0.00>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_0147_2_2, i32 3, i1 %stream_in_24_user_V_3)" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 228 'bitset' 'tmp_11' <Predicate = (!delayed_last_0 & !last_2_2)> <Delay = 0.00>
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_12 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i1(i4 %p_0151_2_2, i32 3, i1 %stream_in_24_last_V_3)" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 229 'bitset' 'tmp_12' <Predicate = (!delayed_last_0 & !last_2_2)> <Delay = 0.00>
ST_22 : Operation 230 [1/1] (1.76ns)   --->   "br label %._crit_edge.3" [pixel_pack/pixel_pack.cpp:55]   --->   Operation 230 'br' <Predicate = (!delayed_last_0 & !last_2_2)> <Delay = 1.76>
ST_22 : Operation 231 [1/1] (0.00ns)   --->   "%p_0147_2_3 = phi i4 [ %tmp_11, %4 ], [ %p_0147_2_2, %._crit_edge.2 ]" [pixel_pack/pixel_pack.cpp:51]   --->   Operation 231 'phi' 'p_0147_2_3' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%p_0151_2_3 = phi i4 [ %tmp_12, %4 ], [ %p_0151_2_2, %._crit_edge.2 ]" [pixel_pack/pixel_pack.cpp:52]   --->   Operation 232 'phi' 'p_0151_2_3' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%p_0563_2_3 = phi i96 [ %p_Result_26_3, %4 ], [ %p_0563_2_2, %._crit_edge.2 ]" [pixel_pack/pixel_pack.cpp:50]   --->   Operation 233 'phi' 'p_0563_2_3' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%last_2_3 = phi i1 [ %stream_in_24_last_V_3, %4 ], [ %last_2_2, %._crit_edge.2 ]" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 234 'phi' 'last_2_3' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %delayed_last, label %hls_label_0_end, label %.preheader841.preheader" [pixel_pack/pixel_pack.cpp:57]   --->   Operation 235 'br' <Predicate = (!delayed_last_0)> <Delay = 0.00>
ST_22 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln647_6 = trunc i96 %p_0563_2_3 to i32" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 236 'trunc' 'trunc_ln647_6' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00>
ST_22 : Operation 237 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i4.i4(i4 %p_0147_2_3, i4 0)" [pixel_pack/pixel_pack.cpp:60]   --->   Operation 237 'bitselect' 'p_Result_s' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i4.i4(i4 %p_0151_2_3, i4 1)" [pixel_pack/pixel_pack.cpp:61]   --->   Operation 238 'bitselect' 'p_Result_11' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00>
ST_22 : Operation 239 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %trunc_ln647_6, i1 %p_Result_s, i1 %p_Result_11)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 239 'write' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_29_1 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %p_0563_2_3, i32 32, i32 63)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 240 'partselect' 'p_Result_29_1' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i4.i4(i4 %p_0147_2_3, i4 1)" [pixel_pack/pixel_pack.cpp:60]   --->   Operation 241 'bitselect' 'p_Result_10' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%p_Result_1_1 = call i1 @_ssdm_op_BitSelect.i1.i4.i4(i4 %p_0151_2_3, i4 2)" [pixel_pack/pixel_pack.cpp:61]   --->   Operation 242 'bitselect' 'p_Result_1_1' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_29_2 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %p_0563_2_3, i32 64, i32 95)" [pixel_pack/pixel_pack.cpp:59]   --->   Operation 243 'partselect' 'p_Result_29_2' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i4.i4(i4 %p_0147_2_3, i4 2)" [pixel_pack/pixel_pack.cpp:60]   --->   Operation 244 'bitselect' 'p_Result_2' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_1_2 = call i1 @_ssdm_op_BitSelect.i1.i4.i4(i4 %p_0151_2_3, i4 3)" [pixel_pack/pixel_pack.cpp:61]   --->   Operation 245 'bitselect' 'p_Result_1_2' <Predicate = (!delayed_last_0 & !delayed_last)> <Delay = 0.00>

State 23 <SV = 6> <Delay = 0.00>
ST_23 : Operation 246 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %trunc_ln647_6, i1 %p_Result_s, i1 %p_Result_11)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 246 'write' <Predicate = (!delayed_last)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 247 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_29_1, i1 %p_Result_10, i1 %p_Result_1_1)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 247 'write' <Predicate = (!delayed_last)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 24 <SV = 7> <Delay = 0.00>
ST_24 : Operation 248 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_29_1, i1 %p_Result_10, i1 %p_Result_1_1)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 248 'write' <Predicate = (!delayed_last)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 249 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_29_2, i1 %p_Result_2, i1 %p_Result_1_2)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 249 'write' <Predicate = (!delayed_last)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 25 <SV = 8> <Delay = 0.00>
ST_25 : Operation 250 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %stream_out_32_data_V, i1* %stream_out_32_user_V, i1* %stream_out_32_last_V, i32 %p_Result_29_2, i1 %p_Result_2, i1 %p_Result_1_2)" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 250 'write' <Predicate = (!delayed_last)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 251 [1/1] (0.00ns)   --->   "br label %hls_label_0_end"   --->   Operation 251 'br' <Predicate = (!delayed_last)> <Delay = 0.00>

State 26 <SV = 3> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ stream_in_24_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
alpha_V_read           (read           ) [ 000000000000000011000000000]
mode_read              (read           ) [ 001111111111111111111111111]
specbitsmap_ln0        (specbitsmap    ) [ 000000000000000000000000000]
specbitsmap_ln0        (specbitsmap    ) [ 000000000000000000000000000]
specbitsmap_ln0        (specbitsmap    ) [ 000000000000000000000000000]
specbitsmap_ln0        (specbitsmap    ) [ 000000000000000000000000000]
specbitsmap_ln0        (specbitsmap    ) [ 000000000000000000000000000]
specbitsmap_ln0        (specbitsmap    ) [ 000000000000000000000000000]
specbitsmap_ln0        (specbitsmap    ) [ 000000000000000000000000000]
specbitsmap_ln0        (specbitsmap    ) [ 000000000000000000000000000]
spectopmodule_ln0      (spectopmodule  ) [ 000000000000000000000000000]
specinterface_ln30     (specinterface  ) [ 000000000000000000000000000]
specclockdomain_ln32   (specclockdomain) [ 000000000000000000000000000]
specinterface_ln33     (specinterface  ) [ 000000000000000000000000000]
specinterface_ln34     (specinterface  ) [ 000000000000000000000000000]
specinterface_ln35     (specinterface  ) [ 000000000000000000000000000]
specinterface_ln36     (specinterface  ) [ 000000000000000000000000000]
switch_ln40            (switch         ) [ 000000000000000000000000000]
br_ln121               (br             ) [ 000000000000000000000000000]
br_ln104               (br             ) [ 000000000000000000000000000]
br_ln82                (br             ) [ 001000000011111000000000000]
br_ln68                (br             ) [ 000000000000000000000000000]
br_ln42                (br             ) [ 001000000000000000011111110]
empty_28               (read           ) [ 000010000000000000000000000]
stream_in_24_data_V_11 (extractvalue   ) [ 000000000000000000000000000]
p_Result_s_30          (partselect     ) [ 000010000000000000000000000]
p_Result_3             (partselect     ) [ 000010000000000000000000000]
trunc_ln647            (trunc          ) [ 000010000000000000000000000]
stream_in_24_user_V_11 (extractvalue   ) [ 000000000000000000000000000]
empty_29               (read           ) [ 000000000000000000000000000]
stream_in_24_data_V_12 (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_user_V_12 (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_last_V_10 (extractvalue   ) [ 000101000000000000000000000]
or_ln126               (or             ) [ 000101000000000000000000000]
zext_ln364             (zext           ) [ 000000000000000000000000000]
p_Result_1             (partselect     ) [ 000000000000000000000000000]
zext_ln364_1           (zext           ) [ 000000000000000000000000000]
out_c1_V               (add            ) [ 000000000000000000000000000]
zext_ln364_2           (zext           ) [ 000000000000000000000000000]
p_Result_4             (partselect     ) [ 000000000000000000000000000]
zext_ln364_3           (zext           ) [ 000000000000000000000000000]
out_c2_V               (add            ) [ 000000000000000000000000000]
p_Result_6             (partselect     ) [ 000000000000000000000000000]
trunc_ln647_1          (trunc          ) [ 000000000000000000000000000]
p_Result_8             (partselect     ) [ 000000000000000000000000000]
p_Result_14            (bitconcatenate ) [ 000101000000000000000000000]
br_ln121               (br             ) [ 000000000000000000000000000]
tmp_4                  (specregionbegin) [ 000000000000000000000000000]
specpipeline_ln122     (specpipeline   ) [ 000000000000000000000000000]
write_ln28             (write          ) [ 000000000000000000000000000]
empty_31               (specregionend  ) [ 000000000000000000000000000]
br_ln0                 (br             ) [ 000000000000000000000000000]
br_ln0                 (br             ) [ 000000000000000000000000000]
ret_ln147              (ret            ) [ 000000000000000000000000000]
empty_25               (read           ) [ 000000001000000000000000000]
stream_in_24_data_V_9  (extractvalue   ) [ 000000000000000000000000000]
trunc_ln215            (trunc          ) [ 000000001000000000000000000]
stream_in_24_user_V_9  (extractvalue   ) [ 000000000000000000000000000]
empty_26               (read           ) [ 000000000000000000000000000]
stream_in_24_data_V_10 (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_user_V_10 (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_last_V_9  (extractvalue   ) [ 000000010100000000000000000]
or_ln109               (or             ) [ 000000010100000000000000000]
trunc_ln215_1          (trunc          ) [ 000000000000000000000000000]
p_Result_35_1          (bitconcatenate ) [ 000000010100000000000000000]
br_ln104               (br             ) [ 000000000000000000000000000]
tmp_3                  (specregionbegin) [ 000000000000000000000000000]
specpipeline_ln105     (specpipeline   ) [ 000000000000000000000000000]
write_ln28             (write          ) [ 000000000000000000000000000]
empty_27               (specregionend  ) [ 000000000000000000000000000]
p_0279_0819            (phi            ) [ 000000000011001000000000000]
delayed_last_2         (phi            ) [ 001000000011111000000000000]
delayed_last_1         (phi            ) [ 000000000011111000000000000]
br_ln82                (br             ) [ 000000000000000000000000000]
tmp_2                  (specregionbegin) [ 000000000000000000000000000]
specpipeline_ln83      (specpipeline   ) [ 000000000000000000000000000]
br_ln88                (br             ) [ 000000000011111000000000000]
empty_20               (read           ) [ 000000000000000000000000000]
stream_in_24_data_V_5  (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_user_V_5  (extractvalue   ) [ 000000000011111000000000000]
stream_in_24_last_V_5  (extractvalue   ) [ 000000000000000000000000000]
trunc_ln647_2          (trunc          ) [ 000000000000000000000000000]
p_Result_12            (partset        ) [ 000000000011111000000000000]
br_ln93                (br             ) [ 000000000011111000000000000]
last_6_0               (phi            ) [ 000000000011111000000000000]
empty_24               (specregionend  ) [ 000000000000000000000000000]
br_ln101               (br             ) [ 001000000011111000000000000]
p_0279_2_0             (phi            ) [ 000000000001100000000000000]
user_1_0               (phi            ) [ 000000000001100000000000000]
br_ln88                (br             ) [ 000000000011111000000000000]
empty_21               (read           ) [ 000000000000000000000000000]
stream_in_24_data_V_6  (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_user_V_6  (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_last_V_6  (extractvalue   ) [ 000000000000000000000000000]
or_ln89                (or             ) [ 000000000011111000000000000]
trunc_ln647_3          (trunc          ) [ 000000000000000000000000000]
p_Result_33_1          (partset        ) [ 000000000011111000000000000]
br_ln93                (br             ) [ 000000000011111000000000000]
last_6_1               (phi            ) [ 000000000011111000000000000]
p_0279_2_1             (phi            ) [ 000000000000110000000000000]
user_1_1               (phi            ) [ 000000000000110000000000000]
br_ln88                (br             ) [ 000000000011111000000000000]
empty_22               (read           ) [ 000000000000000000000000000]
stream_in_24_data_V_7  (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_user_V_7  (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_last_V_7  (extractvalue   ) [ 000000000000000000000000000]
or_ln89_1              (or             ) [ 000000000011111000000000000]
trunc_ln647_4          (trunc          ) [ 000000000000000000000000000]
p_Result_33_2          (partset        ) [ 000000000011111000000000000]
br_ln93                (br             ) [ 000000000011111000000000000]
last_6_2               (phi            ) [ 000000000010111000000000000]
p_0279_2_2             (phi            ) [ 000000000000010000000000000]
user_1_2               (phi            ) [ 000000000000010000000000000]
br_ln88                (br             ) [ 000000000000000000000000000]
empty_23               (read           ) [ 000000000000000000000000000]
stream_in_24_data_V_8  (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_user_V_8  (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_last_V_8  (extractvalue   ) [ 000000000000000000000000000]
or_ln89_2              (or             ) [ 000000000000000000000000000]
trunc_ln647_5          (trunc          ) [ 000000000000000000000000000]
p_Result_33_3          (partset        ) [ 000000000000000000000000000]
br_ln93                (br             ) [ 000000000000000000000000000]
p_0279_2_3             (phi            ) [ 001000000010001000000000000]
user_1_3               (phi            ) [ 000000000010001000000000000]
last_6_3               (phi            ) [ 001000000010011000000000000]
br_ln95                (br             ) [ 000000000000000000000000000]
write_ln28             (write          ) [ 000000000000000000000000000]
br_ln100               (br             ) [ 000000000000000000000000000]
br_ln0                 (br             ) [ 000000000000000000000000000]
empty_18               (read           ) [ 000000000000000000000000000]
stream_in_24_data_V_4  (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_user_V_4  (extractvalue   ) [ 000000000000000011000000000]
stream_in_24_last_V_4  (extractvalue   ) [ 000000000000000011000000000]
p_Result_13            (bitconcatenate ) [ 000000000000000011000000000]
br_ln68                (br             ) [ 000000000000000000000000000]
tmp_1                  (specregionbegin) [ 000000000000000000000000000]
specpipeline_ln69      (specpipeline   ) [ 000000000000000000000000000]
write_ln28             (write          ) [ 000000000000000000000000000]
empty_19               (specregionend  ) [ 000000000000000000000000000]
br_ln0                 (br             ) [ 000000000000000000000000000]
p_0147_0817            (phi            ) [ 000000000000000000011101110]
p_0151_0816            (phi            ) [ 000000000000000000011101110]
p_0563_0815            (phi            ) [ 000000000000000000011101110]
delayed_last           (phi            ) [ 001000000000000000011111110]
delayed_last_0         (phi            ) [ 000000000000000000011111110]
br_ln42                (br             ) [ 000000000000000000000000000]
tmp                    (specregionbegin) [ 000000000000000000000000000]
specpipeline_ln43      (specpipeline   ) [ 000000000000000000000000000]
br_ln49                (br             ) [ 000000000000000000011111110]
empty                  (read           ) [ 000000000000000000000000000]
stream_in_24_data_V_s  (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_user_V_s  (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_last_V_s  (extractvalue   ) [ 000000000000000000000000000]
p_Result_9             (partset        ) [ 000000000000000000011111110]
tmp_5                  (bitset         ) [ 000000000000000000011111110]
tmp_6                  (bitset         ) [ 000000000000000000011111110]
br_ln55                (br             ) [ 000000000000000000011111110]
last_2_0               (phi            ) [ 000000000000000000011111110]
empty_17               (specregionend  ) [ 000000000000000000000000000]
br_ln65                (br             ) [ 001000000000000000011111110]
p_0147_2_0             (phi            ) [ 000000000000000000001100000]
p_0151_2_0             (phi            ) [ 000000000000000000001100000]
p_0563_2_0             (phi            ) [ 000000000000000000001100000]
br_ln49                (br             ) [ 000000000000000000011111110]
empty_14               (read           ) [ 000000000000000000000000000]
stream_in_24_data_V_1  (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_user_V_1  (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_last_V_1  (extractvalue   ) [ 000000000000000000000000000]
p_Result_26_1          (partset        ) [ 000000000000000000011111110]
tmp_7                  (bitset         ) [ 000000000000000000011111110]
tmp_8                  (bitset         ) [ 000000000000000000011111110]
br_ln55                (br             ) [ 000000000000000000011111110]
last_2_1               (phi            ) [ 000000000000000000011111110]
p_0147_2_1             (phi            ) [ 000000000000000000000110000]
p_0151_2_1             (phi            ) [ 000000000000000000000110000]
p_0563_2_1             (phi            ) [ 000000000000000000000110000]
br_ln49                (br             ) [ 000000000000000000011111110]
empty_15               (read           ) [ 000000000000000000000000000]
stream_in_24_data_V_2  (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_user_V_2  (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_last_V_2  (extractvalue   ) [ 000000000000000000000000000]
p_Result_26_2          (partset        ) [ 000000000000000000011111110]
tmp_9                  (bitset         ) [ 000000000000000000011111110]
tmp_10                 (bitset         ) [ 000000000000000000011111110]
br_ln55                (br             ) [ 000000000000000000011111110]
last_2_2               (phi            ) [ 000000000000000000011111110]
p_0147_2_2             (phi            ) [ 000000000000000000000010000]
p_0151_2_2             (phi            ) [ 000000000000000000000010000]
p_0563_2_2             (phi            ) [ 000000000000000000000010000]
br_ln49                (br             ) [ 000000000000000000000000000]
empty_16               (read           ) [ 000000000000000000000000000]
stream_in_24_data_V_3  (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_user_V_3  (extractvalue   ) [ 000000000000000000000000000]
stream_in_24_last_V_3  (extractvalue   ) [ 000000000000000000000000000]
p_Result_26_3          (partset        ) [ 000000000000000000000000000]
tmp_11                 (bitset         ) [ 000000000000000000000000000]
tmp_12                 (bitset         ) [ 000000000000000000000000000]
br_ln55                (br             ) [ 000000000000000000000000000]
p_0147_2_3             (phi            ) [ 001000000000000000011101110]
p_0151_2_3             (phi            ) [ 001000000000000000011101110]
p_0563_2_3             (phi            ) [ 001000000000000000011101110]
last_2_3               (phi            ) [ 001000000000000000011111110]
br_ln57                (br             ) [ 000000000000000000000000000]
trunc_ln647_6          (trunc          ) [ 000000000000000000010001000]
p_Result_s             (bitselect      ) [ 000000000000000000010001000]
p_Result_11            (bitselect      ) [ 000000000000000000010001000]
p_Result_29_1          (partselect     ) [ 000000000000000000011001100]
p_Result_10            (bitselect      ) [ 000000000000000000011001100]
p_Result_1_1           (bitselect      ) [ 000000000000000000011001100]
p_Result_29_2          (partselect     ) [ 000000000000000000011101110]
p_Result_2             (bitselect      ) [ 000000000000000000011101110]
p_Result_1_2           (bitselect      ) [ 000000000000000000011101110]
write_ln28             (write          ) [ 000000000000000000000000000]
write_ln28             (write          ) [ 000000000000000000000000000]
write_ln28             (write          ) [ 000000000000000000000000000]
br_ln0                 (br             ) [ 000000000000000000000000000]
br_ln0                 (br             ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_24_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_24_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_24_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_32_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_32_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_32_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mode">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="alpha_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_pack_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecClockDomain"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i96.i24"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i4.i4.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="grp_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_V_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="26" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="0" index="3" bw="1" slack="0"/>
<pin id="157" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_28/3 empty_29/4 empty_25/7 empty_26/8 empty_20/10 empty_21/11 empty_22/12 empty_23/13 empty_18/16 empty/19 empty_14/20 empty_15/21 empty_16/22 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="0" index="3" bw="1" slack="0"/>
<pin id="167" dir="0" index="4" bw="32" slack="0"/>
<pin id="168" dir="0" index="5" bw="1" slack="0"/>
<pin id="169" dir="0" index="6" bw="1" slack="0"/>
<pin id="170" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/4 write_ln28/8 write_ln28/13 write_ln28/16 write_ln28/22 write_ln28/23 write_ln28/24 "/>
</bind>
</comp>

<comp id="175" class="1005" name="p_0279_0819_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0279_0819 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_0279_0819_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0279_0819/10 "/>
</bind>
</comp>

<comp id="187" class="1005" name="delayed_last_2_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="delayed_last_2 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="delayed_last_2_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="delayed_last_2/10 "/>
</bind>
</comp>

<comp id="199" class="1005" name="delayed_last_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="delayed_last_1 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="delayed_last_1_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="delayed_last_1/10 "/>
</bind>
</comp>

<comp id="212" class="1005" name="last_6_0_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_6_0 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="last_6_0_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_6_0/10 "/>
</bind>
</comp>

<comp id="223" class="1005" name="p_0279_2_0_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0279_2_0 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_0279_2_0_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="32" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0279_2_0/11 "/>
</bind>
</comp>

<comp id="234" class="1005" name="user_1_0_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_1_0 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="user_1_0_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="user_1_0/11 "/>
</bind>
</comp>

<comp id="246" class="1005" name="last_6_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_6_1 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="last_6_1_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="1" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_6_1/11 "/>
</bind>
</comp>

<comp id="257" class="1005" name="p_0279_2_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0279_2_1 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_0279_2_1_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="32" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0279_2_1/12 "/>
</bind>
</comp>

<comp id="268" class="1005" name="user_1_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_1_1 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="user_1_1_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="user_1_1/12 "/>
</bind>
</comp>

<comp id="279" class="1005" name="last_6_2_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_6_2 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="last_6_2_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="1" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_6_2/12 "/>
</bind>
</comp>

<comp id="290" class="1005" name="p_0279_2_2_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="292" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0279_2_2 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_0279_2_2_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="32" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0279_2_2/13 "/>
</bind>
</comp>

<comp id="300" class="1005" name="user_1_2_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="user_1_2 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="user_1_2_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="1" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="user_1_2/13 "/>
</bind>
</comp>

<comp id="310" class="1005" name="p_0279_2_3_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0279_2_3 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_0279_2_3_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="32" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0279_2_3/13 "/>
</bind>
</comp>

<comp id="324" class="1005" name="user_1_3_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_1_3 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="user_1_3_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="user_1_3/13 "/>
</bind>
</comp>

<comp id="337" class="1005" name="last_6_3_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_6_3 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="last_6_3_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_6_3/13 "/>
</bind>
</comp>

<comp id="351" class="1005" name="p_0147_0817_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0147_0817 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_0147_0817_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="1" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0147_0817/19 "/>
</bind>
</comp>

<comp id="363" class="1005" name="p_0151_0816_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="1"/>
<pin id="365" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0151_0816 (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_0151_0816_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="1"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="1" slack="1"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0151_0816/19 "/>
</bind>
</comp>

<comp id="375" class="1005" name="p_0563_0815_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="96" slack="1"/>
<pin id="377" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_0563_0815 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_0563_0815_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="96" slack="1"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="1" slack="1"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0563_0815/19 "/>
</bind>
</comp>

<comp id="387" class="1005" name="delayed_last_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="delayed_last (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="delayed_last_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="1" slack="1"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="delayed_last/19 "/>
</bind>
</comp>

<comp id="399" class="1005" name="delayed_last_0_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="delayed_last_0 (phireg) "/>
</bind>
</comp>

<comp id="403" class="1004" name="delayed_last_0_phi_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="1" slack="1"/>
<pin id="407" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="delayed_last_0/19 "/>
</bind>
</comp>

<comp id="412" class="1005" name="last_2_0_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_2_0 (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="last_2_0_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_2_0/19 "/>
</bind>
</comp>

<comp id="423" class="1005" name="p_0147_2_0_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="1"/>
<pin id="425" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0147_2_0 (phireg) "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_0147_2_0_phi_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="1"/>
<pin id="428" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="4" slack="1"/>
<pin id="430" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0147_2_0/20 "/>
</bind>
</comp>

<comp id="434" class="1005" name="p_0151_2_0_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="1"/>
<pin id="436" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0151_2_0 (phireg) "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_0151_2_0_phi_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="1"/>
<pin id="439" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="4" slack="1"/>
<pin id="441" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0151_2_0/20 "/>
</bind>
</comp>

<comp id="445" class="1005" name="p_0563_2_0_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="96" slack="1"/>
<pin id="447" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_0563_2_0 (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_0563_2_0_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="96" slack="1"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="96" slack="1"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0563_2_0/20 "/>
</bind>
</comp>

<comp id="456" class="1005" name="last_2_1_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_2_1 (phireg) "/>
</bind>
</comp>

<comp id="459" class="1004" name="last_2_1_phi_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="1" slack="1"/>
<pin id="463" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_2_1/20 "/>
</bind>
</comp>

<comp id="467" class="1005" name="p_0147_2_1_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="1"/>
<pin id="469" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0147_2_1 (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_0147_2_1_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="1"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="4" slack="1"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0147_2_1/21 "/>
</bind>
</comp>

<comp id="478" class="1005" name="p_0151_2_1_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="1"/>
<pin id="480" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0151_2_1 (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_0151_2_1_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="1"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="4" slack="1"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0151_2_1/21 "/>
</bind>
</comp>

<comp id="489" class="1005" name="p_0563_2_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="96" slack="1"/>
<pin id="491" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_0563_2_1 (phireg) "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_0563_2_1_phi_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="96" slack="1"/>
<pin id="494" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="96" slack="1"/>
<pin id="496" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0563_2_1/21 "/>
</bind>
</comp>

<comp id="500" class="1005" name="last_2_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_2_2 (phireg) "/>
</bind>
</comp>

<comp id="503" class="1004" name="last_2_2_phi_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="1" slack="1"/>
<pin id="507" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_2_2/21 "/>
</bind>
</comp>

<comp id="511" class="1005" name="p_0147_2_2_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="513" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0147_2_2 (phireg) "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_0147_2_2_phi_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="1"/>
<pin id="516" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="4" slack="1"/>
<pin id="518" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0147_2_2/22 "/>
</bind>
</comp>

<comp id="521" class="1005" name="p_0151_2_2_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="523" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0151_2_2 (phireg) "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_0151_2_2_phi_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="1"/>
<pin id="526" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="4" slack="1"/>
<pin id="528" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0151_2_2/22 "/>
</bind>
</comp>

<comp id="531" class="1005" name="p_0563_2_2_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="96" slack="2147483647"/>
<pin id="533" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0563_2_2 (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_0563_2_2_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="96" slack="1"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="96" slack="1"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0563_2_2/22 "/>
</bind>
</comp>

<comp id="541" class="1005" name="p_0147_2_3_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="1"/>
<pin id="543" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0147_2_3 (phireg) "/>
</bind>
</comp>

<comp id="545" class="1004" name="p_0147_2_3_phi_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="0"/>
<pin id="547" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="4" slack="0"/>
<pin id="549" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="550" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0147_2_3/22 "/>
</bind>
</comp>

<comp id="553" class="1005" name="p_0151_2_3_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="1"/>
<pin id="555" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0151_2_3 (phireg) "/>
</bind>
</comp>

<comp id="557" class="1004" name="p_0151_2_3_phi_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="560" dir="0" index="2" bw="4" slack="0"/>
<pin id="561" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0151_2_3/22 "/>
</bind>
</comp>

<comp id="565" class="1005" name="p_0563_2_3_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="96" slack="1"/>
<pin id="567" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_0563_2_3 (phireg) "/>
</bind>
</comp>

<comp id="569" class="1004" name="p_0563_2_3_phi_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="96" slack="0"/>
<pin id="571" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="572" dir="0" index="2" bw="96" slack="0"/>
<pin id="573" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="574" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0563_2_3/22 "/>
</bind>
</comp>

<comp id="577" class="1005" name="last_2_3_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_2_3 (phireg) "/>
</bind>
</comp>

<comp id="581" class="1004" name="last_2_3_phi_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="584" dir="0" index="2" bw="1" slack="1"/>
<pin id="585" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="586" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_2_3/22 "/>
</bind>
</comp>

<comp id="589" class="1004" name="grp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="26" slack="0"/>
<pin id="591" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_data_V_11/3 stream_in_24_data_V_12/4 stream_in_24_data_V_9/7 stream_in_24_data_V_10/8 stream_in_24_data_V_5/10 stream_in_24_data_V_6/11 stream_in_24_data_V_7/12 stream_in_24_data_V_8/13 stream_in_24_data_V_4/16 stream_in_24_data_V_s/19 stream_in_24_data_V_1/20 stream_in_24_data_V_2/21 stream_in_24_data_V_3/22 "/>
</bind>
</comp>

<comp id="593" class="1004" name="grp_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="0" index="1" bw="24" slack="0"/>
<pin id="596" dir="0" index="2" bw="5" slack="0"/>
<pin id="597" dir="0" index="3" bw="5" slack="0"/>
<pin id="598" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_30/3 p_Result_1/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="grp_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="0" index="1" bw="24" slack="0"/>
<pin id="606" dir="0" index="2" bw="6" slack="0"/>
<pin id="607" dir="0" index="3" bw="6" slack="0"/>
<pin id="608" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/3 p_Result_4/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="grp_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="26" slack="0"/>
<pin id="615" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_last_V_10/4 stream_in_24_last_V_9/8 stream_in_24_last_V_5/10 stream_in_24_last_V_6/11 stream_in_24_last_V_7/12 stream_in_24_last_V_8/13 stream_in_24_last_V_4/16 stream_in_24_last_V_s/19 stream_in_24_last_V_1/20 stream_in_24_last_V_2/21 stream_in_24_last_V_3/22 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="26" slack="0"/>
<pin id="628" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_5/10 stream_in_24_user_V_4/16 stream_in_24_user_V_s/19 stream_in_24_user_V_1/20 stream_in_24_user_V_2/21 stream_in_24_user_V_3/22 "/>
</bind>
</comp>

<comp id="631" class="1004" name="trunc_ln647_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="24" slack="0"/>
<pin id="633" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="stream_in_24_user_V_11_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="26" slack="1"/>
<pin id="637" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_11/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="stream_in_24_user_V_12_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="26" slack="0"/>
<pin id="640" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_12/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="or_ln126_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln126/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln364_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="1"/>
<pin id="651" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln364_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_1/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="out_c1_V_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="0" index="1" bw="8" slack="0"/>
<pin id="659" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_c1_V/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln364_2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="1"/>
<pin id="664" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_2/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln364_3_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_3/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="out_c2_V_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="0" index="1" bw="8" slack="0"/>
<pin id="672" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_c2_V/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_Result_6_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="9" slack="0"/>
<pin id="678" dir="0" index="2" bw="1" slack="0"/>
<pin id="679" dir="0" index="3" bw="5" slack="0"/>
<pin id="680" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="trunc_ln647_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="24" slack="0"/>
<pin id="687" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_1/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="p_Result_8_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="9" slack="0"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="0" index="3" bw="5" slack="0"/>
<pin id="694" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_Result_14_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="0" index="2" bw="8" slack="0"/>
<pin id="703" dir="0" index="3" bw="8" slack="0"/>
<pin id="704" dir="0" index="4" bw="8" slack="1"/>
<pin id="705" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="trunc_ln215_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="24" slack="0"/>
<pin id="713" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215/7 "/>
</bind>
</comp>

<comp id="715" class="1004" name="stream_in_24_user_V_9_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="26" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_9/8 "/>
</bind>
</comp>

<comp id="718" class="1004" name="stream_in_24_user_V_10_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="26" slack="0"/>
<pin id="720" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_10/8 "/>
</bind>
</comp>

<comp id="722" class="1004" name="or_ln109_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln109/8 "/>
</bind>
</comp>

<comp id="729" class="1004" name="trunc_ln215_1_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="24" slack="0"/>
<pin id="731" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_1/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="p_Result_35_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="16" slack="0"/>
<pin id="736" dir="0" index="2" bw="16" slack="1"/>
<pin id="737" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_35_1/8 "/>
</bind>
</comp>

<comp id="741" class="1004" name="trunc_ln647_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="24" slack="0"/>
<pin id="743" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_2/10 "/>
</bind>
</comp>

<comp id="745" class="1004" name="p_Result_12_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="0" index="2" bw="8" slack="0"/>
<pin id="749" dir="0" index="3" bw="1" slack="0"/>
<pin id="750" dir="0" index="4" bw="4" slack="0"/>
<pin id="751" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12/10 "/>
</bind>
</comp>

<comp id="757" class="1004" name="stream_in_24_user_V_6_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="26" slack="0"/>
<pin id="759" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_6/11 "/>
</bind>
</comp>

<comp id="761" class="1004" name="or_ln89_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln89/11 "/>
</bind>
</comp>

<comp id="767" class="1004" name="trunc_ln647_3_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="24" slack="0"/>
<pin id="769" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_3/11 "/>
</bind>
</comp>

<comp id="771" class="1004" name="p_Result_33_1_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="0"/>
<pin id="774" dir="0" index="2" bw="8" slack="0"/>
<pin id="775" dir="0" index="3" bw="5" slack="0"/>
<pin id="776" dir="0" index="4" bw="5" slack="0"/>
<pin id="777" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_33_1/11 "/>
</bind>
</comp>

<comp id="783" class="1004" name="stream_in_24_user_V_7_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="26" slack="0"/>
<pin id="785" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_7/12 "/>
</bind>
</comp>

<comp id="787" class="1004" name="or_ln89_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln89_1/12 "/>
</bind>
</comp>

<comp id="793" class="1004" name="trunc_ln647_4_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="24" slack="0"/>
<pin id="795" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_4/12 "/>
</bind>
</comp>

<comp id="797" class="1004" name="p_Result_33_2_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="0"/>
<pin id="800" dir="0" index="2" bw="8" slack="0"/>
<pin id="801" dir="0" index="3" bw="6" slack="0"/>
<pin id="802" dir="0" index="4" bw="6" slack="0"/>
<pin id="803" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_33_2/12 "/>
</bind>
</comp>

<comp id="809" class="1004" name="stream_in_24_user_V_8_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="26" slack="0"/>
<pin id="811" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_8/13 "/>
</bind>
</comp>

<comp id="813" class="1004" name="or_ln89_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln89_2/13 "/>
</bind>
</comp>

<comp id="820" class="1004" name="trunc_ln647_5_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="24" slack="0"/>
<pin id="822" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_5/13 "/>
</bind>
</comp>

<comp id="824" class="1004" name="p_Result_33_3_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="0" index="2" bw="8" slack="0"/>
<pin id="828" dir="0" index="3" bw="6" slack="0"/>
<pin id="829" dir="0" index="4" bw="6" slack="0"/>
<pin id="830" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_33_3/13 "/>
</bind>
</comp>

<comp id="837" class="1004" name="p_Result_13_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="0" index="1" bw="8" slack="1"/>
<pin id="840" dir="0" index="2" bw="24" slack="0"/>
<pin id="841" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/16 "/>
</bind>
</comp>

<comp id="845" class="1004" name="p_Result_9_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="96" slack="0"/>
<pin id="847" dir="0" index="1" bw="96" slack="0"/>
<pin id="848" dir="0" index="2" bw="24" slack="0"/>
<pin id="849" dir="0" index="3" bw="1" slack="0"/>
<pin id="850" dir="0" index="4" bw="6" slack="0"/>
<pin id="851" dir="1" index="5" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_9/19 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_5_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="4" slack="0"/>
<pin id="859" dir="0" index="1" bw="4" slack="0"/>
<pin id="860" dir="0" index="2" bw="1" slack="0"/>
<pin id="861" dir="0" index="3" bw="1" slack="0"/>
<pin id="862" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_5/19 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_6_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="4" slack="0"/>
<pin id="869" dir="0" index="1" bw="4" slack="0"/>
<pin id="870" dir="0" index="2" bw="1" slack="0"/>
<pin id="871" dir="0" index="3" bw="1" slack="0"/>
<pin id="872" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_6/19 "/>
</bind>
</comp>

<comp id="877" class="1004" name="p_Result_26_1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="96" slack="0"/>
<pin id="879" dir="0" index="1" bw="96" slack="0"/>
<pin id="880" dir="0" index="2" bw="24" slack="0"/>
<pin id="881" dir="0" index="3" bw="6" slack="0"/>
<pin id="882" dir="0" index="4" bw="7" slack="0"/>
<pin id="883" dir="1" index="5" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26_1/20 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_7_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="4" slack="0"/>
<pin id="891" dir="0" index="1" bw="4" slack="0"/>
<pin id="892" dir="0" index="2" bw="1" slack="0"/>
<pin id="893" dir="0" index="3" bw="1" slack="0"/>
<pin id="894" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_7/20 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_8_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="4" slack="0"/>
<pin id="901" dir="0" index="1" bw="4" slack="0"/>
<pin id="902" dir="0" index="2" bw="1" slack="0"/>
<pin id="903" dir="0" index="3" bw="1" slack="0"/>
<pin id="904" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_8/20 "/>
</bind>
</comp>

<comp id="909" class="1004" name="p_Result_26_2_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="96" slack="0"/>
<pin id="911" dir="0" index="1" bw="96" slack="0"/>
<pin id="912" dir="0" index="2" bw="24" slack="0"/>
<pin id="913" dir="0" index="3" bw="7" slack="0"/>
<pin id="914" dir="0" index="4" bw="8" slack="0"/>
<pin id="915" dir="1" index="5" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26_2/21 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_9_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="4" slack="0"/>
<pin id="923" dir="0" index="1" bw="4" slack="0"/>
<pin id="924" dir="0" index="2" bw="3" slack="0"/>
<pin id="925" dir="0" index="3" bw="1" slack="0"/>
<pin id="926" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_9/21 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_10_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="0"/>
<pin id="933" dir="0" index="1" bw="4" slack="0"/>
<pin id="934" dir="0" index="2" bw="3" slack="0"/>
<pin id="935" dir="0" index="3" bw="1" slack="0"/>
<pin id="936" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_10/21 "/>
</bind>
</comp>

<comp id="941" class="1004" name="p_Result_26_3_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="96" slack="0"/>
<pin id="943" dir="0" index="1" bw="96" slack="0"/>
<pin id="944" dir="0" index="2" bw="24" slack="0"/>
<pin id="945" dir="0" index="3" bw="8" slack="0"/>
<pin id="946" dir="0" index="4" bw="8" slack="0"/>
<pin id="947" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26_3/22 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_11_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="4" slack="0"/>
<pin id="956" dir="0" index="1" bw="4" slack="0"/>
<pin id="957" dir="0" index="2" bw="3" slack="0"/>
<pin id="958" dir="0" index="3" bw="1" slack="0"/>
<pin id="959" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_11/22 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_12_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="4" slack="0"/>
<pin id="967" dir="0" index="1" bw="4" slack="0"/>
<pin id="968" dir="0" index="2" bw="3" slack="0"/>
<pin id="969" dir="0" index="3" bw="1" slack="0"/>
<pin id="970" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_12/22 "/>
</bind>
</comp>

<comp id="976" class="1004" name="trunc_ln647_6_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="96" slack="0"/>
<pin id="978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_6/22 "/>
</bind>
</comp>

<comp id="981" class="1004" name="p_Result_s_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="4" slack="0"/>
<pin id="984" dir="0" index="2" bw="1" slack="0"/>
<pin id="985" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/22 "/>
</bind>
</comp>

<comp id="990" class="1004" name="p_Result_11_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="4" slack="0"/>
<pin id="993" dir="0" index="2" bw="1" slack="0"/>
<pin id="994" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/22 "/>
</bind>
</comp>

<comp id="999" class="1004" name="p_Result_29_1_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="0"/>
<pin id="1001" dir="0" index="1" bw="96" slack="0"/>
<pin id="1002" dir="0" index="2" bw="7" slack="0"/>
<pin id="1003" dir="0" index="3" bw="7" slack="0"/>
<pin id="1004" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_29_1/22 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="p_Result_10_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="4" slack="0"/>
<pin id="1012" dir="0" index="2" bw="1" slack="0"/>
<pin id="1013" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/22 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="p_Result_1_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="4" slack="0"/>
<pin id="1020" dir="0" index="2" bw="3" slack="0"/>
<pin id="1021" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1_1/22 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="p_Result_29_2_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="0"/>
<pin id="1027" dir="0" index="1" bw="96" slack="0"/>
<pin id="1028" dir="0" index="2" bw="8" slack="0"/>
<pin id="1029" dir="0" index="3" bw="8" slack="0"/>
<pin id="1030" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_29_2/22 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="p_Result_2_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="4" slack="0"/>
<pin id="1038" dir="0" index="2" bw="3" slack="0"/>
<pin id="1039" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/22 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="p_Result_1_2_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="4" slack="0"/>
<pin id="1046" dir="0" index="2" bw="3" slack="0"/>
<pin id="1047" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1_2/22 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="alpha_V_read_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="1"/>
<pin id="1053" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="alpha_V_read "/>
</bind>
</comp>

<comp id="1056" class="1005" name="mode_read_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="1"/>
<pin id="1058" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_read "/>
</bind>
</comp>

<comp id="1060" class="1005" name="empty_28_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="26" slack="1"/>
<pin id="1062" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="empty_28 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="p_Result_s_30_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="8" slack="1"/>
<pin id="1067" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_30 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="p_Result_3_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="8" slack="1"/>
<pin id="1072" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="trunc_ln647_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="8" slack="1"/>
<pin id="1077" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln647 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="stream_in_24_last_V_10_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="1"/>
<pin id="1082" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stream_in_24_last_V_10 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="or_ln126_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln126 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="p_Result_14_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_14 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="empty_25_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="26" slack="1"/>
<pin id="1097" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="trunc_ln215_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="16" slack="1"/>
<pin id="1102" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln215 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="stream_in_24_last_V_9_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="1"/>
<pin id="1107" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stream_in_24_last_V_9 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="or_ln109_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="1"/>
<pin id="1112" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln109 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="p_Result_35_1_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="1"/>
<pin id="1117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_35_1 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="stream_in_24_user_V_5_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="1"/>
<pin id="1122" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stream_in_24_user_V_5 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="p_Result_12_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="32" slack="1"/>
<pin id="1127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="or_ln89_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="1"/>
<pin id="1132" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln89 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="p_Result_33_1_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="1"/>
<pin id="1137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_33_1 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="or_ln89_1_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="1"/>
<pin id="1142" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln89_1 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="p_Result_33_2_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="1"/>
<pin id="1147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_33_2 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="stream_in_24_user_V_4_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="1"/>
<pin id="1152" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stream_in_24_user_V_4 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="stream_in_24_last_V_4_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="1"/>
<pin id="1157" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stream_in_24_last_V_4 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="p_Result_13_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="1"/>
<pin id="1162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="p_Result_9_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="96" slack="1"/>
<pin id="1167" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="tmp_5_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="4" slack="1"/>
<pin id="1172" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="tmp_6_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="4" slack="1"/>
<pin id="1177" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="p_Result_26_1_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="96" slack="1"/>
<pin id="1182" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_26_1 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="tmp_7_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="4" slack="1"/>
<pin id="1187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="tmp_8_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="4" slack="1"/>
<pin id="1192" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="p_Result_26_2_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="96" slack="1"/>
<pin id="1197" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_26_2 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="tmp_9_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="4" slack="1"/>
<pin id="1202" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="tmp_10_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="4" slack="1"/>
<pin id="1207" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="trunc_ln647_6_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="1"/>
<pin id="1212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln647_6 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="p_Result_s_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="1"/>
<pin id="1217" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1220" class="1005" name="p_Result_11_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="1"/>
<pin id="1222" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="p_Result_29_1_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="1"/>
<pin id="1227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_29_1 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="p_Result_10_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="1"/>
<pin id="1232" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="p_Result_1_1_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="1"/>
<pin id="1237" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1_1 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="p_Result_29_2_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="2"/>
<pin id="1242" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_29_2 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="p_Result_2_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="2"/>
<pin id="1247" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="p_Result_1_2_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="2"/>
<pin id="1252" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_1_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="144"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="171"><net_src comp="72" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="178"><net_src comp="86" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="88" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="88" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="187" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="211"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="221"><net_src comp="191" pin="4"/><net_sink comp="215" pin=2"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="232"><net_src comp="175" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="237"><net_src comp="88" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="245"><net_src comp="238" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="255"><net_src comp="212" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="256"><net_src comp="249" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="266"><net_src comp="223" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="267"><net_src comp="260" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="277"><net_src comp="234" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="278"><net_src comp="271" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="288"><net_src comp="246" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="289"><net_src comp="282" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="299"><net_src comp="257" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="309"><net_src comp="268" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="321"><net_src comp="293" pin="4"/><net_sink comp="315" pin=2"/></net>

<net id="322"><net_src comp="315" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="323"><net_src comp="315" pin="4"/><net_sink comp="162" pin=4"/></net>

<net id="327"><net_src comp="324" pin="1"/><net_sink comp="162" pin=5"/></net>

<net id="334"><net_src comp="303" pin="4"/><net_sink comp="328" pin=2"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="162" pin=5"/></net>

<net id="336"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="162" pin=6"/></net>

<net id="348"><net_src comp="279" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="349"><net_src comp="342" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="350"><net_src comp="342" pin="4"/><net_sink comp="162" pin=6"/></net>

<net id="354"><net_src comp="102" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="362"><net_src comp="355" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="366"><net_src comp="102" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="374"><net_src comp="367" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="378"><net_src comp="104" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="386"><net_src comp="379" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="390"><net_src comp="88" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="398"><net_src comp="391" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="402"><net_src comp="88" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="387" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="399" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="411"><net_src comp="403" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="421"><net_src comp="391" pin="4"/><net_sink comp="415" pin=2"/></net>

<net id="422"><net_src comp="415" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="432"><net_src comp="351" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="433"><net_src comp="426" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="443"><net_src comp="363" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="444"><net_src comp="437" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="454"><net_src comp="375" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="455"><net_src comp="448" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="465"><net_src comp="412" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="466"><net_src comp="459" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="476"><net_src comp="423" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="477"><net_src comp="470" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="487"><net_src comp="434" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="488"><net_src comp="481" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="498"><net_src comp="445" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="499"><net_src comp="492" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="509"><net_src comp="456" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="510"><net_src comp="503" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="520"><net_src comp="467" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="530"><net_src comp="478" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="540"><net_src comp="489" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="544"><net_src comp="541" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="551"><net_src comp="514" pin="4"/><net_sink comp="545" pin=2"/></net>

<net id="552"><net_src comp="545" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="556"><net_src comp="553" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="563"><net_src comp="524" pin="4"/><net_sink comp="557" pin=2"/></net>

<net id="564"><net_src comp="557" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="568"><net_src comp="565" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="575"><net_src comp="534" pin="4"/><net_sink comp="569" pin=2"/></net>

<net id="576"><net_src comp="569" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="580"><net_src comp="577" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="587"><net_src comp="500" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="588"><net_src comp="581" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="592"><net_src comp="152" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="599"><net_src comp="58" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="589" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="60" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="62" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="609"><net_src comp="58" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="589" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="64" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="612"><net_src comp="66" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="616"><net_src comp="152" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="162" pin=6"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="620"><net_src comp="613" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="622"><net_src comp="613" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="623"><net_src comp="613" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="624"><net_src comp="613" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="625"><net_src comp="613" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="629"><net_src comp="152" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="162" pin=5"/></net>

<net id="634"><net_src comp="589" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="641"><net_src comp="152" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="635" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="638" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="648"><net_src comp="642" pin="2"/><net_sink comp="162" pin=5"/></net>

<net id="655"><net_src comp="593" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="649" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="668"><net_src comp="603" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="662" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="665" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="681"><net_src comp="68" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="656" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="40" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="60" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="688"><net_src comp="589" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="695"><net_src comp="68" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="669" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="40" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="60" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="706"><net_src comp="70" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="689" pin="4"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="685" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="709"><net_src comp="675" pin="4"/><net_sink comp="699" pin=3"/></net>

<net id="710"><net_src comp="699" pin="5"/><net_sink comp="162" pin=4"/></net>

<net id="714"><net_src comp="589" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="721"><net_src comp="152" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="715" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="718" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="728"><net_src comp="722" pin="2"/><net_sink comp="162" pin=5"/></net>

<net id="732"><net_src comp="589" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="738"><net_src comp="82" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="729" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="733" pin="3"/><net_sink comp="162" pin=4"/></net>

<net id="744"><net_src comp="589" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="752"><net_src comp="92" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="179" pin="4"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="741" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="755"><net_src comp="28" pin="0"/><net_sink comp="745" pin=3"/></net>

<net id="756"><net_src comp="94" pin="0"/><net_sink comp="745" pin=4"/></net>

<net id="760"><net_src comp="152" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="757" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="238" pin="4"/><net_sink comp="761" pin=1"/></net>

<net id="770"><net_src comp="589" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="778"><net_src comp="92" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="779"><net_src comp="226" pin="4"/><net_sink comp="771" pin=1"/></net>

<net id="780"><net_src comp="767" pin="1"/><net_sink comp="771" pin=2"/></net>

<net id="781"><net_src comp="60" pin="0"/><net_sink comp="771" pin=3"/></net>

<net id="782"><net_src comp="62" pin="0"/><net_sink comp="771" pin=4"/></net>

<net id="786"><net_src comp="152" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="783" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="271" pin="4"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="589" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="804"><net_src comp="92" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="805"><net_src comp="260" pin="4"/><net_sink comp="797" pin=1"/></net>

<net id="806"><net_src comp="793" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="807"><net_src comp="64" pin="0"/><net_sink comp="797" pin=3"/></net>

<net id="808"><net_src comp="66" pin="0"/><net_sink comp="797" pin=4"/></net>

<net id="812"><net_src comp="152" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="303" pin="4"/><net_sink comp="813" pin=1"/></net>

<net id="819"><net_src comp="813" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="823"><net_src comp="589" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="831"><net_src comp="92" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="832"><net_src comp="293" pin="4"/><net_sink comp="824" pin=1"/></net>

<net id="833"><net_src comp="820" pin="1"/><net_sink comp="824" pin=2"/></net>

<net id="834"><net_src comp="48" pin="0"/><net_sink comp="824" pin=3"/></net>

<net id="835"><net_src comp="96" pin="0"/><net_sink comp="824" pin=4"/></net>

<net id="836"><net_src comp="824" pin="5"/><net_sink comp="315" pin=0"/></net>

<net id="842"><net_src comp="98" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="589" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="844"><net_src comp="837" pin="3"/><net_sink comp="162" pin=4"/></net>

<net id="852"><net_src comp="108" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="853"><net_src comp="379" pin="4"/><net_sink comp="845" pin=1"/></net>

<net id="854"><net_src comp="589" pin="1"/><net_sink comp="845" pin=2"/></net>

<net id="855"><net_src comp="28" pin="0"/><net_sink comp="845" pin=3"/></net>

<net id="856"><net_src comp="66" pin="0"/><net_sink comp="845" pin=4"/></net>

<net id="863"><net_src comp="110" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="355" pin="4"/><net_sink comp="857" pin=1"/></net>

<net id="865"><net_src comp="28" pin="0"/><net_sink comp="857" pin=2"/></net>

<net id="866"><net_src comp="626" pin="1"/><net_sink comp="857" pin=3"/></net>

<net id="873"><net_src comp="110" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="367" pin="4"/><net_sink comp="867" pin=1"/></net>

<net id="875"><net_src comp="28" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="876"><net_src comp="613" pin="1"/><net_sink comp="867" pin=3"/></net>

<net id="884"><net_src comp="108" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="448" pin="4"/><net_sink comp="877" pin=1"/></net>

<net id="886"><net_src comp="589" pin="1"/><net_sink comp="877" pin=2"/></net>

<net id="887"><net_src comp="48" pin="0"/><net_sink comp="877" pin=3"/></net>

<net id="888"><net_src comp="112" pin="0"/><net_sink comp="877" pin=4"/></net>

<net id="895"><net_src comp="110" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="426" pin="4"/><net_sink comp="889" pin=1"/></net>

<net id="897"><net_src comp="40" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="898"><net_src comp="626" pin="1"/><net_sink comp="889" pin=3"/></net>

<net id="905"><net_src comp="110" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="437" pin="4"/><net_sink comp="899" pin=1"/></net>

<net id="907"><net_src comp="40" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="908"><net_src comp="613" pin="1"/><net_sink comp="899" pin=3"/></net>

<net id="916"><net_src comp="108" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="917"><net_src comp="492" pin="4"/><net_sink comp="909" pin=1"/></net>

<net id="918"><net_src comp="589" pin="1"/><net_sink comp="909" pin=2"/></net>

<net id="919"><net_src comp="114" pin="0"/><net_sink comp="909" pin=3"/></net>

<net id="920"><net_src comp="116" pin="0"/><net_sink comp="909" pin=4"/></net>

<net id="927"><net_src comp="110" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="470" pin="4"/><net_sink comp="921" pin=1"/></net>

<net id="929"><net_src comp="50" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="930"><net_src comp="626" pin="1"/><net_sink comp="921" pin=3"/></net>

<net id="937"><net_src comp="110" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="481" pin="4"/><net_sink comp="931" pin=1"/></net>

<net id="939"><net_src comp="50" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="940"><net_src comp="613" pin="1"/><net_sink comp="931" pin=3"/></net>

<net id="948"><net_src comp="108" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="949"><net_src comp="534" pin="4"/><net_sink comp="941" pin=1"/></net>

<net id="950"><net_src comp="589" pin="1"/><net_sink comp="941" pin=2"/></net>

<net id="951"><net_src comp="118" pin="0"/><net_sink comp="941" pin=3"/></net>

<net id="952"><net_src comp="120" pin="0"/><net_sink comp="941" pin=4"/></net>

<net id="953"><net_src comp="941" pin="5"/><net_sink comp="569" pin=0"/></net>

<net id="960"><net_src comp="110" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="514" pin="4"/><net_sink comp="954" pin=1"/></net>

<net id="962"><net_src comp="52" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="963"><net_src comp="626" pin="1"/><net_sink comp="954" pin=3"/></net>

<net id="964"><net_src comp="954" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="971"><net_src comp="110" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="972"><net_src comp="524" pin="4"/><net_sink comp="965" pin=1"/></net>

<net id="973"><net_src comp="52" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="974"><net_src comp="613" pin="1"/><net_sink comp="965" pin=3"/></net>

<net id="975"><net_src comp="965" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="979"><net_src comp="569" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="986"><net_src comp="122" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="545" pin="4"/><net_sink comp="981" pin=1"/></net>

<net id="988"><net_src comp="124" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="989"><net_src comp="981" pin="3"/><net_sink comp="162" pin=5"/></net>

<net id="995"><net_src comp="122" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="557" pin="4"/><net_sink comp="990" pin=1"/></net>

<net id="997"><net_src comp="126" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="998"><net_src comp="990" pin="3"/><net_sink comp="162" pin=6"/></net>

<net id="1005"><net_src comp="128" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1006"><net_src comp="569" pin="4"/><net_sink comp="999" pin=1"/></net>

<net id="1007"><net_src comp="130" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1008"><net_src comp="132" pin="0"/><net_sink comp="999" pin=3"/></net>

<net id="1014"><net_src comp="122" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1015"><net_src comp="545" pin="4"/><net_sink comp="1009" pin=1"/></net>

<net id="1016"><net_src comp="126" pin="0"/><net_sink comp="1009" pin=2"/></net>

<net id="1022"><net_src comp="122" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1023"><net_src comp="557" pin="4"/><net_sink comp="1017" pin=1"/></net>

<net id="1024"><net_src comp="134" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1031"><net_src comp="128" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="569" pin="4"/><net_sink comp="1025" pin=1"/></net>

<net id="1033"><net_src comp="136" pin="0"/><net_sink comp="1025" pin=2"/></net>

<net id="1034"><net_src comp="120" pin="0"/><net_sink comp="1025" pin=3"/></net>

<net id="1040"><net_src comp="122" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="545" pin="4"/><net_sink comp="1035" pin=1"/></net>

<net id="1042"><net_src comp="134" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1048"><net_src comp="122" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1049"><net_src comp="557" pin="4"/><net_sink comp="1043" pin=1"/></net>

<net id="1050"><net_src comp="138" pin="0"/><net_sink comp="1043" pin=2"/></net>

<net id="1054"><net_src comp="140" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1059"><net_src comp="146" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1063"><net_src comp="152" pin="4"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1068"><net_src comp="593" pin="4"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1073"><net_src comp="603" pin="4"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1078"><net_src comp="631" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="699" pin=4"/></net>

<net id="1083"><net_src comp="613" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="162" pin=6"/></net>

<net id="1088"><net_src comp="642" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="162" pin=5"/></net>

<net id="1093"><net_src comp="699" pin="5"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="1098"><net_src comp="152" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1103"><net_src comp="711" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="733" pin=2"/></net>

<net id="1108"><net_src comp="613" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="162" pin=6"/></net>

<net id="1113"><net_src comp="722" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="162" pin=5"/></net>

<net id="1118"><net_src comp="733" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="1123"><net_src comp="626" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1128"><net_src comp="745" pin="5"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1133"><net_src comp="761" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1138"><net_src comp="771" pin="5"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1143"><net_src comp="787" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1148"><net_src comp="797" pin="5"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1153"><net_src comp="626" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="162" pin=5"/></net>

<net id="1158"><net_src comp="613" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="162" pin=6"/></net>

<net id="1163"><net_src comp="837" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="1168"><net_src comp="845" pin="5"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1173"><net_src comp="857" pin="4"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1178"><net_src comp="867" pin="4"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1183"><net_src comp="877" pin="5"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1188"><net_src comp="889" pin="4"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1193"><net_src comp="899" pin="4"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1198"><net_src comp="909" pin="5"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1203"><net_src comp="921" pin="4"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1208"><net_src comp="931" pin="4"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1213"><net_src comp="976" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="1218"><net_src comp="981" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="162" pin=5"/></net>

<net id="1223"><net_src comp="990" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="162" pin=6"/></net>

<net id="1228"><net_src comp="999" pin="4"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="1233"><net_src comp="1009" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="162" pin=5"/></net>

<net id="1238"><net_src comp="1017" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="162" pin=6"/></net>

<net id="1243"><net_src comp="1025" pin="4"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="1248"><net_src comp="1035" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="162" pin=5"/></net>

<net id="1253"><net_src comp="1043" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="162" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_32_data_V | {5 9 14 17 23 24 25 }
	Port: stream_out_32_user_V | {5 9 14 17 23 24 25 }
	Port: stream_out_32_last_V | {5 9 14 17 23 24 25 }
 - Input state : 
	Port: pixel_pack : stream_in_24_data_V | {3 4 7 8 10 11 12 13 16 19 20 21 22 }
	Port: pixel_pack : stream_in_24_user_V | {3 4 7 8 10 11 12 13 16 19 20 21 22 }
	Port: pixel_pack : stream_in_24_last_V | {3 4 7 8 10 11 12 13 16 19 20 21 22 }
	Port: pixel_pack : mode | {1 }
	Port: pixel_pack : alpha_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		p_Result_s_30 : 1
		p_Result_3 : 1
		trunc_ln647 : 1
	State 4
		or_ln126 : 1
		p_Result_1 : 1
		zext_ln364_1 : 2
		out_c1_V : 3
		p_Result_4 : 1
		zext_ln364_3 : 2
		out_c2_V : 3
		p_Result_6 : 4
		trunc_ln647_1 : 1
		p_Result_8 : 4
		p_Result_14 : 5
		write_ln28 : 6
		br_ln121 : 1
	State 5
		empty_31 : 1
	State 6
	State 7
		trunc_ln215 : 1
	State 8
		or_ln109 : 1
		trunc_ln215_1 : 1
		p_Result_35_1 : 2
		write_ln28 : 3
		br_ln104 : 1
	State 9
		empty_27 : 1
	State 10
		br_ln82 : 1
		br_ln88 : 1
		trunc_ln647_2 : 1
		p_Result_12 : 2
		last_6_0 : 1
		empty_24 : 1
	State 11
		or_ln89 : 1
		trunc_ln647_3 : 1
		p_Result_33_1 : 2
		last_6_1 : 1
	State 12
		or_ln89_1 : 1
		trunc_ln647_4 : 1
		p_Result_33_2 : 2
		last_6_2 : 1
	State 13
		or_ln89_2 : 1
		trunc_ln647_5 : 1
		p_Result_33_3 : 2
		p_0279_2_3 : 3
		user_1_3 : 1
		last_6_3 : 1
		write_ln28 : 4
	State 14
	State 15
	State 16
		p_Result_13 : 1
		write_ln28 : 2
		br_ln68 : 1
	State 17
		empty_19 : 1
	State 18
	State 19
		br_ln42 : 1
		br_ln49 : 1
		p_Result_9 : 1
		tmp_5 : 1
		tmp_6 : 1
		last_2_0 : 1
		empty_17 : 1
	State 20
		p_Result_26_1 : 1
		tmp_7 : 1
		tmp_8 : 1
		last_2_1 : 1
	State 21
		p_Result_26_2 : 1
		tmp_9 : 1
		tmp_10 : 1
		last_2_2 : 1
	State 22
		p_Result_26_3 : 1
		tmp_11 : 1
		tmp_12 : 1
		p_0147_2_3 : 2
		p_0151_2_3 : 2
		p_0563_2_3 : 2
		last_2_3 : 1
		trunc_ln647_6 : 3
		p_Result_s : 3
		p_Result_11 : 3
		write_ln28 : 4
		p_Result_29_1 : 3
		p_Result_10 : 3
		p_Result_1_1 : 3
		p_Result_29_2 : 3
		p_Result_2 : 3
		p_Result_1_2 : 3
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |        out_c1_V_fu_656        |    0    |    15   |
|          |        out_c2_V_fu_669        |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          |        or_ln126_fu_642        |    0    |    2    |
|          |        or_ln109_fu_722        |    0    |    2    |
|    or    |         or_ln89_fu_761        |    0    |    2    |
|          |        or_ln89_1_fu_787       |    0    |    2    |
|          |        or_ln89_2_fu_813       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |        grp_read_fu_140        |    0    |    0    |
|   read   |        grp_read_fu_146        |    0    |    0    |
|          |        grp_read_fu_152        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_162       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_589          |    0    |    0    |
|          |           grp_fu_613          |    0    |    0    |
|          |           grp_fu_626          |    0    |    0    |
|          | stream_in_24_user_V_11_fu_635 |    0    |    0    |
|extractvalue| stream_in_24_user_V_12_fu_638 |    0    |    0    |
|          |  stream_in_24_user_V_9_fu_715 |    0    |    0    |
|          | stream_in_24_user_V_10_fu_718 |    0    |    0    |
|          |  stream_in_24_user_V_6_fu_757 |    0    |    0    |
|          |  stream_in_24_user_V_7_fu_783 |    0    |    0    |
|          |  stream_in_24_user_V_8_fu_809 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_593          |    0    |    0    |
|          |           grp_fu_603          |    0    |    0    |
|partselect|       p_Result_6_fu_675       |    0    |    0    |
|          |       p_Result_8_fu_689       |    0    |    0    |
|          |      p_Result_29_1_fu_999     |    0    |    0    |
|          |     p_Result_29_2_fu_1025     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln647_fu_631      |    0    |    0    |
|          |      trunc_ln647_1_fu_685     |    0    |    0    |
|          |       trunc_ln215_fu_711      |    0    |    0    |
|          |      trunc_ln215_1_fu_729     |    0    |    0    |
|   trunc  |      trunc_ln647_2_fu_741     |    0    |    0    |
|          |      trunc_ln647_3_fu_767     |    0    |    0    |
|          |      trunc_ln647_4_fu_793     |    0    |    0    |
|          |      trunc_ln647_5_fu_820     |    0    |    0    |
|          |      trunc_ln647_6_fu_976     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln364_fu_649       |    0    |    0    |
|   zext   |      zext_ln364_1_fu_652      |    0    |    0    |
|          |      zext_ln364_2_fu_662      |    0    |    0    |
|          |      zext_ln364_3_fu_665      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_14_fu_699      |    0    |    0    |
|bitconcatenate|      p_Result_35_1_fu_733     |    0    |    0    |
|          |       p_Result_13_fu_837      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_12_fu_745      |    0    |    0    |
|          |      p_Result_33_1_fu_771     |    0    |    0    |
|          |      p_Result_33_2_fu_797     |    0    |    0    |
|  partset |      p_Result_33_3_fu_824     |    0    |    0    |
|          |       p_Result_9_fu_845       |    0    |    0    |
|          |      p_Result_26_1_fu_877     |    0    |    0    |
|          |      p_Result_26_2_fu_909     |    0    |    0    |
|          |      p_Result_26_3_fu_941     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          tmp_5_fu_857         |    0    |    0    |
|          |          tmp_6_fu_867         |    0    |    0    |
|          |          tmp_7_fu_889         |    0    |    0    |
|  bitset  |          tmp_8_fu_899         |    0    |    0    |
|          |          tmp_9_fu_921         |    0    |    0    |
|          |         tmp_10_fu_931         |    0    |    0    |
|          |         tmp_11_fu_954         |    0    |    0    |
|          |         tmp_12_fu_965         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_s_fu_981       |    0    |    0    |
|          |       p_Result_11_fu_990      |    0    |    0    |
| bitselect|      p_Result_10_fu_1009      |    0    |    0    |
|          |      p_Result_1_1_fu_1017     |    0    |    0    |
|          |       p_Result_2_fu_1035      |    0    |    0    |
|          |      p_Result_1_2_fu_1043     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    40   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     alpha_V_read_reg_1051     |    8   |
|     delayed_last_0_reg_399    |    1   |
|     delayed_last_1_reg_199    |    1   |
|     delayed_last_2_reg_187    |    1   |
|      delayed_last_reg_387     |    1   |
|       empty_25_reg_1095       |   26   |
|       empty_28_reg_1060       |   26   |
|        last_2_0_reg_412       |    1   |
|        last_2_1_reg_456       |    1   |
|        last_2_2_reg_500       |    1   |
|        last_2_3_reg_577       |    1   |
|        last_6_0_reg_212       |    1   |
|        last_6_1_reg_246       |    1   |
|        last_6_2_reg_279       |    1   |
|        last_6_3_reg_337       |    1   |
|       mode_read_reg_1056      |   32   |
|       or_ln109_reg_1110       |    1   |
|       or_ln126_reg_1085       |    1   |
|       or_ln89_1_reg_1140      |    1   |
|        or_ln89_reg_1130       |    1   |
|      p_0147_0817_reg_351      |    4   |
|       p_0147_2_0_reg_423      |    4   |
|       p_0147_2_1_reg_467      |    4   |
|       p_0147_2_2_reg_511      |    4   |
|       p_0147_2_3_reg_541      |    4   |
|      p_0151_0816_reg_363      |    4   |
|       p_0151_2_0_reg_434      |    4   |
|       p_0151_2_1_reg_478      |    4   |
|       p_0151_2_2_reg_521      |    4   |
|       p_0151_2_3_reg_553      |    4   |
|      p_0279_0819_reg_175      |   32   |
|       p_0279_2_0_reg_223      |   32   |
|       p_0279_2_1_reg_257      |   32   |
|       p_0279_2_2_reg_290      |   32   |
|       p_0279_2_3_reg_310      |   32   |
|      p_0563_0815_reg_375      |   96   |
|       p_0563_2_0_reg_445      |   96   |
|       p_0563_2_1_reg_489      |   96   |
|       p_0563_2_2_reg_531      |   96   |
|       p_0563_2_3_reg_565      |   96   |
|      p_Result_10_reg_1230     |    1   |
|      p_Result_11_reg_1220     |    1   |
|      p_Result_12_reg_1125     |   32   |
|      p_Result_13_reg_1160     |   32   |
|      p_Result_14_reg_1090     |   32   |
|     p_Result_1_1_reg_1235     |    1   |
|     p_Result_1_2_reg_1250     |    1   |
|     p_Result_26_1_reg_1180    |   96   |
|     p_Result_26_2_reg_1195    |   96   |
|     p_Result_29_1_reg_1225    |   32   |
|     p_Result_29_2_reg_1240    |   32   |
|      p_Result_2_reg_1245      |    1   |
|     p_Result_33_1_reg_1135    |   32   |
|     p_Result_33_2_reg_1145    |   32   |
|     p_Result_35_1_reg_1115    |   32   |
|      p_Result_3_reg_1070      |    8   |
|      p_Result_9_reg_1165      |   96   |
|     p_Result_s_30_reg_1065    |    8   |
|      p_Result_s_reg_1215      |    1   |
|stream_in_24_last_V_10_reg_1080|    1   |
| stream_in_24_last_V_4_reg_1155|    1   |
| stream_in_24_last_V_9_reg_1105|    1   |
| stream_in_24_user_V_4_reg_1150|    1   |
| stream_in_24_user_V_5_reg_1120|    1   |
|        tmp_10_reg_1205        |    4   |
|         tmp_5_reg_1170        |    4   |
|         tmp_6_reg_1175        |    4   |
|         tmp_7_reg_1185        |    4   |
|         tmp_8_reg_1190        |    4   |
|         tmp_9_reg_1200        |    4   |
|      trunc_ln215_reg_1100     |   16   |
|     trunc_ln647_6_reg_1210    |   32   |
|      trunc_ln647_reg_1075     |    8   |
|        user_1_0_reg_234       |    1   |
|        user_1_1_reg_268       |    1   |
|        user_1_2_reg_300       |    1   |
|        user_1_3_reg_324       |    1   |
+-------------------------------+--------+
|             Total             |  1443  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_162    |  p4  |  12  |  32  |   384  ||    53   |
|    grp_write_fu_162    |  p5  |  12  |   1  |   12   ||    53   |
|    grp_write_fu_162    |  p6  |  10  |   1  |   10   ||    47   |
|   p_0279_0819_reg_175  |  p0  |   2  |  32  |   64   ||    9    |
| delayed_last_2_reg_187 |  p0  |   2  |   1  |    2   ||    9    |
| delayed_last_1_reg_199 |  p0  |   2  |   1  |    2   ||    9    |
|    user_1_0_reg_234    |  p0  |   2  |   1  |    2   ||    9    |
|   p_0147_0817_reg_351  |  p0  |   2  |   4  |    8   ||    9    |
|   p_0151_0816_reg_363  |  p0  |   2  |   4  |    8   ||    9    |
|   p_0563_0815_reg_375  |  p0  |   2  |  96  |   192  ||    9    |
|  delayed_last_reg_387  |  p0  |   2  |   1  |    2   ||    9    |
| delayed_last_0_reg_399 |  p0  |   2  |   1  |    2   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   688  || 22.1722 ||   234   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   40   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   22   |    -   |   234  |
|  Register |    -   |  1443  |    -   |
+-----------+--------+--------+--------+
|   Total   |   22   |  1443  |   274  |
+-----------+--------+--------+--------+
