Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sat Jul 15 12:42:50 2017
| Host         : ramprasad-ThinkPad-T420 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_methodology -file arty_linux_p1_wrapper_methodology_drc_routed.rpt -rpx arty_linux_p1_wrapper_methodology_drc_routed.rpx
| Design       : arty_linux_p1_wrapper
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 107
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 12         |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 85         |
| TIMING-38 | Warning  | Bus skew constraint applied on multiple clocks  | 3          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects     | 5          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X31Y50 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X28Y50 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X32Y51 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X29Y54 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X29Y49 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X29Y52 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X28Y48 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X28Y52 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X31Y52 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X30Y51 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X32Y53 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X28Y54 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell arty_linux_p1_i/mig_7series_0/u_arty_linux_p1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on dip_switches_4bits_tri_i[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dip_switches_4bits_tri_i[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on dip_switches_4bits_tri_i[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on dip_switches_4bits_tri_i[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on eth_mdio_mdc_mdio_io relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on eth_mii_crs relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rx_dv relative to clock(s) eth_mii_rx_clk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rx_er relative to clock(s) eth_mii_rx_clk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rxd[0] relative to clock(s) eth_mii_rx_clk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rxd[1] relative to clock(s) eth_mii_rx_clk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rxd[2] relative to clock(s) eth_mii_rx_clk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rxd[3] relative to clock(s) eth_mii_rx_clk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on led_4bits_tri_io[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on led_4bits_tri_io[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on led_4bits_tri_io[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on led_4bits_tri_io[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on push_buttons_4bits_tri_i[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on push_buttons_4bits_tri_i[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on push_buttons_4bits_tri_i[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on push_buttons_4bits_tri_i[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on qspi_flash_io0_io relative to clock(s) VIRTUAL_clk_out1_arty_linux_p1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on qspi_flash_io1_io relative to clock(s) VIRTUAL_clk_out1_arty_linux_p1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on qspi_flash_io2_io relative to clock(s) VIRTUAL_clk_out1_arty_linux_p1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on qspi_flash_io3_io relative to clock(s) VIRTUAL_clk_out1_arty_linux_p1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on qspi_flash_sck_io relative to clock(s) VIRTUAL_clk_out1_arty_linux_p1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on qspi_flash_ss_io relative to clock(s) VIRTUAL_clk_out1_arty_linux_p1_clk_wiz_0_0 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) VIRTUAL_clk_out2_arty_linux_p1_clk_wiz_0_0 VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[10] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[11] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[4] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[5] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[6] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[7] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[8] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[9] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[10] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[11] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[12] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[13] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[14] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[15] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[16] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[17] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[18] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[19] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[4] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[5] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[6] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[7] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[8] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp19_tri_io[9] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[10] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[11] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[12] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[13] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[14] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[15] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[4] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[5] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[6] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[7] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[8] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[9] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on ddr3_sdram_reset_n relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on eth_mdio_mdc_mdc relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on eth_mii_rst_n relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on eth_mii_tx_en relative to clock(s) eth_mii_tx_clk 
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on eth_mii_txd[0] relative to clock(s) eth_mii_tx_clk 
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on eth_mii_txd[1] relative to clock(s) eth_mii_tx_clk 
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on eth_mii_txd[2] relative to clock(s) eth_mii_tx_clk 
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on eth_mii_txd[3] relative to clock(s) eth_mii_tx_clk 
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-38#1 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 46 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint
Related violations: <none>

TIMING-38#2 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 47 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint
Related violations: <none>

TIMING-38#3 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 58 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '10' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/ramprasad/arty_projects_10-7-2017/arty_linux/arty_linux.srcs/sources_1/bd/arty_linux_p1/ip/arty_linux_p1_mig_7series_0_0/arty_linux_p1_mig_7series_0_0/user_design/constraints/arty_linux_p1_mig_7series_0_0.xdc (Line: 342)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*FIFO*/*rstblk*/*PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '29' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/ramprasad/arty_projects_10-7-2017/arty_linux/arty_linux.srcs/sources_1/bd/arty_linux_p1/ip/arty_linux_p1_axi_ethernetlite_0_0/arty_linux_p1_axi_ethernetlite_0_0.xdc (Line: 55)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_PULSE_S2AX_1_CDC/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '40' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/ramprasad/arty_projects_10-7-2017/arty_linux/arty_linux.srcs/sources_1/bd/arty_linux_p1/ip/arty_linux_p1_axi_quad_spi_0_0/arty_linux_p1_axi_quad_spi_0_0.xdc (Line: 49)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '39' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/ramprasad/arty_projects_10-7-2017/arty_linux/arty_linux.srcs/sources_1/bd/arty_linux_p1/ip/arty_linux_p1_axi_quad_spi_0_0/arty_linux_p1_axi_quad_spi_0_0.xdc (Line: 48)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/*rstblk*/*PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '42' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/ramprasad/arty_projects_10-7-2017/arty_linux/arty_linux.srcs/sources_1/bd/arty_linux_p1/ip/arty_linux_p1_axi_quad_spi_0_0/arty_linux_p1_axi_quad_spi_0_0.xdc (Line: 52)
Related violations: <none>


