// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Multirate_v1_FIR_filter_2 (
        ap_clk,
        ap_rst,
        FIR_delays_read,
        FIR_delays_read_9,
        FIR_delays_read_10,
        FIR_delays_read_11,
        FIR_delays_read_12,
        FIR_delays_write,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] FIR_delays_read;
input  [15:0] FIR_delays_read_9;
input  [15:0] FIR_delays_read_10;
input  [15:0] FIR_delays_read_11;
input  [15:0] FIR_delays_read_12;
input  [15:0] FIR_delays_write;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;

reg  signed [15:0] FIR_delays_write_read_reg_165;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] FIR_delays_write_read_reg_165_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_write_read_reg_165_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_write_read_reg_165_pp0_iter3_reg;
reg  signed [15:0] FIR_delays_write_read_reg_165_pp0_iter4_reg;
reg  signed [15:0] FIR_delays_read_1_reg_171;
reg  signed [15:0] FIR_delays_read_1_reg_171_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_read_1_reg_171_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_read_1_reg_171_pp0_iter3_reg;
reg  signed [15:0] FIR_delays_read_1_reg_171_pp0_iter4_reg;
reg  signed [15:0] FIR_delays_read_2_reg_177;
reg  signed [15:0] FIR_delays_read_2_reg_177_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_read_2_reg_177_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_read_2_reg_177_pp0_iter3_reg;
reg  signed [15:0] FIR_delays_read_2_reg_177_pp0_iter4_reg;
reg  signed [15:0] FIR_delays_read_3_reg_182;
reg  signed [15:0] FIR_delays_read_3_reg_182_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_read_3_reg_182_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_read_3_reg_182_pp0_iter3_reg;
reg  signed [15:0] FIR_delays_read_3_reg_182_pp0_iter4_reg;
reg  signed [15:0] FIR_delays_read_4_reg_187;
reg  signed [15:0] FIR_delays_read_4_reg_187_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_read_4_reg_187_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_read_4_reg_187_pp0_iter3_reg;
reg  signed [15:0] FIR_delays_read_4_reg_187_pp0_iter4_reg;
reg  signed [15:0] FIR_delays_read11_reg_193;
wire  signed [30:0] grp_fu_136_p3;
wire  signed [30:0] grp_fu_144_p4;
wire  signed [15:0] sext_ln68_1_fu_72_p0;
wire    ap_block_pp0_stage0;
wire  signed [15:0] sext_ln68_2_fu_76_p0;
wire  signed [30:0] grp_fu_154_p4;
wire   [14:0] y_fu_92_p4;
wire  signed [15:0] sext_ln70_fu_101_p1;
wire   [13:0] grp_fu_136_p2;
wire   [8:0] grp_fu_144_p2;
wire  signed [12:0] grp_fu_154_p2;
reg    grp_fu_136_ce;
reg    grp_fu_144_ce;
reg    grp_fu_154_ce;
reg    ap_ce_reg;
reg   [15:0] FIR_delays_read_int_reg;
reg   [15:0] FIR_delays_read_9_int_reg;
reg   [15:0] FIR_delays_read_10_int_reg;
reg   [15:0] FIR_delays_read_11_int_reg;
reg   [15:0] FIR_delays_read_12_int_reg;
reg   [15:0] FIR_delays_write_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;
reg   [15:0] ap_return_4_int_reg;
reg   [15:0] ap_return_5_int_reg;

Multirate_v1_am_addmul_16s_16s_14ns_31_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 31 ))
am_addmul_16s_16s_14ns_31_4_0_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sext_ln68_2_fu_76_p0),
    .din1(sext_ln68_1_fu_72_p0),
    .din2(grp_fu_136_p2),
    .ce(grp_fu_136_ce),
    .dout(grp_fu_136_p3)
);

Multirate_v1_ama_addmuladd_16s_16s_9ns_31s_31_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FIR_delays_read11_reg_193),
    .din1(FIR_delays_write_read_reg_165),
    .din2(grp_fu_144_p2),
    .din3(grp_fu_136_p3),
    .ce(grp_fu_144_ce),
    .dout(grp_fu_144_p4)
);

Multirate_v1_ama_addmuladd_16s_16s_13s_31s_31_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
ama_addmuladd_16s_16s_13s_31s_31_4_0_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FIR_delays_read_4_reg_187_pp0_iter1_reg),
    .din1(FIR_delays_read_1_reg_171_pp0_iter1_reg),
    .din2(grp_fu_154_p2),
    .din3(grp_fu_144_p4),
    .ce(grp_fu_154_ce),
    .dout(grp_fu_154_p4)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        FIR_delays_read11_reg_193 <= FIR_delays_read_int_reg;
        FIR_delays_read_1_reg_171 <= FIR_delays_read_12_int_reg;
        FIR_delays_read_1_reg_171_pp0_iter1_reg <= FIR_delays_read_1_reg_171;
        FIR_delays_read_1_reg_171_pp0_iter2_reg <= FIR_delays_read_1_reg_171_pp0_iter1_reg;
        FIR_delays_read_1_reg_171_pp0_iter3_reg <= FIR_delays_read_1_reg_171_pp0_iter2_reg;
        FIR_delays_read_1_reg_171_pp0_iter4_reg <= FIR_delays_read_1_reg_171_pp0_iter3_reg;
        FIR_delays_read_2_reg_177 <= FIR_delays_read_11_int_reg;
        FIR_delays_read_2_reg_177_pp0_iter1_reg <= FIR_delays_read_2_reg_177;
        FIR_delays_read_2_reg_177_pp0_iter2_reg <= FIR_delays_read_2_reg_177_pp0_iter1_reg;
        FIR_delays_read_2_reg_177_pp0_iter3_reg <= FIR_delays_read_2_reg_177_pp0_iter2_reg;
        FIR_delays_read_2_reg_177_pp0_iter4_reg <= FIR_delays_read_2_reg_177_pp0_iter3_reg;
        FIR_delays_read_3_reg_182 <= FIR_delays_read_10_int_reg;
        FIR_delays_read_3_reg_182_pp0_iter1_reg <= FIR_delays_read_3_reg_182;
        FIR_delays_read_3_reg_182_pp0_iter2_reg <= FIR_delays_read_3_reg_182_pp0_iter1_reg;
        FIR_delays_read_3_reg_182_pp0_iter3_reg <= FIR_delays_read_3_reg_182_pp0_iter2_reg;
        FIR_delays_read_3_reg_182_pp0_iter4_reg <= FIR_delays_read_3_reg_182_pp0_iter3_reg;
        FIR_delays_read_4_reg_187 <= FIR_delays_read_9_int_reg;
        FIR_delays_read_4_reg_187_pp0_iter1_reg <= FIR_delays_read_4_reg_187;
        FIR_delays_read_4_reg_187_pp0_iter2_reg <= FIR_delays_read_4_reg_187_pp0_iter1_reg;
        FIR_delays_read_4_reg_187_pp0_iter3_reg <= FIR_delays_read_4_reg_187_pp0_iter2_reg;
        FIR_delays_read_4_reg_187_pp0_iter4_reg <= FIR_delays_read_4_reg_187_pp0_iter3_reg;
        FIR_delays_write_read_reg_165 <= FIR_delays_write_int_reg;
        FIR_delays_write_read_reg_165_pp0_iter1_reg <= FIR_delays_write_read_reg_165;
        FIR_delays_write_read_reg_165_pp0_iter2_reg <= FIR_delays_write_read_reg_165_pp0_iter1_reg;
        FIR_delays_write_read_reg_165_pp0_iter3_reg <= FIR_delays_write_read_reg_165_pp0_iter2_reg;
        FIR_delays_write_read_reg_165_pp0_iter4_reg <= FIR_delays_write_read_reg_165_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        FIR_delays_read_10_int_reg <= FIR_delays_read_10;
        FIR_delays_read_11_int_reg <= FIR_delays_read_11;
        FIR_delays_read_12_int_reg <= FIR_delays_read_12;
        FIR_delays_read_9_int_reg <= FIR_delays_read_9;
        FIR_delays_read_int_reg <= FIR_delays_read;
        FIR_delays_write_int_reg <= FIR_delays_write;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= sext_ln70_fu_101_p1;
        ap_return_1_int_reg <= FIR_delays_read_4_reg_187_pp0_iter4_reg;
        ap_return_2_int_reg <= FIR_delays_read_3_reg_182_pp0_iter4_reg;
        ap_return_3_int_reg <= FIR_delays_read_2_reg_177_pp0_iter4_reg;
        ap_return_4_int_reg <= FIR_delays_read_1_reg_171_pp0_iter4_reg;
        ap_return_5_int_reg <= FIR_delays_write_read_reg_165_pp0_iter4_reg;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = sext_ln70_fu_101_p1;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = FIR_delays_read_4_reg_187_pp0_iter4_reg;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = FIR_delays_read_3_reg_182_pp0_iter4_reg;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = FIR_delays_read_2_reg_177_pp0_iter4_reg;
    end else begin
        ap_return_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = FIR_delays_read_1_reg_171_pp0_iter4_reg;
    end else begin
        ap_return_4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = FIR_delays_write_read_reg_165_pp0_iter4_reg;
    end else begin
        ap_return_5 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_136_ce = 1'b1;
    end else begin
        grp_fu_136_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_144_ce = 1'b1;
    end else begin
        grp_fu_144_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_154_ce = 1'b1;
    end else begin
        grp_fu_154_ce = 1'b0;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign grp_fu_136_p2 = 31'd9860;

assign grp_fu_144_p2 = 27'd436;

assign grp_fu_154_p2 = 30'd1073739770;

assign sext_ln68_1_fu_72_p0 = FIR_delays_read_11_int_reg;

assign sext_ln68_2_fu_76_p0 = FIR_delays_read_10_int_reg;

assign sext_ln70_fu_101_p1 = $signed(y_fu_92_p4);

assign y_fu_92_p4 = {{grp_fu_154_p4[30:16]}};

endmodule //Multirate_v1_FIR_filter_2
