
RISC-V Processor Debug Log
==========================
Session: 2025-07-07 04:12:21
Log File: logs/risc_v_debug_20250707_041221.log
==========================

[04:12:21.188] INFO    | üöÄ Simple Logger Started
[04:12:21.188] SUCCESS | üñ•Ô∏è Processor initialized with logging
[04:12:21.189] INFO    | üìÇ Loading program from: src/examples/loop_test.asm
[04:12:21.190] SUCCESS | Program loaded: 10 instructions
[04:12:21.190] INFO    | ‚ñ∂Ô∏è Starting execution (max 100 cycles)
[04:12:21.191] INFO    | Cycle   0 | PC:0x0001 | 0x5101 | addi x1, x0, 1 | {'reg_changes': {'x1': '0‚Üí1'}}
[04:12:21.191] INFO    | Cycle   1 | PC:0x0002 | 0x5205 | addi x2, x0, 5 | {'reg_changes': {'x2': '0‚Üí5'}}
[04:12:21.191] INFO    | Cycle   2 | PC:0x0003 | 0x5300 | addi x3, x0, 0
[04:12:21.191] INFO    | Cycle   3 | PC:0x0004 | 0x9100 | sw x1, 0(x0)
[04:12:21.191] INFO    | Cycle   4 | PC:0x0005 | 0x0331 | add x3, x3, x1 | {'reg_changes': {'x3': '0‚Üí1'}}
[04:12:21.192] INFO    | Cycle   5 | PC:0x0006 | 0xA122 | beq x1, x2, 2
[04:12:21.192] INFO    | Cycle   6 | PC:0x0007 | 0x5111 | addi x1, x1, 1 | {'reg_changes': {'x1': '1‚Üí2'}}
[04:12:21.192] INFO    | Cycle   7 | PC:0x0012 | 0xC60B | jal x6, 11 | {'reg_changes': {'x6': '0‚Üí8'}}
[04:12:21.192] INFO    | Cycle   7 | PC:0x0012 | 0xC60B | jal x6, 11
[04:12:21.192] SUCCESS | Program completed successfully in 8 cycles
[04:12:21.192] SUCCESS | Execution completed in 8 cycles


Session ended: 2025-07-07 04:12:21.193248
