# ram-and-rom-design-in-verilog
Designed and simulated memory elements using Verilog HDL, including Single-port RAM, Dual-port RAM, and ROM. Implemented read/write functionalities, address decoding, and data buffering (e.g., 16-bit word size, 1KB memory) to ensure data integrity.
