static inline void F_1 ( unsigned int V_1 , T_1 V_2 )\r\n{\r\nstruct V_3 * V_4 = & F_2 ( V_5 , V_1 ) ;\r\nF_3 ( V_2 , V_4 -> V_6 ) ;\r\n}\r\nstatic inline void F_4 ( unsigned int V_1 ,\r\nunsigned int V_7 )\r\n{\r\nstruct V_3 * V_4 = & F_2 ( V_5 , V_1 ) ;\r\nF_5 ( V_4 -> V_8 , V_7 ) ;\r\n}\r\nstatic inline unsigned int F_6 ( unsigned int V_1 )\r\n{\r\nstruct V_3 * V_4 = & F_2 ( V_5 , V_1 ) ;\r\nreturn F_7 ( V_4 -> V_8 ) ;\r\n}\r\nstatic inline void F_8 ( unsigned int V_1 )\r\n{\r\nstruct V_3 * V_4 = & F_2 ( V_5 , V_1 ) ;\r\nF_9 ( V_4 -> V_8 ) ;\r\n}\r\nstatic void F_10 ( unsigned int V_1 , unsigned int V_9 )\r\n{\r\nstruct V_3 * V_4 = & F_2 ( V_5 , V_1 ) ;\r\nT_1 V_10 ;\r\nswitch ( V_9 ) {\r\ncase V_11 :\r\nV_10 = V_12 ;\r\nbreak;\r\ncase V_13 :\r\nV_10 = V_14 ;\r\nbreak;\r\ncase V_15 :\r\ncase V_16 :\r\ndefault:\r\nV_10 = V_17 ;\r\nbreak;\r\n}\r\nF_3 ( V_10 , V_4 -> V_18 ) ;\r\n}\r\nstatic inline void F_11 ( void )\r\n{\r\nT_1 V_19 ;\r\nV_19 = F_12 ( V_20 ,\r\nV_21 , V_22 ) ;\r\nF_13 ( V_19 , V_20 ,\r\nV_21 , V_22 ) ;\r\n}\r\nstatic inline void F_14 ( unsigned int V_1 )\r\n{\r\nT_1 V_19 ;\r\nif ( V_1 ) {\r\nV_19 = F_15 ( V_23 ,\r\nV_24 ) ;\r\nF_16 ( V_19 , V_23 ,\r\nV_24 ) ;\r\n} else {\r\nV_19 = F_15 ( V_25 ,\r\nV_26 ) ;\r\nF_16 ( V_19 , V_25 ,\r\nV_26 ) ;\r\n}\r\n}\r\nT_1 F_17 ( void )\r\n{\r\nT_1 V_19 ;\r\nV_19 = F_12 ( V_20 ,\r\nV_21 , V_22 ) ;\r\nV_19 &= V_27 ;\r\nreturn V_19 ;\r\n}\r\nstatic void F_18 ( unsigned int V_1 , unsigned int V_28 )\r\n{\r\nstruct V_3 * V_4 = & F_2 ( V_5 , V_1 ) ;\r\nF_3 ( V_28 , V_4 -> V_29 ) ;\r\n}\r\nstatic void F_19 ( void )\r\n{\r\nT_1 V_30 ;\r\nvoid T_2 * V_31 = F_20 () ;\r\nV_30 = F_21 ( V_31 + V_32 ) ;\r\nF_3 ( V_30 , V_33 + V_34 ) ;\r\nV_30 = F_21 ( V_31 + V_35 ) ;\r\nF_3 ( V_30 , V_33 + V_36 ) ;\r\n}\r\nstatic void F_19 ( void )\r\n{}\r\nint F_22 ( unsigned int V_37 , unsigned int V_7 )\r\n{\r\nunsigned int V_28 = 0 ;\r\nunsigned int V_38 ;\r\nif ( F_23 () == V_39 )\r\nreturn - V_40 ;\r\nswitch ( V_7 ) {\r\ncase V_15 :\r\ncase V_16 :\r\nV_28 = 0 ;\r\nbreak;\r\ncase V_13 :\r\nV_28 = 1 ;\r\nbreak;\r\ncase V_11 :\r\ndefault:\r\nF_24 ( 1 ) ;\r\nreturn - V_40 ;\r\n}\r\nF_25 () ;\r\nF_11 () ;\r\nif ( ( F_26 ( V_41 ) == V_11 ) &&\r\n( F_27 ( V_41 ) == V_13 ) )\r\nV_28 = 2 ;\r\nF_14 ( V_37 ) ;\r\nF_4 ( V_37 , V_7 ) ;\r\nF_1 ( V_37 , F_28 ( V_42 ) ) ;\r\nF_10 ( V_37 , V_7 ) ;\r\nF_18 ( V_37 , V_28 ) ;\r\nF_29 ( V_28 , V_43 ) ;\r\nV_38 = F_30 () ;\r\nF_4 ( V_38 , V_15 ) ;\r\nF_31 () ;\r\nreturn 0 ;\r\n}\r\nint T_3 F_32 ( unsigned int V_37 , unsigned int V_7 )\r\n{\r\nunsigned int V_9 = 0 ;\r\nif ( F_23 () == V_39 )\r\nreturn - V_40 ;\r\nif ( V_7 == V_13 )\r\nV_9 = 1 ;\r\nF_8 ( V_37 ) ;\r\nF_4 ( V_37 , V_7 ) ;\r\nF_1 ( V_37 , F_28 ( V_44 ) ) ;\r\nF_10 ( V_37 , V_7 ) ;\r\nV_43 ( V_9 ) ;\r\nF_4 ( V_37 , V_15 ) ;\r\nreturn 0 ;\r\n}\r\nint T_4 F_33 ( void )\r\n{\r\nstruct V_3 * V_4 ;\r\nif ( F_23 () == V_39 ) {\r\nF_34 ( 1 , L_1 ) ;\r\nreturn - V_45 ;\r\n}\r\nV_33 = F_35 () ;\r\nV_4 = & F_2 ( V_5 , 0x0 ) ;\r\nV_4 -> V_18 = V_33 + V_46 ;\r\nV_4 -> V_6 = V_33 + V_47 ;\r\nV_4 -> V_29 = V_33 + V_48 ;\r\nV_4 -> V_8 = F_36 ( L_2 ) ;\r\nif ( ! V_4 -> V_8 ) {\r\nF_37 ( L_3 ) ;\r\nreturn - V_45 ;\r\n}\r\nF_9 ( V_4 -> V_8 ) ;\r\nF_14 ( 0 ) ;\r\nF_5 ( V_4 -> V_8 , V_15 ) ;\r\nV_4 = & F_2 ( V_5 , 0x1 ) ;\r\nV_4 -> V_18 = V_33 + V_49 ;\r\nV_4 -> V_6 = V_33 + V_50 ;\r\nV_4 -> V_29 = V_33 + V_51 ;\r\nV_4 -> V_8 = F_36 ( L_4 ) ;\r\nif ( ! V_4 -> V_8 ) {\r\nF_37 ( L_5 ) ;\r\nreturn - V_45 ;\r\n}\r\nF_9 ( V_4 -> V_8 ) ;\r\nF_14 ( 1 ) ;\r\nF_5 ( V_4 -> V_8 , V_15 ) ;\r\nV_41 = F_36 ( L_6 ) ;\r\nif ( ! V_41 ) {\r\nF_37 ( L_7 ) ;\r\nreturn - V_45 ;\r\n}\r\nF_9 ( V_41 ) ;\r\nF_11 () ;\r\nif ( F_38 () != V_52 )\r\nF_3 ( 1 , V_33 + V_53 ) ;\r\nelse\r\nF_3 ( 0 , V_33 + V_53 ) ;\r\nF_19 () ;\r\nreturn 0 ;\r\n}
