{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697822471490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697822471506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 14:21:11 2023 " "Processing started: Fri Oct 20 14:21:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697822471506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822471506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atv05 -c atv05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off atv05 -c atv05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822471506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697822471691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697822471691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stateconverter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file stateconverter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stateConverter-behavior " "Found design unit 1: stateConverter-behavior" {  } { { "stateconverter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/stateconverter.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822477815 ""} { "Info" "ISGN_ENTITY_NAME" "1 stateConverter " "Found entity 1: stateConverter" {  } { { "stateconverter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/stateconverter.vhdl" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822477815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdecoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegDecoder-behavior " "Found design unit 1: sevenSegDecoder-behavior" {  } { { "sevenSegDecoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/sevenSegDecoder.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822477815 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDecoder " "Found entity 1: sevenSegDecoder" {  } { { "sevenSegDecoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/sevenSegDecoder.vhdl" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822477815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inib.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file inib.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inib-behavior " "Found design unit 1: inib-behavior" {  } { { "inib.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/inib.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822477815 ""} { "Info" "ISGN_ENTITY_NAME" "1 inib " "Found entity 1: inib" {  } { { "inib.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/inib.vhdl" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822477815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file enable.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enable-behavior " "Found design unit 1: enable-behavior" {  } { { "enable.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/enable.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822477815 ""} { "Info" "ISGN_ENTITY_NAME" "1 enable " "Found entity 1: enable" {  } { { "enable.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/enable.vhdl" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822477815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file display.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822477815 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822477815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file arquitetura.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arquitetura-behavior " "Found design unit 1: arquitetura-behavior" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/arquitetura.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822477815 ""} { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/arquitetura.vhdl" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822477815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atv05.bdf 1 1 " "Found 1 design units, including 1 entities, in source file atv05.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 atv05 " "Found entity 1: atv05" {  } { { "atv05.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/atv05.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822477825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "atv05 " "Elaborating entity \"atv05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697822477850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura arquitetura:inst " "Elaborating entity \"arquitetura\" for hierarchy \"arquitetura:inst\"" {  } { { "atv05.bdf" "inst" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/atv05.bdf" { { 240 560 784 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697822477861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable arquitetura:inst\|enable:enable0 " "Elaborating entity \"enable\" for hierarchy \"arquitetura:inst\|enable:enable0\"" {  } { { "arquitetura.vhdl" "enable0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/arquitetura.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697822477861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateConverter arquitetura:inst\|stateConverter:stateConverter0 " "Elaborating entity \"stateConverter\" for hierarchy \"arquitetura:inst\|stateConverter:stateConverter0\"" {  } { { "arquitetura.vhdl" "stateConverter0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/arquitetura.vhdl" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697822477861 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] stateconverter.vhdl(13) " "Inferred latch for \"state\[0\]\" at stateconverter.vhdl(13)" {  } { { "stateconverter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/stateconverter.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477861 "|arquitetura|stateConverter:stateConverter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] stateconverter.vhdl(13) " "Inferred latch for \"state\[1\]\" at stateconverter.vhdl(13)" {  } { { "stateconverter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/stateconverter.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477861 "|arquitetura|stateConverter:stateConverter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] stateconverter.vhdl(13) " "Inferred latch for \"state\[2\]\" at stateconverter.vhdl(13)" {  } { { "stateconverter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/stateconverter.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477861 "|arquitetura|stateConverter:stateConverter0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display arquitetura:inst\|display:display0 " "Elaborating entity \"display\" for hierarchy \"arquitetura:inst\|display:display0\"" {  } { { "arquitetura.vhdl" "display0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/arquitetura.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697822477861 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp0\[0\] display.vhdl(70) " "Inferred latch for \"ssTemp0\[0\]\" at display.vhdl(70)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp0\[1\] display.vhdl(70) " "Inferred latch for \"ssTemp0\[1\]\" at display.vhdl(70)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp0\[2\] display.vhdl(70) " "Inferred latch for \"ssTemp0\[2\]\" at display.vhdl(70)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp0\[3\] display.vhdl(70) " "Inferred latch for \"ssTemp0\[3\]\" at display.vhdl(70)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp0\[4\] display.vhdl(70) " "Inferred latch for \"ssTemp0\[4\]\" at display.vhdl(70)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp0\[5\] display.vhdl(70) " "Inferred latch for \"ssTemp0\[5\]\" at display.vhdl(70)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp0\[6\] display.vhdl(70) " "Inferred latch for \"ssTemp0\[6\]\" at display.vhdl(70)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp1\[0\] display.vhdl(59) " "Inferred latch for \"ssTemp1\[0\]\" at display.vhdl(59)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp1\[1\] display.vhdl(59) " "Inferred latch for \"ssTemp1\[1\]\" at display.vhdl(59)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp1\[2\] display.vhdl(59) " "Inferred latch for \"ssTemp1\[2\]\" at display.vhdl(59)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp1\[3\] display.vhdl(59) " "Inferred latch for \"ssTemp1\[3\]\" at display.vhdl(59)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp1\[4\] display.vhdl(59) " "Inferred latch for \"ssTemp1\[4\]\" at display.vhdl(59)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp1\[5\] display.vhdl(59) " "Inferred latch for \"ssTemp1\[5\]\" at display.vhdl(59)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp1\[6\] display.vhdl(59) " "Inferred latch for \"ssTemp1\[6\]\" at display.vhdl(59)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp2\[0\] display.vhdl(48) " "Inferred latch for \"ssTemp2\[0\]\" at display.vhdl(48)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp2\[1\] display.vhdl(48) " "Inferred latch for \"ssTemp2\[1\]\" at display.vhdl(48)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp2\[2\] display.vhdl(48) " "Inferred latch for \"ssTemp2\[2\]\" at display.vhdl(48)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp2\[3\] display.vhdl(48) " "Inferred latch for \"ssTemp2\[3\]\" at display.vhdl(48)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp2\[4\] display.vhdl(48) " "Inferred latch for \"ssTemp2\[4\]\" at display.vhdl(48)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp2\[5\] display.vhdl(48) " "Inferred latch for \"ssTemp2\[5\]\" at display.vhdl(48)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ssTemp2\[6\] display.vhdl(48) " "Inferred latch for \"ssTemp2\[6\]\" at display.vhdl(48)" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822477871 "|atv05|arquitetura:inst|display:display0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDecoder arquitetura:inst\|display:display0\|sevenSegDecoder:ssdState " "Elaborating entity \"sevenSegDecoder\" for hierarchy \"arquitetura:inst\|display:display0\|sevenSegDecoder:ssdState\"" {  } { { "display.vhdl" "ssdState" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697822477881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inib arquitetura:inst\|inib:inib0 " "Elaborating entity \"inib\" for hierarchy \"arquitetura:inst\|inib:inib0\"" {  } { { "arquitetura.vhdl" "inib0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/arquitetura.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697822477881 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|display:display0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|display:display0\|Div1\"" {  } { { "display.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697822478128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|display:display0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|display:display0\|Div0\"" {  } { { "display.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697822478128 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:inst\|display:display0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:inst\|display:display0\|Mult0\"" {  } { { "display.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697822478128 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1697822478128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|display:display0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"arquitetura:inst\|display:display0\|lpm_divide:Div1\"" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697822478138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|display:display0\|lpm_divide:Div1 " "Instantiated megafunction \"arquitetura:inst\|display:display0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478138 ""}  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697822478138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o0p " "Found entity 1: lpm_divide_o0p" {  } { { "db/lpm_divide_o0p.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/db/lpm_divide_o0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822478163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822478163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822478179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822478179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822478189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822478189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822478215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822478215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822478241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822478241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822478241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822478241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_h0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_h0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_h0a " "Found entity 1: lpm_abs_h0a" {  } { { "db/lpm_abs_h0a.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/db/lpm_abs_h0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822478241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822478241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|display:display0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"arquitetura:inst\|display:display0\|lpm_divide:Div0\"" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697822478257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|display:display0\|lpm_divide:Div0 " "Instantiated megafunction \"arquitetura:inst\|display:display0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478257 ""}  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697822478257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822478277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822478277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822478287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822478287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697822478287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822478287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|display:display0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|display:display0\|lpm_mult:Mult0\"" {  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697822478313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|display:display0\|lpm_mult:Mult0 " "Instantiated megafunction \"arquitetura:inst\|display:display0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697822478313 ""}  } { { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697822478313 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arquitetura:inst\|display:display0\|lpm_mult:Mult0\|multcore:mult_core arquitetura:inst\|display:display0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|display:display0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"arquitetura:inst\|display:display0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 46 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697822478328 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arquitetura:inst\|display:display0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder arquitetura:inst\|display:display0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|display:display0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"arquitetura:inst\|display:display0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 46 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697822478339 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arquitetura:inst\|display:display0\|lpm_mult:Mult0\|altshift:external_latency_ffs arquitetura:inst\|display:display0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|display:display0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"arquitetura:inst\|display:display0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "display.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica05/quartus/display.vhdl" 46 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697822478339 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11 " "Ignored 11 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "11 " "Ignored 11 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1697822478514 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1697822478514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697822478754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697822479155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697822479155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "360 " "Implemented 360 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697822479191 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697822479191 ""} { "Info" "ICUT_CUT_TM_LCELLS" "315 " "Implemented 315 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697822479191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697822479191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697822479211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 14:21:19 2023 " "Processing ended: Fri Oct 20 14:21:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697822479211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697822479211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697822479211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697822479211 ""}
