#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Oct 17 00:07:57 2017
# Process ID: 12908
# Current directory: F:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.runs/accelerator_bd_axi_smc_0_synth_1
# Command line: vivado.exe -log accelerator_bd_axi_smc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source accelerator_bd_axi_smc_0.tcl
# Log file: F:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.runs/accelerator_bd_axi_smc_0_synth_1/accelerator_bd_axi_smc_0.vds
# Journal file: F:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.runs/accelerator_bd_axi_smc_0_synth_1\vivado.jou
#-----------------------------------------------------------
source accelerator_bd_axi_smc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 360.125 ; gain = 85.582
INFO: [Synth 8-638] synthesizing module 'accelerator_bd_axi_smc_0' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/synth/accelerator_bd_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_67a5' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/hdl/bd_67a5.v:13]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_1W4CCT3' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/hdl/bd_67a5.v:766]
INFO: [Synth 8-638] synthesizing module 'bd_67a5_one_0' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_0/synth/bd_67a5_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_67a5_one_0' (2#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_0/synth/bd_67a5_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_67a5_psr_aclk_0' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_1/synth/bd_67a5_psr_aclk_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [F:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [F:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_67a5_psr_aclk_0' (9#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_1/synth/bd_67a5_psr_aclk_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_1W4CCT3' (10#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/hdl/bd_67a5.v:766]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_3NN9QK' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/hdl/bd_67a5.v:810]
INFO: [Synth 8-638] synthesizing module 'bd_67a5_m00e_0' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_12/synth/bd_67a5_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_67a5_m00e_0' (25#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_12/synth/bd_67a5_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_3NN9QK' (26#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/hdl/bd_67a5.v:810]
INFO: [Synth 8-638] synthesizing module 'bd_67a5_m00s2a_0' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_11/synth/bd_67a5_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_67a5_m00s2a_0' (28#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_11/synth/bd_67a5_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_67a5_s00a2s_0' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_5/synth/bd_67a5_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_67a5_s00a2s_0' (30#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_5/synth/bd_67a5_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_13EK2KV' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/hdl/bd_67a5.v:1181]
INFO: [Synth 8-638] synthesizing module 'bd_67a5_s00mmu_0' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_2/synth/bd_67a5_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_67a5_s00mmu_0' (34#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_2/synth/bd_67a5_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_67a5_s00sic_0' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_4/synth/bd_67a5_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_67a5_s00sic_0' (37#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_4/synth/bd_67a5_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_67a5_s00tr_0' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_3/synth/bd_67a5_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_67a5_s00tr_0' (40#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_3/synth/bd_67a5_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_13EK2KV' (41#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/hdl/bd_67a5.v:1181]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_177N191' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/hdl/bd_67a5.v:1786]
INFO: [Synth 8-638] synthesizing module 'bd_67a5_sarn_0' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_6/synth/bd_67a5_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [F:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (46#1) [F:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_67a5_sarn_0' (55#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_6/synth/bd_67a5_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_67a5_sawn_0' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_8/synth/bd_67a5_sawn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_67a5_sawn_0' (56#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_8/synth/bd_67a5_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_67a5_sbn_0' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_10/synth/bd_67a5_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [F:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (56#1) [F:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_67a5_sbn_0' (57#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_10/synth/bd_67a5_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_67a5_srn_0' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_7/synth/bd_67a5_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [F:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (58#1) [F:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_67a5_srn_0' (59#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_7/synth/bd_67a5_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_67a5_swn_0' [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_9/synth/bd_67a5_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [F:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (61#1) [F:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_67a5_swn_0' (62#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_9/synth/bd_67a5_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_177N191' (63#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/hdl/bd_67a5.v:1786]
INFO: [Synth 8-256] done synthesizing module 'bd_67a5' (64#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/hdl/bd_67a5.v:13]
INFO: [Synth 8-256] done synthesizing module 'accelerator_bd_axi_smc_0' (65#1) [f:/ECE527/MP4/Tutorial_Files/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/synth/accelerator_bd_axi_smc_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 489.375 ; gain = 214.832
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 489.375 ; gain = 214.832
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.914 . Memory (MB): peak = 1078.211 ; gain = 34.066
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:01:14 . Memory (MB): peak = 1078.211 ; gain = 803.668
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:01:14 . Memory (MB): peak = 1078.211 ; gain = 803.668
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:14 . Memory (MB): peak = 1078.211 ; gain = 803.668
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:18 . Memory (MB): peak = 1078.211 ; gain = 803.668
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:32 . Memory (MB): peak = 1078.211 ; gain = 803.668
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                               | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|inst/i_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 158             | RAM32M x 27   | 
|inst/i_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 158             | RAM32M x 27   | 
|inst/i_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 24              | RAM32M x 4    | 
|inst/i_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 102             | RAM32M x 17   | 
|inst/i_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18   | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:40 . Memory (MB): peak = 1078.211 ; gain = 803.668
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:43 . Memory (MB): peak = 1078.211 ; gain = 803.668
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:44 . Memory (MB): peak = 1078.211 ; gain = 803.668
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:45 . Memory (MB): peak = 1078.211 ; gain = 803.668
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:45 . Memory (MB): peak = 1078.211 ; gain = 803.668
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:45 . Memory (MB): peak = 1078.211 ; gain = 803.668
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:45 . Memory (MB): peak = 1078.211 ; gain = 803.668
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:46 . Memory (MB): peak = 1078.211 ; gain = 803.668
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:46 . Memory (MB): peak = 1078.211 ; gain = 803.668

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    16|
|2     |LUT1    |    50|
|3     |LUT2    |   121|
|4     |LUT3    |   104|
|5     |LUT4    |   672|
|6     |LUT5    |   149|
|7     |LUT6    |   431|
|8     |RAM32M  |    93|
|9     |SRL16   |     1|
|10    |SRLC32E |    42|
|11    |FDR     |     4|
|12    |FDRE    |  1635|
|13    |FDSE    |    54|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:46 . Memory (MB): peak = 1078.211 ; gain = 803.668
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:48 . Memory (MB): peak = 1078.211 ; gain = 811.371
