<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Synthesis">
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/gpio0/1.7.0/rtl/gpio0.v(11):</Dynamic>
            <Dynamic>gpio0</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/gpio0/1.7.0/rtl/gpio0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/gpio0/1.7.0/rtl/gpio0.v(508):</Dynamic>
            <Dynamic>gpio0_ipgen_lscc_gpio(FAMILY=&quot;LFD2NX&quot;,DIRECTION_DEF_VAL=&quot;32'h000000FF&quot;,IO_LINES_COUNT=8,OUT_RESET_VAL=&quot;32'h00000000&quot;,IF_USER_INTF=&quot;APB&quot;)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/gpio0/1.7.0/rtl/gpio0.v</Navigation>
            <Navigation>508</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/gpio0/1.7.0/rtl/gpio0.v(745):</Dynamic>
            <Dynamic>gpio0_ipgen_lscc_gpio_lmmi(FAMILY=&quot;LFD2NX&quot;,DIRECTION_DEF_VAL=&quot;32'h000000FF&quot;,IO_LINES_COUNT=8,OUT_RESET_VAL=&quot;32'h00000000&quot;,IF_USER_INTF=&quot;APB&quot;)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/gpio0/1.7.0/rtl/gpio0.v</Navigation>
            <Navigation>745</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(9970):</Dynamic>
            <Dynamic>BB</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v</Navigation>
            <Navigation>9970</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/gpio0/1.7.0/rtl/gpio0.v(121):</Dynamic>
            <Dynamic>gpio0_ipgen_lscc_apb2lmmi(DATA_WIDTH=8,ADDR_WIDTH=6)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/gpio0/1.7.0/rtl/gpio0.v</Navigation>
            <Navigation>121</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/system0/2.3.1/rtl/system0.v(11):</Dynamic>
            <Dynamic>system0</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/system0/2.3.1/rtl/system0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/system0/2.3.1/rtl/system0.v(9322):</Dynamic>
            <Dynamic>system0_ipgen_lscc_sys_mem(ADDR_DEPTH=8192,REGMODE_S0=&quot;reg&quot;,REGMODE_S1=&quot;reg&quot;,RESET_MODE_S0=&quot;sync&quot;,RESET_MODE_S1=&quot;sync&quot;,BYTE_ENABLE_S0=1,BYTE_ENABLE_S1=1,S0_END_ADDR=32767,S1_END_ADDR=32767,INIT_FILE_FORMAT=&quot;none&quot;,FAMILY=&quot;LFD2NX&quot;,DEVICE=&quot;LFD2NX-40&quot;,MEM_SIZE=&quot;32,8192&quot;,MEM_ID=&quot;system0&quot;,INIT_VALUE_00=&quot;0&quot;,INIT_VALUE_01=&quot;0&quot;,INIT_   ....   0&quot;,INIT_VALUE_77=&quot;0&quot;,INIT_VALUE_78=&quot;0&quot;,INIT_VALUE_79=&quot;0&quot;,INIT_VALUE_7A=&quot;0&quot;,INIT_VALUE_7B=&quot;0&quot;,INIT_VALUE_7C=&quot;0&quot;,INIT_VALUE_7D=&quot;0&quot;,INIT_VALUE_7E=&quot;0&quot;,INIT_VALUE_7F=&quot;0&quot;)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/system0/2.3.1/rtl/system0.v</Navigation>
            <Navigation>9322</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/system0/2.3.1/rtl/system0.v(506):</Dynamic>
            <Dynamic>system0_ipgen_lscc_ahblmem_subordinate(ADDR_DEPTH=8192,REG_MODE=&quot;reg&quot;,END_ADDR=32767)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/system0/2.3.1/rtl/system0.v</Navigation>
            <Navigation>506</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/system0/2.3.1/rtl/system0.v(3681):</Dynamic>
            <Dynamic>system0_ipgen_lscc_mem(ADDR_DEPTH=8192,MEM_REGMODE_A=&quot;reg&quot;,MEM_REGMODE_B=&quot;reg&quot;,RESET_MODE_S0=&quot;sync&quot;,RESET_MODE_S1=&quot;sync&quot;,BYTE_ENABLE_S0=1,BYTE_ENABLE_S1=1,UNALIGNED_ACCESS_ENABLE=1'b0,INIT_FILE_FORMAT=&quot;none&quot;,FAMILY=&quot;LIFCL&quot;,MEM_SIZE=&quot;32,8192&quot;,MEM_ID=&quot;system0&quot;,INIT_VALUE_00=&quot;0&quot;,INIT_VALUE_01=&quot;0&quot;,INIT_VALUE_02=&quot;0&quot;,INIT_VALUE_0   ....   0&quot;,INIT_VALUE_77=&quot;0&quot;,INIT_VALUE_78=&quot;0&quot;,INIT_VALUE_79=&quot;0&quot;,INIT_VALUE_7A=&quot;0&quot;,INIT_VALUE_7B=&quot;0&quot;,INIT_VALUE_7C=&quot;0&quot;,INIT_VALUE_7D=&quot;0&quot;,INIT_VALUE_7E=&quot;0&quot;,INIT_VALUE_7F=&quot;0&quot;)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/system0/2.3.1/rtl/system0.v</Navigation>
            <Navigation>3681</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(57):</Dynamic>
            <Dynamic>lscc_ram_dp_true(FAMILY=&quot;LIFCL&quot;,ADDR_DEPTH_A=8192,ADDR_WIDTH_A=32'b01101,DATA_WIDTH_A=32,ADDR_DEPTH_B=8192,ADDR_WIDTH_B=32'b01101,DATA_WIDTH_B=32,INIT_FILE_FORMAT=&quot;none&quot;,BYTE_ENABLE_A=1,BYTE_SIZE_A=8,BYTE_ENABLE_B=1,BYTE_SIZE_B=8,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,INIT_VALUE_00=&quot;0&quot;,INIT_VALUE_01=&quot;0&quot;,INIT_VALUE_02=&quot;0&quot;,INIT_   ....   0&quot;,INIT_VALUE_37=&quot;0&quot;,INIT_VALUE_38=&quot;0&quot;,INIT_VALUE_39=&quot;0&quot;,INIT_VALUE_3A=&quot;0&quot;,INIT_VALUE_3B=&quot;0&quot;,INIT_VALUE_3C=&quot;0&quot;,INIT_VALUE_3D=&quot;0&quot;,INIT_VALUE_3E=&quot;0&quot;,INIT_VALUE_3F=&quot;0&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>57</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(548):</Dynamic>
            <Dynamic>lscc_ram_dp_true_main(FAMILY=&quot;LIFCL&quot;,ADDR_DEPTH_A=8192,ADDR_WIDTH_A=32'b01101,DATA_WIDTH_A=32,ADDR_DEPTH_B=8192,ADDR_WIDTH_B=32'b01101,DATA_WIDTH_B=32,INIT_FILE_FORMAT=&quot;none&quot;,BYTE_ENABLE_A=1,BYTE_SIZE_A=8,BYTE_WIDTH_A=32'b0100,BYTE_ENABLE_B=1,BYTE_SIZE_B=8,BYTE_WIDTH_B=32'b0100,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,INIT_VALUE   ....   0&quot;,INIT_VALUE_37=&quot;0&quot;,INIT_VALUE_38=&quot;0&quot;,INIT_VALUE_39=&quot;0&quot;,INIT_VALUE_3A=&quot;0&quot;,INIT_VALUE_3B=&quot;0&quot;,INIT_VALUE_3C=&quot;0&quot;,INIT_VALUE_3D=&quot;0&quot;,INIT_VALUE_3E=&quot;0&quot;,INIT_VALUE_3F=&quot;0&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>548</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(1019):</Dynamic>
            <Dynamic>lscc_write_through(FAMILY=&quot;LIFCL&quot;,DATA_WIDTH=32,REGMODE=&quot;reg&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>1019</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(1128):</Dynamic>
            <Dynamic>lscc_ram_dp_true_inst(FAMILY=&quot;LIFCL&quot;,ADDR_DEPTH_A=8192,ADDR_WIDTH_A=32'b01101,DATA_WIDTH_A=32,ADDR_DEPTH_B=8192,ADDR_WIDTH_B=32'b01101,DATA_WIDTH_B=32,INIT_FILE_FORMAT=&quot;none&quot;,BYTE_ENABLE_A=1,BYTE_SIZE_A=8,BYTE_WIDTH_A=32'b0100,BYTE_ENABLE_B=1,BYTE_SIZE_B=8,BYTE_WIDTH_B=32'b0100,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,INIT_VALUE   ....   0&quot;,INIT_VALUE_37=&quot;0&quot;,INIT_VALUE_38=&quot;0&quot;,INIT_VALUE_39=&quot;0&quot;,INIT_VALUE_3A=&quot;0&quot;,INIT_VALUE_3B=&quot;0&quot;,INIT_VALUE_3C=&quot;0&quot;,INIT_VALUE_3D=&quot;0&quot;,INIT_VALUE_3E=&quot;0&quot;,INIT_VALUE_3F=&quot;0&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>1128</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3810):</Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b0,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3810</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528):</Dynamic>
            <Dynamic>DP16K(DATA_WIDTH_A=&quot;X2&quot;,DATA_WIDTH_B=&quot;X2&quot;,OUTREG_A=&quot;USED&quot;,OUTREG_B=&quot;USED&quot;,INIT_DATA=&quot;DYNAMIC&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v</Navigation>
            <Navigation>528</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3810):</Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b010,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3810</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3810):</Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b0100,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3810</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3810):</Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b0110,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3810</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3810):</Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b01000,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3810</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3810):</Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b01010,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3810</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3810):</Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b01100,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3810</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3810):</Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b01110,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3810</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3810):</Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b010000,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3810</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3810):</Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b010010,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3810</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3810):</Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b010100,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3810</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3810):</Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b010110,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3810</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3810):</Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b011000,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3810</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3810):</Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b011010,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3810</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3810):</Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b011100,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3810</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3810):</Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;system0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b011110,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3810</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/system0/2.3.1/rtl/system0.v(396):</Dynamic>
            <Dynamic>system0_ipgen_lscc_ahblmem_arbiter(ADDR_WIDTH=32'b01101,RESET_MODE=&quot;sync&quot;)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/system0/2.3.1/rtl/system0.v</Navigation>
            <Navigation>396</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/gpio2/1.7.0/rtl/gpio2.v(11):</Dynamic>
            <Dynamic>gpio2</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/gpio2/1.7.0/rtl/gpio2.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/gpio2/1.7.0/rtl/gpio2.v(508):</Dynamic>
            <Dynamic>gpio2_ipgen_lscc_gpio(FAMILY=&quot;LFD2NX&quot;,DIRECTION_DEF_VAL=&quot;32'h00000001&quot;,OUT_RESET_VAL=&quot;32'h00000000&quot;,IF_USER_INTF=&quot;APB&quot;)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/gpio2/1.7.0/rtl/gpio2.v</Navigation>
            <Navigation>508</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/gpio2/1.7.0/rtl/gpio2.v(745):</Dynamic>
            <Dynamic>gpio2_ipgen_lscc_gpio_lmmi(FAMILY=&quot;LFD2NX&quot;,DIRECTION_DEF_VAL=&quot;32'h00000001&quot;,OUT_RESET_VAL=&quot;32'h00000000&quot;,IF_USER_INTF=&quot;APB&quot;)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/gpio2/1.7.0/rtl/gpio2.v</Navigation>
            <Navigation>745</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(9970):</Dynamic>
            <Dynamic>BB</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v</Navigation>
            <Navigation>9970</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/gpio2/1.7.0/rtl/gpio2.v(121):</Dynamic>
            <Dynamic>gpio2_ipgen_lscc_apb2lmmi(ADDR_WIDTH=6)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/gpio2/1.7.0/rtl/gpio2.v</Navigation>
            <Navigation>121</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(11):</Dynamic>
            <Dynamic>cpu0</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0):</Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0):</Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0):</Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0):</Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0):</Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0):</Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(10039):</Dynamic>
            <Dynamic>JTAGH19(IP_ENABLE_VAL=&quot;0x04000&quot;,HUB_14=&quot;0b1&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v</Navigation>
            <Navigation>10039</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(9914):</Dynamic>
            <Dynamic>DCC(DCCEN=&quot;1&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v</Navigation>
            <Navigation>9914</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0):</Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0):</Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0):</Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0):</Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0):</Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0):</Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0):</Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0):</Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0):</Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv(0):</Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/rtl/cpu0.sv</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>TMS</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>TCK</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>TDI</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>req_ready[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_valid[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_0[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_1[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_2[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_3[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_4[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_5[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_6[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_data_7[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_0[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_0[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_0[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_1[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_1[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_1[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_2[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_2[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_2[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_3[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_3[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_3[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_4[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_4[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_4[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_5[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_5[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_5[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_6[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_6[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_6[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_7[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_7[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>resp_status_7[0]</Dynamic>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/uart0/1.4.0/rtl/uart0.v(11):</Dynamic>
            <Dynamic>uart0</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/uart0/1.4.0/rtl/uart0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/uart0/1.4.0/rtl/uart0.v(2578):</Dynamic>
            <Dynamic>uart0_ipgen_lscc_uart(SYS_CLOCK_FREQ=18.0,CLK_DIVISOR=156)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/uart0/1.4.0/rtl/uart0.v</Navigation>
            <Navigation>2578</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/uart0/1.4.0/rtl/uart0.v(480):</Dynamic>
            <Dynamic>uart0_ipgen_lscc_uart_intface(CLK_IN_MHZ=18.0,CLK_DIVISOR=156)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/uart0/1.4.0/rtl/uart0.v</Navigation>
            <Navigation>480</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/uart0/1.4.0/rtl/uart0.v(1358):</Dynamic>
            <Dynamic>uart0_ipgen_lscc_uart_rxcver</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/uart0/1.4.0/rtl/uart0.v</Navigation>
            <Navigation>1358</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/uart0/1.4.0/rtl/uart0.v(2003):</Dynamic>
            <Dynamic>uart0_ipgen_lscc_uart_txmitt</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/ip/uart0/1.4.0/rtl/uart0.v</Navigation>
            <Navigation>2003</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl2apb0/1.1.2/rtl/ahbl2apb0.sv(11):</Dynamic>
            <Dynamic>ahbl2apb0</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl2apb0/1.1.2/rtl/ahbl2apb0.sv</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl2apb0/1.1.2/rtl/ahbl2apb0.sv(112):</Dynamic>
            <Dynamic>ahbl2apb0_ipgen_lscc_ahbl2apb(APB_CLK_EN=1,FAMILY=&quot;LFD2NX&quot;)</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl2apb0/1.1.2/rtl/ahbl2apb0.sv</Navigation>
            <Navigation>112</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl2apb0/1.1.2/rtl/ahbl2apb0.sv(733):</Dynamic>
            <Dynamic>ahbl2apb0_ipgen_lscc_toggle_pulsesync</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl2apb0/1.1.2/rtl/ahbl2apb0.sv</Navigation>
            <Navigation>733</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl2apb0/1.1.2/rtl/ahbl2apb0.sv(792):</Dynamic>
            <Dynamic>ahbl2apb0_ipgen_lscc_sync</Dynamic>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl2apb0/1.1.2/rtl/ahbl2apb0.sv</Navigation>
            <Navigation>792</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/pll0/1.9.0/rtl/pll0.v(11):</Dynamic>
            <Dynamic>pll0</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/pll0/1.9.0/rtl/pll0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/pll0/1.9.0/rtl/pll0.v(162):</Dynamic>
            <Dynamic>pll0_ipgen_lscc_pll(FVCO=1512.0,CLKI_FREQ=18.0,CLKOP_FREQ_ACTUAL=108.0,CLKOS_FREQ_ACTUAL=18.0,CLKOS_EN=1,PLL_RST=1,LOCK_EN=1,FBK_MODE=&quot;INTCLKOP&quot;,FBCLK_DIVIDER_ACTUAL_STR=&quot;6&quot;,DIVOP_ACTUAL_STR=&quot;13&quot;,DIVOS_ACTUAL_STR=&quot;83&quot;,DIVOS2_ACTUAL_STR=&quot;7&quot;,DIVOS3_ACTUAL_STR=&quot;7&quot;,DIVOS4_ACTUAL_STR=&quot;7&quot;,DIVOS5_ACTUAL_STR=&quot;7&quot;,SSC_N_CODE_STR=&quot;0b000000110&quot;,DELA=&quot;13&quot;,DELB=&quot;83&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b1100&quot;,CSET=&quot;8P&quot;,CRIPPLE=&quot;1P&quot;,IPP_CTRL=&quot;0b0110&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/pll0/1.9.0/rtl/pll0.v</Navigation>
            <Navigation>162</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(4201):</Dynamic>
            <Dynamic>PLL(BW_CTL_BIAS=&quot;0b1111&quot;,CRIPPLE=&quot;1P&quot;,CSET=&quot;8P&quot;,DELA=&quot;13&quot;,DELB=&quot;83&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,DIVA=&quot;13&quot;,DIVB=&quot;83&quot;,DIVC=&quot;7&quot;,DIVD=&quot;7&quot;,DIVE=&quot;7&quot;,DIVF=&quot;7&quot;,ENCLK_CLKOP=&quot;ENABLED&quot;,ENCLK_CLKOS=&quot;ENABLED&quot;,V2I_1V_EN=&quot;ENABLED&quot;,FBK_INTEGER_MODE=&quot;ENABLED&quot;,FBK_MASK=&quot;0b00000000&quot;,FBK_MMD_DIG=&quot;6&quot;,FBK_MMD_PULS_CTL=&quot;0b0001&quot;,IPI_CMP=&quot;0   ....   I_KVCO_SEL=&quot;60&quot;,V2I_PP_ICTRL=&quot;0b11111&quot;,V2I_PP_RES=&quot;9K&quot;,DIV_DEL=72'b01100000110001000110000001100000011000000110001001100010011000000110001,SIM_FLOAT_PRECISION=&quot;0.1&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v</Navigation>
            <Navigation>4201</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/osc0/1.4.0/rtl/osc0.v(11):</Dynamic>
            <Dynamic>osc0</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/osc0/1.4.0/rtl/osc0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/osc0/1.4.0/rtl/osc0.v(98):</Dynamic>
            <Dynamic>osc0_ipgen_lscc_osc(LF_OUTPUT_EN=&quot;ENABLED&quot;,HF_CLK_DIV_DEC=25,HF_CLK_DIV=&quot;24&quot;,FAMILY=&quot;LFD2NX&quot;,DEVICE=&quot;LFD2NX-40&quot;)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/osc0/1.4.0/rtl/osc0.v</Navigation>
            <Navigation>98</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(5240):</Dynamic>
            <Dynamic>OSCA(HF_CLK_DIV=&quot;24&quot;,LF_OUTPUT_EN=&quot;ENABLED&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v</Navigation>
            <Navigation>5240</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v(11):</Dynamic>
            <Dynamic>ahbl0</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v(6154):</Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_interconnect(TOTAL_MASTER_CNT=1,TOTAL_SLAVE_CNT=2,FAMILY=&quot;LFD2NX&quot;,S0_BASE_ADDR=256'b0,S0_ADDR_RANGE=256'b010000000000,S0_M_PRIO_IDX=1'b0,S0_MAX_BURST_SIZE=0,S1_BASE_ADDR=256'b010000000000000,S1_ADDR_RANGE=256'b010000000000,S1_M_PRIO_IDX=1'b0,S1_MAX_BURST_SIZE=0,S2_BASE_ADDR=256'b0100000000000000,S2_ADD   ....   0000000000,S30_M_PRIO_IDX=1'b0,S30_MAX_BURST_SIZE=0,S31_BASE_ADDR=256'b0111110000000000000,S31_ADDR_RANGE=256'b010000000000,S31_M_PRIO_IDX=1'b0,S31_MAX_BURST_SIZE=0)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v</Navigation>
            <Navigation>6154</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v(2373):</Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_bus(TOTAL_SLAVE_CNT=2,S0_FRAGMENT_EN=1,S0_BASE_ADDR=256'b0,S0_ADDR_RANGE=256'b010000000000,S1_FRAGMENT_EN=1,S1_BASE_ADDR=256'b010000000000000,S1_ADDR_RANGE=256'b010000000000,S2_FRAGMENT_EN=1,S2_BASE_ADDR=256'b0100000000000000,S2_ADDR_RANGE=256'b010000000000,S3_FRAGMENT_EN=1,S3_BASE_ADDR=256'b0110000000   ....   =1,S30_BASE_ADDR=256'b0111100000000000000,S30_ADDR_RANGE=256'b010000000000,S31_FRAGMENT_EN=1,S31_BASE_ADDR=256'b0111110000000000000,S31_ADDR_RANGE=256'b010000000000)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v</Navigation>
            <Navigation>2373</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v(3895):</Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder(TOTAL_SLAVE_CNT=2,S0_FRAGMENT_EN=1,S0_BASE_ADDR=256'b0,S0_ADDR_RANGE=256'b010000000000,S1_FRAGMENT_EN=1,S1_BASE_ADDR=256'b010000000000000,S1_ADDR_RANGE=256'b010000000000,S2_FRAGMENT_EN=1,S2_BASE_ADDR=256'b0100000000000000,S2_ADDR_RANGE=256'b010000000000,S3_FRAGMENT_EN=1,S3_BASE_ADDR=256'b011000   ....   =1,S30_BASE_ADDR=256'b0111100000000000000,S30_ADDR_RANGE=256'b010000000000,S31_FRAGMENT_EN=1,S31_BASE_ADDR=256'b0111110000000000000,S31_ADDR_RANGE=256'b010000000000)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v</Navigation>
            <Navigation>3895</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v(4603):</Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder_prim(FRAGMENT_EN=32'b01,BASE_ADDR=256'b0,ADDR_RANGE=256'b010000000000)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v</Navigation>
            <Navigation>4603</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v(4673):</Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder_comp</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v</Navigation>
            <Navigation>4673</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v(4603):</Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder_prim(FRAGMENT_EN=32'b01,BASE_ADDR=256'b010000000000000,ADDR_RANGE=256'b010000000000)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v</Navigation>
            <Navigation>4603</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v(4673):</Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder_comp(BASE_ADDR=32'b010000000000000)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v</Navigation>
            <Navigation>4673</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v(5458):</Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_multiplexor(TOTAL_SLAVE_CNT=2)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v</Navigation>
            <Navigation>5458</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v(4760):</Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_default_slv</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/rtl/ahbl0.v</Navigation>
            <Navigation>4760</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(11):</Dynamic>
            <Dynamic>apb0</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2987):</Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_interconnect(TOTAL_MASTER_CNT=1,TOTAL_SLAVE_CNT=3,FAMILY=&quot;LFD2NX&quot;,S_M_PRIO_IDX=1'b1,S1_BASE_ADDR=32'b010000000000,S2_BASE_ADDR=32'b0100000000000,S3_BASE_ADDR=32'b0110000000000,S4_BASE_ADDR=32'b01000000000000,S5_BASE_ADDR=32'b01010000000000,S6_BASE_ADDR=32'b01100000000000,S7_BASE_ADDR=32'b01110000000000,S   ....   DDR=32'b0110110000000000,S28_BASE_ADDR=32'b0111000000000000,S29_BASE_ADDR=32'b0111010000000000,S30_BASE_ADDR=32'b0111100000000000,S31_BASE_ADDR=32'b0111110000000000)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2987</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(1029):</Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_bus(F=1,TOTAL_SLAVE_CNT=3,S0_BASE_ADDR=32'b0,S0_ADDR_RANGE=32'b010000000000,S1_BASE_ADDR=32'b010000000000,S1_ADDR_RANGE=32'b010000000000,S2_BASE_ADDR=32'b0100000000000,S2_ADDR_RANGE=32'b010000000000,S3_BASE_ADDR=32'b0110000000000,S3_ADDR_RANGE=32'b010000000000,S4_BASE_ADDR=32'b01000000000000,S4_ADDR_RANG   ....   29_ADDR_RANGE=32'b010000000000,S30_BASE_ADDR=32'b0111100000000000,S30_ADDR_RANGE=32'b010000000000,S31_BASE_ADDR=32'b0111110000000000,S31_ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>1029</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(1644):</Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder(F=1,TOTAL_SLAVE_CNT=3,S0_BASE_ADDR=32'b0,S0_ADDR_RANGE=32'b010000000000,S1_BASE_ADDR=32'b010000000000,S1_ADDR_RANGE=32'b010000000000,S2_BASE_ADDR=32'b0100000000000,S2_ADDR_RANGE=32'b010000000000,S3_BASE_ADDR=32'b0110000000000,S3_ADDR_RANGE=32'b010000000000,S4_BASE_ADDR=32'b01000000000000,S4_ADDR_   ....   29_ADDR_RANGE=32'b010000000000,S30_BASE_ADDR=32'b0111100000000000,S30_ADDR_RANGE=32'b010000000000,S31_BASE_ADDR=32'b0111110000000000,S31_ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>1644</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2342):</Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_prim(F=1,BASE_ADDR=32'b0,ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2342</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2412):</Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_comp</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2412</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2342):</Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_prim(F=1,BASE_ADDR=32'b010000000000,ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2342</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2412):</Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_comp(BASE_ADDR=32'b010000000000)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2412</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2342):</Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_prim(F=1,BASE_ADDR=32'b0100000000000,ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2342</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2412):</Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_comp(BASE_ADDR=32'b0100000000000)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2412</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2618):</Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_multiplexor(TOTAL_SLAVE_CNT=3)</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2618</Navigation>
        </Message>
        <Message>
            <ID>35831038</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_Top</Dynamic>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/soc_gpio2_Top.v(5):</Dynamic>
            <Dynamic>soc_gpio2_Top</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/soc_gpio2_Top.v</Navigation>
            <Navigation>5</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/soc_gpio2.v(54):</Dynamic>
            <Dynamic>soc_gpio2</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/soc_gpio2.v</Navigation>
            <Navigation>54</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/gluelogics/APB_REG_MODULE.v(8):</Dynamic>
            <Dynamic>APB_REG_MODULE</Dynamic>
            <Navigation>C:/Users/x-luo/proj/fpga/soc_gpio2/soc_gpio2/lib/gluelogics/APB_REG_MODULE.v</Navigation>
            <Navigation>8</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>ahbl0.v(139):</Dynamic>
            <Dynamic>ahbl0(FULL_DECODE_EN=1,S0_ADDR_RANGE=32'b01000000000000000,S0_BASE_ADDR=32'b0,S1_ADDR_RANGE=32'b01000000000000000010010000000000,S1_BASE_ADDR=32'b01000000000000000)</Dynamic>
            <Navigation>ahbl0.v</Navigation>
            <Navigation>139</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>ahbl2apb0.v(139):</Dynamic>
            <Dynamic>ahbl2apb0</Dynamic>
            <Navigation>ahbl2apb0.v</Navigation>
            <Navigation>139</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>apb0.v(139):</Dynamic>
            <Dynamic>apb0(FULL_DECODE_EN=1,S0_ADDR_RANGE=32'b010000000000,S0_BASE_ADDR=32'b01000000000000001010000000000000,S1_ADDR_RANGE=32'b010000000000,S1_BASE_ADDR=32'b01000000000000000000000000000000,S2_ADDR_RANGE=32'b010000000000,S2_BASE_ADDR=32'b01000000000000000)</Dynamic>
            <Navigation>apb0.v</Navigation>
            <Navigation>139</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>cpu0.v(139):</Dynamic>
            <Dynamic>cpu0(DCACHE_ENABLE=0,DCACHE_RANGE_HIGH=32'b0,DCACHE_RANGE_LOW=32'b11111111111111111111111111111111,ICACHE_ENABLE=0,ICACHE_RANGE_HIGH=32'b0,ICACHE_RANGE_LOW=32'b11111111111111111111111111111111)</Dynamic>
            <Navigation>cpu0.v</Navigation>
            <Navigation>139</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>gpio0.v(138):</Dynamic>
            <Dynamic>gpio0</Dynamic>
            <Navigation>gpio0.v</Navigation>
            <Navigation>138</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>osc0.v(139):</Dynamic>
            <Dynamic>osc0</Dynamic>
            <Navigation>osc0.v</Navigation>
            <Navigation>139</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>pll0.v(139):</Dynamic>
            <Dynamic>pll0</Dynamic>
            <Navigation>pll0.v</Navigation>
            <Navigation>139</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>system0.v(138):</Dynamic>
            <Dynamic>system0(MEM_ID=&quot;system0&quot;)</Dynamic>
            <Navigation>system0.v</Navigation>
            <Navigation>138</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>uart0.v(139):</Dynamic>
            <Dynamic>uart0</Dynamic>
            <Navigation>uart0.v</Navigation>
            <Navigation>139</Navigation>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>psel_i</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>penable_i</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwrite_i</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>paddr_i[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>paddr_i[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>paddr_i[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>paddr_i[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>paddr_i[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>paddr_i[0]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[31]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[30]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[29]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[28]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[27]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[26]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[25]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[24]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[23]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[22]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[21]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[20]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[19]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[18]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[17]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[16]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[15]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[14]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[13]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[12]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[11]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[10]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[9]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[8]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[7]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[6]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[5]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[4]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[3]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[2]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[1]</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>pwdata_i[0]</Dynamic>
        </Message>
        <Message>
            <ID>35834005</ID>
            <Severity>16</Severity>
            <Dynamic>gpio2</Dynamic>
        </Message>
        <Message>
            <ID>35835002</ID>
            <Severity>16</Severity>
            <Dynamic>create_clock -name {clki_i} -period 55.556 [get_ports clki_i]</Dynamic>
            <Dynamic>it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constrained at the top-level. If kept, it may cause incorrect slack calculation</Dynamic>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\gluelogics\APB_REG_MODULE.v&quot;:42:4:42:9|Pruning unused register i[4:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\gluelogics\APB_REG_MODULE.v</Navigation>
            <Navigation>42</Navigation>
            <Navigation>4</Navigation>
            <Navigation>42</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register i[4:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012900</ID>
            <Severity>16</Severity>
            <Dynamic>CL207 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\gluelogics\APB_REG_MODULE.v&quot;:42:4:42:9|All reachable assignments to pslverr_o assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL207</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\gluelogics\APB_REG_MODULE.v</Navigation>
            <Navigation>42</Navigation>
            <Navigation>4</Navigation>
            <Navigation>42</Navigation>
            <Navigation>9</Navigation>
            <Navigation>All reachable assignments to pslverr_o assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\ahbl0\1.3.3\rtl\ahbl0.v&quot;:5521:34:5521:43|Object hsel_dec_Q is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\ahbl0\1.3.3\rtl\ahbl0.v</Navigation>
            <Navigation>5521</Navigation>
            <Navigation>34</Navigation>
            <Navigation>5521</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Object hsel_dec_Q is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\ahbl0\1.3.3\rtl\ahbl0.v&quot;:5534:9:5534:17|Removing wire hreadyout, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\ahbl0\1.3.3\rtl\ahbl0.v</Navigation>
            <Navigation>5534</Navigation>
            <Navigation>9</Navigation>
            <Navigation>5534</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire hreadyout, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv&quot;:570:20:570:33|Object h_pslverr_d1_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv</Navigation>
            <Navigation>570</Navigation>
            <Navigation>20</Navigation>
            <Navigation>570</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Object h_pslverr_d1_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v&quot;:1170:30:1170:50|Removing wire apb_prdata_def_mstr_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v</Navigation>
            <Navigation>1170</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1170</Navigation>
            <Navigation>50</Navigation>
            <Navigation>Removing wire apb_prdata_def_mstr_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:124:20:124:20|Input TDI on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>124</Navigation>
            <Navigation>20</Navigation>
            <Navigation>124</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Input TDI on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:126:20:126:20|Input TCK on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>126</Navigation>
            <Navigation>20</Navigation>
            <Navigation>126</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Input TCK on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:127:20:127:20|Input TMS on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>127</Navigation>
            <Navigation>20</Navigation>
            <Navigation>127</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Input TMS on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:129:26:129:26|Input req_ready on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>129</Navigation>
            <Navigation>26</Navigation>
            <Navigation>129</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Input req_ready on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:136:27:136:27|Input resp_valid on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>136</Navigation>
            <Navigation>27</Navigation>
            <Navigation>136</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Input resp_valid on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:138:28:138:28|Input resp_data_7 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>138</Navigation>
            <Navigation>28</Navigation>
            <Navigation>138</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input resp_data_7 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:139:30:139:30|Input resp_status_7 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>139</Navigation>
            <Navigation>30</Navigation>
            <Navigation>139</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input resp_status_7 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:146:28:146:28|Input resp_data_6 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>146</Navigation>
            <Navigation>28</Navigation>
            <Navigation>146</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input resp_data_6 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:147:30:147:30|Input resp_status_6 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>147</Navigation>
            <Navigation>30</Navigation>
            <Navigation>147</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input resp_status_6 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:154:28:154:28|Input resp_data_5 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>154</Navigation>
            <Navigation>28</Navigation>
            <Navigation>154</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input resp_data_5 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:155:30:155:30|Input resp_status_5 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>155</Navigation>
            <Navigation>30</Navigation>
            <Navigation>155</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input resp_status_5 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:162:28:162:28|Input resp_data_4 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>162</Navigation>
            <Navigation>28</Navigation>
            <Navigation>162</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input resp_data_4 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:163:30:163:30|Input resp_status_4 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>163</Navigation>
            <Navigation>30</Navigation>
            <Navigation>163</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input resp_status_4 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:170:28:170:28|Input resp_data_3 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>170</Navigation>
            <Navigation>28</Navigation>
            <Navigation>170</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input resp_data_3 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:171:30:171:30|Input resp_status_3 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>171</Navigation>
            <Navigation>30</Navigation>
            <Navigation>171</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input resp_status_3 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:178:28:178:28|Input resp_data_2 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>178</Navigation>
            <Navigation>28</Navigation>
            <Navigation>178</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input resp_data_2 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:179:30:179:30|Input resp_status_2 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>179</Navigation>
            <Navigation>30</Navigation>
            <Navigation>179</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input resp_status_2 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:186:28:186:28|Input resp_data_1 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>186</Navigation>
            <Navigation>28</Navigation>
            <Navigation>186</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input resp_data_1 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:187:30:187:30|Input resp_status_1 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>187</Navigation>
            <Navigation>30</Navigation>
            <Navigation>187</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input resp_status_1 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:194:28:194:28|Input resp_data_0 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>194</Navigation>
            <Navigation>28</Navigation>
            <Navigation>194</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input resp_data_0 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:195:30:195:30|Input resp_status_0 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>195</Navigation>
            <Navigation>30</Navigation>
            <Navigation>195</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input resp_status_0 on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:777:36:777:41|*Output gpio_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>777</Navigation>
            <Navigation>36</Navigation>
            <Navigation>777</Navigation>
            <Navigation>41</Navigation>
            <Navigation>*Output gpio_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:778:36:778:44|*Output gpio_en_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>778</Navigation>
            <Navigation>36</Navigation>
            <Navigation>778</Navigation>
            <Navigation>44</Navigation>
            <Navigation>*Output gpio_en_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:530:36:530:47|*Output lmmi_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>530</Navigation>
            <Navigation>36</Navigation>
            <Navigation>530</Navigation>
            <Navigation>47</Navigation>
            <Navigation>*Output lmmi_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:531:11:531:28|*Output lmmi_rdata_valid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>531</Navigation>
            <Navigation>11</Navigation>
            <Navigation>531</Navigation>
            <Navigation>28</Navigation>
            <Navigation>*Output lmmi_rdata_valid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:532:11:532:22|*Output lmmi_ready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>532</Navigation>
            <Navigation>11</Navigation>
            <Navigation>532</Navigation>
            <Navigation>22</Navigation>
            <Navigation>*Output lmmi_ready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v&quot;:125:11:125:19|*Output cfg_clk_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v</Navigation>
            <Navigation>125</Navigation>
            <Navigation>11</Navigation>
            <Navigation>125</Navigation>
            <Navigation>19</Navigation>
            <Navigation>*Output cfg_clk_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v&quot;:127:11:127:20|*Output sedc_rst_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v</Navigation>
            <Navigation>127</Navigation>
            <Navigation>11</Navigation>
            <Navigation>127</Navigation>
            <Navigation>20</Navigation>
            <Navigation>*Output sedc_rst_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v&quot;:128:11:128:19|*Output cre_clk_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v</Navigation>
            <Navigation>128</Navigation>
            <Navigation>11</Navigation>
            <Navigation>128</Navigation>
            <Navigation>19</Navigation>
            <Navigation>*Output cre_clk_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v&quot;:129:11:129:20|*Output lmmi_clk_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v</Navigation>
            <Navigation>129</Navigation>
            <Navigation>11</Navigation>
            <Navigation>129</Navigation>
            <Navigation>20</Navigation>
            <Navigation>*Output lmmi_clk_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v&quot;:130:11:130:23|*Output lmmi_resetn_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v</Navigation>
            <Navigation>130</Navigation>
            <Navigation>11</Navigation>
            <Navigation>130</Navigation>
            <Navigation>23</Navigation>
            <Navigation>*Output lmmi_resetn_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\pll0\1.9.0\rtl\pll0.v&quot;:289:16:289:24|*Output refdetlos has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\pll0\1.9.0\rtl\pll0.v</Navigation>
            <Navigation>289</Navigation>
            <Navigation>16</Navigation>
            <Navigation>289</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output refdetlos has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\pll0\1.9.0\rtl\pll0.v&quot;:308:16:308:27|*Output apb_pready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\pll0\1.9.0\rtl\pll0.v</Navigation>
            <Navigation>308</Navigation>
            <Navigation>16</Navigation>
            <Navigation>308</Navigation>
            <Navigation>27</Navigation>
            <Navigation>*Output apb_pready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\pll0\1.9.0\rtl\pll0.v&quot;:309:16:309:28|*Output apb_pslverr_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\pll0\1.9.0\rtl\pll0.v</Navigation>
            <Navigation>309</Navigation>
            <Navigation>16</Navigation>
            <Navigation>309</Navigation>
            <Navigation>28</Navigation>
            <Navigation>*Output apb_pslverr_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\pll0\1.9.0\rtl\pll0.v&quot;:310:23:310:34|*Output apb_prdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\pll0\1.9.0\rtl\pll0.v</Navigation>
            <Navigation>310</Navigation>
            <Navigation>23</Navigation>
            <Navigation>310</Navigation>
            <Navigation>34</Navigation>
            <Navigation>*Output apb_prdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1270:20:1270:25|Pruning unused register genblk5.genblk1.ahbl_hsel_p2_r. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1270</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1270</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Pruning unused register genblk5.genblk1.ahbl_hsel_p2_r. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1270:20:1270:25|Pruning unused register genblk5.genblk1.ahbl_htrans_p2_r[1:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1270</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1270</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Pruning unused register genblk5.genblk1.ahbl_htrans_p2_r[1:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1250:12:1250:17|Pruning unused register genblk5.ahbl_hsel_p_r. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Pruning unused register genblk5.ahbl_hsel_p_r. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1250:12:1250:17|Pruning unused register genblk5.ahbl_htrans_p_r[1:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Pruning unused register genblk5.ahbl_htrans_p_r[1:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1250:12:1250:17|Pruning unused register genblk5.ahbl_haddr_p_r[31:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Pruning unused register genblk5.ahbl_haddr_p_r[31:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012917</ID>
            <Severity>16</Severity>
            <Dynamic>CL271 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1313:12:1313:17|Pruning unused bits 31 to 15 of genblk5.wr_addr_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1313</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1313</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Pruning unused bits 31 to 15 of genblk5.wr_addr_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1320:33:1320:47|*Output ecc_one_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v</Navigation>
            <Navigation>1320</Navigation>
            <Navigation>33</Navigation>
            <Navigation>1320</Navigation>
            <Navigation>47</Navigation>
            <Navigation>*Output ecc_one_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1321:33:1321:47|*Output ecc_two_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v</Navigation>
            <Navigation>1321</Navigation>
            <Navigation>33</Navigation>
            <Navigation>1321</Navigation>
            <Navigation>47</Navigation>
            <Navigation>*Output ecc_two_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1322:33:1322:47|*Output ecc_one_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v</Navigation>
            <Navigation>1322</Navigation>
            <Navigation>33</Navigation>
            <Navigation>1322</Navigation>
            <Navigation>47</Navigation>
            <Navigation>*Output ecc_one_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1323:33:1323:47|*Output ecc_two_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v</Navigation>
            <Navigation>1323</Navigation>
            <Navigation>33</Navigation>
            <Navigation>1323</Navigation>
            <Navigation>47</Navigation>
            <Navigation>*Output ecc_two_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:3849:22:3849:34|*Output mem_error_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>3849</Navigation>
            <Navigation>22</Navigation>
            <Navigation>3849</Navigation>
            <Navigation>34</Navigation>
            <Navigation>*Output mem_error_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:3861:22:3861:34|*Output mem_error_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>3861</Navigation>
            <Navigation>22</Navigation>
            <Navigation>3861</Navigation>
            <Navigation>34</Navigation>
            <Navigation>*Output mem_error_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9546:11:9546:26|*Output axi_s0_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9546</Navigation>
            <Navigation>11</Navigation>
            <Navigation>9546</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Output axi_s0_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9551:11:9551:25|*Output axi_s0_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9551</Navigation>
            <Navigation>11</Navigation>
            <Navigation>9551</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s0_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9552:30:9552:41|*Output axi_s0_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9552</Navigation>
            <Navigation>30</Navigation>
            <Navigation>9552</Navigation>
            <Navigation>41</Navigation>
            <Navigation>*Output axi_s0_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9553:17:9553:30|*Output axi_s0_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9553</Navigation>
            <Navigation>17</Navigation>
            <Navigation>9553</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Output axi_s0_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9554:11:9554:25|*Output axi_s0_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9554</Navigation>
            <Navigation>11</Navigation>
            <Navigation>9554</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s0_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9567:11:9567:26|*Output axi_s0_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9567</Navigation>
            <Navigation>11</Navigation>
            <Navigation>9567</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Output axi_s0_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9568:30:9568:41|*Output axi_s0_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9568</Navigation>
            <Navigation>30</Navigation>
            <Navigation>9568</Navigation>
            <Navigation>41</Navigation>
            <Navigation>*Output axi_s0_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9569:32:9569:45|*Output axi_s0_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9569</Navigation>
            <Navigation>32</Navigation>
            <Navigation>9569</Navigation>
            <Navigation>45</Navigation>
            <Navigation>*Output axi_s0_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9570:17:9570:30|*Output axi_s0_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9570</Navigation>
            <Navigation>17</Navigation>
            <Navigation>9570</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Output axi_s0_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9571:11:9571:24|*Output axi_s0_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9571</Navigation>
            <Navigation>11</Navigation>
            <Navigation>9571</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output axi_s0_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9572:11:9572:25|*Output axi_s0_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9572</Navigation>
            <Navigation>11</Navigation>
            <Navigation>9572</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s0_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9588:11:9588:26|*Output axi_s1_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9588</Navigation>
            <Navigation>11</Navigation>
            <Navigation>9588</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Output axi_s1_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9593:11:9593:25|*Output axi_s1_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9593</Navigation>
            <Navigation>11</Navigation>
            <Navigation>9593</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s1_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9594:30:9594:41|*Output axi_s1_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9594</Navigation>
            <Navigation>30</Navigation>
            <Navigation>9594</Navigation>
            <Navigation>41</Navigation>
            <Navigation>*Output axi_s1_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9595:17:9595:30|*Output axi_s1_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9595</Navigation>
            <Navigation>17</Navigation>
            <Navigation>9595</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Output axi_s1_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9596:11:9596:25|*Output axi_s1_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9596</Navigation>
            <Navigation>11</Navigation>
            <Navigation>9596</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s1_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9609:11:9609:26|*Output axi_s1_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9609</Navigation>
            <Navigation>11</Navigation>
            <Navigation>9609</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Output axi_s1_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9610:30:9610:41|*Output axi_s1_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9610</Navigation>
            <Navigation>30</Navigation>
            <Navigation>9610</Navigation>
            <Navigation>41</Navigation>
            <Navigation>*Output axi_s1_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9611:32:9611:45|*Output axi_s1_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9611</Navigation>
            <Navigation>32</Navigation>
            <Navigation>9611</Navigation>
            <Navigation>45</Navigation>
            <Navigation>*Output axi_s1_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9612:17:9612:30|*Output axi_s1_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9612</Navigation>
            <Navigation>17</Navigation>
            <Navigation>9612</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Output axi_s1_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9613:11:9613:24|*Output axi_s1_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9613</Navigation>
            <Navigation>11</Navigation>
            <Navigation>9613</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output axi_s1_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9614:11:9614:25|*Output axi_s1_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9614</Navigation>
            <Navigation>11</Navigation>
            <Navigation>9614</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s1_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9624:11:9624:21|*Output fifo_full_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9624</Navigation>
            <Navigation>11</Navigation>
            <Navigation>9624</Navigation>
            <Navigation>21</Navigation>
            <Navigation>*Output fifo_full_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9633:11:9633:25|*Output axi_rx_tready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9633</Navigation>
            <Navigation>11</Navigation>
            <Navigation>9633</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_rx_tready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:47:27:47:40|Type of parameter SYS_CLOCK_FREQ on the instance lscc_uart_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>47</Navigation>
            <Navigation>27</Navigation>
            <Navigation>47</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Type of parameter SYS_CLOCK_FREQ on the instance lscc_uart_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:2683:45:2683:53|Type of parameter CLK_IN_MHZ on the instance u_intface is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>2683</Navigation>
            <Navigation>45</Navigation>
            <Navigation>2683</Navigation>
            <Navigation>53</Navigation>
            <Navigation>Type of parameter CLK_IN_MHZ on the instance u_intface is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:550:8:550:13|Object dlab_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>550</Navigation>
            <Navigation>8</Navigation>
            <Navigation>550</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Object dlab_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:628:8:628:26|Object iir_rd_strobe_delay is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>628</Navigation>
            <Navigation>8</Navigation>
            <Navigation>628</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Object iir_rd_strobe_delay is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:631:8:631:13|Object lsr2_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>631</Navigation>
            <Navigation>8</Navigation>
            <Navigation>631</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Object lsr2_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:632:8:632:13|Object lsr3_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>632</Navigation>
            <Navigation>8</Navigation>
            <Navigation>632</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Object lsr3_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:633:8:633:13|Object lsr4_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>633</Navigation>
            <Navigation>8</Navigation>
            <Navigation>633</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Object lsr4_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:650:8:650:18|Object fifo_wr_thr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>650</Navigation>
            <Navigation>8</Navigation>
            <Navigation>650</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Object fifo_wr_thr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:651:8:651:20|Object fifo_wr_q_thr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>651</Navigation>
            <Navigation>8</Navigation>
            <Navigation>651</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object fifo_wr_q_thr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:544:11:544:24|*Output fifo_empty_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>544</Navigation>
            <Navigation>11</Navigation>
            <Navigation>544</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output fifo_empty_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:545:11:545:23|*Output fifo_full_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>545</Navigation>
            <Navigation>11</Navigation>
            <Navigation>545</Navigation>
            <Navigation>23</Navigation>
            <Navigation>*Output fifo_full_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:1409:14:1409:18|Object count is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>1409</Navigation>
            <Navigation>14</Navigation>
            <Navigation>1409</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Object count is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:1422:8:1422:15|Object rxclk_en is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>1422</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1422</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Object rxclk_en is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:1440:15:1440:22|Object fifo_din is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>1440</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1440</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object fifo_din is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:1441:8:1441:14|Object fifo_wr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>1441</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1441</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Object fifo_wr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:1442:8:1442:16|Object fifo_wr_q is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>1442</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1442</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object fifo_wr_q is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:1393:17:1393:24|*Output rbr_fifo has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>1393</Navigation>
            <Navigation>17</Navigation>
            <Navigation>1393</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output rbr_fifo has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:1400:11:1400:20|*Output fifo_empty has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>1400</Navigation>
            <Navigation>11</Navigation>
            <Navigation>1400</Navigation>
            <Navigation>20</Navigation>
            <Navigation>*Output fifo_empty has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:1401:11:1401:26|*Output fifo_almost_full has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>1401</Navigation>
            <Navigation>11</Navigation>
            <Navigation>1401</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Output fifo_almost_full has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:2045:8:2045:20|Object tx_in_start_s is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>2045</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2045</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object tx_in_start_s is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:2050:8:2050:16|Object txclk_ena is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>2050</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2050</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object txclk_ena is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:2051:8:2051:16|Object txclk_enb is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>2051</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2051</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object txclk_enb is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:2053:14:2053:20|Object count_v is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>2053</Navigation>
            <Navigation>14</Navigation>
            <Navigation>2053</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object count_v is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:2054:8:2054:17|Object thr_rd_int is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>2054</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2054</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object thr_rd_int is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:2055:8:2055:19|Object thr_rd_delay is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>2055</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2055</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Object thr_rd_delay is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:2056:8:2056:16|Object last_word is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>2056</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2056</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object last_word is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\soc_gpio2.v&quot;:135:19:135:37|Input psel_i on instance APB_REG_MODULE_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\soc_gpio2.v</Navigation>
            <Navigation>135</Navigation>
            <Navigation>19</Navigation>
            <Navigation>135</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Input psel_i on instance APB_REG_MODULE_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\soc_gpio2.v&quot;:135:19:135:37|Input penable_i on instance APB_REG_MODULE_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\soc_gpio2.v</Navigation>
            <Navigation>135</Navigation>
            <Navigation>19</Navigation>
            <Navigation>135</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Input penable_i on instance APB_REG_MODULE_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\soc_gpio2.v&quot;:135:19:135:37|Input pwrite_i on instance APB_REG_MODULE_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\soc_gpio2.v</Navigation>
            <Navigation>135</Navigation>
            <Navigation>19</Navigation>
            <Navigation>135</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Input pwrite_i on instance APB_REG_MODULE_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\soc_gpio2.v&quot;:135:19:135:37|Input paddr_i on instance APB_REG_MODULE_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\soc_gpio2.v</Navigation>
            <Navigation>135</Navigation>
            <Navigation>19</Navigation>
            <Navigation>135</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Input paddr_i on instance APB_REG_MODULE_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\soc_gpio2.v&quot;:135:19:135:37|Input pwdata_i on instance APB_REG_MODULE_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\soc_gpio2.v</Navigation>
            <Navigation>135</Navigation>
            <Navigation>19</Navigation>
            <Navigation>135</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Input pwdata_i on instance APB_REG_MODULE_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012888</ID>
            <Severity>16</Severity>
            <Dynamic>CL168 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\soc_gpio2.v&quot;:135:19:135:37|Removing instance APB_REG_MODULE_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\soc_gpio2.v</Navigation>
            <Navigation>135</Navigation>
            <Navigation>19</Navigation>
            <Navigation>135</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Removing instance APB_REG_MODULE_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2012884</ID>
            <Severity>16</Severity>
            <Dynamic>CL158 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\soc_gpio2.v&quot;:55:16:55:22|Inout gpio2_o is unused</Dynamic>
            <Navigation>CL158</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\soc_gpio2.v</Navigation>
            <Navigation>55</Navigation>
            <Navigation>16</Navigation>
            <Navigation>55</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Inout gpio2_o is unused</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:2604:16:2604:26|Input port bits 1 to 0 of apb_paddr_i[5:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>2604</Navigation>
            <Navigation>16</Navigation>
            <Navigation>2604</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Input port bits 1 to 0 of apb_paddr_i[5:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:2605:17:2605:28|Input port bits 31 to 8 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>2605</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2605</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input port bits 31 to 8 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL177 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1313:12:1313:17|Sharing sequential element genblk5.wr_addr_r and merging genblk5.rd_prev_r. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1313</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1313</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sharing sequential element genblk5.wr_addr_r and merging genblk5.rd_prev_r. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL177 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1351:12:1351:17|Sharing sequential element genblk5.ahbl_hreadyout_r and merging genblk5.ahbl_hreadyout_ext_r. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1351</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1351</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sharing sequential element genblk5.ahbl_hreadyout_r and merging genblk5.ahbl_hreadyout_ext_r. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2012911</ID>
            <Severity>16</Severity>
            <Dynamic>CL249 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1326:12:1326:17|Initial value is not supported on state machine genblk5.bridge_sm_r</Dynamic>
            <Navigation>CL249</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Initial value is not supported on state machine genblk5.bridge_sm_r</Navigation>
        </Message>
        <Message>
            <ID>2012911</ID>
            <Severity>16</Severity>
            <Dynamic>CL249 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1338:12:1338:17|Initial value is not supported on state machine genblk5.err_sm_r</Dynamic>
            <Navigation>CL249</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1338</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1338</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Initial value is not supported on state machine genblk5.err_sm_r</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9501:17:9501:31|Input port bits 31 to 15 of ahbl_s0_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9501</Navigation>
            <Navigation>17</Navigation>
            <Navigation>9501</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input port bits 31 to 15 of ahbl_s0_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9519:17:9519:31|Input port bits 31 to 15 of ahbl_s1_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9519</Navigation>
            <Navigation>17</Navigation>
            <Navigation>9519</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input port bits 31 to 15 of ahbl_s1_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:542:17:542:28|Input port bits 31 to 8 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>542</Navigation>
            <Navigation>17</Navigation>
            <Navigation>542</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input port bits 31 to 8 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv&quot;:368:4:368:9|Pruning unused register apb_psel_r. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv</Navigation>
            <Navigation>368</Navigation>
            <Navigation>4</Navigation>
            <Navigation>368</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register apb_psel_r. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012910</ID>
            <Severity>16</Severity>
            <Dynamic>CL247 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv&quot;:138:16:138:28|Input port bit 0 of ahbl_htrans_i[1:0] is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv</Navigation>
            <Navigation>138</Navigation>
            <Navigation>16</Navigation>
            <Navigation>138</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input port bit 0 of ahbl_htrans_i[1:0] is unused</Navigation>
        </Message>
        <Message>
            <ID>2012910</ID>
            <Severity>16</Severity>
            <Dynamic>CL247 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\ahbl0\1.3.3\rtl\ahbl0.v&quot;:4770:16:4770:28|Input port bit 0 of ahbl_htrans_i[1:0] is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\ahbl0\1.3.3\rtl\ahbl0.v</Navigation>
            <Navigation>4770</Navigation>
            <Navigation>16</Navigation>
            <Navigation>4770</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input port bit 0 of ahbl_htrans_i[1:0] is unused</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\gluelogics\APB_REG_MODULE.v&quot;:15:21:15:27|Input port bits 1 to 0 of paddr_i[5:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\gluelogics\APB_REG_MODULE.v</Navigation>
            <Navigation>15</Navigation>
            <Navigation>21</Navigation>
            <Navigation>15</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Input port bits 1 to 0 of paddr_i[5:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT453 :&quot;c:/users/x-luo/proj/fpga/soc_gpio2/impl_1/soc_gpio2_impl_1_cpe.ldc&quot;:5:0:5:0|clock period is too long for clock osc0_inst_lf_clk_out_o, changing period from 31250.0 to 15625.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 15625.0 ns to 7812.5 ns.</Dynamic>
            <Navigation>MT453</Navigation>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/impl_1/soc_gpio2_impl_1_cpe.ldc</Navigation>
            <Navigation>5</Navigation>
            <Navigation>0</Navigation>
            <Navigation>5</Navigation>
            <Navigation>0</Navigation>
            <Navigation>clock period is too long for clock osc0_inst_lf_clk_out_o, changing period from 31250.0 to 15625.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 15625.0 ns to 7812.5 ns.</Navigation>
        </Message>
        <Message>
            <ID>2013035</ID>
            <Severity>16</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v&quot;:2496:16:2496:21|Removing sequential instance soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_txmitt.nfifo_thrrdy.thr_ready because it is equivalent to instance soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_txmitt.genblk4.thr_empty. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\uart0\1.4.0\rtl\uart0.v</Navigation>
            <Navigation>2496</Navigation>
            <Navigation>16</Navigation>
            <Navigation>2496</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing sequential instance soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_txmitt.nfifo_thrrdy.thr_ready because it is equivalent to instance soc_gpio2_inst.uart0_inst.lscc_uart_inst.u_txmitt.genblk4.thr_empty. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2013170</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1250:12:1250:17|Sequential instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sequential instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2013170</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1250:12:1250:17|Sequential instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[1] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sequential instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[1] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2013170</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1250:12:1250:17|Sequential instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sequential instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2013170</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1250:12:1250:17|Sequential instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1250</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sequential instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[8] (in view view:work.system0_ipgen_lscc_ahblmem_subordinate_Z21_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk5\.bridge_sm_r[8] (in view view:work.system0_ipgen_lscc_ahblmem_subordinate_Z21_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[6] (in view view:work.system0_ipgen_lscc_ahblmem_subordinate_Z21_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk5\.bridge_sm_r[6] (in view view:work.system0_ipgen_lscc_ahblmem_subordinate_Z21_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[5] (in view view:work.system0_ipgen_lscc_ahblmem_subordinate_Z21_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk5\.bridge_sm_r[5] (in view view:work.system0_ipgen_lscc_ahblmem_subordinate_Z21_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[2] (in view view:work.system0_ipgen_lscc_ahblmem_subordinate_Z21_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk5\.bridge_sm_r[2] (in view view:work.system0_ipgen_lscc_ahblmem_subordinate_Z21_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[1] (in view view:work.system0_ipgen_lscc_ahblmem_subordinate_Z21_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk5\.bridge_sm_r[1] (in view view:work.system0_ipgen_lscc_ahblmem_subordinate_Z21_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1338:12:1338:17|Removing FSM register genblk5\.err_sm_r[0] (in view view:work.system0_ipgen_lscc_ahblmem_subordinate_Z21_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1338</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1338</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk5\.err_sm_r[0] (in view view:work.system0_ipgen_lscc_ahblmem_subordinate_Z21_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1326:12:1326:17|Removing FSM register genblk5\.bridge_sm_r[7] (in view view:work.system0_ipgen_lscc_ahblmem_subordinate_Z21_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk5\.bridge_sm_r[7] (in view view:work.system0_ipgen_lscc_ahblmem_subordinate_Z21_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1338:12:1338:17|Removing FSM register genblk5\.err_sm_r[1] (in view view:work.system0_ipgen_lscc_ahblmem_subordinate_Z21_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1338</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1338</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk5\.err_sm_r[1] (in view view:work.system0_ipgen_lscc_ahblmem_subordinate_Z21_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>Z241 :&quot;c:/users/x-luo/proj/fpga/soc_gpio2/impl_1/soc_gpio2_impl_1_cpe.ldc&quot;:3:0:3:0|Source for clock osc0_inst_hf_clk_out_o should be moved to net soc_gpio2_inst.osc0_inst.lscc_osc_inst.hf_clk_out_o connected to driving cell pin soc_gpio2_inst.osc0_inst.lscc_osc_inst.OSCA\.u_OSC.HFCLKOUT</Dynamic>
            <Navigation>Z241</Navigation>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/impl_1/soc_gpio2_impl_1_cpe.ldc</Navigation>
            <Navigation>3</Navigation>
            <Navigation>0</Navigation>
            <Navigation>3</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Source for clock osc0_inst_hf_clk_out_o should be moved to net soc_gpio2_inst.osc0_inst.lscc_osc_inst.hf_clk_out_o connected to driving cell pin soc_gpio2_inst.osc0_inst.lscc_osc_inst.OSCA\.u_OSC.HFCLKOUT</Navigation>
        </Message>
        <Message>
            <ID>2013206</ID>
            <Severity>16</Severity>
            <Dynamic>MT548 :&quot;c:/users/x-luo/proj/fpga/soc_gpio2/impl_1/soc_gpio2_impl_1_cpe.ldc&quot;:5:0:5:0|Source for clock osc0_inst_lf_clk_out_o not found in netlist.</Dynamic>
            <Navigation>MT548</Navigation>
            <Navigation>c:/users/x-luo/proj/fpga/soc_gpio2/impl_1/soc_gpio2_impl_1_cpe.ldc</Navigation>
            <Navigation>5</Navigation>
            <Navigation>0</Navigation>
            <Navigation>5</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Source for clock osc0_inst_lf_clk_out_o not found in netlist.</Navigation>
        </Message>
        <Message>
            <ID>2013202</ID>
            <Severity>16</Severity>
            <Dynamic>MT530 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv&quot;:748:4:748:9|Found inferred clock pll0_ipgen_lscc_pll_Z19_layer0|clkos_o_inferred_clock which controls 425 sequential elements including soc_gpio2_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk\.slverr_sync.pls_toggle. This clock has no specified timing constraint which may adversely impact design performance.</Dynamic>
            <Navigation>MT530</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\ahbl2apb0\1.1.2\rtl\ahbl2apb0.sv</Navigation>
            <Navigation>748</Navigation>
            <Navigation>4</Navigation>
            <Navigation>748</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found inferred clock pll0_ipgen_lscc_pll_Z19_layer0|clkos_o_inferred_clock which controls 425 sequential elements including soc_gpio2_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk\.slverr_sync.pls_toggle. This clock has no specified timing constraint which may adversely impact design performance.</Navigation>
        </Message>
        <Message>
            <ID>2013202</ID>
            <Severity>16</Severity>
            <Dynamic>MT530 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\ahbl0\1.3.3\rtl\ahbl0.v&quot;:5649:4:5649:9|Found inferred clock pll0_ipgen_lscc_pll_Z19_layer0|clkop_o_inferred_clock which controls 1788 sequential elements including soc_gpio2_inst.ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus\.u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor.active_tx_r. This clock has no specified timing constraint which may adversely impact design performance.</Dynamic>
            <Navigation>MT530</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\ahbl0\1.3.3\rtl\ahbl0.v</Navigation>
            <Navigation>5649</Navigation>
            <Navigation>4</Navigation>
            <Navigation>5649</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found inferred clock pll0_ipgen_lscc_pll_Z19_layer0|clkop_o_inferred_clock which controls 1788 sequential elements including soc_gpio2_inst.ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus\.u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor.active_tx_r. This clock has no specified timing constraint which may adversely impact design performance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>16</Severity>
            <Dynamic>MF511 |Found issues with constraints. Please check constraint checker report &quot;C:\Users\x-luo\proj\fpga\soc_gpio2\impl_1\soc_gpio2_impl_1_cck.rpt&quot; .</Dynamic>
            <Navigation>MF511</Navigation>
            <Navigation>Found issues with constraints. Please check constraint checker report &quot;C:\Users\x-luo\proj\fpga\soc_gpio2\impl_1\soc_gpio2_impl_1_cck.rpt&quot; .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_8 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_8 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_7 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_7 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_6 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_6 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_5 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_5 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_8 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_8 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_7 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_7 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_6 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_6 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_5 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_5 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\gpio0\1.7.0\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net CORE_MEMORY\.genblk1\.un1_u_lscc_mem0[0] has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net CORE_MEMORY\.genblk1\.un1_u_lscc_mem0[0] has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net CORE_MEMORY\.genblk1\.un1_u_lscc_mem0[1] has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net CORE_MEMORY\.genblk1\.un1_u_lscc_mem0[1] has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net CORE_MEMORY\.genblk1\.un1_u_lscc_mem0_1[0] has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net CORE_MEMORY\.genblk1\.un1_u_lscc_mem0_1[0] has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net CORE_MEMORY\.genblk1\.un1_u_lscc_mem0_1[1] has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net CORE_MEMORY\.genblk1\.un1_u_lscc_mem0_1[1] has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_awready_o has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_awready_o has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_wready_o has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_wready_o has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_bid_o_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_bid_o_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_bid_o_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_bid_o_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_bid_o_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_bid_o_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_bid_o_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_bid_o_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_bresp_o_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_bresp_o_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_bresp_o_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_bresp_o_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_bvalid_o has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_bvalid_o has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_arready_o has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_arready_o has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rid_o_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rid_o_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rid_o_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rid_o_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rid_o_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rid_o_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rid_o_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rid_o_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_32 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_32 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_31 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_31 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_30 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_30 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_29 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_29 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_28 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_28 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_27 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_27 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_26 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_26 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_25 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_25 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_24 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_24 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_23 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_23 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_22 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_22 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_21 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_21 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_20 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_20 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_19 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_19 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_18 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_18 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_17 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_17 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_16 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_16 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_15 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_15 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_14 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_14 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_13 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_13 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_12 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_12 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_11 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_11 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_10 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_10 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_9 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_9 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_8 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_8 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_7 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_7 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_6 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_6 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_5 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_5 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rdata_o_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rdata_o_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rresp_o_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rresp_o_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rresp_o_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rresp_o_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rlast_o has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rlast_o has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s0_rvalid_o has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s0_rvalid_o has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_awready_o has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_awready_o has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_wready_o has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_wready_o has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_bid_o_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_bid_o_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_bid_o_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_bid_o_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_bid_o_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_bid_o_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_bid_o_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_bid_o_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_bresp_o_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_bresp_o_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_bresp_o_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_bresp_o_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_bvalid_o has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_bvalid_o has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_arready_o has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_arready_o has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rid_o_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rid_o_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rid_o_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rid_o_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rid_o_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rid_o_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rid_o_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rid_o_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rdata_o_32 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rdata_o_32 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rdata_o_31 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rdata_o_31 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rdata_o_30 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rdata_o_30 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rdata_o_29 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rdata_o_29 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rdata_o_28 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rdata_o_28 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rdata_o_27 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rdata_o_27 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rdata_o_26 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rdata_o_26 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rdata_o_25 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rdata_o_25 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rdata_o_24 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rdata_o_24 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rdata_o_23 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rdata_o_23 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rdata_o_22 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rdata_o_22 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rdata_o_21 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rdata_o_21 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rdata_o_20 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rdata_o_20 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rdata_o_19 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rdata_o_19 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rdata_o_18 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rdata_o_18 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:9322:7:9322:32|Net axi_s1_rdata_o_17 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>7</Navigation>
            <Navigation>9322</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net axi_s1_rdata_o_17 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2013035</ID>
            <Severity>16</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1326:12:1326:17|Removing instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.bridge_sm_r[5] because it is equivalent to instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.bridge_sm_r[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.bridge_sm_r[5] because it is equivalent to instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.bridge_sm_r[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1326:12:1326:17|Removing instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.bridge_sm_r[8] because it is equivalent to instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.bridge_sm_r[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.bridge_sm_r[8] because it is equivalent to instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.bridge_sm_r[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v&quot;:1326:12:1326:17|Removing instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.bridge_sm_r[6] because it is equivalent to instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.bridge_sm_r[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\system0\2.3.1\rtl\system0.v</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1326</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.bridge_sm_r[6] because it is equivalent to instance soc_gpio2_inst.system0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.bridge_sm_r[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2013182</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\pll0\1.9.0\rtl\pll0.v&quot;:1273:67:1273:71|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\pll0\1.9.0\rtl\pll0.v</Navigation>
            <Navigation>1273</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1273</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2013182</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v&quot;:164:53:164:57|Blackbox OSCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v</Navigation>
            <Navigation>164</Navigation>
            <Navigation>53</Navigation>
            <Navigation>164</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Blackbox OSCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2013182</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:861:35:861:42|Blackbox DCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>861</Navigation>
            <Navigation>35</Navigation>
            <Navigation>861</Navigation>
            <Navigation>42</Navigation>
            <Navigation>Blackbox DCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2013182</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv&quot;:845:44:845:47|Blackbox JTAGH19 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\x-luo\proj\fpga\soc_gpio2\soc_gpio2\lib\latticesemi.com\ip\cpu0\2.7.0\rtl\cpu0.sv</Navigation>
            <Navigation>845</Navigation>
            <Navigation>44</Navigation>
            <Navigation>845</Navigation>
            <Navigation>47</Navigation>
            <Navigation>Blackbox JTAGH19 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2013187</ID>
            <Severity>16</Severity>
            <Dynamic>MT420 |Found inferred clock pll0_ipgen_lscc_pll_Z19_layer0|clkos_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net soc_gpio2_inst.pll0_inst.lscc_pll_inst.pll0_inst_clkos_o_net.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock pll0_ipgen_lscc_pll_Z19_layer0|clkos_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net soc_gpio2_inst.pll0_inst.lscc_pll_inst.pll0_inst_clkos_o_net.</Navigation>
        </Message>
        <Message>
            <ID>2013187</ID>
            <Severity>16</Severity>
            <Dynamic>MT420 |Found inferred clock pll0_ipgen_lscc_pll_Z19_layer0|clkop_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net soc_gpio2_inst.pll0_inst.lscc_pll_inst.pll0_inst_clkop_o_net.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock pll0_ipgen_lscc_pll_Z19_layer0|clkop_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net soc_gpio2_inst.pll0_inst.lscc_pll_inst.pll0_inst_clkop_o_net.</Navigation>
        </Message>
        <Message>
            <ID>2013187</ID>
            <Severity>16</Severity>
            <Dynamic>MT420 |Found inferred clock cpu0_ipgen_vex_jtag_bridge_Z14_layer0|bbICH_inferred_clock with period 5.00ns. Please declare a user-defined clock on net soc_gpio2_inst.cpu0_inst.riscvsmall_inst.genblk11\.vex_debug.vex_jtag_bridge_i.TCK.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock cpu0_ipgen_vex_jtag_bridge_Z14_layer0|bbICH_inferred_clock with period 5.00ns. Please declare a user-defined clock on net soc_gpio2_inst.cpu0_inst.riscvsmall_inst.genblk11\.vex_debug.vex_jtag_bridge_i.TCK.</Navigation>
        </Message>
        <Message>
            <ID>2013187</ID>
            <Severity>16</Severity>
            <Dynamic>MT420 |Found inferred clock cpu0_ipgen_vex_jtag_bridge_Z14_layer0|bqAaKcoy7LeAHb1_inferred_clock with period 5.00ns. Please declare a user-defined clock on net soc_gpio2_inst.cpu0_inst.riscvsmall_inst.genblk11\.vex_debug.vex_jtag_bridge_i.bscan_DRCK.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock cpu0_ipgen_vex_jtag_bridge_Z14_layer0|bqAaKcoy7LeAHb1_inferred_clock with period 5.00ns. Please declare a user-defined clock on net soc_gpio2_inst.cpu0_inst.riscvsmall_inst.genblk11\.vex_debug.vex_jtag_bridge_i.bscan_DRCK.</Navigation>
        </Message>
        <Message>
            <ID>35811116</ID>
            <Severity>16</Severity>
            <Dynamic>LATTICE_IP_GENERATED</Dynamic>
            <Dynamic>Module</Dynamic>
            <Dynamic>ahbl0_32s_1s_1s_0_32768_1s_32768_1073751040</Dynamic>
        </Message>
        <Message>
            <ID>35811116</ID>
            <Severity>16</Severity>
            <Dynamic>LATTICE_IP_GENERATED</Dynamic>
            <Dynamic>Module</Dynamic>
            <Dynamic>ahbl2apb0</Dynamic>
        </Message>
        <Message>
            <ID>35811116</ID>
            <Severity>16</Severity>
            <Dynamic>LATTICE_IP_GENERATED</Dynamic>
            <Dynamic>Module</Dynamic>
            <Dynamic>apb0_32s_1s_1073782784_1024_1073741824_1024_32768_1024_12_layer0</Dynamic>
        </Message>
        <Message>
            <ID>35811116</ID>
            <Severity>16</Severity>
            <Dynamic>LATTICE_IP_GENERATED</Dynamic>
            <Dynamic>Module</Dynamic>
            <Dynamic>cpu0_0s_0s_4294967295_0_4294967295_0_4294901760_15_layer0</Dynamic>
        </Message>
        <Message>
            <ID>35811116</ID>
            <Severity>16</Severity>
            <Dynamic>LATTICE_IP_GENERATED</Dynamic>
            <Dynamic>Module</Dynamic>
            <Dynamic>gpio0</Dynamic>
        </Message>
        <Message>
            <ID>35811116</ID>
            <Severity>16</Severity>
            <Dynamic>LATTICE_IP_GENERATED</Dynamic>
            <Dynamic>Module</Dynamic>
            <Dynamic>osc0</Dynamic>
        </Message>
        <Message>
            <ID>35811116</ID>
            <Severity>16</Severity>
            <Dynamic>LATTICE_IP_GENERATED</Dynamic>
            <Dynamic>Module</Dynamic>
            <Dynamic>pll0</Dynamic>
        </Message>
        <Message>
            <ID>35811116</ID>
            <Severity>16</Severity>
            <Dynamic>LATTICE_IP_GENERATED</Dynamic>
            <Dynamic>Module</Dynamic>
            <Dynamic>system0_system0</Dynamic>
        </Message>
        <Message>
            <ID>35811116</ID>
            <Severity>16</Severity>
            <Dynamic>LATTICE_IP_GENERATED</Dynamic>
            <Dynamic>Module</Dynamic>
            <Dynamic>uart0</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/N_4113</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/N_4114</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/N_4115</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/N_4116</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_reg.intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_hsel_dec_r_reg[0].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_hsel_dec_r_reg[1].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/active_tx_r_reg.intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_default_slv/cs_sm_reg[0].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_default_slv/cs_sm_reg[1].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811149</ID>
            <Severity>1</Severity>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[5].genblk1.genblk1.u_BB_data.PIC_inst_out</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[5].genblk1.genblk1.u_BB_data.PIC_inst_tristate</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[6].genblk1.genblk1.u_BB_data.PIC_inst_out</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[6].genblk1.genblk1.u_BB_data.PIC_inst_tristate</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[7].genblk1.genblk1.u_BB_data.PIC_inst_out</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[7].genblk1.genblk1.u_BB_data.PIC_inst_tristate</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[4].genblk1.genblk1.u_BB_data.PIC_inst_out</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[4].genblk1.genblk1.u_BB_data.PIC_inst_tristate</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[1].genblk1.genblk1.u_BB_data.PIC_inst_out</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[1].genblk1.genblk1.u_BB_data.PIC_inst_tristate</Dynamic>
        </Message>
        <Message>
            <ID>35811148</ID>
            <Severity>1</Severity>
        </Message>
        <Message>
            <ID>70001951</ID>
            <Severity>1</Severity>
            <Dynamic>For a group of CDC paths</Dynamic>
        </Message>
    </Task>
    <Task name="Map">
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[31]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[30]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[29]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[28]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[27]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[26]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[25]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[24]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[23]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[22]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[21]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[20]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[19]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[18]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[17]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[16]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[15]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[14]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[13]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[12]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[11]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[10]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[9]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[8]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[7]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[6]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[5]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[4]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[3]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[2]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[1]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[0]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TCK</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TMS</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TDI</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TDO</Dynamic>
        </Message>
        <Message>
            <ID>52281053</ID>
            <Severity>256</Severity>
            <Dynamic>CLKOP</Dynamic>
            <Dynamic>soc_gpio2_inst/pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst</Dynamic>
        </Message>
        <Message>
            <ID>52281053</ID>
            <Severity>256</Severity>
            <Dynamic>CLKOS</Dynamic>
            <Dynamic>soc_gpio2_inst/pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst</Dynamic>
        </Message>
        <Message>
            <ID>51011063</ID>
            <Severity>16</Severity>
            <Dynamic>soc_gpio2_inst/cpu0_inst/riscvsmall_inst/secured_instance_45_4/secured_instance_41_2/secured_instance_36_17/secured_instance_87_103</Dynamic>
        </Message>
        <Message>
            <ID>51011063</ID>
            <Severity>16</Severity>
            <Dynamic>soc_gpio2_inst/cpu0_inst/riscvsmall_inst/secured_instance_45_4/secured_instance_41_2/secured_instance_36_17/secured_instance_87_104</Dynamic>
        </Message>
        <Message>
            <ID>51011063</ID>
            <Severity>16</Severity>
            <Dynamic>soc_gpio2_inst/cpu0_inst/riscvsmall_inst/secured_instance_45_4/secured_instance_41_2/secured_instance_36_17/secured_instance_87_105</Dynamic>
        </Message>
        <Message>
            <ID>51011063</ID>
            <Severity>16</Severity>
            <Dynamic>soc_gpio2_inst/cpu0_inst/riscvsmall_inst/secured_instance_45_4/secured_instance_41_2/secured_instance_36_17/secured_instance_87_106</Dynamic>
        </Message>
        <Message>
            <ID>51001287</ID>
            <Severity>1</Severity>
            <Dynamic>soc_gpio2_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.slverr_sync.pls_toggle_reg.ff_inst</Dynamic>
            <Dynamic>soc_gpio2_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.slverr_sync.pls_toggle_reg.ff_inst$r0</Dynamic>
            <Dynamic>soc_gpio2_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.slverr_sync.u_pls_toggle_sync.genblk1.genblk1.dout_cc.ff_inst</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[31]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[30]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[29]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[28]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[27]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[26]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[25]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[24]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[23]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[22]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[21]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[20]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[19]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[18]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[17]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[16]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[15]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[14]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[13]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[12]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[11]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[10]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[9]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[8]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[7]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[6]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[5]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[4]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[3]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[2]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[1]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[0]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TCK</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TMS</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TDI</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TDO</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[31]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[30]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[29]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[28]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[27]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[26]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[25]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[24]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[23]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[22]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[21]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[20]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[19]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[18]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[17]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[16]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[15]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[14]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[13]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[12]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[11]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[10]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[9]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[8]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[7]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[6]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[5]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[4]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[3]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[2]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[1]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[0]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TCK</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TMS</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TDI</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TDO</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>60001138</ID>
            <Severity>1</Severity>
            <Dynamic>Iteration 5_2</Dynamic>
            <Dynamic>was</Dynamic>
            <Dynamic>it</Dynamic>
        </Message>
        <Message>
            <ID>70001951</ID>
            <Severity>1</Severity>
            <Dynamic>For a group of CDC paths</Dynamic>
        </Message>
    </Task>
    <Task name="Export">
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[31]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[30]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[29]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[28]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[27]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[26]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[25]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[24]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[23]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[22]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[21]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[20]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[19]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[18]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[17]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[16]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[15]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[14]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[13]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[12]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[11]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[10]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[9]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[8]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[7]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[6]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[5]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[4]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[3]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[2]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[1]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>top_gpio2_o[0]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TCK</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TMS</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TDI</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TDO</Dynamic>
        </Message>
    </Task>
</BaliMessageLog>