static int\r\nnv84_fence_emit(struct nouveau_fence *fence)\r\n{\r\nstruct nouveau_channel *chan = fence->channel;\r\nstruct nouveau_fifo_chan *fifo = (void *)chan->object;\r\nint ret = RING_SPACE(chan, 7);\r\nif (ret == 0) {\r\nBEGIN_NV04(chan, 0, NV11_SUBCHAN_DMA_SEMAPHORE, 1);\r\nOUT_RING (chan, NvSema);\r\nBEGIN_NV04(chan, 0, NV84_SUBCHAN_SEMAPHORE_ADDRESS_HIGH, 4);\r\nOUT_RING (chan, upper_32_bits(fifo->chid * 16));\r\nOUT_RING (chan, lower_32_bits(fifo->chid * 16));\r\nOUT_RING (chan, fence->sequence);\r\nOUT_RING (chan, NV84_SUBCHAN_SEMAPHORE_TRIGGER_WRITE_LONG);\r\nFIRE_RING (chan);\r\n}\r\nreturn ret;\r\n}\r\nstatic int\r\nnv84_fence_sync(struct nouveau_fence *fence,\r\nstruct nouveau_channel *prev, struct nouveau_channel *chan)\r\n{\r\nstruct nouveau_fifo_chan *fifo = (void *)prev->object;\r\nint ret = RING_SPACE(chan, 7);\r\nif (ret == 0) {\r\nBEGIN_NV04(chan, 0, NV11_SUBCHAN_DMA_SEMAPHORE, 1);\r\nOUT_RING (chan, NvSema);\r\nBEGIN_NV04(chan, 0, NV84_SUBCHAN_SEMAPHORE_ADDRESS_HIGH, 4);\r\nOUT_RING (chan, upper_32_bits(fifo->chid * 16));\r\nOUT_RING (chan, lower_32_bits(fifo->chid * 16));\r\nOUT_RING (chan, fence->sequence);\r\nOUT_RING (chan, NV84_SUBCHAN_SEMAPHORE_TRIGGER_ACQUIRE_GEQUAL);\r\nFIRE_RING (chan);\r\n}\r\nreturn ret;\r\n}\r\nstatic u32\r\nnv84_fence_read(struct nouveau_channel *chan)\r\n{\r\nstruct nouveau_fifo_chan *fifo = (void *)chan->object;\r\nstruct nv84_fence_priv *priv = chan->drm->fence;\r\nreturn nv_ro32(priv->mem, fifo->chid * 16);\r\n}\r\nstatic void\r\nnv84_fence_context_del(struct nouveau_channel *chan)\r\n{\r\nstruct nv84_fence_chan *fctx = chan->fence;\r\nnouveau_fence_context_del(&fctx->base);\r\nchan->fence = NULL;\r\nkfree(fctx);\r\n}\r\nstatic int\r\nnv84_fence_context_new(struct nouveau_channel *chan)\r\n{\r\nstruct drm_device *dev = chan->drm->dev;\r\nstruct nouveau_fifo_chan *fifo = (void *)chan->object;\r\nstruct nv84_fence_priv *priv = chan->drm->fence;\r\nstruct nv84_fence_chan *fctx;\r\nstruct nouveau_object *object;\r\nint ret, i;\r\nfctx = chan->fence = kzalloc(sizeof(*fctx), GFP_KERNEL);\r\nif (!fctx)\r\nreturn -ENOMEM;\r\nnouveau_fence_context_new(&fctx->base);\r\nret = nouveau_object_new(nv_object(chan->cli), chan->handle,\r\nNvSema, 0x0002,\r\n&(struct nv_dma_class) {\r\n.flags = NV_DMA_TARGET_VRAM |\r\nNV_DMA_ACCESS_RDWR,\r\n.start = priv->mem->addr,\r\n.limit = priv->mem->addr +\r\npriv->mem->size - 1,\r\n}, sizeof(struct nv_dma_class),\r\n&object);\r\nfor (i = 0; !ret && i < dev->mode_config.num_crtc; i++) {\r\nstruct nouveau_bo *bo = nv50_display_crtc_sema(dev, i);\r\nret = nouveau_object_new(nv_object(chan->cli), chan->handle,\r\nNvEvoSema0 + i, 0x003d,\r\n&(struct nv_dma_class) {\r\n.flags = NV_DMA_TARGET_VRAM |\r\nNV_DMA_ACCESS_RDWR,\r\n.start = bo->bo.offset,\r\n.limit = bo->bo.offset + 0xfff,\r\n}, sizeof(struct nv_dma_class),\r\n&object);\r\n}\r\nif (ret)\r\nnv84_fence_context_del(chan);\r\nnv_wo32(priv->mem, fifo->chid * 16, 0x00000000);\r\nreturn ret;\r\n}\r\nstatic void\r\nnv84_fence_destroy(struct nouveau_drm *drm)\r\n{\r\nstruct nv84_fence_priv *priv = drm->fence;\r\nnouveau_gpuobj_ref(NULL, &priv->mem);\r\ndrm->fence = NULL;\r\nkfree(priv);\r\n}\r\nint\r\nnv84_fence_create(struct nouveau_drm *drm)\r\n{\r\nstruct nouveau_fifo *pfifo = nouveau_fifo(drm->device);\r\nstruct nv84_fence_priv *priv;\r\nu32 chan = pfifo->max + 1;\r\nint ret;\r\npriv = drm->fence = kzalloc(sizeof(*priv), GFP_KERNEL);\r\nif (!priv)\r\nreturn -ENOMEM;\r\npriv->base.dtor = nv84_fence_destroy;\r\npriv->base.context_new = nv84_fence_context_new;\r\npriv->base.context_del = nv84_fence_context_del;\r\npriv->base.emit = nv84_fence_emit;\r\npriv->base.sync = nv84_fence_sync;\r\npriv->base.read = nv84_fence_read;\r\nret = nouveau_gpuobj_new(drm->device, NULL, chan * 16, 0x1000, 0,\r\n&priv->mem);\r\nif (ret)\r\nnv84_fence_destroy(drm);\r\nreturn ret;\r\n}
