 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 04:42:13 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_14 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_307 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_14/CK (DFFR_X2)                      0.0000     0.0000 r
  R_14/Q (DFFR_X2)                       0.7174     0.7174 r
  U648/Z (CLKBUF_X3)                     0.2825     0.9999 r
  U675/ZN (XNOR2_X2)                     0.3095     1.3094 r
  U1281/ZN (XNOR2_X2)                    0.3145     1.6240 r
  U637/ZN (XNOR2_X2)                     0.3186     1.9426 r
  U636/ZN (NOR3_X2)                      0.1084     2.0510 f
  R_307/D (DFF_X1)                       0.0000     2.0510 f
  data arrival time                                 2.0510

  clock clk (rise edge)                  2.4300     2.4300
  clock network delay (ideal)            0.0000     2.4300
  clock uncertainty                     -0.0500     2.3800
  R_307/CK (DFF_X1)                      0.0000     2.3800 r
  library setup time                    -0.3290     2.0510
  data required time                                2.0510
  -----------------------------------------------------------
  data required time                                2.0510
  data arrival time                                -2.0510
  -----------------------------------------------------------
  slack (MET)                                       0.0001


1
