/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* S0 */
.set S0__0__DR, CYREG_GPIO_PRT6_DR
.set S0__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set S0__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set S0__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set S0__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set S0__0__HSIOM_MASK, 0x00F00000
.set S0__0__HSIOM_SHIFT, 20
.set S0__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set S0__0__INTR, CYREG_GPIO_PRT6_INTR
.set S0__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set S0__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set S0__0__MASK, 0x20
.set S0__0__PC, CYREG_GPIO_PRT6_PC
.set S0__0__PC2, CYREG_GPIO_PRT6_PC2
.set S0__0__PORT, 6
.set S0__0__PS, CYREG_GPIO_PRT6_PS
.set S0__0__SHIFT, 5
.set S0__DR, CYREG_GPIO_PRT6_DR
.set S0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set S0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set S0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set S0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set S0__INTR, CYREG_GPIO_PRT6_INTR
.set S0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set S0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set S0__MASK, 0x20
.set S0__PC, CYREG_GPIO_PRT6_PC
.set S0__PC2, CYREG_GPIO_PRT6_PC2
.set S0__PORT, 6
.set S0__PS, CYREG_GPIO_PRT6_PS
.set S0__SHIFT, 5

/* S1 */
.set S1__0__DR, CYREG_GPIO_PRT3_DR
.set S1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set S1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set S1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set S1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set S1__0__HSIOM_MASK, 0x000000F0
.set S1__0__HSIOM_SHIFT, 4
.set S1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set S1__0__INTR, CYREG_GPIO_PRT3_INTR
.set S1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set S1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set S1__0__MASK, 0x02
.set S1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set S1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set S1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set S1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set S1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set S1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set S1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set S1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set S1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set S1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set S1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set S1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set S1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set S1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set S1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set S1__0__PC, CYREG_GPIO_PRT3_PC
.set S1__0__PC2, CYREG_GPIO_PRT3_PC2
.set S1__0__PORT, 3
.set S1__0__PS, CYREG_GPIO_PRT3_PS
.set S1__0__SHIFT, 1
.set S1__DR, CYREG_GPIO_PRT3_DR
.set S1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set S1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set S1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set S1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set S1__INTR, CYREG_GPIO_PRT3_INTR
.set S1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set S1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set S1__MASK, 0x02
.set S1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set S1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set S1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set S1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set S1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set S1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set S1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set S1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set S1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set S1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set S1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set S1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set S1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set S1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set S1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set S1__PC, CYREG_GPIO_PRT3_PC
.set S1__PC2, CYREG_GPIO_PRT3_PC2
.set S1__PORT, 3
.set S1__PS, CYREG_GPIO_PRT3_PS
.set S1__SHIFT, 1

/* S2 */
.set S2__0__DR, CYREG_GPIO_PRT6_DR
.set S2__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set S2__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set S2__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set S2__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set S2__0__HSIOM_MASK, 0x000F0000
.set S2__0__HSIOM_SHIFT, 16
.set S2__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set S2__0__INTR, CYREG_GPIO_PRT6_INTR
.set S2__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set S2__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set S2__0__MASK, 0x10
.set S2__0__PC, CYREG_GPIO_PRT6_PC
.set S2__0__PC2, CYREG_GPIO_PRT6_PC2
.set S2__0__PORT, 6
.set S2__0__PS, CYREG_GPIO_PRT6_PS
.set S2__0__SHIFT, 4
.set S2__DR, CYREG_GPIO_PRT6_DR
.set S2__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set S2__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set S2__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set S2__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set S2__INTR, CYREG_GPIO_PRT6_INTR
.set S2__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set S2__INTSTAT, CYREG_GPIO_PRT6_INTR
.set S2__MASK, 0x10
.set S2__PC, CYREG_GPIO_PRT6_PC
.set S2__PC2, CYREG_GPIO_PRT6_PC2
.set S2__PORT, 6
.set S2__PS, CYREG_GPIO_PRT6_PS
.set S2__SHIFT, 4

/* S3 */
.set S3__0__DR, CYREG_GPIO_PRT3_DR
.set S3__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set S3__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set S3__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set S3__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set S3__0__HSIOM_MASK, 0x0000000F
.set S3__0__HSIOM_SHIFT, 0
.set S3__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set S3__0__INTR, CYREG_GPIO_PRT3_INTR
.set S3__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set S3__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set S3__0__MASK, 0x01
.set S3__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set S3__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set S3__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set S3__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set S3__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set S3__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set S3__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set S3__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set S3__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set S3__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set S3__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set S3__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set S3__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set S3__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set S3__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set S3__0__PC, CYREG_GPIO_PRT3_PC
.set S3__0__PC2, CYREG_GPIO_PRT3_PC2
.set S3__0__PORT, 3
.set S3__0__PS, CYREG_GPIO_PRT3_PS
.set S3__0__SHIFT, 0
.set S3__DR, CYREG_GPIO_PRT3_DR
.set S3__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set S3__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set S3__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set S3__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set S3__INTR, CYREG_GPIO_PRT3_INTR
.set S3__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set S3__INTSTAT, CYREG_GPIO_PRT3_INTR
.set S3__MASK, 0x01
.set S3__PA__CFG0, CYREG_UDB_PA3_CFG0
.set S3__PA__CFG1, CYREG_UDB_PA3_CFG1
.set S3__PA__CFG10, CYREG_UDB_PA3_CFG10
.set S3__PA__CFG11, CYREG_UDB_PA3_CFG11
.set S3__PA__CFG12, CYREG_UDB_PA3_CFG12
.set S3__PA__CFG13, CYREG_UDB_PA3_CFG13
.set S3__PA__CFG14, CYREG_UDB_PA3_CFG14
.set S3__PA__CFG2, CYREG_UDB_PA3_CFG2
.set S3__PA__CFG3, CYREG_UDB_PA3_CFG3
.set S3__PA__CFG4, CYREG_UDB_PA3_CFG4
.set S3__PA__CFG5, CYREG_UDB_PA3_CFG5
.set S3__PA__CFG6, CYREG_UDB_PA3_CFG6
.set S3__PA__CFG7, CYREG_UDB_PA3_CFG7
.set S3__PA__CFG8, CYREG_UDB_PA3_CFG8
.set S3__PA__CFG9, CYREG_UDB_PA3_CFG9
.set S3__PC, CYREG_GPIO_PRT3_PC
.set S3__PC2, CYREG_GPIO_PRT3_PC2
.set S3__PORT, 3
.set S3__PS, CYREG_GPIO_PRT3_PS
.set S3__SHIFT, 0

/* CTRL */
.set CTRL__0__DR, CYREG_GPIO_PRT0_DR
.set CTRL__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CTRL__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CTRL__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CTRL__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CTRL__0__HSIOM_MASK, 0x0F000000
.set CTRL__0__HSIOM_SHIFT, 24
.set CTRL__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CTRL__0__INTR, CYREG_GPIO_PRT0_INTR
.set CTRL__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CTRL__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CTRL__0__MASK, 0x40
.set CTRL__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CTRL__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CTRL__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CTRL__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CTRL__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CTRL__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CTRL__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CTRL__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CTRL__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CTRL__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CTRL__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CTRL__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CTRL__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CTRL__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CTRL__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CTRL__0__PC, CYREG_GPIO_PRT0_PC
.set CTRL__0__PC2, CYREG_GPIO_PRT0_PC2
.set CTRL__0__PORT, 0
.set CTRL__0__PS, CYREG_GPIO_PRT0_PS
.set CTRL__0__SHIFT, 6
.set CTRL__DR, CYREG_GPIO_PRT0_DR
.set CTRL__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CTRL__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CTRL__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CTRL__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CTRL__INTR, CYREG_GPIO_PRT0_INTR
.set CTRL__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CTRL__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CTRL__MASK, 0x40
.set CTRL__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CTRL__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CTRL__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CTRL__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CTRL__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CTRL__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CTRL__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CTRL__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CTRL__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CTRL__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CTRL__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CTRL__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CTRL__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CTRL__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CTRL__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CTRL__PC, CYREG_GPIO_PRT0_PC
.set CTRL__PC2, CYREG_GPIO_PRT0_PC2
.set CTRL__PORT, 0
.set CTRL__PS, CYREG_GPIO_PRT0_PS
.set CTRL__SHIFT, 6

/* SPIM */
.set SPIM_miso_m__0__DR, CYREG_GPIO_PRT1_DR
.set SPIM_miso_m__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPIM_miso_m__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPIM_miso_m__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPIM_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SPIM_miso_m__0__HSIOM_GPIO, 0
.set SPIM_miso_m__0__HSIOM_I2C, 14
.set SPIM_miso_m__0__HSIOM_I2C_SDA, 14
.set SPIM_miso_m__0__HSIOM_MASK, 0x000000F0
.set SPIM_miso_m__0__HSIOM_SHIFT, 4
.set SPIM_miso_m__0__HSIOM_SPI, 15
.set SPIM_miso_m__0__HSIOM_SPI_MISO, 15
.set SPIM_miso_m__0__HSIOM_UART, 9
.set SPIM_miso_m__0__HSIOM_UART_TX, 9
.set SPIM_miso_m__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPIM_miso_m__0__INTR, CYREG_GPIO_PRT1_INTR
.set SPIM_miso_m__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPIM_miso_m__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPIM_miso_m__0__MASK, 0x02
.set SPIM_miso_m__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SPIM_miso_m__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SPIM_miso_m__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SPIM_miso_m__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SPIM_miso_m__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SPIM_miso_m__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SPIM_miso_m__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SPIM_miso_m__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SPIM_miso_m__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SPIM_miso_m__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SPIM_miso_m__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SPIM_miso_m__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SPIM_miso_m__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SPIM_miso_m__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SPIM_miso_m__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SPIM_miso_m__0__PC, CYREG_GPIO_PRT1_PC
.set SPIM_miso_m__0__PC2, CYREG_GPIO_PRT1_PC2
.set SPIM_miso_m__0__PORT, 1
.set SPIM_miso_m__0__PS, CYREG_GPIO_PRT1_PS
.set SPIM_miso_m__0__SHIFT, 1
.set SPIM_miso_m__DR, CYREG_GPIO_PRT1_DR
.set SPIM_miso_m__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPIM_miso_m__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPIM_miso_m__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPIM_miso_m__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPIM_miso_m__INTR, CYREG_GPIO_PRT1_INTR
.set SPIM_miso_m__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPIM_miso_m__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPIM_miso_m__MASK, 0x02
.set SPIM_miso_m__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SPIM_miso_m__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SPIM_miso_m__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SPIM_miso_m__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SPIM_miso_m__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SPIM_miso_m__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SPIM_miso_m__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SPIM_miso_m__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SPIM_miso_m__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SPIM_miso_m__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SPIM_miso_m__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SPIM_miso_m__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SPIM_miso_m__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SPIM_miso_m__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SPIM_miso_m__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SPIM_miso_m__PC, CYREG_GPIO_PRT1_PC
.set SPIM_miso_m__PC2, CYREG_GPIO_PRT1_PC2
.set SPIM_miso_m__PORT, 1
.set SPIM_miso_m__PS, CYREG_GPIO_PRT1_PS
.set SPIM_miso_m__SHIFT, 1
.set SPIM_mosi_m__0__DR, CYREG_GPIO_PRT1_DR
.set SPIM_mosi_m__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPIM_mosi_m__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPIM_mosi_m__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPIM_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SPIM_mosi_m__0__HSIOM_GPIO, 0
.set SPIM_mosi_m__0__HSIOM_I2C, 14
.set SPIM_mosi_m__0__HSIOM_I2C_SCL, 14
.set SPIM_mosi_m__0__HSIOM_MASK, 0x0000000F
.set SPIM_mosi_m__0__HSIOM_SHIFT, 0
.set SPIM_mosi_m__0__HSIOM_SPI, 15
.set SPIM_mosi_m__0__HSIOM_SPI_MOSI, 15
.set SPIM_mosi_m__0__HSIOM_UART, 9
.set SPIM_mosi_m__0__HSIOM_UART_RX, 9
.set SPIM_mosi_m__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPIM_mosi_m__0__INTR, CYREG_GPIO_PRT1_INTR
.set SPIM_mosi_m__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPIM_mosi_m__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPIM_mosi_m__0__MASK, 0x01
.set SPIM_mosi_m__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set SPIM_mosi_m__0__OUT_SEL_SHIFT, 0
.set SPIM_mosi_m__0__OUT_SEL_VAL, -1
.set SPIM_mosi_m__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SPIM_mosi_m__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SPIM_mosi_m__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SPIM_mosi_m__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SPIM_mosi_m__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SPIM_mosi_m__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SPIM_mosi_m__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SPIM_mosi_m__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SPIM_mosi_m__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SPIM_mosi_m__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SPIM_mosi_m__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SPIM_mosi_m__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SPIM_mosi_m__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SPIM_mosi_m__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SPIM_mosi_m__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SPIM_mosi_m__0__PC, CYREG_GPIO_PRT1_PC
.set SPIM_mosi_m__0__PC2, CYREG_GPIO_PRT1_PC2
.set SPIM_mosi_m__0__PORT, 1
.set SPIM_mosi_m__0__PS, CYREG_GPIO_PRT1_PS
.set SPIM_mosi_m__0__SHIFT, 0
.set SPIM_mosi_m__DR, CYREG_GPIO_PRT1_DR
.set SPIM_mosi_m__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPIM_mosi_m__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPIM_mosi_m__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPIM_mosi_m__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPIM_mosi_m__INTR, CYREG_GPIO_PRT1_INTR
.set SPIM_mosi_m__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPIM_mosi_m__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPIM_mosi_m__MASK, 0x01
.set SPIM_mosi_m__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SPIM_mosi_m__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SPIM_mosi_m__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SPIM_mosi_m__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SPIM_mosi_m__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SPIM_mosi_m__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SPIM_mosi_m__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SPIM_mosi_m__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SPIM_mosi_m__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SPIM_mosi_m__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SPIM_mosi_m__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SPIM_mosi_m__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SPIM_mosi_m__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SPIM_mosi_m__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SPIM_mosi_m__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SPIM_mosi_m__PC, CYREG_GPIO_PRT1_PC
.set SPIM_mosi_m__PC2, CYREG_GPIO_PRT1_PC2
.set SPIM_mosi_m__PORT, 1
.set SPIM_mosi_m__PS, CYREG_GPIO_PRT1_PS
.set SPIM_mosi_m__SHIFT, 0
.set SPIM_SCB__CTRL, CYREG_SCB0_CTRL
.set SPIM_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set SPIM_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set SPIM_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set SPIM_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set SPIM_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set SPIM_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set SPIM_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set SPIM_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set SPIM_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set SPIM_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set SPIM_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set SPIM_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set SPIM_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set SPIM_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set SPIM_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set SPIM_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set SPIM_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set SPIM_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set SPIM_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set SPIM_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set SPIM_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set SPIM_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set SPIM_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set SPIM_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set SPIM_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set SPIM_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set SPIM_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set SPIM_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set SPIM_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set SPIM_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set SPIM_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set SPIM_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set SPIM_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set SPIM_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set SPIM_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set SPIM_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set SPIM_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set SPIM_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set SPIM_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set SPIM_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set SPIM_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set SPIM_SCB__INTR_M, CYREG_SCB0_INTR_M
.set SPIM_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set SPIM_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set SPIM_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set SPIM_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set SPIM_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set SPIM_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set SPIM_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set SPIM_SCB__INTR_S, CYREG_SCB0_INTR_S
.set SPIM_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set SPIM_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set SPIM_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set SPIM_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set SPIM_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set SPIM_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set SPIM_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set SPIM_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set SPIM_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set SPIM_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set SPIM_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set SPIM_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set SPIM_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set SPIM_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set SPIM_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set SPIM_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set SPIM_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set SPIM_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set SPIM_SCB__SS0_POSISTION, 0
.set SPIM_SCB__SS1_POSISTION, 1
.set SPIM_SCB__SS2_POSISTION, 2
.set SPIM_SCB__SS3_POSISTION, 3
.set SPIM_SCB__STATUS, CYREG_SCB0_STATUS
.set SPIM_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set SPIM_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set SPIM_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set SPIM_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set SPIM_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set SPIM_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set SPIM_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set SPIM_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set SPIM_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set SPIM_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set SPIM_SCBCLK__DIV_ID, 0x00000042
.set SPIM_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set SPIM_SCBCLK__PA_DIV_ID, 0x000000FF
.set SPIM_sclk_m__0__DR, CYREG_GPIO_PRT1_DR
.set SPIM_sclk_m__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPIM_sclk_m__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPIM_sclk_m__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPIM_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SPIM_sclk_m__0__HSIOM_GPIO, 0
.set SPIM_sclk_m__0__HSIOM_MASK, 0x00000F00
.set SPIM_sclk_m__0__HSIOM_SHIFT, 8
.set SPIM_sclk_m__0__HSIOM_SPI, 15
.set SPIM_sclk_m__0__HSIOM_SPI_CLK, 15
.set SPIM_sclk_m__0__HSIOM_UART, 9
.set SPIM_sclk_m__0__HSIOM_UART_CTS, 9
.set SPIM_sclk_m__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPIM_sclk_m__0__INTR, CYREG_GPIO_PRT1_INTR
.set SPIM_sclk_m__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPIM_sclk_m__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPIM_sclk_m__0__MASK, 0x04
.set SPIM_sclk_m__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set SPIM_sclk_m__0__OUT_SEL_SHIFT, 4
.set SPIM_sclk_m__0__OUT_SEL_VAL, -1
.set SPIM_sclk_m__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SPIM_sclk_m__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SPIM_sclk_m__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SPIM_sclk_m__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SPIM_sclk_m__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SPIM_sclk_m__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SPIM_sclk_m__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SPIM_sclk_m__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SPIM_sclk_m__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SPIM_sclk_m__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SPIM_sclk_m__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SPIM_sclk_m__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SPIM_sclk_m__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SPIM_sclk_m__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SPIM_sclk_m__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SPIM_sclk_m__0__PC, CYREG_GPIO_PRT1_PC
.set SPIM_sclk_m__0__PC2, CYREG_GPIO_PRT1_PC2
.set SPIM_sclk_m__0__PORT, 1
.set SPIM_sclk_m__0__PS, CYREG_GPIO_PRT1_PS
.set SPIM_sclk_m__0__SHIFT, 2
.set SPIM_sclk_m__DR, CYREG_GPIO_PRT1_DR
.set SPIM_sclk_m__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SPIM_sclk_m__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SPIM_sclk_m__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SPIM_sclk_m__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPIM_sclk_m__INTR, CYREG_GPIO_PRT1_INTR
.set SPIM_sclk_m__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SPIM_sclk_m__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SPIM_sclk_m__MASK, 0x04
.set SPIM_sclk_m__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SPIM_sclk_m__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SPIM_sclk_m__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SPIM_sclk_m__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SPIM_sclk_m__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SPIM_sclk_m__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SPIM_sclk_m__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SPIM_sclk_m__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SPIM_sclk_m__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SPIM_sclk_m__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SPIM_sclk_m__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SPIM_sclk_m__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SPIM_sclk_m__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SPIM_sclk_m__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SPIM_sclk_m__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SPIM_sclk_m__PC, CYREG_GPIO_PRT1_PC
.set SPIM_sclk_m__PC2, CYREG_GPIO_PRT1_PC2
.set SPIM_sclk_m__PORT, 1
.set SPIM_sclk_m__PS, CYREG_GPIO_PRT1_PS
.set SPIM_sclk_m__SHIFT, 2

/* UART */
.set UART_AMOSI_tx__0__DR, CYREG_GPIO_PRT0_DR
.set UART_AMOSI_tx__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UART_AMOSI_tx__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UART_AMOSI_tx__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UART_AMOSI_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UART_AMOSI_tx__0__HSIOM_MASK, 0x00F00000
.set UART_AMOSI_tx__0__HSIOM_SHIFT, 20
.set UART_AMOSI_tx__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_AMOSI_tx__0__INTR, CYREG_GPIO_PRT0_INTR
.set UART_AMOSI_tx__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_AMOSI_tx__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UART_AMOSI_tx__0__MASK, 0x20
.set UART_AMOSI_tx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_AMOSI_tx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_AMOSI_tx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_AMOSI_tx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_AMOSI_tx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_AMOSI_tx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_AMOSI_tx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_AMOSI_tx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_AMOSI_tx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_AMOSI_tx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_AMOSI_tx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_AMOSI_tx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_AMOSI_tx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_AMOSI_tx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_AMOSI_tx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_AMOSI_tx__0__PC, CYREG_GPIO_PRT0_PC
.set UART_AMOSI_tx__0__PC2, CYREG_GPIO_PRT0_PC2
.set UART_AMOSI_tx__0__PORT, 0
.set UART_AMOSI_tx__0__PS, CYREG_GPIO_PRT0_PS
.set UART_AMOSI_tx__0__SHIFT, 5
.set UART_AMOSI_tx__DR, CYREG_GPIO_PRT0_DR
.set UART_AMOSI_tx__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UART_AMOSI_tx__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UART_AMOSI_tx__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UART_AMOSI_tx__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_AMOSI_tx__INTR, CYREG_GPIO_PRT0_INTR
.set UART_AMOSI_tx__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_AMOSI_tx__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UART_AMOSI_tx__MASK, 0x20
.set UART_AMOSI_tx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_AMOSI_tx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_AMOSI_tx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_AMOSI_tx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_AMOSI_tx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_AMOSI_tx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_AMOSI_tx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_AMOSI_tx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_AMOSI_tx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_AMOSI_tx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_AMOSI_tx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_AMOSI_tx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_AMOSI_tx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_AMOSI_tx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_AMOSI_tx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_AMOSI_tx__PC, CYREG_GPIO_PRT0_PC
.set UART_AMOSI_tx__PC2, CYREG_GPIO_PRT0_PC2
.set UART_AMOSI_tx__PORT, 0
.set UART_AMOSI_tx__PS, CYREG_GPIO_PRT0_PS
.set UART_AMOSI_tx__SHIFT, 5
.set UART_rx__0__DR, CYREG_GPIO_PRT5_DR
.set UART_rx__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set UART_rx__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set UART_rx__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SCL, 14
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_rx__0__INTR, CYREG_GPIO_PRT5_INTR
.set UART_rx__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_rx__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_GPIO_PRT5_PC
.set UART_rx__0__PC2, CYREG_GPIO_PRT5_PC2
.set UART_rx__0__PORT, 5
.set UART_rx__0__PS, CYREG_GPIO_PRT5_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_GPIO_PRT5_DR
.set UART_rx__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set UART_rx__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set UART_rx__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set UART_rx__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_rx__INTR, CYREG_GPIO_PRT5_INTR
.set UART_rx__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_rx__INTSTAT, CYREG_GPIO_PRT5_INTR
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_GPIO_PRT5_PC
.set UART_rx__PC2, CYREG_GPIO_PRT5_PC2
.set UART_rx__PORT, 5
.set UART_rx__PS, CYREG_GPIO_PRT5_PS
.set UART_rx__SHIFT, 0
.set UART_SCB__CTRL, CYREG_SCB2_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB2_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB2_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB2_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB2_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB2_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB2_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB2_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB2_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB2_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB2_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB2_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB2_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB2_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB2_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB2_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB2_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB2_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB2_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB2_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB2_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB2_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB2_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB2_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB2_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB2_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB2_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB2_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB2_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB2_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB2_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB2_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB2_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB2_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB2_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB2_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB2_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB2_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB2_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB2_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB2_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB2_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB2_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB2_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB2_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB2_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB2_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB2_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB2_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB2_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB2_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB2_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB2_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB2_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB2_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB2_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB2_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB2_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB2_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB2_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB2_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB2_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB2_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB2_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB2_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB2_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB2_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB2_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB2_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB2_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB2_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB2_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB2_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB2_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB2_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB2_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB2_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB2_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB2_UART_TX_CTRL
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set UART_SCBCLK__DIV_ID, 0x00000046
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL6
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF
.set UART_tx__0__DR, CYREG_GPIO_PRT5_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT5_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_GPIO_PRT5_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT5_PC2
.set UART_tx__0__PORT, 5
.set UART_tx__0__PS, CYREG_GPIO_PRT5_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_GPIO_PRT5_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT5_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT5_INTR
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_GPIO_PRT5_PC
.set UART_tx__PC2, CYREG_GPIO_PRT5_PC2
.set UART_tx__PORT, 5
.set UART_tx__PS, CYREG_GPIO_PRT5_PS
.set UART_tx__SHIFT, 1

/* EZI2C */
.set EZI2C_SCB__CTRL, CYREG_SCB3_CTRL
.set EZI2C_SCB__EZ_DATA0, CYREG_SCB3_EZ_DATA0
.set EZI2C_SCB__EZ_DATA1, CYREG_SCB3_EZ_DATA1
.set EZI2C_SCB__EZ_DATA10, CYREG_SCB3_EZ_DATA10
.set EZI2C_SCB__EZ_DATA11, CYREG_SCB3_EZ_DATA11
.set EZI2C_SCB__EZ_DATA12, CYREG_SCB3_EZ_DATA12
.set EZI2C_SCB__EZ_DATA13, CYREG_SCB3_EZ_DATA13
.set EZI2C_SCB__EZ_DATA14, CYREG_SCB3_EZ_DATA14
.set EZI2C_SCB__EZ_DATA15, CYREG_SCB3_EZ_DATA15
.set EZI2C_SCB__EZ_DATA16, CYREG_SCB3_EZ_DATA16
.set EZI2C_SCB__EZ_DATA17, CYREG_SCB3_EZ_DATA17
.set EZI2C_SCB__EZ_DATA18, CYREG_SCB3_EZ_DATA18
.set EZI2C_SCB__EZ_DATA19, CYREG_SCB3_EZ_DATA19
.set EZI2C_SCB__EZ_DATA2, CYREG_SCB3_EZ_DATA2
.set EZI2C_SCB__EZ_DATA20, CYREG_SCB3_EZ_DATA20
.set EZI2C_SCB__EZ_DATA21, CYREG_SCB3_EZ_DATA21
.set EZI2C_SCB__EZ_DATA22, CYREG_SCB3_EZ_DATA22
.set EZI2C_SCB__EZ_DATA23, CYREG_SCB3_EZ_DATA23
.set EZI2C_SCB__EZ_DATA24, CYREG_SCB3_EZ_DATA24
.set EZI2C_SCB__EZ_DATA25, CYREG_SCB3_EZ_DATA25
.set EZI2C_SCB__EZ_DATA26, CYREG_SCB3_EZ_DATA26
.set EZI2C_SCB__EZ_DATA27, CYREG_SCB3_EZ_DATA27
.set EZI2C_SCB__EZ_DATA28, CYREG_SCB3_EZ_DATA28
.set EZI2C_SCB__EZ_DATA29, CYREG_SCB3_EZ_DATA29
.set EZI2C_SCB__EZ_DATA3, CYREG_SCB3_EZ_DATA3
.set EZI2C_SCB__EZ_DATA30, CYREG_SCB3_EZ_DATA30
.set EZI2C_SCB__EZ_DATA31, CYREG_SCB3_EZ_DATA31
.set EZI2C_SCB__EZ_DATA4, CYREG_SCB3_EZ_DATA4
.set EZI2C_SCB__EZ_DATA5, CYREG_SCB3_EZ_DATA5
.set EZI2C_SCB__EZ_DATA6, CYREG_SCB3_EZ_DATA6
.set EZI2C_SCB__EZ_DATA7, CYREG_SCB3_EZ_DATA7
.set EZI2C_SCB__EZ_DATA8, CYREG_SCB3_EZ_DATA8
.set EZI2C_SCB__EZ_DATA9, CYREG_SCB3_EZ_DATA9
.set EZI2C_SCB__I2C_CFG, CYREG_SCB3_I2C_CFG
.set EZI2C_SCB__I2C_CTRL, CYREG_SCB3_I2C_CTRL
.set EZI2C_SCB__I2C_M_CMD, CYREG_SCB3_I2C_M_CMD
.set EZI2C_SCB__I2C_S_CMD, CYREG_SCB3_I2C_S_CMD
.set EZI2C_SCB__I2C_STATUS, CYREG_SCB3_I2C_STATUS
.set EZI2C_SCB__INTR_CAUSE, CYREG_SCB3_INTR_CAUSE
.set EZI2C_SCB__INTR_I2C_EC, CYREG_SCB3_INTR_I2C_EC
.set EZI2C_SCB__INTR_I2C_EC_MASK, CYREG_SCB3_INTR_I2C_EC_MASK
.set EZI2C_SCB__INTR_I2C_EC_MASKED, CYREG_SCB3_INTR_I2C_EC_MASKED
.set EZI2C_SCB__INTR_M, CYREG_SCB3_INTR_M
.set EZI2C_SCB__INTR_M_MASK, CYREG_SCB3_INTR_M_MASK
.set EZI2C_SCB__INTR_M_MASKED, CYREG_SCB3_INTR_M_MASKED
.set EZI2C_SCB__INTR_M_SET, CYREG_SCB3_INTR_M_SET
.set EZI2C_SCB__INTR_RX, CYREG_SCB3_INTR_RX
.set EZI2C_SCB__INTR_RX_MASK, CYREG_SCB3_INTR_RX_MASK
.set EZI2C_SCB__INTR_RX_MASKED, CYREG_SCB3_INTR_RX_MASKED
.set EZI2C_SCB__INTR_RX_SET, CYREG_SCB3_INTR_RX_SET
.set EZI2C_SCB__INTR_S, CYREG_SCB3_INTR_S
.set EZI2C_SCB__INTR_S_MASK, CYREG_SCB3_INTR_S_MASK
.set EZI2C_SCB__INTR_S_MASKED, CYREG_SCB3_INTR_S_MASKED
.set EZI2C_SCB__INTR_S_SET, CYREG_SCB3_INTR_S_SET
.set EZI2C_SCB__INTR_SPI_EC, CYREG_SCB3_INTR_SPI_EC
.set EZI2C_SCB__INTR_SPI_EC_MASK, CYREG_SCB3_INTR_SPI_EC_MASK
.set EZI2C_SCB__INTR_SPI_EC_MASKED, CYREG_SCB3_INTR_SPI_EC_MASKED
.set EZI2C_SCB__INTR_TX, CYREG_SCB3_INTR_TX
.set EZI2C_SCB__INTR_TX_MASK, CYREG_SCB3_INTR_TX_MASK
.set EZI2C_SCB__INTR_TX_MASKED, CYREG_SCB3_INTR_TX_MASKED
.set EZI2C_SCB__INTR_TX_SET, CYREG_SCB3_INTR_TX_SET
.set EZI2C_SCB__RX_CTRL, CYREG_SCB3_RX_CTRL
.set EZI2C_SCB__RX_FIFO_CTRL, CYREG_SCB3_RX_FIFO_CTRL
.set EZI2C_SCB__RX_FIFO_RD, CYREG_SCB3_RX_FIFO_RD
.set EZI2C_SCB__RX_FIFO_RD_SILENT, CYREG_SCB3_RX_FIFO_RD_SILENT
.set EZI2C_SCB__RX_FIFO_STATUS, CYREG_SCB3_RX_FIFO_STATUS
.set EZI2C_SCB__RX_MATCH, CYREG_SCB3_RX_MATCH
.set EZI2C_SCB__SPI_CTRL, CYREG_SCB3_SPI_CTRL
.set EZI2C_SCB__SPI_STATUS, CYREG_SCB3_SPI_STATUS
.set EZI2C_SCB__SS0_POSISTION, 0
.set EZI2C_SCB__SS1_POSISTION, 1
.set EZI2C_SCB__SS2_POSISTION, 2
.set EZI2C_SCB__SS3_POSISTION, 3
.set EZI2C_SCB__STATUS, CYREG_SCB3_STATUS
.set EZI2C_SCB__TX_CTRL, CYREG_SCB3_TX_CTRL
.set EZI2C_SCB__TX_FIFO_CTRL, CYREG_SCB3_TX_FIFO_CTRL
.set EZI2C_SCB__TX_FIFO_STATUS, CYREG_SCB3_TX_FIFO_STATUS
.set EZI2C_SCB__TX_FIFO_WR, CYREG_SCB3_TX_FIFO_WR
.set EZI2C_SCB__UART_CTRL, CYREG_SCB3_UART_CTRL
.set EZI2C_SCB__UART_FLOW_CTRL, CYREG_SCB3_UART_FLOW_CTRL
.set EZI2C_SCB__UART_RX_CTRL, CYREG_SCB3_UART_RX_CTRL
.set EZI2C_SCB__UART_RX_STATUS, CYREG_SCB3_UART_RX_STATUS
.set EZI2C_SCB__UART_TX_CTRL, CYREG_SCB3_UART_TX_CTRL
.set EZI2C_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set EZI2C_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set EZI2C_SCB_IRQ__INTC_MASK, 0x800
.set EZI2C_SCB_IRQ__INTC_NUMBER, 11
.set EZI2C_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set EZI2C_SCB_IRQ__INTC_PRIOR_NUM, 3
.set EZI2C_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set EZI2C_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set EZI2C_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set EZI2C_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
.set EZI2C_SCBCLK__DIV_ID, 0x00000044
.set EZI2C_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL4
.set EZI2C_SCBCLK__PA_DIV_ID, 0x000000FF
.set EZI2C_scl__0__DR, CYREG_GPIO_PRT7_DR
.set EZI2C_scl__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set EZI2C_scl__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set EZI2C_scl__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set EZI2C_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set EZI2C_scl__0__HSIOM_GPIO, 0
.set EZI2C_scl__0__HSIOM_I2C, 14
.set EZI2C_scl__0__HSIOM_I2C_SCL, 14
.set EZI2C_scl__0__HSIOM_MASK, 0x0000000F
.set EZI2C_scl__0__HSIOM_SHIFT, 0
.set EZI2C_scl__0__HSIOM_SPI, 15
.set EZI2C_scl__0__HSIOM_SPI_MOSI, 15
.set EZI2C_scl__0__HSIOM_UART, 9
.set EZI2C_scl__0__HSIOM_UART_RX, 9
.set EZI2C_scl__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set EZI2C_scl__0__INTR, CYREG_GPIO_PRT7_INTR
.set EZI2C_scl__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set EZI2C_scl__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set EZI2C_scl__0__MASK, 0x01
.set EZI2C_scl__0__PC, CYREG_GPIO_PRT7_PC
.set EZI2C_scl__0__PC2, CYREG_GPIO_PRT7_PC2
.set EZI2C_scl__0__PORT, 7
.set EZI2C_scl__0__PS, CYREG_GPIO_PRT7_PS
.set EZI2C_scl__0__SHIFT, 0
.set EZI2C_scl__DR, CYREG_GPIO_PRT7_DR
.set EZI2C_scl__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set EZI2C_scl__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set EZI2C_scl__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set EZI2C_scl__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set EZI2C_scl__INTR, CYREG_GPIO_PRT7_INTR
.set EZI2C_scl__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set EZI2C_scl__INTSTAT, CYREG_GPIO_PRT7_INTR
.set EZI2C_scl__MASK, 0x01
.set EZI2C_scl__PC, CYREG_GPIO_PRT7_PC
.set EZI2C_scl__PC2, CYREG_GPIO_PRT7_PC2
.set EZI2C_scl__PORT, 7
.set EZI2C_scl__PS, CYREG_GPIO_PRT7_PS
.set EZI2C_scl__SHIFT, 0
.set EZI2C_sda__0__DR, CYREG_GPIO_PRT7_DR
.set EZI2C_sda__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set EZI2C_sda__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set EZI2C_sda__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set EZI2C_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set EZI2C_sda__0__HSIOM_GPIO, 0
.set EZI2C_sda__0__HSIOM_I2C, 14
.set EZI2C_sda__0__HSIOM_I2C_SDA, 14
.set EZI2C_sda__0__HSIOM_MASK, 0x000000F0
.set EZI2C_sda__0__HSIOM_SHIFT, 4
.set EZI2C_sda__0__HSIOM_SPI, 15
.set EZI2C_sda__0__HSIOM_SPI_MISO, 15
.set EZI2C_sda__0__HSIOM_UART, 9
.set EZI2C_sda__0__HSIOM_UART_TX, 9
.set EZI2C_sda__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set EZI2C_sda__0__INTR, CYREG_GPIO_PRT7_INTR
.set EZI2C_sda__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set EZI2C_sda__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set EZI2C_sda__0__MASK, 0x02
.set EZI2C_sda__0__PC, CYREG_GPIO_PRT7_PC
.set EZI2C_sda__0__PC2, CYREG_GPIO_PRT7_PC2
.set EZI2C_sda__0__PORT, 7
.set EZI2C_sda__0__PS, CYREG_GPIO_PRT7_PS
.set EZI2C_sda__0__SHIFT, 1
.set EZI2C_sda__DR, CYREG_GPIO_PRT7_DR
.set EZI2C_sda__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set EZI2C_sda__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set EZI2C_sda__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set EZI2C_sda__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set EZI2C_sda__INTR, CYREG_GPIO_PRT7_INTR
.set EZI2C_sda__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set EZI2C_sda__INTSTAT, CYREG_GPIO_PRT7_INTR
.set EZI2C_sda__MASK, 0x02
.set EZI2C_sda__PC, CYREG_GPIO_PRT7_PC
.set EZI2C_sda__PC2, CYREG_GPIO_PRT7_PC2
.set EZI2C_sda__PORT, 7
.set EZI2C_sda__PS, CYREG_GPIO_PRT7_PS
.set EZI2C_sda__SHIFT, 1

/* Pin_Red */
.set Pin_Red__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_Red__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Red__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Red__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Red__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Red__0__HSIOM_MASK, 0xF0000000
.set Pin_Red__0__HSIOM_SHIFT, 28
.set Pin_Red__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Red__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Red__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Red__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Red__0__MASK, 0x80
.set Pin_Red__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Red__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Red__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Red__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Red__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Red__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Red__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Red__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Red__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Red__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Red__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Red__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Red__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Red__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Red__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Red__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_Red__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Red__0__PORT, 1
.set Pin_Red__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_Red__0__SHIFT, 7
.set Pin_Red__DR, CYREG_GPIO_PRT1_DR
.set Pin_Red__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Red__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Red__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Red__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Red__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Red__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Red__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Red__MASK, 0x80
.set Pin_Red__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Red__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Red__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Red__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Red__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Red__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Red__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Red__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Red__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Red__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Red__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Red__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Red__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Red__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Red__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Red__PC, CYREG_GPIO_PRT1_PC
.set Pin_Red__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Red__PORT, 1
.set Pin_Red__PS, CYREG_GPIO_PRT1_PS
.set Pin_Red__SHIFT, 7

/* Pin_Blue */
.set Pin_Blue__0__DR, CYREG_GPIO_PRT5_DR
.set Pin_Blue__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Pin_Blue__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Pin_Blue__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Pin_Blue__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set Pin_Blue__0__HSIOM_MASK, 0x00F00000
.set Pin_Blue__0__HSIOM_SHIFT, 20
.set Pin_Blue__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_Blue__0__INTR, CYREG_GPIO_PRT5_INTR
.set Pin_Blue__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_Blue__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Pin_Blue__0__MASK, 0x20
.set Pin_Blue__0__PC, CYREG_GPIO_PRT5_PC
.set Pin_Blue__0__PC2, CYREG_GPIO_PRT5_PC2
.set Pin_Blue__0__PORT, 5
.set Pin_Blue__0__PS, CYREG_GPIO_PRT5_PS
.set Pin_Blue__0__SHIFT, 5
.set Pin_Blue__DR, CYREG_GPIO_PRT5_DR
.set Pin_Blue__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Pin_Blue__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Pin_Blue__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Pin_Blue__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_Blue__INTR, CYREG_GPIO_PRT5_INTR
.set Pin_Blue__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_Blue__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Pin_Blue__MASK, 0x20
.set Pin_Blue__PC, CYREG_GPIO_PRT5_PC
.set Pin_Blue__PC2, CYREG_GPIO_PRT5_PC2
.set Pin_Blue__PORT, 5
.set Pin_Blue__PS, CYREG_GPIO_PRT5_PS
.set Pin_Blue__SHIFT, 5

/* Pin_Green */
.set Pin_Green__0__DR, CYREG_GPIO_PRT5_DR
.set Pin_Green__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Pin_Green__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Pin_Green__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Pin_Green__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set Pin_Green__0__HSIOM_MASK, 0x00000F00
.set Pin_Green__0__HSIOM_SHIFT, 8
.set Pin_Green__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_Green__0__INTR, CYREG_GPIO_PRT5_INTR
.set Pin_Green__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_Green__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Pin_Green__0__MASK, 0x04
.set Pin_Green__0__PC, CYREG_GPIO_PRT5_PC
.set Pin_Green__0__PC2, CYREG_GPIO_PRT5_PC2
.set Pin_Green__0__PORT, 5
.set Pin_Green__0__PS, CYREG_GPIO_PRT5_PS
.set Pin_Green__0__SHIFT, 2
.set Pin_Green__DR, CYREG_GPIO_PRT5_DR
.set Pin_Green__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Pin_Green__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Pin_Green__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Pin_Green__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_Green__INTR, CYREG_GPIO_PRT5_INTR
.set Pin_Green__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_Green__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Pin_Green__MASK, 0x04
.set Pin_Green__PC, CYREG_GPIO_PRT5_PC
.set Pin_Green__PC2, CYREG_GPIO_PRT5_PC2
.set Pin_Green__PORT, 5
.set Pin_Green__PS, CYREG_GPIO_PRT5_PS
.set Pin_Green__SHIFT, 2

/* SPI_Master */
.set SPI_Master_miso_m__0__DR, CYREG_GPIO_PRT2_DR
.set SPI_Master_miso_m__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_Master_miso_m__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_Master_miso_m__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_Master_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPI_Master_miso_m__0__HSIOM_GPIO, 0
.set SPI_Master_miso_m__0__HSIOM_I2C, 14
.set SPI_Master_miso_m__0__HSIOM_I2C_SDA, 14
.set SPI_Master_miso_m__0__HSIOM_MASK, 0x000000F0
.set SPI_Master_miso_m__0__HSIOM_SHIFT, 4
.set SPI_Master_miso_m__0__HSIOM_SPI, 15
.set SPI_Master_miso_m__0__HSIOM_SPI_MISO, 15
.set SPI_Master_miso_m__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_Master_miso_m__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_Master_miso_m__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_Master_miso_m__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_Master_miso_m__0__MASK, 0x02
.set SPI_Master_miso_m__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_Master_miso_m__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_Master_miso_m__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_Master_miso_m__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_Master_miso_m__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_Master_miso_m__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_Master_miso_m__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_Master_miso_m__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_Master_miso_m__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_Master_miso_m__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_Master_miso_m__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_Master_miso_m__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_Master_miso_m__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_Master_miso_m__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_Master_miso_m__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_Master_miso_m__0__PC, CYREG_GPIO_PRT2_PC
.set SPI_Master_miso_m__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_Master_miso_m__0__PORT, 2
.set SPI_Master_miso_m__0__PS, CYREG_GPIO_PRT2_PS
.set SPI_Master_miso_m__0__SHIFT, 1
.set SPI_Master_miso_m__DR, CYREG_GPIO_PRT2_DR
.set SPI_Master_miso_m__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_Master_miso_m__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_Master_miso_m__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_Master_miso_m__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_Master_miso_m__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_Master_miso_m__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_Master_miso_m__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_Master_miso_m__MASK, 0x02
.set SPI_Master_miso_m__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_Master_miso_m__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_Master_miso_m__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_Master_miso_m__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_Master_miso_m__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_Master_miso_m__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_Master_miso_m__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_Master_miso_m__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_Master_miso_m__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_Master_miso_m__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_Master_miso_m__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_Master_miso_m__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_Master_miso_m__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_Master_miso_m__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_Master_miso_m__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_Master_miso_m__PC, CYREG_GPIO_PRT2_PC
.set SPI_Master_miso_m__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_Master_miso_m__PORT, 2
.set SPI_Master_miso_m__PS, CYREG_GPIO_PRT2_PS
.set SPI_Master_miso_m__SHIFT, 1
.set SPI_Master_mosi_m__0__DR, CYREG_GPIO_PRT2_DR
.set SPI_Master_mosi_m__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_Master_mosi_m__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_Master_mosi_m__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_Master_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPI_Master_mosi_m__0__HSIOM_GPIO, 0
.set SPI_Master_mosi_m__0__HSIOM_I2C, 14
.set SPI_Master_mosi_m__0__HSIOM_I2C_SCL, 14
.set SPI_Master_mosi_m__0__HSIOM_MASK, 0x0000000F
.set SPI_Master_mosi_m__0__HSIOM_SHIFT, 0
.set SPI_Master_mosi_m__0__HSIOM_SPI, 15
.set SPI_Master_mosi_m__0__HSIOM_SPI_MOSI, 15
.set SPI_Master_mosi_m__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_Master_mosi_m__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_Master_mosi_m__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_Master_mosi_m__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_Master_mosi_m__0__MASK, 0x01
.set SPI_Master_mosi_m__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set SPI_Master_mosi_m__0__OUT_SEL_SHIFT, 0
.set SPI_Master_mosi_m__0__OUT_SEL_VAL, -1
.set SPI_Master_mosi_m__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_Master_mosi_m__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_Master_mosi_m__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_Master_mosi_m__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_Master_mosi_m__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_Master_mosi_m__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_Master_mosi_m__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_Master_mosi_m__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_Master_mosi_m__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_Master_mosi_m__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_Master_mosi_m__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_Master_mosi_m__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_Master_mosi_m__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_Master_mosi_m__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_Master_mosi_m__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_Master_mosi_m__0__PC, CYREG_GPIO_PRT2_PC
.set SPI_Master_mosi_m__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_Master_mosi_m__0__PORT, 2
.set SPI_Master_mosi_m__0__PS, CYREG_GPIO_PRT2_PS
.set SPI_Master_mosi_m__0__SHIFT, 0
.set SPI_Master_mosi_m__DR, CYREG_GPIO_PRT2_DR
.set SPI_Master_mosi_m__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_Master_mosi_m__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_Master_mosi_m__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_Master_mosi_m__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_Master_mosi_m__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_Master_mosi_m__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_Master_mosi_m__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_Master_mosi_m__MASK, 0x01
.set SPI_Master_mosi_m__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_Master_mosi_m__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_Master_mosi_m__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_Master_mosi_m__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_Master_mosi_m__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_Master_mosi_m__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_Master_mosi_m__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_Master_mosi_m__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_Master_mosi_m__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_Master_mosi_m__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_Master_mosi_m__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_Master_mosi_m__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_Master_mosi_m__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_Master_mosi_m__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_Master_mosi_m__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_Master_mosi_m__PC, CYREG_GPIO_PRT2_PC
.set SPI_Master_mosi_m__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_Master_mosi_m__PORT, 2
.set SPI_Master_mosi_m__PS, CYREG_GPIO_PRT2_PS
.set SPI_Master_mosi_m__SHIFT, 0
.set SPI_Master_SCB__CTRL, CYREG_SCB1_CTRL
.set SPI_Master_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set SPI_Master_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set SPI_Master_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set SPI_Master_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set SPI_Master_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set SPI_Master_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set SPI_Master_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set SPI_Master_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set SPI_Master_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set SPI_Master_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set SPI_Master_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set SPI_Master_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set SPI_Master_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set SPI_Master_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set SPI_Master_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set SPI_Master_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set SPI_Master_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set SPI_Master_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set SPI_Master_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set SPI_Master_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set SPI_Master_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set SPI_Master_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set SPI_Master_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set SPI_Master_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set SPI_Master_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set SPI_Master_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set SPI_Master_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set SPI_Master_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set SPI_Master_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set SPI_Master_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set SPI_Master_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set SPI_Master_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set SPI_Master_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set SPI_Master_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set SPI_Master_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set SPI_Master_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set SPI_Master_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set SPI_Master_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set SPI_Master_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set SPI_Master_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set SPI_Master_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set SPI_Master_SCB__INTR_M, CYREG_SCB1_INTR_M
.set SPI_Master_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set SPI_Master_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set SPI_Master_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set SPI_Master_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set SPI_Master_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set SPI_Master_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set SPI_Master_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set SPI_Master_SCB__INTR_S, CYREG_SCB1_INTR_S
.set SPI_Master_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set SPI_Master_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set SPI_Master_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set SPI_Master_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set SPI_Master_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set SPI_Master_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set SPI_Master_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set SPI_Master_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set SPI_Master_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set SPI_Master_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set SPI_Master_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set SPI_Master_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set SPI_Master_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set SPI_Master_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set SPI_Master_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set SPI_Master_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set SPI_Master_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set SPI_Master_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set SPI_Master_SCB__SS0_POSISTION, 0
.set SPI_Master_SCB__SS1_POSISTION, 1
.set SPI_Master_SCB__SS2_POSISTION, 2
.set SPI_Master_SCB__SS3_POSISTION, 3
.set SPI_Master_SCB__STATUS, CYREG_SCB1_STATUS
.set SPI_Master_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set SPI_Master_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set SPI_Master_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set SPI_Master_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set SPI_Master_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set SPI_Master_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set SPI_Master_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set SPI_Master_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set SPI_Master_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set SPI_Master_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set SPI_Master_SCBCLK__DIV_ID, 0x00000043
.set SPI_Master_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set SPI_Master_SCBCLK__PA_DIV_ID, 0x000000FF
.set SPI_Master_sclk_m__0__DR, CYREG_GPIO_PRT2_DR
.set SPI_Master_sclk_m__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_Master_sclk_m__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_Master_sclk_m__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_Master_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPI_Master_sclk_m__0__HSIOM_GPIO, 0
.set SPI_Master_sclk_m__0__HSIOM_MASK, 0x00000F00
.set SPI_Master_sclk_m__0__HSIOM_SHIFT, 8
.set SPI_Master_sclk_m__0__HSIOM_SPI, 15
.set SPI_Master_sclk_m__0__HSIOM_SPI_CLK, 15
.set SPI_Master_sclk_m__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_Master_sclk_m__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_Master_sclk_m__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_Master_sclk_m__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_Master_sclk_m__0__MASK, 0x04
.set SPI_Master_sclk_m__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set SPI_Master_sclk_m__0__OUT_SEL_SHIFT, 4
.set SPI_Master_sclk_m__0__OUT_SEL_VAL, -1
.set SPI_Master_sclk_m__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_Master_sclk_m__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_Master_sclk_m__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_Master_sclk_m__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_Master_sclk_m__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_Master_sclk_m__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_Master_sclk_m__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_Master_sclk_m__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_Master_sclk_m__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_Master_sclk_m__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_Master_sclk_m__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_Master_sclk_m__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_Master_sclk_m__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_Master_sclk_m__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_Master_sclk_m__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_Master_sclk_m__0__PC, CYREG_GPIO_PRT2_PC
.set SPI_Master_sclk_m__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_Master_sclk_m__0__PORT, 2
.set SPI_Master_sclk_m__0__PS, CYREG_GPIO_PRT2_PS
.set SPI_Master_sclk_m__0__SHIFT, 2
.set SPI_Master_sclk_m__DR, CYREG_GPIO_PRT2_DR
.set SPI_Master_sclk_m__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_Master_sclk_m__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_Master_sclk_m__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_Master_sclk_m__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_Master_sclk_m__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_Master_sclk_m__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_Master_sclk_m__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_Master_sclk_m__MASK, 0x04
.set SPI_Master_sclk_m__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_Master_sclk_m__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_Master_sclk_m__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_Master_sclk_m__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_Master_sclk_m__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_Master_sclk_m__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_Master_sclk_m__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_Master_sclk_m__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_Master_sclk_m__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_Master_sclk_m__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_Master_sclk_m__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_Master_sclk_m__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_Master_sclk_m__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_Master_sclk_m__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_Master_sclk_m__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_Master_sclk_m__PC, CYREG_GPIO_PRT2_PC
.set SPI_Master_sclk_m__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_Master_sclk_m__PORT, 2
.set SPI_Master_sclk_m__PS, CYREG_GPIO_PRT2_PS
.set SPI_Master_sclk_m__SHIFT, 2
.set SPI_Master_ss0_m__0__DR, CYREG_GPIO_PRT2_DR
.set SPI_Master_ss0_m__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_Master_ss0_m__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_Master_ss0_m__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_Master_ss0_m__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPI_Master_ss0_m__0__HSIOM_GPIO, 0
.set SPI_Master_ss0_m__0__HSIOM_MASK, 0x0000F000
.set SPI_Master_ss0_m__0__HSIOM_SHIFT, 12
.set SPI_Master_ss0_m__0__HSIOM_SPI, 15
.set SPI_Master_ss0_m__0__HSIOM_SPI_SELECT0, 15
.set SPI_Master_ss0_m__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_Master_ss0_m__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_Master_ss0_m__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_Master_ss0_m__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_Master_ss0_m__0__MASK, 0x08
.set SPI_Master_ss0_m__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set SPI_Master_ss0_m__0__OUT_SEL_SHIFT, 6
.set SPI_Master_ss0_m__0__OUT_SEL_VAL, -1
.set SPI_Master_ss0_m__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_Master_ss0_m__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_Master_ss0_m__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_Master_ss0_m__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_Master_ss0_m__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_Master_ss0_m__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_Master_ss0_m__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_Master_ss0_m__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_Master_ss0_m__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_Master_ss0_m__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_Master_ss0_m__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_Master_ss0_m__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_Master_ss0_m__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_Master_ss0_m__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_Master_ss0_m__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_Master_ss0_m__0__PC, CYREG_GPIO_PRT2_PC
.set SPI_Master_ss0_m__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_Master_ss0_m__0__PORT, 2
.set SPI_Master_ss0_m__0__PS, CYREG_GPIO_PRT2_PS
.set SPI_Master_ss0_m__0__SHIFT, 3
.set SPI_Master_ss0_m__DR, CYREG_GPIO_PRT2_DR
.set SPI_Master_ss0_m__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_Master_ss0_m__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_Master_ss0_m__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_Master_ss0_m__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_Master_ss0_m__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_Master_ss0_m__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_Master_ss0_m__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_Master_ss0_m__MASK, 0x08
.set SPI_Master_ss0_m__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_Master_ss0_m__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_Master_ss0_m__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_Master_ss0_m__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_Master_ss0_m__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_Master_ss0_m__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_Master_ss0_m__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_Master_ss0_m__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_Master_ss0_m__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_Master_ss0_m__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_Master_ss0_m__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_Master_ss0_m__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_Master_ss0_m__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_Master_ss0_m__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_Master_ss0_m__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_Master_ss0_m__PC, CYREG_GPIO_PRT2_PC
.set SPI_Master_ss0_m__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_Master_ss0_m__PORT, 2
.set SPI_Master_ss0_m__PS, CYREG_GPIO_PRT2_PS
.set SPI_Master_ss0_m__SHIFT, 3

/* isr_millis */
.set isr_millis__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_millis__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_millis__INTC_MASK, 0x01
.set isr_millis__INTC_NUMBER, 0
.set isr_millis__INTC_PRIOR_MASK, 0xC0
.set isr_millis__INTC_PRIOR_NUM, 3
.set isr_millis__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_millis__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_millis__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Clock_micros */
.set Clock_micros__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set Clock_micros__DIV_ID, 0x00000045
.set Clock_micros__DIV_REGISTER, CYREG_PERI_DIV_16_CTL5
.set Clock_micros__PA_DIV_ID, 0x000000FF

/* Mux_CapSense */
.set Mux_CapSense_Cmod__0__DR, CYREG_GPIO_PRT4_DR
.set Mux_CapSense_Cmod__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Mux_CapSense_Cmod__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Mux_CapSense_Cmod__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Mux_CapSense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Mux_CapSense_Cmod__0__HSIOM_MASK, 0x0000000F
.set Mux_CapSense_Cmod__0__HSIOM_SHIFT, 0
.set Mux_CapSense_Cmod__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Mux_CapSense_Cmod__0__INTR, CYREG_GPIO_PRT4_INTR
.set Mux_CapSense_Cmod__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Mux_CapSense_Cmod__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Mux_CapSense_Cmod__0__MASK, 0x01
.set Mux_CapSense_Cmod__0__PC, CYREG_GPIO_PRT4_PC
.set Mux_CapSense_Cmod__0__PC2, CYREG_GPIO_PRT4_PC2
.set Mux_CapSense_Cmod__0__PORT, 4
.set Mux_CapSense_Cmod__0__PS, CYREG_GPIO_PRT4_PS
.set Mux_CapSense_Cmod__0__SHIFT, 0
.set Mux_CapSense_Cmod__Cmod__DR, CYREG_GPIO_PRT4_DR
.set Mux_CapSense_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Mux_CapSense_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Mux_CapSense_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Mux_CapSense_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Mux_CapSense_Cmod__Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set Mux_CapSense_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Mux_CapSense_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Mux_CapSense_Cmod__Cmod__MASK, 0x01
.set Mux_CapSense_Cmod__Cmod__PC, CYREG_GPIO_PRT4_PC
.set Mux_CapSense_Cmod__Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set Mux_CapSense_Cmod__Cmod__PORT, 4
.set Mux_CapSense_Cmod__Cmod__PS, CYREG_GPIO_PRT4_PS
.set Mux_CapSense_Cmod__Cmod__SHIFT, 0
.set Mux_CapSense_Cmod__DR, CYREG_GPIO_PRT4_DR
.set Mux_CapSense_Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Mux_CapSense_Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Mux_CapSense_Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Mux_CapSense_Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Mux_CapSense_Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set Mux_CapSense_Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Mux_CapSense_Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Mux_CapSense_Cmod__MASK, 0x01
.set Mux_CapSense_Cmod__PC, CYREG_GPIO_PRT4_PC
.set Mux_CapSense_Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set Mux_CapSense_Cmod__PORT, 4
.set Mux_CapSense_Cmod__PS, CYREG_GPIO_PRT4_PS
.set Mux_CapSense_Cmod__SHIFT, 0
.set Mux_CapSense_CSD__CSD_CONFIG, CYREG_CSD0_CONFIG
.set Mux_CapSense_CSD__CSD_COUNTER, CYREG_CSD0_COUNTER
.set Mux_CapSense_CSD__CSD_ID, CYREG_CSD0_ID
.set Mux_CapSense_CSD__CSD_INTR, CYREG_CSD0_INTR
.set Mux_CapSense_CSD__CSD_INTR_SET, CYREG_CSD0_INTR_SET
.set Mux_CapSense_CSD__CSD_NUMBER, 0
.set Mux_CapSense_CSD__CSD_PWM, CYREG_CSD0_PWM
.set Mux_CapSense_CSD__CSD_STATUS, CYREG_CSD0_STATUS
.set Mux_CapSense_IDACComp_cy_psoc4_idac__CONTROL, CYREG_CSD0_CONFIG
.set Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC, CYREG_CSD0_IDAC
.set Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD0_TRIM1
.set Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD0_TRIM2
.set Mux_CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set Mux_CapSense_IDACComp_cy_psoc4_idac__IDAC_NUMBER, 2
.set Mux_CapSense_IDACComp_cy_psoc4_idac__POLARITY, CYREG_CSD0_CONFIG
.set Mux_CapSense_IDACComp_cy_psoc4_idac__POLARITY_SHIFT, 17
.set Mux_CapSense_IDACMod_cy_psoc4_idac__CONTROL, CYREG_CSD0_CONFIG
.set Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC, CYREG_CSD0_IDAC
.set Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD0_TRIM1
.set Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD0_TRIM2
.set Mux_CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set Mux_CapSense_IDACMod_cy_psoc4_idac__IDAC_NUMBER, 1
.set Mux_CapSense_IDACMod_cy_psoc4_idac__POLARITY, CYREG_CSD0_CONFIG
.set Mux_CapSense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT, 16
.set Mux_CapSense_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Mux_CapSense_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Mux_CapSense_ISR__INTC_MASK, 0x20000
.set Mux_CapSense_ISR__INTC_NUMBER, 17
.set Mux_CapSense_ISR__INTC_PRIOR_MASK, 0xC000
.set Mux_CapSense_ISR__INTC_PRIOR_NUM, 3
.set Mux_CapSense_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set Mux_CapSense_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Mux_CapSense_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set Mux_CapSense_ModClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL7
.set Mux_CapSense_ModClk__DIV_ID, 0x00000040
.set Mux_CapSense_ModClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Mux_CapSense_ModClk__PA_DIV_ID, 0x000000FF
.set Mux_CapSense_Sns__0__DR, CYREG_GPIO_PRT2_DR
.set Mux_CapSense_Sns__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Mux_CapSense_Sns__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Mux_CapSense_Sns__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Mux_CapSense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Mux_CapSense_Sns__0__HSIOM_MASK, 0x00F00000
.set Mux_CapSense_Sns__0__HSIOM_SHIFT, 20
.set Mux_CapSense_Sns__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Mux_CapSense_Sns__0__INTR, CYREG_GPIO_PRT2_INTR
.set Mux_CapSense_Sns__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Mux_CapSense_Sns__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Mux_CapSense_Sns__0__MASK, 0x20
.set Mux_CapSense_Sns__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Mux_CapSense_Sns__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Mux_CapSense_Sns__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Mux_CapSense_Sns__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Mux_CapSense_Sns__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Mux_CapSense_Sns__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Mux_CapSense_Sns__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Mux_CapSense_Sns__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Mux_CapSense_Sns__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Mux_CapSense_Sns__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Mux_CapSense_Sns__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Mux_CapSense_Sns__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Mux_CapSense_Sns__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Mux_CapSense_Sns__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Mux_CapSense_Sns__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Mux_CapSense_Sns__0__PC, CYREG_GPIO_PRT2_PC
.set Mux_CapSense_Sns__0__PC2, CYREG_GPIO_PRT2_PC2
.set Mux_CapSense_Sns__0__PORT, 2
.set Mux_CapSense_Sns__0__PS, CYREG_GPIO_PRT2_PS
.set Mux_CapSense_Sns__0__SHIFT, 5
.set Mux_CapSense_Sns__1__DR, CYREG_GPIO_PRT6_DR
.set Mux_CapSense_Sns__1__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Mux_CapSense_Sns__1__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Mux_CapSense_Sns__1__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Mux_CapSense_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL6
.set Mux_CapSense_Sns__1__HSIOM_MASK, 0x000000F0
.set Mux_CapSense_Sns__1__HSIOM_SHIFT, 4
.set Mux_CapSense_Sns__1__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Mux_CapSense_Sns__1__INTR, CYREG_GPIO_PRT6_INTR
.set Mux_CapSense_Sns__1__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Mux_CapSense_Sns__1__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Mux_CapSense_Sns__1__MASK, 0x02
.set Mux_CapSense_Sns__1__PC, CYREG_GPIO_PRT6_PC
.set Mux_CapSense_Sns__1__PC2, CYREG_GPIO_PRT6_PC2
.set Mux_CapSense_Sns__1__PORT, 6
.set Mux_CapSense_Sns__1__PS, CYREG_GPIO_PRT6_PS
.set Mux_CapSense_Sns__1__SHIFT, 1
.set Mux_CapSense_Sns__2__DR, CYREG_GPIO_PRT1_DR
.set Mux_CapSense_Sns__2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Mux_CapSense_Sns__2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Mux_CapSense_Sns__2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Mux_CapSense_Sns__2__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Mux_CapSense_Sns__2__HSIOM_MASK, 0x000F0000
.set Mux_CapSense_Sns__2__HSIOM_SHIFT, 16
.set Mux_CapSense_Sns__2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Mux_CapSense_Sns__2__INTR, CYREG_GPIO_PRT1_INTR
.set Mux_CapSense_Sns__2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Mux_CapSense_Sns__2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Mux_CapSense_Sns__2__MASK, 0x10
.set Mux_CapSense_Sns__2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Mux_CapSense_Sns__2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Mux_CapSense_Sns__2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Mux_CapSense_Sns__2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Mux_CapSense_Sns__2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Mux_CapSense_Sns__2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Mux_CapSense_Sns__2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Mux_CapSense_Sns__2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Mux_CapSense_Sns__2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Mux_CapSense_Sns__2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Mux_CapSense_Sns__2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Mux_CapSense_Sns__2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Mux_CapSense_Sns__2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Mux_CapSense_Sns__2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Mux_CapSense_Sns__2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Mux_CapSense_Sns__2__PC, CYREG_GPIO_PRT1_PC
.set Mux_CapSense_Sns__2__PC2, CYREG_GPIO_PRT1_PC2
.set Mux_CapSense_Sns__2__PORT, 1
.set Mux_CapSense_Sns__2__PS, CYREG_GPIO_PRT1_PS
.set Mux_CapSense_Sns__2__SHIFT, 4
.set Mux_CapSense_Sns__3__DR, CYREG_GPIO_PRT2_DR
.set Mux_CapSense_Sns__3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Mux_CapSense_Sns__3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Mux_CapSense_Sns__3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Mux_CapSense_Sns__3__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Mux_CapSense_Sns__3__HSIOM_MASK, 0xF0000000
.set Mux_CapSense_Sns__3__HSIOM_SHIFT, 28
.set Mux_CapSense_Sns__3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Mux_CapSense_Sns__3__INTR, CYREG_GPIO_PRT2_INTR
.set Mux_CapSense_Sns__3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Mux_CapSense_Sns__3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Mux_CapSense_Sns__3__MASK, 0x80
.set Mux_CapSense_Sns__3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Mux_CapSense_Sns__3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Mux_CapSense_Sns__3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Mux_CapSense_Sns__3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Mux_CapSense_Sns__3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Mux_CapSense_Sns__3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Mux_CapSense_Sns__3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Mux_CapSense_Sns__3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Mux_CapSense_Sns__3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Mux_CapSense_Sns__3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Mux_CapSense_Sns__3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Mux_CapSense_Sns__3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Mux_CapSense_Sns__3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Mux_CapSense_Sns__3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Mux_CapSense_Sns__3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Mux_CapSense_Sns__3__PC, CYREG_GPIO_PRT2_PC
.set Mux_CapSense_Sns__3__PC2, CYREG_GPIO_PRT2_PC2
.set Mux_CapSense_Sns__3__PORT, 2
.set Mux_CapSense_Sns__3__PS, CYREG_GPIO_PRT2_PS
.set Mux_CapSense_Sns__3__SHIFT, 7
.set Mux_CapSense_Sns__4__DR, CYREG_GPIO_PRT3_DR
.set Mux_CapSense_Sns__4__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Mux_CapSense_Sns__4__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Mux_CapSense_Sns__4__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Mux_CapSense_Sns__4__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Mux_CapSense_Sns__4__HSIOM_MASK, 0x00F00000
.set Mux_CapSense_Sns__4__HSIOM_SHIFT, 20
.set Mux_CapSense_Sns__4__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Mux_CapSense_Sns__4__INTR, CYREG_GPIO_PRT3_INTR
.set Mux_CapSense_Sns__4__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Mux_CapSense_Sns__4__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Mux_CapSense_Sns__4__MASK, 0x20
.set Mux_CapSense_Sns__4__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Mux_CapSense_Sns__4__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Mux_CapSense_Sns__4__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Mux_CapSense_Sns__4__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Mux_CapSense_Sns__4__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Mux_CapSense_Sns__4__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Mux_CapSense_Sns__4__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Mux_CapSense_Sns__4__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Mux_CapSense_Sns__4__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Mux_CapSense_Sns__4__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Mux_CapSense_Sns__4__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Mux_CapSense_Sns__4__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Mux_CapSense_Sns__4__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Mux_CapSense_Sns__4__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Mux_CapSense_Sns__4__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Mux_CapSense_Sns__4__PC, CYREG_GPIO_PRT3_PC
.set Mux_CapSense_Sns__4__PC2, CYREG_GPIO_PRT3_PC2
.set Mux_CapSense_Sns__4__PORT, 3
.set Mux_CapSense_Sns__4__PS, CYREG_GPIO_PRT3_PS
.set Mux_CapSense_Sns__4__SHIFT, 5
.set Mux_CapSense_Sns__5__DR, CYREG_GPIO_PRT1_DR
.set Mux_CapSense_Sns__5__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Mux_CapSense_Sns__5__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Mux_CapSense_Sns__5__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Mux_CapSense_Sns__5__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Mux_CapSense_Sns__5__HSIOM_MASK, 0x00F00000
.set Mux_CapSense_Sns__5__HSIOM_SHIFT, 20
.set Mux_CapSense_Sns__5__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Mux_CapSense_Sns__5__INTR, CYREG_GPIO_PRT1_INTR
.set Mux_CapSense_Sns__5__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Mux_CapSense_Sns__5__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Mux_CapSense_Sns__5__MASK, 0x20
.set Mux_CapSense_Sns__5__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Mux_CapSense_Sns__5__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Mux_CapSense_Sns__5__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Mux_CapSense_Sns__5__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Mux_CapSense_Sns__5__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Mux_CapSense_Sns__5__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Mux_CapSense_Sns__5__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Mux_CapSense_Sns__5__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Mux_CapSense_Sns__5__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Mux_CapSense_Sns__5__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Mux_CapSense_Sns__5__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Mux_CapSense_Sns__5__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Mux_CapSense_Sns__5__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Mux_CapSense_Sns__5__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Mux_CapSense_Sns__5__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Mux_CapSense_Sns__5__PC, CYREG_GPIO_PRT1_PC
.set Mux_CapSense_Sns__5__PC2, CYREG_GPIO_PRT1_PC2
.set Mux_CapSense_Sns__5__PORT, 1
.set Mux_CapSense_Sns__5__PS, CYREG_GPIO_PRT1_PS
.set Mux_CapSense_Sns__5__SHIFT, 5
.set Mux_CapSense_Sns__6__DR, CYREG_GPIO_PRT6_DR
.set Mux_CapSense_Sns__6__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Mux_CapSense_Sns__6__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Mux_CapSense_Sns__6__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Mux_CapSense_Sns__6__HSIOM, CYREG_HSIOM_PORT_SEL6
.set Mux_CapSense_Sns__6__HSIOM_MASK, 0x0000000F
.set Mux_CapSense_Sns__6__HSIOM_SHIFT, 0
.set Mux_CapSense_Sns__6__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Mux_CapSense_Sns__6__INTR, CYREG_GPIO_PRT6_INTR
.set Mux_CapSense_Sns__6__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Mux_CapSense_Sns__6__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Mux_CapSense_Sns__6__MASK, 0x01
.set Mux_CapSense_Sns__6__PC, CYREG_GPIO_PRT6_PC
.set Mux_CapSense_Sns__6__PC2, CYREG_GPIO_PRT6_PC2
.set Mux_CapSense_Sns__6__PORT, 6
.set Mux_CapSense_Sns__6__PS, CYREG_GPIO_PRT6_PS
.set Mux_CapSense_Sns__6__SHIFT, 0
.set Mux_CapSense_Sns__7__DR, CYREG_GPIO_PRT2_DR
.set Mux_CapSense_Sns__7__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Mux_CapSense_Sns__7__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Mux_CapSense_Sns__7__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Mux_CapSense_Sns__7__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Mux_CapSense_Sns__7__HSIOM_MASK, 0x000F0000
.set Mux_CapSense_Sns__7__HSIOM_SHIFT, 16
.set Mux_CapSense_Sns__7__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Mux_CapSense_Sns__7__INTR, CYREG_GPIO_PRT2_INTR
.set Mux_CapSense_Sns__7__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Mux_CapSense_Sns__7__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Mux_CapSense_Sns__7__MASK, 0x10
.set Mux_CapSense_Sns__7__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Mux_CapSense_Sns__7__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Mux_CapSense_Sns__7__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Mux_CapSense_Sns__7__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Mux_CapSense_Sns__7__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Mux_CapSense_Sns__7__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Mux_CapSense_Sns__7__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Mux_CapSense_Sns__7__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Mux_CapSense_Sns__7__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Mux_CapSense_Sns__7__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Mux_CapSense_Sns__7__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Mux_CapSense_Sns__7__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Mux_CapSense_Sns__7__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Mux_CapSense_Sns__7__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Mux_CapSense_Sns__7__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Mux_CapSense_Sns__7__PC, CYREG_GPIO_PRT2_PC
.set Mux_CapSense_Sns__7__PC2, CYREG_GPIO_PRT2_PC2
.set Mux_CapSense_Sns__7__PORT, 2
.set Mux_CapSense_Sns__7__PS, CYREG_GPIO_PRT2_PS
.set Mux_CapSense_Sns__7__SHIFT, 4
.set Mux_CapSense_Sns__MatrixButtons0_Col0__DR, CYREG_GPIO_PRT2_DR
.set Mux_CapSense_Sns__MatrixButtons0_Col0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Mux_CapSense_Sns__MatrixButtons0_Col0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Mux_CapSense_Sns__MatrixButtons0_Col0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Mux_CapSense_Sns__MatrixButtons0_Col0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Mux_CapSense_Sns__MatrixButtons0_Col0__INTR, CYREG_GPIO_PRT2_INTR
.set Mux_CapSense_Sns__MatrixButtons0_Col0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Mux_CapSense_Sns__MatrixButtons0_Col0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Mux_CapSense_Sns__MatrixButtons0_Col0__MASK, 0x20
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PC, CYREG_GPIO_PRT2_PC
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PC2, CYREG_GPIO_PRT2_PC2
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PORT, 2
.set Mux_CapSense_Sns__MatrixButtons0_Col0__PS, CYREG_GPIO_PRT2_PS
.set Mux_CapSense_Sns__MatrixButtons0_Col0__SHIFT, 5
.set Mux_CapSense_Sns__MatrixButtons0_Col1__DR, CYREG_GPIO_PRT6_DR
.set Mux_CapSense_Sns__MatrixButtons0_Col1__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Mux_CapSense_Sns__MatrixButtons0_Col1__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Mux_CapSense_Sns__MatrixButtons0_Col1__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Mux_CapSense_Sns__MatrixButtons0_Col1__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Mux_CapSense_Sns__MatrixButtons0_Col1__INTR, CYREG_GPIO_PRT6_INTR
.set Mux_CapSense_Sns__MatrixButtons0_Col1__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Mux_CapSense_Sns__MatrixButtons0_Col1__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Mux_CapSense_Sns__MatrixButtons0_Col1__MASK, 0x02
.set Mux_CapSense_Sns__MatrixButtons0_Col1__PC, CYREG_GPIO_PRT6_PC
.set Mux_CapSense_Sns__MatrixButtons0_Col1__PC2, CYREG_GPIO_PRT6_PC2
.set Mux_CapSense_Sns__MatrixButtons0_Col1__PORT, 6
.set Mux_CapSense_Sns__MatrixButtons0_Col1__PS, CYREG_GPIO_PRT6_PS
.set Mux_CapSense_Sns__MatrixButtons0_Col1__SHIFT, 1
.set Mux_CapSense_Sns__MatrixButtons0_Col2__DR, CYREG_GPIO_PRT1_DR
.set Mux_CapSense_Sns__MatrixButtons0_Col2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Mux_CapSense_Sns__MatrixButtons0_Col2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Mux_CapSense_Sns__MatrixButtons0_Col2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Mux_CapSense_Sns__MatrixButtons0_Col2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Mux_CapSense_Sns__MatrixButtons0_Col2__INTR, CYREG_GPIO_PRT1_INTR
.set Mux_CapSense_Sns__MatrixButtons0_Col2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Mux_CapSense_Sns__MatrixButtons0_Col2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Mux_CapSense_Sns__MatrixButtons0_Col2__MASK, 0x10
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PC, CYREG_GPIO_PRT1_PC
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PC2, CYREG_GPIO_PRT1_PC2
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PORT, 1
.set Mux_CapSense_Sns__MatrixButtons0_Col2__PS, CYREG_GPIO_PRT1_PS
.set Mux_CapSense_Sns__MatrixButtons0_Col2__SHIFT, 4
.set Mux_CapSense_Sns__MatrixButtons0_Col3__DR, CYREG_GPIO_PRT2_DR
.set Mux_CapSense_Sns__MatrixButtons0_Col3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Mux_CapSense_Sns__MatrixButtons0_Col3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Mux_CapSense_Sns__MatrixButtons0_Col3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Mux_CapSense_Sns__MatrixButtons0_Col3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Mux_CapSense_Sns__MatrixButtons0_Col3__INTR, CYREG_GPIO_PRT2_INTR
.set Mux_CapSense_Sns__MatrixButtons0_Col3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Mux_CapSense_Sns__MatrixButtons0_Col3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Mux_CapSense_Sns__MatrixButtons0_Col3__MASK, 0x80
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PC, CYREG_GPIO_PRT2_PC
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PC2, CYREG_GPIO_PRT2_PC2
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PORT, 2
.set Mux_CapSense_Sns__MatrixButtons0_Col3__PS, CYREG_GPIO_PRT2_PS
.set Mux_CapSense_Sns__MatrixButtons0_Col3__SHIFT, 7
.set Mux_CapSense_Sns__MatrixButtons0_Row0__DR, CYREG_GPIO_PRT3_DR
.set Mux_CapSense_Sns__MatrixButtons0_Row0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Mux_CapSense_Sns__MatrixButtons0_Row0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Mux_CapSense_Sns__MatrixButtons0_Row0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Mux_CapSense_Sns__MatrixButtons0_Row0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Mux_CapSense_Sns__MatrixButtons0_Row0__INTR, CYREG_GPIO_PRT3_INTR
.set Mux_CapSense_Sns__MatrixButtons0_Row0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Mux_CapSense_Sns__MatrixButtons0_Row0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Mux_CapSense_Sns__MatrixButtons0_Row0__MASK, 0x20
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PC, CYREG_GPIO_PRT3_PC
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PC2, CYREG_GPIO_PRT3_PC2
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PORT, 3
.set Mux_CapSense_Sns__MatrixButtons0_Row0__PS, CYREG_GPIO_PRT3_PS
.set Mux_CapSense_Sns__MatrixButtons0_Row0__SHIFT, 5
.set Mux_CapSense_Sns__MatrixButtons0_Row1__DR, CYREG_GPIO_PRT1_DR
.set Mux_CapSense_Sns__MatrixButtons0_Row1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Mux_CapSense_Sns__MatrixButtons0_Row1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Mux_CapSense_Sns__MatrixButtons0_Row1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Mux_CapSense_Sns__MatrixButtons0_Row1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Mux_CapSense_Sns__MatrixButtons0_Row1__INTR, CYREG_GPIO_PRT1_INTR
.set Mux_CapSense_Sns__MatrixButtons0_Row1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Mux_CapSense_Sns__MatrixButtons0_Row1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Mux_CapSense_Sns__MatrixButtons0_Row1__MASK, 0x20
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PC, CYREG_GPIO_PRT1_PC
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PC2, CYREG_GPIO_PRT1_PC2
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PORT, 1
.set Mux_CapSense_Sns__MatrixButtons0_Row1__PS, CYREG_GPIO_PRT1_PS
.set Mux_CapSense_Sns__MatrixButtons0_Row1__SHIFT, 5
.set Mux_CapSense_Sns__MatrixButtons0_Row2__DR, CYREG_GPIO_PRT6_DR
.set Mux_CapSense_Sns__MatrixButtons0_Row2__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set Mux_CapSense_Sns__MatrixButtons0_Row2__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set Mux_CapSense_Sns__MatrixButtons0_Row2__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set Mux_CapSense_Sns__MatrixButtons0_Row2__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set Mux_CapSense_Sns__MatrixButtons0_Row2__INTR, CYREG_GPIO_PRT6_INTR
.set Mux_CapSense_Sns__MatrixButtons0_Row2__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set Mux_CapSense_Sns__MatrixButtons0_Row2__INTSTAT, CYREG_GPIO_PRT6_INTR
.set Mux_CapSense_Sns__MatrixButtons0_Row2__MASK, 0x01
.set Mux_CapSense_Sns__MatrixButtons0_Row2__PC, CYREG_GPIO_PRT6_PC
.set Mux_CapSense_Sns__MatrixButtons0_Row2__PC2, CYREG_GPIO_PRT6_PC2
.set Mux_CapSense_Sns__MatrixButtons0_Row2__PORT, 6
.set Mux_CapSense_Sns__MatrixButtons0_Row2__PS, CYREG_GPIO_PRT6_PS
.set Mux_CapSense_Sns__MatrixButtons0_Row2__SHIFT, 0
.set Mux_CapSense_Sns__MatrixButtons0_Row3__DR, CYREG_GPIO_PRT2_DR
.set Mux_CapSense_Sns__MatrixButtons0_Row3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Mux_CapSense_Sns__MatrixButtons0_Row3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Mux_CapSense_Sns__MatrixButtons0_Row3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Mux_CapSense_Sns__MatrixButtons0_Row3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Mux_CapSense_Sns__MatrixButtons0_Row3__INTR, CYREG_GPIO_PRT2_INTR
.set Mux_CapSense_Sns__MatrixButtons0_Row3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Mux_CapSense_Sns__MatrixButtons0_Row3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Mux_CapSense_Sns__MatrixButtons0_Row3__MASK, 0x10
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PC, CYREG_GPIO_PRT2_PC
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PC2, CYREG_GPIO_PRT2_PC2
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PORT, 2
.set Mux_CapSense_Sns__MatrixButtons0_Row3__PS, CYREG_GPIO_PRT2_PS
.set Mux_CapSense_Sns__MatrixButtons0_Row3__SHIFT, 4
.set Mux_CapSense_SnsClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL6
.set Mux_CapSense_SnsClk__DIV_ID, 0x00000041
.set Mux_CapSense_SnsClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Mux_CapSense_SnsClk__PA_DIV_ID, 0x000000FF

/* Counter_micros */
.set Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A00
.set Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A10
.set Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D00
.set Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D10
.set Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F00
.set Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F10
.set Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1
.set Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1
.set Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1
.set Counter_micros_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_UDB_W8_A00
.set Counter_micros_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_UDB_W8_A10
.set Counter_micros_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_UDB_W8_D00
.set Counter_micros_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_UDB_W8_D10
.set Counter_micros_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_UDB_W8_F00
.set Counter_micros_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_UDB_W8_F10
.set Counter_micros_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set Counter_micros_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A01
.set Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A11
.set Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D01
.set Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D11
.set Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F01
.set Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F11
.set Counter_micros_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A1
.set Counter_micros_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_UDB_W8_A01
.set Counter_micros_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_UDB_W8_A11
.set Counter_micros_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D1
.set Counter_micros_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_UDB_W8_D01
.set Counter_micros_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_UDB_W8_D11
.set Counter_micros_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set Counter_micros_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F1
.set Counter_micros_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_UDB_W8_F01
.set Counter_micros_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_UDB_W8_F11
.set Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_UDB_W16_A02
.set Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_UDB_W16_A12
.set Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_UDB_W16_D02
.set Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_UDB_W16_D12
.set Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_UDB_W16_F02
.set Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_UDB_W16_F12
.set Counter_micros_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_UDB_CAT16_A2
.set Counter_micros_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_UDB_W8_A02
.set Counter_micros_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_UDB_W8_A12
.set Counter_micros_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_UDB_CAT16_D2
.set Counter_micros_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_UDB_W8_D02
.set Counter_micros_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_UDB_W8_D12
.set Counter_micros_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set Counter_micros_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_UDB_CAT16_F2
.set Counter_micros_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_UDB_W8_F02
.set Counter_micros_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_UDB_W8_F12
.set Counter_micros_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_UDB_CAT16_A3
.set Counter_micros_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_UDB_W8_A03
.set Counter_micros_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_UDB_W8_A13
.set Counter_micros_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_UDB_CAT16_D3
.set Counter_micros_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_UDB_W8_D03
.set Counter_micros_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_UDB_W8_D13
.set Counter_micros_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set Counter_micros_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_UDB_CAT16_F3
.set Counter_micros_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_UDB_W8_F03
.set Counter_micros_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_UDB_W8_F13
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set Counter_micros_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK0
.set Counter_micros_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_micros_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_micros_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_micros_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_micros_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_micros_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_micros_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_micros_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_micros_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_micros_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_micros_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Counter_micros_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_UDB_W8_MSK3
.set Counter_micros_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set Counter_micros_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_UDB_W8_ST3

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x11E611A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x200
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
