#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000235347ce310 .scope module, "ALU" "ALU" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "ALU_EN";
    .port_info 6 /OUTPUT 8 "ALU_OUT";
    .port_info 7 /OUTPUT 1 "OUT_VALID";
P_00000235348f8d20 .param/l "Input_data_width" 0 2 8, C4<00000000000000000000000000001000>;
P_00000235348f8d58 .param/l "Output_data_width" 0 2 8, C4<00000000000000000000000000001000>;
o00000235347f3818 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000023534846120_0 .net "A", 7 0, o00000235347f3818;  0 drivers
o00000235347f3cf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023534846a80_0 .net "ALU_EN", 0 0, o00000235347f3cf8;  0 drivers
o00000235347f4418 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000023534847ca0_0 .net "ALU_FUN", 3 0, o00000235347f4418;  0 drivers
v00000235348461c0_0 .net "ALU_OUT", 7 0, v00000235347f3290_0;  1 drivers
v00000235348477a0_0 .net "Arith_Enable_internal", 0 0, v00000235348470c0_0;  1 drivers
v0000023534847340_0 .net "Arith_Flag_internal", 0 0, v00000235347f2cf0_0;  1 drivers
v00000235348473e0_0 .net/s "Arith_out_internal", 7 0, v00000235347f26b0_0;  1 drivers
o00000235347f38d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000023534847660_0 .net "B", 7 0, o00000235347f38d8;  0 drivers
o00000235347f3908 .functor BUFZ 1, C4<z>; HiZ drive
v0000023534847700_0 .net "CLK", 0 0, o00000235347f3908;  0 drivers
v0000023534846260_0 .net "CMP_Enable_internal", 0 0, v0000023534847d40_0;  1 drivers
v0000023534846800_0 .net "CMP_Flag_internal", 0 0, v00000235347f2b10_0;  1 drivers
v0000023534846300_0 .net "CMP_out_internal", 7 0, v00000235347f2d90_0;  1 drivers
v0000023534846440_0 .net "Logic_Enable_internal", 0 0, v0000023534846b20_0;  1 drivers
v0000023534846c60_0 .net "Logic_Flag_internal", 0 0, v0000023534845f40_0;  1 drivers
v0000023534847840_0 .net "Logic_out_internal", 7 0, v00000235348475c0_0;  1 drivers
v00000235348463a0_0 .net "OUT_VALID", 0 0, v0000023534846080_0;  1 drivers
o00000235347f3938 .functor BUFZ 1, C4<z>; HiZ drive
v0000023534847a20_0 .net "RST", 0 0, o00000235347f3938;  0 drivers
v0000023534847ac0_0 .net "Shift_Enable_internal", 0 0, v0000023534847200_0;  1 drivers
v00000235348464e0_0 .net "Shift_Flag_internal", 0 0, v0000023534847020_0;  1 drivers
v0000023534846580_0 .net "Shift_out_internal", 7 0, v0000023534847980_0;  1 drivers
L_00000235348466c0 .part o00000235347f4418, 2, 2;
L_0000023534846760 .part o00000235347f4418, 0, 2;
L_0000023534846da0 .part o00000235347f4418, 0, 2;
L_0000023534846e40 .part o00000235347f4418, 0, 2;
L_0000023534848800 .part o00000235347f4418, 0, 2;
L_0000023534849de0 .part o00000235347f4418, 2, 2;
L_00000235348497a0 .part o00000235347f4418, 2, 2;
S_00000235347ce4a0 .scope module, "ALU_OUT_MUX" "ALU_MUX" 2 106, 3 1 0, S_00000235347ce310;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 8 "In1";
    .port_info 2 /INPUT 8 "In2";
    .port_info 3 /INPUT 8 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 8 "Out";
P_00000235347bea30 .param/l "Output_data_width" 0 3 2, C4<00000000000000000000000000001000>;
v00000235347f2610_0 .net/s "In0", 7 0, v00000235347f26b0_0;  alias, 1 drivers
v00000235347f2bb0_0 .net "In1", 7 0, v00000235348475c0_0;  alias, 1 drivers
v00000235347f3510_0 .net "In2", 7 0, v00000235347f2d90_0;  alias, 1 drivers
v00000235347f2ed0_0 .net "In3", 7 0, v0000023534847980_0;  alias, 1 drivers
v00000235347f3290_0 .var "Out", 7 0;
v00000235347f3330_0 .net "Sel", 1 0, L_0000023534849de0;  1 drivers
E_00000235347bebb0/0 .event anyedge, v00000235347f3330_0, v00000235347f2610_0, v00000235347f2bb0_0, v00000235347f3510_0;
E_00000235347bebb0/1 .event anyedge, v00000235347f2ed0_0;
E_00000235347bebb0 .event/or E_00000235347bebb0/0, E_00000235347bebb0/1;
S_00000235347da9b0 .scope module, "ARU1" "ARITHMATIC_UNIT" 2 54, 4 1 0, S_00000235347ce310;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Arith_Enable";
    .port_info 6 /OUTPUT 8 "Arith_OUT";
    .port_info 7 /OUTPUT 1 "Arith_Flag";
P_00000235347ce630 .param/l "ADD" 1 4 19, C4<00>;
P_00000235347ce668 .param/l "DIV" 1 4 22, C4<11>;
P_00000235347ce6a0 .param/l "Input_data_width" 0 4 2, C4<00000000000000000000000000001000>;
P_00000235347ce6d8 .param/l "MUL" 1 4 21, C4<10>;
P_00000235347ce710 .param/l "Output_data_width" 0 4 2, C4<00000000000000000000000000001000>;
P_00000235347ce748 .param/l "SUB" 1 4 20, C4<01>;
v00000235347f2c50_0 .net "A", 7 0, o00000235347f3818;  alias, 0 drivers
v00000235347f2f70_0 .net "ALU_FUN", 1 0, L_0000023534846760;  1 drivers
v00000235347f27f0_0 .net "Arith_Enable", 0 0, v00000235348470c0_0;  alias, 1 drivers
v00000235347f2cf0_0 .var "Arith_Flag", 0 0;
v00000235347f26b0_0 .var "Arith_OUT", 7 0;
v00000235347f33d0_0 .net "B", 7 0, o00000235347f38d8;  alias, 0 drivers
v00000235347f2890_0 .net "CLK", 0 0, o00000235347f3908;  alias, 0 drivers
v00000235347f31f0_0 .net "RST", 0 0, o00000235347f3938;  alias, 0 drivers
E_00000235347be8b0/0 .event negedge, v00000235347f31f0_0;
E_00000235347be8b0/1 .event posedge, v00000235347f2890_0;
E_00000235347be8b0 .event/or E_00000235347be8b0/0, E_00000235347be8b0/1;
S_00000235347dab40 .scope module, "CMPU1" "CMP_UNIT" 2 80, 5 1 0, S_00000235347ce310;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "CMP_Enable";
    .port_info 6 /OUTPUT 8 "CMP_OUT";
    .port_info 7 /OUTPUT 1 "CMP_Flag";
P_00000235347dacd0 .param/l "CMPEQ" 1 5 19, C4<01>;
P_00000235347dad08 .param/l "CMPG" 1 5 20, C4<10>;
P_00000235347dad40 .param/l "CMPL" 1 5 21, C4<11>;
P_00000235347dad78 .param/l "Input_data_width" 0 5 1, C4<00000000000000000000000000001000>;
P_00000235347dadb0 .param/l "NOP" 1 5 18, C4<00>;
P_00000235347dade8 .param/l "Output_data_width" 0 5 1, C4<00000000000000000000000000001000>;
v00000235347f2930_0 .net "A", 7 0, o00000235347f3818;  alias, 0 drivers
v00000235347f2750_0 .net "ALU_FUN", 1 0, L_0000023534846e40;  1 drivers
v00000235347f3470_0 .net "B", 7 0, o00000235347f38d8;  alias, 0 drivers
v00000235347f29d0_0 .net "CLK", 0 0, o00000235347f3908;  alias, 0 drivers
v00000235347f2a70_0 .net "CMP_Enable", 0 0, v0000023534847d40_0;  alias, 1 drivers
v00000235347f2b10_0 .var "CMP_Flag", 0 0;
v00000235347f2d90_0 .var "CMP_OUT", 7 0;
v00000235347f3010_0 .net "RST", 0 0, o00000235347f3938;  alias, 0 drivers
S_00000235347d4d10 .scope module, "D1" "Decoder" 2 43, 6 1 0, S_00000235347ce310;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_FUN";
    .port_info 1 /INPUT 1 "ALU_EN";
    .port_info 2 /OUTPUT 1 "Arith_Enable";
    .port_info 3 /OUTPUT 1 "Logic_Enable";
    .port_info 4 /OUTPUT 1 "CMP_Enable";
    .port_info 5 /OUTPUT 1 "Shift_Enable";
P_00000235347f0080 .param/l "Arith" 1 6 16, C4<00>;
P_00000235347f00b8 .param/l "CMP" 1 6 18, C4<10>;
P_00000235347f00f0 .param/l "Logic" 1 6 17, C4<01>;
P_00000235347f0128 .param/l "Shift" 1 6 19, C4<11>;
v00000235347f30b0_0 .net "ALU_EN", 0 0, o00000235347f3cf8;  alias, 0 drivers
v00000235347f3150_0 .net "ALU_FUN", 1 0, L_00000235348466c0;  1 drivers
v00000235348470c0_0 .var "Arith_Enable", 0 0;
v0000023534847d40_0 .var "CMP_Enable", 0 0;
v0000023534846b20_0 .var "Logic_Enable", 0 0;
v0000023534847200_0 .var "Shift_Enable", 0 0;
E_00000235347be0f0 .event anyedge, v00000235347f30b0_0, v00000235347f3150_0;
S_00000235347d4ea0 .scope module, "LU1" "LOGIC_UNIT" 2 67, 7 1 0, S_00000235347ce310;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Logic_Enable";
    .port_info 6 /OUTPUT 8 "Logic_OUT";
    .port_info 7 /OUTPUT 1 "Logic_Flag";
P_00000235347d5030 .param/l "AND" 1 7 18, C4<00>;
P_00000235347d5068 .param/l "Input_data_width" 0 7 1, C4<00000000000000000000000000001000>;
P_00000235347d50a0 .param/l "NAND" 1 7 20, C4<10>;
P_00000235347d50d8 .param/l "NOR" 1 7 21, C4<11>;
P_00000235347d5110 .param/l "OR" 1 7 19, C4<01>;
P_00000235347d5148 .param/l "Output_data_width" 0 7 1, C4<00000000000000000000000000001000>;
v00000235348468a0_0 .net "A", 7 0, o00000235347f3818;  alias, 0 drivers
v0000023534847de0_0 .net "ALU_FUN", 1 0, L_0000023534846da0;  1 drivers
v0000023534847b60_0 .net "B", 7 0, o00000235347f38d8;  alias, 0 drivers
v0000023534847520_0 .net "CLK", 0 0, o00000235347f3908;  alias, 0 drivers
v0000023534846d00_0 .net "Logic_Enable", 0 0, v0000023534846b20_0;  alias, 1 drivers
v0000023534845f40_0 .var "Logic_Flag", 0 0;
v00000235348475c0_0 .var "Logic_OUT", 7 0;
v0000023534846940_0 .net "RST", 0 0, o00000235347f3938;  alias, 0 drivers
S_00000235347e3b10 .scope module, "OUT_VALID_MUX" "ALU_MUX" 2 117, 3 1 0, S_00000235347ce310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In0";
    .port_info 1 /INPUT 1 "In1";
    .port_info 2 /INPUT 1 "In2";
    .port_info 3 /INPUT 1 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 1 "Out";
P_00000235347bebf0 .param/l "Output_data_width" 0 3 2, +C4<00000000000000000000000000000001>;
v0000023534846620_0 .net/s "In0", 0 0, v00000235347f2cf0_0;  alias, 1 drivers
v00000235348469e0_0 .net "In1", 0 0, v0000023534845f40_0;  alias, 1 drivers
v00000235348472a0_0 .net "In2", 0 0, v00000235347f2b10_0;  alias, 1 drivers
v00000235348478e0_0 .net "In3", 0 0, v0000023534847020_0;  alias, 1 drivers
v0000023534846080_0 .var "Out", 0 0;
v0000023534846f80_0 .net "Sel", 1 0, L_00000235348497a0;  1 drivers
E_00000235347be2b0/0 .event anyedge, v0000023534846f80_0, v00000235347f2cf0_0, v0000023534845f40_0, v00000235347f2b10_0;
E_00000235347be2b0/1 .event anyedge, v00000235348478e0_0;
E_00000235347be2b0 .event/or E_00000235347be2b0/0, E_00000235347be2b0/1;
S_00000235347e3ca0 .scope module, "SHU1" "SHIFT_UNIT" 2 93, 8 1 0, S_00000235347ce310;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Shift_Enable";
    .port_info 6 /OUTPUT 8 "Shift_OUT";
    .port_info 7 /OUTPUT 1 "Shift_Flag";
P_00000235347e3e30 .param/l "Input_data_width" 0 8 1, C4<00000000000000000000000000001000>;
P_00000235347e3e68 .param/l "Output_data_width" 0 8 1, C4<00000000000000000000000000001000>;
P_00000235347e3ea0 .param/l "SHLA" 1 8 19, C4<01>;
P_00000235347e3ed8 .param/l "SHLB" 1 8 21, C4<11>;
P_00000235347e3f10 .param/l "SHRA" 1 8 18, C4<00>;
P_00000235347e3f48 .param/l "SHRB" 1 8 20, C4<10>;
v0000023534846ee0_0 .net "A", 7 0, o00000235347f3818;  alias, 0 drivers
v0000023534847160_0 .net "ALU_FUN", 1 0, L_0000023534848800;  1 drivers
v0000023534846bc0_0 .net "B", 7 0, o00000235347f38d8;  alias, 0 drivers
v0000023534845fe0_0 .net "CLK", 0 0, o00000235347f3908;  alias, 0 drivers
v0000023534847480_0 .net "RST", 0 0, o00000235347f3938;  alias, 0 drivers
v0000023534847c00_0 .net "Shift_Enable", 0 0, v0000023534847200_0;  alias, 1 drivers
v0000023534847020_0 .var "Shift_Flag", 0 0;
v0000023534847980_0 .var "Shift_OUT", 7 0;
    .scope S_00000235347d4d10;
T_0 ;
    %wait E_00000235347be0f0;
    %load/vec4 v00000235347f30b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000235347f3150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000235348470c0_0, 0, 1;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023534846b20_0, 0, 1;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023534847d40_0, 0, 1;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023534847200_0, 0, 1;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000235348470c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023534846b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023534847d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023534847200_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000235347da9b0;
T_1 ;
    %wait E_00000235347be8b0;
    %load/vec4 v00000235347f31f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000235347f26b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000235347f2cf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000235347f27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000235347f2f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v00000235347f2c50_0;
    %load/vec4 v00000235347f33d0_0;
    %add;
    %assign/vec4 v00000235347f26b0_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v00000235347f2c50_0;
    %load/vec4 v00000235347f33d0_0;
    %sub;
    %assign/vec4 v00000235347f26b0_0, 0;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v00000235347f2c50_0;
    %load/vec4 v00000235347f33d0_0;
    %mul;
    %assign/vec4 v00000235347f26b0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v00000235347f2c50_0;
    %load/vec4 v00000235347f33d0_0;
    %div;
    %assign/vec4 v00000235347f26b0_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000235347f2cf0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000235347f26b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000235347f2cf0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000235347d4ea0;
T_2 ;
    %wait E_00000235347be8b0;
    %load/vec4 v0000023534846940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000235348475c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023534845f40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000023534846d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000023534847de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v00000235348468a0_0;
    %load/vec4 v0000023534847b60_0;
    %and;
    %assign/vec4 v00000235348475c0_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v00000235348468a0_0;
    %load/vec4 v0000023534847b60_0;
    %or;
    %assign/vec4 v00000235348475c0_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v00000235348468a0_0;
    %load/vec4 v0000023534847b60_0;
    %and;
    %inv;
    %assign/vec4 v00000235348475c0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v00000235348468a0_0;
    %load/vec4 v0000023534847b60_0;
    %or;
    %inv;
    %assign/vec4 v00000235348475c0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023534845f40_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000235348475c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023534845f40_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000235347dab40;
T_3 ;
    %wait E_00000235347be8b0;
    %load/vec4 v00000235347f3010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000235347f2d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000235347f2b10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000235347f2a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000235347f2750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000235347f2d90_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v00000235347f2930_0;
    %load/vec4 v00000235347f3470_0;
    %cmp/e;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000235347f2d90_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000235347f2d90_0, 0;
T_3.10 ;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v00000235347f3470_0;
    %load/vec4 v00000235347f2930_0;
    %cmp/u;
    %jmp/0xz  T_3.11, 5;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000235347f2d90_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000235347f2d90_0, 0;
T_3.12 ;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v00000235347f2930_0;
    %load/vec4 v00000235347f3470_0;
    %cmp/u;
    %jmp/0xz  T_3.13, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v00000235347f2d90_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000235347f2d90_0, 0;
T_3.14 ;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000235347f2b10_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000235347f2d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000235347f2b10_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000235347e3ca0;
T_4 ;
    %wait E_00000235347be8b0;
    %load/vec4 v0000023534847480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023534847980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023534847020_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023534847c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000023534847160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0000023534846ee0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000023534847980_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0000023534846ee0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000023534847980_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0000023534846bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000023534847980_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0000023534846bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000023534847980_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023534847020_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023534847980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023534847020_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000235347ce4a0;
T_5 ;
    %wait E_00000235347bebb0;
    %load/vec4 v00000235347f3330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v00000235347f2610_0;
    %store/vec4 v00000235347f3290_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v00000235347f2bb0_0;
    %store/vec4 v00000235347f3290_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000235347f3510_0;
    %store/vec4 v00000235347f3290_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v00000235347f2ed0_0;
    %store/vec4 v00000235347f3290_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000235347e3b10;
T_6 ;
    %wait E_00000235347be2b0;
    %load/vec4 v0000023534846f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0000023534846620_0;
    %store/vec4 v0000023534846080_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v00000235348469e0_0;
    %store/vec4 v0000023534846080_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v00000235348472a0_0;
    %store/vec4 v0000023534846080_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v00000235348478e0_0;
    %store/vec4 v0000023534846080_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "ALU.v";
    "./ALU_MUX.v";
    "./ARITHMATIC_UNIT.v";
    "./CMP_UNIT.v";
    "./Decoder.v";
    "./LOGIC_UNIT.v";
    "./SHIFT_UNIT.v";
