verilog xil_defaultlib --include "../../../../gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/ec67/hdl" --include "../../../../gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/02c8/hdl/verilog" --include "../../../../gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/1313/hdl" --include "../../../../gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ipshared/4868" --include "../../../../gsense2020_v121.srcs/sources_1/bd/BRAM_SPI/ip/BRAM_SPI_receiver_hw_0_0/src/clk_wiz_0_1" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_processing_system7_0_0/BRAM_SPI_processing_system7_0_0_sim_netlist.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_axi_bram_ctrl_0_0/BRAM_SPI_axi_bram_ctrl_0_0_sim_netlist.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_blk_mem_gen_0_0/BRAM_SPI_blk_mem_gen_0_0_sim_netlist.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_clk_wiz_0_0/BRAM_SPI_clk_wiz_0_0_sim_netlist.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_xbar_0/sim/BRAM_SPI_xbar_0.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_proc_sys_reset_recv_0/BRAM_SPI_proc_sys_reset_recv_0_sim_netlist.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_proc_sys_reset_0_0/BRAM_SPI_proc_sys_reset_0_0_sim_netlist.v" \
"../../../bd/BRAM_SPI/ipshared/cdb1/hdl/Control_v1_0_S_AXI_CTRL.v" \
"../../../bd/BRAM_SPI/ipshared/cdb1/src/bram_rd.v" \
"../../../bd/BRAM_SPI/ipshared/cdb1/src/decoder.v" \
"../../../bd/BRAM_SPI/ipshared/cdb1/hdl/Control_v1_0.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_Control_0_0/sim/BRAM_SPI_Control_0_0.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_StoreImg_0_1/src/fifo_generator_for_store_1/sim/fifo_generator_for_store.v" \
"../../../bd/BRAM_SPI/ipshared/b332/hdl/MSXBO_FDMA_v1_0_M00_AXI.v" \
"../../../bd/BRAM_SPI/ipshared/b332/src/interface.v" \
"../../../bd/BRAM_SPI/ipshared/b332/src/StoreImg.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_StoreImg_0_1/sim/BRAM_SPI_StoreImg_0_1.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_receiver_hw_0_0/src/fifo_generator_channel/sim/fifo_generator_channel.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_receiver_hw_0_0/src/selectio_wiz_0_1/selectio_wiz_0_selectio_wiz.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_receiver_hw_0_0/src/selectio_wiz_0_1/selectio_wiz_0.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_receiver_hw_0_0/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_receiver_hw_0_0/src/clk_wiz_0_1/clk_wiz_0.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_receiver_hw_0_0/BRAM_SPI_receiver_hw_0_0_sim_netlist.v" \
"../../../bd/BRAM_SPI/sim/BRAM_SPI.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_s00_regslice_0/sim/BRAM_SPI_s00_regslice_0.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_auto_pc_1/sim/BRAM_SPI_auto_pc_1.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_auto_us_df_0/sim/BRAM_SPI_auto_us_df_0.v" \
"../../../bd/BRAM_SPI/ip/BRAM_SPI_auto_pc_0/sim/BRAM_SPI_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
