//
// FX Version: fx_5_0
//
// 1 local buffer(s)
//
cbuffer cbSettings
{
    float   gWeights[11] = { 0.00999999978, 0.00999999978, 0.0199999996, 0.0700000003, 0.25, 0.5, 0.25, 0.0700000003, 0.0199999996, 0.00999999978, 0.00999999978 };// Offset:    0, size:  164
}

//
// 2 local object(s)
//
Texture2D gInput;
RWTexture2D gOutput;

//
// 1 groups(s)
//
fxgroup
{
    //
    // 2 technique(s)
    //
    technique11 HorzBlur
    {
        pass P0
        {
            VertexShader = NULL;
            PixelShader = NULL;
            ComputeShader = asm {
                //
                // Generated by Microsoft (R) HLSL Shader Compiler 6.3.9600.16384
                //
                //
                // Buffer Definitions: 
                //
                // cbuffer cbSettings
                // {
                //
                //   float gWeights[11];                // Offset:    0 Size:   164
                //      = 0x3c23d70a 0x00000000 0x00000000 0x00000000 
                //        0x3c23d70a 0x00000000 0x00000000 0x00000000 
                //        0x3ca3d70a 0x00000000 0x00000000 0x00000000 
                //        0x3d8f5c29 0x00000000 0x00000000 0x00000000 
                //        0x3e800000 0x00000000 0x00000000 0x00000000 
                //        0x3f000000 0x00000000 0x00000000 0x00000000 
                //        0x3e800000 0x00000000 0x00000000 0x00000000 
                //        0x3d8f5c29 0x00000000 0x00000000 0x00000000 
                //        0x3ca3d70a 0x00000000 0x00000000 0x00000000 
                //        0x3c23d70a 0x00000000 0x00000000 0x00000000 
                //        0x3c23d70a 
                //
                // }
                //
                //
                // Resource Bindings:
                //
                // Name                                 Type  Format         Dim Slot Elements
                // ------------------------------ ---------- ------- ----------- ---- --------
                // gInput                            texture  float4          2d    0        1
                // gOutput                               UAV  float4          2d    0        1
                // cbSettings                        cbuffer      NA          NA    0        1
                //
                //
                //
                // Input signature:
                //
                // Name                 Index   Mask Register SysValue  Format   Used
                // -------------------- ----- ------ -------- -------- ------- ------
                // no Input
                //
                // Output signature:
                //
                // Name                 Index   Mask Register SysValue  Format   Used
                // -------------------- ----- ------ -------- -------- ------- ------
                // no Output
                cs_5_0
                dcl_globalFlags refactoringAllowed | skipOptimization
                dcl_constantbuffer cb0[11], immediateIndexed
                dcl_resource_texture2d (float,float,float,float) t0
                dcl_uav_typed_texture2d (float,float,float,float) u0
                dcl_input vThreadIDInGroup.x
                dcl_input vThreadID.xy
                dcl_temps 3
                dcl_tgsm_structured g0, 16, 266
                dcl_thread_group 256, 1, 1
                mov r0.x, l(5)
                ilt r0.y, vThreadIDInGroup.x, r0.x
                if_nz r0.y
                  mov r0.y, vThreadIDInGroup.x
                  ineg r0.z, r0.x
                  iadd r0.z, r0.z, vThreadID.x
                  imax r1.x, r0.z, l(0)
                  mov r1.y, vThreadID.y
                  mov r1.zw, l(0,0,0,0)
                  ld_indexable(texture2d)(float,float,float,float) r1.xyzw, r1.xyzw, t0.xyzw
                  store_structured g0.x, r0.y, l(0), r1.x
                  store_structured g0.x, r0.y, l(4), r1.y
                  store_structured g0.x, r0.y, l(8), r1.z
                  store_structured g0.x, r0.y, l(12), r1.w
                endif 
                ige r0.y, vThreadIDInGroup.x, l(251)
                if_nz r0.y
                  mov r0.y, vThreadIDInGroup.x
                  iadd r0.z, r0.x, vThreadID.x
                  resinfo_indexable(texture2d)(float,float,float,float)_uint r0.w, l(0), t0.yzwx
                  mov r1.x, l(1)
                  ineg r1.x, r1.x
                  iadd r0.w, r0.w, r1.x
                  umin r1.x, r0.w, r0.z
                  iadd r0.y, r0.y, l(10)
                  mov r1.y, vThreadID.y
                  mov r1.zw, l(0,0,0,0)
                  ld_indexable(texture2d)(float,float,float,float) r1.xyzw, r1.xyzw, t0.xyzw
                  store_structured g0.x, r0.y, l(0), r1.x
                  store_structured g0.x, r0.y, l(4), r1.y
                  store_structured g0.x, r0.y, l(8), r1.z
                  store_structured g0.x, r0.y, l(12), r1.w
                endif 
                iadd r0.y, r0.x, vThreadIDInGroup.x
                mov r0.zw, vThreadID.xxxy
                resinfo_indexable(texture2d)(float,float,float,float)_uint r1.xy, l(0), t0.xyzw
                mov r1.zw, l(0,0,1,1)
                ineg r1.zw, r1.zzzw
                iadd r1.xy, r1.zwzz, r1.xyxx
                umin r1.xy, r0.zwzz, r1.xyxx
                mov r1.zw, l(0,0,0,0)
                ld_indexable(texture2d)(float,float,float,float) r1.xyzw, r1.xyzw, t0.xyzw
                store_structured g0.x, r0.y, l(0), r1.x
                store_structured g0.x, r0.y, l(4), r1.y
                store_structured g0.x, r0.y, l(8), r1.z
                store_structured g0.x, r0.y, l(12), r1.w
                sync_g_t
                itof r1.xyzw, l(0, 0, 0, 0)
                mov r0.y, l(-5)
                iadd r0.z, r0.x, vThreadIDInGroup.x
                iadd r0.y, r0.y, r0.z
                ld_structured r2.x, r0.y, l(0), g0.xxxx
                ld_structured r2.y, r0.y, l(4), g0.xxxx
                ld_structured r2.z, r0.y, l(8), g0.xxxx
                ld_structured r2.w, r0.y, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[0].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.x, vThreadIDInGroup.x
                iadd r0.y, r0.y, l(-4)
                ld_structured r2.x, r0.y, l(0), g0.xxxx
                ld_structured r2.y, r0.y, l(4), g0.xxxx
                ld_structured r2.z, r0.y, l(8), g0.xxxx
                ld_structured r2.w, r0.y, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[1].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.x, vThreadIDInGroup.x
                iadd r0.y, r0.y, l(-3)
                ld_structured r2.x, r0.y, l(0), g0.xxxx
                ld_structured r2.y, r0.y, l(4), g0.xxxx
                ld_structured r2.z, r0.y, l(8), g0.xxxx
                ld_structured r2.w, r0.y, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[2].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.x, vThreadIDInGroup.x
                iadd r0.y, r0.y, l(-2)
                ld_structured r2.x, r0.y, l(0), g0.xxxx
                ld_structured r2.y, r0.y, l(4), g0.xxxx
                ld_structured r2.z, r0.y, l(8), g0.xxxx
                ld_structured r2.w, r0.y, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[3].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.x, vThreadIDInGroup.x
                iadd r0.y, r0.y, l(-1)
                ld_structured r2.x, r0.y, l(0), g0.xxxx
                ld_structured r2.y, r0.y, l(4), g0.xxxx
                ld_structured r2.z, r0.y, l(8), g0.xxxx
                ld_structured r2.w, r0.y, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[4].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, l(1), l(-1)
                iadd r0.z, r0.x, vThreadIDInGroup.x
                iadd r0.z, r0.y, r0.z
                ld_structured r2.x, r0.z, l(0), g0.xxxx
                ld_structured r2.y, r0.z, l(4), g0.xxxx
                ld_structured r2.z, r0.z, l(8), g0.xxxx
                ld_structured r2.w, r0.z, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[5].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.y, l(1)
                iadd r0.z, r0.x, vThreadIDInGroup.x
                iadd r0.z, r0.y, r0.z
                ld_structured r2.x, r0.z, l(0), g0.xxxx
                ld_structured r2.y, r0.z, l(4), g0.xxxx
                ld_structured r2.z, r0.z, l(8), g0.xxxx
                ld_structured r2.w, r0.z, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[6].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.y, l(1)
                iadd r0.z, r0.x, vThreadIDInGroup.x
                iadd r0.z, r0.y, r0.z
                ld_structured r2.x, r0.z, l(0), g0.xxxx
                ld_structured r2.y, r0.z, l(4), g0.xxxx
                ld_structured r2.z, r0.z, l(8), g0.xxxx
                ld_structured r2.w, r0.z, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[7].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.y, l(1)
                iadd r0.z, r0.x, vThreadIDInGroup.x
                iadd r0.z, r0.y, r0.z
                ld_structured r2.x, r0.z, l(0), g0.xxxx
                ld_structured r2.y, r0.z, l(4), g0.xxxx
                ld_structured r2.z, r0.z, l(8), g0.xxxx
                ld_structured r2.w, r0.z, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[8].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.y, l(1)
                iadd r0.z, r0.x, vThreadIDInGroup.x
                iadd r0.z, r0.y, r0.z
                ld_structured r2.x, r0.z, l(0), g0.xxxx
                ld_structured r2.y, r0.z, l(4), g0.xxxx
                ld_structured r2.z, r0.z, l(8), g0.xxxx
                ld_structured r2.w, r0.z, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[9].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.y, l(1)
                iadd r0.x, r0.x, vThreadIDInGroup.x
                iadd r0.x, r0.y, r0.x
                ld_structured r2.x, r0.x, l(0), g0.xxxx
                ld_structured r2.y, r0.x, l(4), g0.xxxx
                ld_structured r2.z, r0.x, l(8), g0.xxxx
                ld_structured r2.w, r0.x, l(12), g0.xxxx
                mul r0.xyzw, r2.xyzw, cb0[10].xxxx
                add r0.xyzw, r0.xyzw, r1.xyzw
                mov r1.xyzw, vThreadID.xyyy
                store_uav_typed u0.xyzw, r1.xyzw, r0.xyzw
                ret 
                // Approximately 146 instruction slots used
                            
            };
        }

    }

    technique11 VertBlur
    {
        pass P0
        {
            VertexShader = NULL;
            PixelShader = NULL;
            ComputeShader = asm {
                //
                // Generated by Microsoft (R) HLSL Shader Compiler 6.3.9600.16384
                //
                //
                // Buffer Definitions: 
                //
                // cbuffer cbSettings
                // {
                //
                //   float gWeights[11];                // Offset:    0 Size:   164
                //      = 0x3c23d70a 0x00000000 0x00000000 0x00000000 
                //        0x3c23d70a 0x00000000 0x00000000 0x00000000 
                //        0x3ca3d70a 0x00000000 0x00000000 0x00000000 
                //        0x3d8f5c29 0x00000000 0x00000000 0x00000000 
                //        0x3e800000 0x00000000 0x00000000 0x00000000 
                //        0x3f000000 0x00000000 0x00000000 0x00000000 
                //        0x3e800000 0x00000000 0x00000000 0x00000000 
                //        0x3d8f5c29 0x00000000 0x00000000 0x00000000 
                //        0x3ca3d70a 0x00000000 0x00000000 0x00000000 
                //        0x3c23d70a 0x00000000 0x00000000 0x00000000 
                //        0x3c23d70a 
                //
                // }
                //
                //
                // Resource Bindings:
                //
                // Name                                 Type  Format         Dim Slot Elements
                // ------------------------------ ---------- ------- ----------- ---- --------
                // gInput                            texture  float4          2d    0        1
                // gOutput                               UAV  float4          2d    0        1
                // cbSettings                        cbuffer      NA          NA    0        1
                //
                //
                //
                // Input signature:
                //
                // Name                 Index   Mask Register SysValue  Format   Used
                // -------------------- ----- ------ -------- -------- ------- ------
                // no Input
                //
                // Output signature:
                //
                // Name                 Index   Mask Register SysValue  Format   Used
                // -------------------- ----- ------ -------- -------- ------- ------
                // no Output
                cs_5_0
                dcl_globalFlags refactoringAllowed | skipOptimization
                dcl_constantbuffer cb0[11], immediateIndexed
                dcl_resource_texture2d (float,float,float,float) t0
                dcl_uav_typed_texture2d (float,float,float,float) u0
                dcl_input vThreadIDInGroup.y
                dcl_input vThreadID.xy
                dcl_temps 3
                dcl_tgsm_structured g0, 16, 266
                dcl_thread_group 1, 256, 1
                mov r0.x, l(5)
                ilt r0.y, vThreadIDInGroup.y, r0.x
                if_nz r0.y
                  mov r0.y, vThreadIDInGroup.y
                  ineg r0.z, r0.x
                  iadd r0.z, r0.z, vThreadID.y
                  imax r1.y, r0.z, l(0)
                  mov r1.x, vThreadID.x
                  mov r1.zw, l(0,0,0,0)
                  ld_indexable(texture2d)(float,float,float,float) r1.xyzw, r1.xyzw, t0.xyzw
                  store_structured g0.x, r0.y, l(0), r1.x
                  store_structured g0.x, r0.y, l(4), r1.y
                  store_structured g0.x, r0.y, l(8), r1.z
                  store_structured g0.x, r0.y, l(12), r1.w
                endif 
                ige r0.y, vThreadIDInGroup.y, l(251)
                if_nz r0.y
                  mov r0.y, vThreadIDInGroup.y
                  iadd r0.z, r0.x, vThreadID.y
                  resinfo_indexable(texture2d)(float,float,float,float)_uint r0.w, l(0), t0.xzwy
                  mov r1.x, l(1)
                  ineg r1.x, r1.x
                  iadd r0.w, r0.w, r1.x
                  umin r1.y, r0.w, r0.z
                  iadd r0.y, r0.y, l(10)
                  mov r1.x, vThreadID.x
                  mov r1.zw, l(0,0,0,0)
                  ld_indexable(texture2d)(float,float,float,float) r1.xyzw, r1.xyzw, t0.xyzw
                  store_structured g0.x, r0.y, l(0), r1.x
                  store_structured g0.x, r0.y, l(4), r1.y
                  store_structured g0.x, r0.y, l(8), r1.z
                  store_structured g0.x, r0.y, l(12), r1.w
                endif 
                iadd r0.y, r0.x, vThreadIDInGroup.y
                mov r0.zw, vThreadID.xxxy
                resinfo_indexable(texture2d)(float,float,float,float)_uint r1.xy, l(0), t0.xyzw
                mov r1.zw, l(0,0,1,1)
                ineg r1.zw, r1.zzzw
                iadd r1.xy, r1.zwzz, r1.xyxx
                umin r1.xy, r0.zwzz, r1.xyxx
                mov r1.zw, l(0,0,0,0)
                ld_indexable(texture2d)(float,float,float,float) r1.xyzw, r1.xyzw, t0.xyzw
                store_structured g0.x, r0.y, l(0), r1.x
                store_structured g0.x, r0.y, l(4), r1.y
                store_structured g0.x, r0.y, l(8), r1.z
                store_structured g0.x, r0.y, l(12), r1.w
                sync_g_t
                itof r1.xyzw, l(0, 0, 0, 0)
                mov r0.y, l(-5)
                iadd r0.z, r0.x, vThreadIDInGroup.y
                iadd r0.y, r0.y, r0.z
                ld_structured r2.x, r0.y, l(0), g0.xxxx
                ld_structured r2.y, r0.y, l(4), g0.xxxx
                ld_structured r2.z, r0.y, l(8), g0.xxxx
                ld_structured r2.w, r0.y, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[0].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.x, vThreadIDInGroup.y
                iadd r0.y, r0.y, l(-4)
                ld_structured r2.x, r0.y, l(0), g0.xxxx
                ld_structured r2.y, r0.y, l(4), g0.xxxx
                ld_structured r2.z, r0.y, l(8), g0.xxxx
                ld_structured r2.w, r0.y, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[1].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.x, vThreadIDInGroup.y
                iadd r0.y, r0.y, l(-3)
                ld_structured r2.x, r0.y, l(0), g0.xxxx
                ld_structured r2.y, r0.y, l(4), g0.xxxx
                ld_structured r2.z, r0.y, l(8), g0.xxxx
                ld_structured r2.w, r0.y, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[2].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.x, vThreadIDInGroup.y
                iadd r0.y, r0.y, l(-2)
                ld_structured r2.x, r0.y, l(0), g0.xxxx
                ld_structured r2.y, r0.y, l(4), g0.xxxx
                ld_structured r2.z, r0.y, l(8), g0.xxxx
                ld_structured r2.w, r0.y, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[3].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.x, vThreadIDInGroup.y
                iadd r0.y, r0.y, l(-1)
                ld_structured r2.x, r0.y, l(0), g0.xxxx
                ld_structured r2.y, r0.y, l(4), g0.xxxx
                ld_structured r2.z, r0.y, l(8), g0.xxxx
                ld_structured r2.w, r0.y, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[4].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, l(1), l(-1)
                iadd r0.z, r0.x, vThreadIDInGroup.y
                iadd r0.z, r0.y, r0.z
                ld_structured r2.x, r0.z, l(0), g0.xxxx
                ld_structured r2.y, r0.z, l(4), g0.xxxx
                ld_structured r2.z, r0.z, l(8), g0.xxxx
                ld_structured r2.w, r0.z, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[5].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.y, l(1)
                iadd r0.z, r0.x, vThreadIDInGroup.y
                iadd r0.z, r0.y, r0.z
                ld_structured r2.x, r0.z, l(0), g0.xxxx
                ld_structured r2.y, r0.z, l(4), g0.xxxx
                ld_structured r2.z, r0.z, l(8), g0.xxxx
                ld_structured r2.w, r0.z, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[6].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.y, l(1)
                iadd r0.z, r0.x, vThreadIDInGroup.y
                iadd r0.z, r0.y, r0.z
                ld_structured r2.x, r0.z, l(0), g0.xxxx
                ld_structured r2.y, r0.z, l(4), g0.xxxx
                ld_structured r2.z, r0.z, l(8), g0.xxxx
                ld_structured r2.w, r0.z, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[7].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.y, l(1)
                iadd r0.z, r0.x, vThreadIDInGroup.y
                iadd r0.z, r0.y, r0.z
                ld_structured r2.x, r0.z, l(0), g0.xxxx
                ld_structured r2.y, r0.z, l(4), g0.xxxx
                ld_structured r2.z, r0.z, l(8), g0.xxxx
                ld_structured r2.w, r0.z, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[8].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.y, l(1)
                iadd r0.z, r0.x, vThreadIDInGroup.y
                iadd r0.z, r0.y, r0.z
                ld_structured r2.x, r0.z, l(0), g0.xxxx
                ld_structured r2.y, r0.z, l(4), g0.xxxx
                ld_structured r2.z, r0.z, l(8), g0.xxxx
                ld_structured r2.w, r0.z, l(12), g0.xxxx
                mul r2.xyzw, r2.xyzw, cb0[9].xxxx
                add r1.xyzw, r1.xyzw, r2.xyzw
                iadd r0.y, r0.y, l(1)
                iadd r0.x, r0.x, vThreadIDInGroup.y
                iadd r0.x, r0.y, r0.x
                ld_structured r2.x, r0.x, l(0), g0.xxxx
                ld_structured r2.y, r0.x, l(4), g0.xxxx
                ld_structured r2.z, r0.x, l(8), g0.xxxx
                ld_structured r2.w, r0.x, l(12), g0.xxxx
                mul r0.xyzw, r2.xyzw, cb0[10].xxxx
                add r0.xyzw, r0.xyzw, r1.xyzw
                mov r1.xyzw, vThreadID.xyyy
                store_uav_typed u0.xyzw, r1.xyzw, r0.xyzw
                ret 
                // Approximately 146 instruction slots used
                            
            };
        }

    }

}

