*********************************************************************************
Commit: bb887529f61c75ecb9fe34b16dc432cd777c5125 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg], [PCH]

  Removed redundant files.
  Updated files for MRC with support of ADL N
  
  AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpWwanRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSAepTbtRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpTbtRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSS18RvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplS18Rvp.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaRvp.asl
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  AlderLakeBoardPkg/BuildIafw.sh
  AlderLakeBoardPkg/Include/PlatformBoardConfig.h
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
  AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
  AlderLakeBoardPkg/PostBuild.sh
  AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc
  AlderLakeBoardPkg/bld.bat
  AlderLakeBoardPkg/postbuild.bat
  AlderLakeBoardPkg/prebuild.bat
  AlderLakeBoardPkg/prep.bat
  AlderLakeFspPkg/BuildFv.cmd
  AlderLakeFspPkg/BuildFv.sh
  AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  AlderLakePlatSamplePkg/PlatformPkg.dsc
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  AlderLakePlatSamplePkg/Setup/Setup.inf
  ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioGroupsTglLp.asl
  ClientOneSiliconPkg/Fru/AdlPch/Include/GpioAcpiDefinesTgl.h
  ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PchRegsLpcAdl.h
  ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHobs.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_02_b0670_0000000a.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_80_906a3_00000409.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuPowerMgmt.h
  ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.h
  ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiComponentName.h
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
  ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: b24b782e0d5f3693748cedf436116c086b0a15ae 
*********************************************************************************

[SiliconPkg]

  [ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Enable IBECC: Range 0 in mode 2 for all ADL SKUs.
  
  [Issue Description]
  The In-Band ECC in operation mode 2 bug was fixed.
  Need to enable it for all SKUs.
  
  [Resolution]
  Enable Range 0 in mode 2 for all ADL SKUs.
  
  [Impacted Area]
  ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5
  
  [Registers impacted]
  MC [x] Phy [] Both []
  
  Hsd-es-id: 16015717225
  Change-Id: Idf44e3e6abbd5db3bf26ed0661a43399408bdfa7
  Original commit hash: 651a20ef82453594c5be1693cb36262efb71a29a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 3d02afe4bc76d44e0800d8518b3285d6e2251a06 
*********************************************************************************

[SiliconPkg]

  [ise][16015692035][ADL-P ADL-M | LP5] ECT optimizations to reduce MRC boot time
  
  [Issue Description]
  ECT EalryCsCmd2D algorithm sweeps 256 PIs in steps of 16 for both CS and CMD resulting in more boot time.
  CS trained value is not centered properly if left edge of CS sweep saturated in both ECT and LCT.
  
  [Resolution]
  1) Increase EalryCsCmd 2D step size to 32 to reduce boot time and EarlyChipSelect 1D sweep training step
  introduced to find better CS eye.
  2) Update CADB buffer values and CADB Clock ratio to make CS signal one full CK wide in CADB mode on Gear4.
  3) Added logic to check if left edge of CS sweep is saturated in both ECT and LCT and align CS to 0.5 CK
  towards left from right edge of CS eye.
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Register Impacted]
  PHY
  
  Hsd-es-id: 16015692035
  Change-Id: I049ea8942afb8766d0390b615a28f476d2ad7d94
  Original commit hash: ebe0cd2948c6fab7d91be77d1e94edef940381c9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: a304650185ee22312395ee3dcb290f63222ca0d7 
*********************************************************************************

[PlatformPkg]

  [ADLN] 6W Freq Clipping : Workaround for ES0
  
  Disabling the bios knobs
  1. RaceToHalt
  2. PchEnergyReport
  
  Hsd-es-id: 16015695701
  Change-Id: I6b48a56b3ea1f79aaeaa5d75710bfd08f4fb12e8
  Original commit hash: afa8af591ab8627223251b904dbfaa63f9d78f74
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: fb4f638847f7e2db6527fc16591f4eadbe2a9f3a 
*********************************************************************************

[PlatformPkg]

  [RPLS] Default enable FVM for RPL-S 8161 SKUs and Default disable FVM for rest RPL SKUs
  
  Hsd-es-id: 16015672515
  Change-Id: I123f60667b91c3bd86041db92b4d6aad3ef9420a
  Original commit hash: 2e45b32d2f6de2d37812236011c05cd7566a0683
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 13f5b2054cdc1adabd7b4f92faf197bbbfb5dc4a 
*********************************************************************************

[BoardPkg], [ASL], [SA]

  [ADL] Exposing SSDT Table for HG
  
  Hsd-es-id: 16015670722
  Change-Id: I62d25de37688a0c3d3249f16b9a3a7963b1242e3
  Original commit hash: 31ce43b1fed3050e0032d62286aa88e1efbce726
  
  AlderLakeBoardPkg/BoardPkg.fdf
  ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/AmdAcpiTablePch.inf
  ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/AmdpxPch.ASL
  ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/AtifPch.ASL
  ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/AtpxSsdt.asl
  ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/PxportPch.ASL
  ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/AmdAcpiTable.inf
  ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/Amdpx.asl
  ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/Atif.asl
  ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/Atpx.asl
  ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/Pxport.asl
  ClientOneSiliconPkg/IpBlock/HybridGraphics/Include/HybridGraphicsInfo.h
  ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf
  ClientOneSiliconPkg/Product/AlderLake/SiPkgDxe.dsc
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: AMD

*********************************************************************************
Commit: e56b9404f028d1e27f7f22a59c36c4c26651a264 
*********************************************************************************

[PlatformPkg]

  [RPLS] Clear Strap BIT19 to indicate the specific CPU SKU doesn't support FVM
  
  RPLS 6+4 cross ship SKU based on RPL 8+16 & all SKUs based on ADL 8+8 & all
  SKUs based on ADL 6+0 die don't support FVM. Clear Strap BIT19 to indicate
  those CPU SKUs don't support FVM.
  
  And BIOS will also hide the BIOS menu (FVM enable/disable knob, IccLimit value
  Setting) for those non-support CPU SKUs.
  
  Hsd-es-id: 15010646476
  Change-Id: Ib24ca41dbd0fcf22556af4e8b05f384c9ad13727
  Original commit hash: 8505a1840bfcb9dfa797f227d6757bab6e6b1a54
  
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Setup/CpuSetup.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  ClientOneSiliconPkg/Include/CpuDataHob.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: eb485e5a5023557eb5ba844b9d7981fbc3cce1f0 
*********************************************************************************

[BoardPkg]

  Revert "[ADL-N] Change default value for Imon slope"
  
  This reverts commit e349b9a027fd051820399ed738ec7aff8b4110d4.
  (cherry picked from commit a58ff2c128b0285e173eec945bd48e794b3e8001)
  
  Fri Feb 4 13:28:24 2022 +0530
  Original commit hash: d5b674c1c8cd97a28f7089e16c8c83ef93a2e0f4
  
  AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 5ec3dc121cc8a39f257cc0d6f8f58f849469e420 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/IpBlock/Pmc: Skip PMSYNC Messages (Upstream) with"
  
  This reverts commit 624349c30fb2fc3337365bdc353489a828b9b8eb.
  
  Fri Feb 4 13:27:17 2022 +0530
  Original commit hash: c98fc38e3abe1a0729c44e17932747096f82d507
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 138c421edb9751fb86c52431b635f27d379e3bcc 
*********************************************************************************

[PlatformPkg]

  Revert "[ADLN] 6W Freq Clipping : Workaround for ES0"
  
  This reverts commit eb0fc6ea6552373fad6c1d854a4116413651cca4.
  
  Fri Feb 4 13:27:00 2022 +0530
  Original commit hash: b1f2593515519a5b4f556b7208436f30f491df80
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 6b745b71cb35dfc3f47c3eaadbd0d2928cec2bf6 
*********************************************************************************

[BoardPkg]

  Revert "[ADLN] Updating minor version for Label"
  
  This reverts commit fb872e5b049e7ff69f2df2c57dcb47decdf023a8.
  
  Fri Feb 4 13:26:41 2022 +0530
  Original commit hash: 13142599f82f17ab755a5c36c5d8c6c69f9a7afe
  
  AlderLakeBoardPkg/BiosId.env
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: b3d31f45361777a555890b965a15e9734c3039b7 
*********************************************************************************

[PlatformPkg]

  [ADLN] 6W Freq Clipping : Workaround for ES0
  
  Disabling the bios knobs
  1. RaceToHalt
  2. PchEnergyReport
  
  Hsd-es-id: 16015695701
  Change-Id: I6b48a56b3ea1f79aaeaa5d75710bfd08f4fb12e8
  Original commit hash: eb0fc6ea6552373fad6c1d854a4116413651cca4
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 8407f0c8e81d6f5f3d71d04822ee3b5468800d2a 
*********************************************************************************

[BoardPkg]

  [ADL-N][Security]: VTInfo Test Status Failing with Error-51 on VTinfotool v.1.1.51
  
  Failure: Check VTx presence and enable matches SMBIOS Type 131 table.
  -- Table 131: CPU Capability(0x04) Bit 4(VMX Capability) must equal CPUID1:ECX[5].
  
  Reason:
  CSME SMBIOS table 131 was not getting updates because MeSmbiosUpdateConfigDxe module
  was skipped for ADL-N from boardkpg.fdf
  
  Hsd-es-id: 16015658098
  Change-Id: I209920c21c06d82cf66ff86be2e9bdf824e33c1c
  Original commit hash: 123c83b7f8b01d61689c0313ee090fe0b94db795
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 1006ffae641d600f7e46688e60fd869dcdbf4e70 
*********************************************************************************

[SiliconPkg]

  Revert "[ADL-N] Support real ADL-N A0 in MRC"
  
  This reverts commit 49529423a720a3a7854aeb1bac0da625307193b3.
  
  Thu Jan 27 20:00:52 2022 +0530
  Original commit hash: debe6a9b7ba5eabb14b270ece82daee605ff89c2
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 2bf93b5e41e6b28ec4ff009d1fe3884be0c329e9 
*********************************************************************************

[BoardPkg]

  Revert "[ADLN][PO] Adding Safe settings required for ADLN"
  
  This reverts commit f629b817275d47da79e9395a7f3e388f9900862b.
  
  Thu Jan 27 20:00:23 2022 +0530
  Original commit hash: 83efe124670b49fa8cb82d73f16505b671eb81ef
  
  AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 71728e9d05fa5447ef037d05f53a355d0a8d3870 
*********************************************************************************

[BoardPkg]

  Revert "[ADL-N][Security]: VTInfo Test Status Failing with Error-51 on VTinfotool v.1.1.51"
  
  This reverts commit b56dd507a0dc81a731d6ccc03753fc0a7b112558.
  
  Thu Jan 27 19:59:45 2022 +0530
  Original commit hash: ac42f4e2b151cc8d773bc354bda00abda74e0542
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 46a6ddcecb24925d502bc92696d5309c657ebb7d 
*********************************************************************************

[BoardPkg]

  [ADL-N][Security]: VTInfo Test Status Failing with Error-51 on VTinfotool v.1.1.51
  
  Failure: Check VTx presence and enable matches SMBIOS Type 131 table.
  -- Table 131: CPU Capability(0x04) Bit 4(VMX Capability) must equal CPUID1:ECX[5].
  
  Reason:
  CSME SMBIOS table 131 was not getting updates because MeSmbiosUpdateConfigDxe module
  was skipped for ADL-N from boardkpg.fdf
  
  Hsd-es-id: 16015658098
  Change-Id: I209920c21c06d82cf66ff86be2e9bdf824e33c1c
  Original commit hash: b56dd507a0dc81a731d6ccc03753fc0a7b112558
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: f4b085bae8516ecc5fa7384d0703fb818ee00d69 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Nvme recovery: Enable ACM/ucode/me code resiliency in BKC bios
  
  Enable acm ucode me code resiliency in bkc bios, this is an follow up
  of nvme recovery, witht this enabling, bkc bios will have full functinality for
  NIST193-800
  
  Hsd-es-id: 15010139300
  Change-Id: I118c9f324b5738cc8aa6880132194c0076a06a9a
  Original commit hash: 5d29249f1b06564b3f6655c76c08e11a412df815
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
  AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: kc

*********************************************************************************
Commit: 0248855d56dcaa6cc65fbbbee844e499f46f4f34 
*********************************************************************************

[SiliconPkg]

  [RPL] More Reuse RPL-S SKUs Support
  
  Support RPLS 6+8 & 6+4 SKUs based on ADL 8+8 (with new CPUID)
  and RPLS 4+0 & 2+0 SKUs based on ADL 6+0 (with new CPUID).
  
  Hsd-es-id: 15010587229
  Change-Id: I8d3c463930613168749dfb299a7d6c7d530d771c
  Original commit hash: c68645f466cd5dc110c1b68766a6fb7448eeedee
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 244394064feeef082b778a717256a3c805ef8e1e 
*********************************************************************************

[SiliconPkg]

  [ise][ADL-M ADL-P | DDR5 DDR4 LP4 LP5] Observed lpmode2 traffic before oddrphy_initcomplete is assert during Warm Reset
  
  [Issue]
  LpMode2 traffic is issued by MC before oddrphy_initcomplete is asserted by PHY
  This causes Warmboot hang or MCA in system.
  
  [Root Cause]
  MRC enables LpMode in ColdBoot and saves config values for FastBoot/WarmBoot.
  MC starts issuing Lpmode traffic as soon as MRC restores LpMode values in FastBoot/WarmBoot.
  PHY is not ready to handle the traffic before oddrphy_initcomplete is asserted.
  This causes boot hang or MCA in system.
  
  [Resolution]
  One way to ensure that 10 cycles between init_complete and lpmode !=0 limitation is met, is for MRC to re-enable lpmode as part of exit flow, only after SR exit.
  During MRC Training mode program LpMode Disable and save same value for MRC save restore.
  Enable Lpmode only after PHY init is complete at the end of MRC just before SAGV switch.
  This will make LpMode traffic disabled during MRC and Pcode will get correct LpMode enabled values.
  LpMode wil be enabled at the end of MRC.
  
  [Register Impacted]
  PHY, MC
  
  [Impacted Area]:
  ADL-P ADL-M LP5 LP4 DDR4 DDR5
  
  internal only:
  
  Hsd-es-id: 16015600777
  Change-Id: Ifcfa678eab180c6d56578c1f17c9352818d67461
  Original commit hash: d283a6b96aedd5b9fd04dd7cd617c8b66f7d331a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 6ff180e8427aae3d79d2c0d4478f691bcc1b3444 
*********************************************************************************

[BoardPkg]

  [ADL-N] PD capsule update support on ADL-N
  
  Hsd-es-id: 16015589295
  Change-Id: If6f1e13c36b67ed119b9618fdd64608c440ed29c
  Original commit hash: d48a0286842361ae61ef5901a7c58cff838b0f76
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5MRRvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f6d3002f90374d848e0bc40971e7c5ae7438f611 
*********************************************************************************

[BoardPkg]

  [ADL-P][ADL-M] AlderLakeBoardPkg: Move latest strpping uCode to first order
  
  [Description]
  Due to the FV size limit, resiliency debug BIOS only support one uCode.
  Require to move the latest stepping uCode into first priority.
  
  [Change]
  1. Move the L0/R0 uCode into first priority.
  
  [Impacted Platform]
  ADL-P
  ADL-M
  
  Hsd-es-id: N/A
  Change-Id: If1655acca62fb9750b25a1c363f3bcfa76507288
  Original commit hash: d1f7a3e989fd41b46d50c3d3e9c4f7727db4ef99
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: a023fa73e4aa36369ee8da2bbfe83c2b20cf238e 
*********************************************************************************

[SiliconPkg]

  Revert "[RPL] Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Hardware Events."
  
  This reverts commit c9c454abba31f9c22e19ec147ca834246cbd4e23.
  
  The original code will cause S4 resume failed in RPL-S Upgrade platform
  with storage in PCH M.2 slot.
  
  Hsd-es-id: 15010591149
  Change-Id: I52585fd4277e978affcf5b7a86fde2af4a4045ec
  Original commit hash: 29e2fe471812c8f78806407d00787880bdcfea43
  
  AlderLakeFspPkg/AlderLakeFspPkg.dsc
  ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
  ClientOneSiliconPkg/Include/CpuPcieHob.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: fe31b3e983c31a24708b31768b48e1b3441f001f 
*********************************************************************************

[PlatformPkg]

  HstiIhvDxe: System Agent tests incorrectly failing for ADL-S CPU
  
  Removed HSTI flags for System Agent Tests when internal graphic device disabled.
  
  Hsd-es-id: 15010562596
  Change-Id: I703d8131517dfd2efe7826439ef616e7dff4fe4a
  Original commit hash: c7ae9c919f67576801ca569aeac54a09b596aee8
  
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 9b3975024579bbf3cb774caf37848da0a637342f 
*********************************************************************************

[PlatformPkg]

  Revert "[RPLS]Rebranding DPTF to IPF requires BIOS setup string changes"
  
  This reverts commit 2a304aba089f81546a60677ffb156b1962eebade.
  
  Hsd-es-id: 22014439580
  Change-Id: I45ddec14807fffa0c9aca717f6af72fd10e2293d
  Original commit hash: 4560dfb80556680990c1ac3f58e2b06f938b4793
  
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: branding

*********************************************************************************
Commit: 0bdf10d40ad36600e4cddd23f6cd450c14d6f05c 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/Rtc: Topwarp policy always override TopSwap bit to disabled in boot
  
  Since it is not avoidable to program TS bit when programming Daylight Saving Override bit, use below mitigation:
  Write 0 and read back to examine if TS is asserted by HW. If it is asserted by HW, the readback value will stay as 1.
  If it is asserted by HW, write 0 to TS bit. Otherwise, keep its original state (either 0 or 1).
  
  Hsd-es-id: 16015350113
  Change-Id: I614873927ed2f26d85523c8086f6a85a2750dc41
  Original commit hash: b2803479bb7af3359b6c4dffcfe64c109617e04e
  
  ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 6ea1433134a6037980c04966437feacd95def1dc 
*********************************************************************************

[PlatformPkg]

  [RPLS]Rebranding DPTF to IPF requires BIOS setup string changes
  
  Rebranding BIOS string "DPTF" to "IPF".
  Intel(R) Dynamic Tuning Technology > Intel(R) Innovation Platform Framework
  Intel(R) Dynamic Tuning Technology Configuration > Intel(R) Innovation Platform Framework Configuration
  INT3400 Device > IPF Manager Device
  Enable/Disable Intel Dynamic Platform Thermal Framework > Enable/Disable Innovation Platform Framework
  
  Hsd-es-id: 22014439580
  Change-Id: I0cbb70ab9c9d9177bf4376c38e29dc5d1880efad
  Original commit hash: 39a19393fe954bb66bbfb1ce77e1f2d18564f15a
  
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: branding

*********************************************************************************
Commit: 57c572721e80d6852aaa9a95cab0350c9e852915 
*********************************************************************************

[SiliconPkg]

  [RPL] Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Hardware Events.
  
  Hsd-es-id: 16015347418
  Change-Id: I5f576d9b9495d8c66a4f39509bc15dade96c620a
  Original commit hash: 7ddbb7ece8692b8bf7842c8f16f9ef3d75e7625e
  
  AlderLakeFspPkg/AlderLakeFspPkg.dsc
  ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
  ClientOneSiliconPkg/Include/CpuPcieHob.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: eee38d6f304d2fb46fa29592ece25beaca0c3146 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Security/TXT: [RPL] Add support for ACM benchmarking
  
  This change adds support for collecting benchmarking data for BootGuard ACM.
  Building BIOS with -perf flag enables collection of benchmarking data from MTRR8. Also, ACM should have benchmarking support enabled.
  
  Hsd-es-id: 14015376522
  Change-Id: I42c131e1a17d1a827b6a993f3aaaa8b3d3e58285
  Original commit hash: 7488f8e8a18e6e7a9ec9c114a33a79b288dc96c0
  
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
  AlderLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
  AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
  AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: e4a51c3e21b1cb67e46cc86e8cf21f4d55f243d5 
*********************************************************************************

[SiliconPkg]

  [bug][ADL-P ADL-M | LP5] JEDEC Reset does not shift LP5 Rank 0 CTL PI code or MR programming
  
  [Issue]
  JEDEC Reset does not shift LP5 Rank 0 CTL PI code for MR programming
  
  [Root Cause]
  It was found via Code Review that ShiftPIforCmdTraining is passing Rank as an index when the API calls for a bit mask.
  This leads to Rank 0 Chip Select not being shifted for LPDDR5.
  
  [Resolution]
  Conver the Rank parameter on the function call to a bitmask.
  
  [Register Impacted]
  PHY
  
  internal only:
  
  Hsd-es-id: 22014184073
  Change-Id: Ia274f1349399c133a1b9d1f83db194beb73b69ce
  Original commit hash: f44c5a364d0fe950100a0249171fbf990373e185
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: f360022003363f6438483ee8c42424b0fc75db81 
*********************************************************************************

[BoardPkg]

  Revert "[TCSS][ADLP]BIOS should enable UCSI option for all ADL-P DDR SKU which uses CCG6 PD AIC."
  
  This reverts commit 8bc41b04b6620fcb9d494ad4707f8716d3a9a91b.
  
  Hsd-es-id: 16015523160
  Change-Id: I6206216bc0789f8cddc5dd5aa41a925363688c00
  Original commit hash: f19427393a1e414048e5f3d5a46714d75414ab27
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 617b79348754baf51e69e9209b832e23734b8eae 
*********************************************************************************

[BoardPkg]

  [TCSS][ADLP]BIOS should enable UCSI option for all ADL-P DDR SKU which uses CCG6 PD AIC.
  
  Hsd-es-id: 16015523160
  Change-Id: Ic868823dd021bdd8e9f188b9367b03d155e3a63f
  Original commit hash: 0e56c9b03b74eb0b52c6cef05b29cdc620fb2f5a
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 895be48a0b8d94d3ab026fcbf1f195a488b9363c 
*********************************************************************************

[SiliconPkg]

  [ise][15010537672][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Enable DCM with VDDQ 0.8 for all sagv points and set dvfscomp_lvrmuxvccddqgsel = 1.
  
  [Feature Description]
  Enable DCM with VDDQ 0.8 for all sagv points and set dvfscomp_lvrmuxvccddqgsel = 1 as there is no VDDQ difference during SAGV switching.
  
  [Resolution]
  Enable DCM with VDDQ 0.8 for all sagv points and set dvfscomp_lvrmuxvccddqgsel = 1 as there is no VDDQ difference during SAGV switching.
  
  If all SAGV points have the same Vddq voltage then:
  DDRCOMP_CR_VCCDDQLDO_DVFSCOMP_CTRL0_0_0_0_MCHBAR.dvfscomp_lvrmuxvccddqgsel = 1 :always bypass LVR and use global vddq
  else:
  DDRCOMP_CR_VCCDDQLDO_DVFSCOMP_CTRL0_0_0_0_MCHBAR.dvfscomp_lvrmuxvccddqgsel = 0 :enable LVR for early DVFS comp scenarios
  
  [Impacted Area]
  ADL-P and ADL-M Power and Margin
  
  [Register Impacted]
  PHY
  
  Hsd-es-id: 15010537672
  Change-Id: I4e826a513f1a43c36c5dac5f22cdd2e28ad0f0af
  Original commit hash: 1047826dcf2c4f6c588f79b4b47fee1aef191aa3
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: ff12c02a129c8f6b52e500a44497f616540ab861 
*********************************************************************************

[SiliconPkg]

  [bug][16015508142][ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] vccddqldo_dvfscomp_ctrl0 register values are not matching expected values.
  
  [Issue Description]
  vccddqldo_dvfscomp_ctrl0 register offset from Q0 is same as rxdqscomp_cmn_ctrl1_new register offset
  of A0/J0. Programming rxdqscomp_cmn_ctrl1_new register on Q0 and later steps corrupting
  vccddqldo_dvfscomp_ctrl0 register values
  
  [Resolution]
  Skip programming rxdqscomp_cmn_ctrl1_new for Q0 and later steppings.
  
  [Impacted Area]
  ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5
  
  [Registers impacted]
  MC [] Phy [X] Both []
  
  Hsd-es-id: 16015508142
  Change-Id: If0eebf467ae38d5d7be905da173d270722e549bf
  Original commit hash: 66a2bb1004fd7521b96798115a4790fcb0c7fba6
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 547b18dcfde7b34f1611266403914f32011e621e 
*********************************************************************************

[SiliconPkg]

  VccInAux IccMax update for ADL N SKUs
  
  Hsd-es-id: 16015501281
  Change-Id: Ia5c39596b1a5fa37c15e868cbeaac05fbf2ca772
  Original commit hash: 9cce2d890988cf27f0c308369b9d27ccdc402a61
  
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 906d92fad08c42e19a7cde9abe74d52a871f231d 
*********************************************************************************

[PlatformPkg]

  [ADL-P]: Updated the comment with proper info.
  
  Corrected the comment from "// 0.75V@Bypass-0.75V@Bypass-1.05V@Internal"
  to "// 0.78V@Bypass-0.78V@Bypass-1.05V@Internal".
  
  Hsd-es-id: 16015486466
  Change-Id: Ib63b185c0838a246c7afe69e8964c91e68906022
  Original commit hash: 68a15743adfba4f1aaf09a24e76163b20f0a6b21
  
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: cc96b9c27462dc0ec02c910730f98f1b1aedf968 
*********************************************************************************

[SiliconPkg]

  [ADL-P ADL-M | LP4] JEDEC tZQCAL needs both channel & rank ZQCAL serialization on some byte-mode LP4 parts
  
  [Issue/Feature Description]
  When a system has byte-mode LP4 parts, as indicated by the SPD,
  MRC needs to set the following ADL configuration register setting bits to ensure MC schedules ZQCAL commands in serial across ranks:
  cpu.mem.mcs.scheduler_chs.sched_cbit_0_0_0_mchbar.serialize_zq = 1
  cpu.mem.mcs.maintenance_chs.tc_srexittp_0_0_0_mchbar.serial_zq_between_sub_ch = 1
  
  [Resolution]
  If a system has byte-mode LP4 parts or 4 ranks, indicated by the SPD.
  Then MRC needs to set the following  configuration register setting bits to ensure MC schedules ZQCAL commands in serial across channels
  -> Sched_cbit_0_0_0_mchbar.serialize_zq = 0x1
  -> Tc_srexittp_0_0_0_mchbar.serial_zq_between_sub_ch = 0x1
  
  [Impacted Area]:
  ADL-P ADL-M LP4
  
  [Registers impacted]
  MC [x] PHY [] Both []
  
  internal only:
  
  Hsd-es-id: 16014958430
  Change-Id: I99445bbdf1c329c32c3bc8d5915ed3c11c4993a3
  Original commit hash: 7217e3bccd1ca7d4752827e320fb5e154a435683
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 875f486f7ffab8e96fb5fcde913452a5dd11ef5c 
*********************************************************************************

[BoardPkg]

  [ADL-N DDR5 DDR4] Update DIMM SMBUS address for RVP board
  
  Changes:
  ADL-N DDR5 RVP use 0xA4 as DIMM SMBUS address
  ADL-N DDR4 RVP use 0xA0 as DIMM SMBUS address
  
  [Impacted Platform]
  ADL-N DDR5/DDR4 RVP
  
  Registers impacted: NA
  
  Hsd-es-id: 15010473738
  Change-Id: Iae4e197af187b93ff16cabc426d13ab68fc1f4eb
  Original commit hash: 01208cc33deb41f5c59b53a256f0bce99b512295
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: bb02dda7a3dc93dc72519a424817aec0a36d7142 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  SyncScript: Revert override commits.
  
  Wed Jan 5 20:57:17 2022 -0800
  Original commit hash: 8dfcd87f5b575f5017f11156740cba98fdde924b
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
  AlderLakePlatSamplePkg/Setup/MipiCameraAdlN.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: ef2b466d14390f324066dbc41d2dea9e064aa9c7 
*********************************************************************************

[BoardPkg]

  [ADL-N DDR5 DDR4] Update DIMM SMBUS address for RVP board
  
  Changes:
  ADL-N DDR5 RVP use 0xA4 as DIMM SMBUS address
  ADL-N DDR4 RVP use 0xA0 as DIMM SMBUS address
  
  [Impacted Platform]
  ADL-N DDR5/DDR4 RVP
  
  Registers impacted: NA
  
  Hsd-es-id: 15010473738
  Change-Id: Iae4e197af187b93ff16cabc426d13ab68fc1f4eb
  Original commit hash: 34b74c26ab0e87883c841b05002e62fd2cd0c02d
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: c772e13a17fde2598f72dac070d0e77111f9ded7 
*********************************************************************************

[PlatformPkg], [CPU]

  CpuPowerManagement: _PSS may be wrongly produced in SKU that supports ConfigTdp
  
  Patch Configure tdp after initializing FVID Table
  
  Hsd-es-id: 15010489684
  Change-Id: If5f863ab391a0a49fe4ed89d60cc964f7889b1eb
  Original commit hash: 864e2a74fe9eb87d288762f799be93f9688e87cd
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.c
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f35647181d8f0d42375debba429358b71570c9a5 
*********************************************************************************

[BoardPkg]

  Added LP5 RVP PPV SkuId with BomId '2'
  
  Hsd-es-id: NA
  Change-Id: Ic4bd204e920da1c871a38a1823adcd40ef25faae
  Original commit hash: 038a750e9a6df585cdc1757c5e686198e50eb704
  
  AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlNSpdMap.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f370680baf1a2599f2b74ed63214fbddc414048a 
*********************************************************************************

[BoardPkg], [ASL]

  [ADL-P DDR5] BIOS Power meter Support For DDR5 SKU
  
  corrected switch case, not to deviate from the expected flow.
  
  Hsd-es-id: 16015322071
  Change-Id: I1fb91f998cf5f170749f4b3587abe7f811023c52
  Original commit hash: 7375e16039164ed054dd32887f735e687132d0ba
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: eec17b253344fd8186143f6b0dc79f0716c5e5c2 
*********************************************************************************

[BoardPkg]

  [ADL-N] [DDR4] Enable HDMI as default option on TCP2
  
  Hsd-es-id: 16015346777
  Change-Id: Id0d08aeef7d872c856ea614d5a6cf44543bfdbf3
  Original commit hash: 52b3c326ce7e237ee2b8e22bd03f17a06f7f1238
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 334a2f00b763feaf5b0e15662390bec508d5684c 
*********************************************************************************

[BoardPkg]

  [ADL-N] Remove Restricted and added internal only tags and adding missing tags for ADLN specific code.
  
  To resolve external build failures, removed restricted tag and added InternalOnly tag for ADLN specific code.
  Added the missing tags to resolve the external build failures
  
  Hsd-es-id: 16015168561
  Change-Id: I70635d718ea52ee4937ce3e417ef4ba4c9a21991
  Original commit hash: 892837601fc72b6c115529f4d27072d882fc4d33
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f16600196d28e15a94c1916af18f90d9ee9209d7 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  AlderLakePlatSamplePkg/CapsuleUpdate: ME CapsuleUpdate fail with eHAP mode
  
  EnforceEDebugMode policy is not set after applying ME Capsule.
  MeBiosPayloadHob is not available on eHAP platform. Therefore BIOS cannot identify ME SKU/FW type and uses default ME ESRT GUID.
  Need to apply ME FMP capsule with default GUID on eHAP mode and detect the GUID to set EnforceEDebugMode accordingly.
  
  Hsd-es-id: 18017649222
  Change-Id: If11347bea995694e06a43ae05a2a2e3af83fdb04
  Original commit hash: 44daa5908666ef0d94ce57f1c738ef280b397633
  
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  AlderLakePlatSamplePkg/PlatformPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 620d724e160d15fe5a652f2b415dc9fea46420fe 
*********************************************************************************

[BoardPkg], [ASL]

  [ADL-P DDR5] BIOS Power meter Support For DDR5 SKU
  
  updated power meter device rail and sense resistor values for DDR5 RVP Board specific changes.
  
  Hsd-es-id: 16015322071
  Change-Id: I1e7f3e7a3140cf1d64a4d974d8d289f19696bca2
  Original commit hash: 0bc560a3d3167ba7f00e2556c6e5184908542ee6
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 59cbfb7f2053442ea76abfe8eb2e030d847f3675 
*********************************************************************************

[PlatformPkg]

  [RPL][CVF] CVF support Part-2
  [RPL-P][CVF] Moving GSPI, ISH I2C pins from CRD1 to CRD2 connector
  [RPL-S][CVF] CVF is not POR on RPL-S, so disabling for RPL-S
  
  Issue-[RPL-P IFWI][ADL-P HW + RPL-P BIOS] :
  Onboard 3.5mm Jack Audio is not working on ADL-P board with RPL-P BIOS.
  its reported in ADLP back compatible  test.
  Above issue caused due to Part1 change Iea1e86e867b4cccc053ec04ea958efd175ae3924
  
  Hsd-es-id: 16015351932 15010008512
  Change-Id: Ia5661038b2f33196af778220124fcb3aa7bceb17
  Original commit hash: b60621dd9b71110c78fe3db214f6e01d26eb1903
  
  AlderLakePlatSamplePkg/Setup/RPLpRPLsSaSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: a1b981d49d50b051807644c2fd828ef5579d5ca1 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Revert "Security/TXT: Add support for ACM benchmarking"
  
  This reverts commit 20c165a9a2535e113448a0e440f65dfee0f48c11.
  
  The original code will cause GCC build failed for
  Intel/AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
  function RecordBootGuardPerfData.
  
  Hsd-es-id: 15010394985
  Change-Id: I317c2a378bfc5d9e6af0ec54e675ba6e1be7e8bc
  Original commit hash: 278a07bd01fca07fb1e5c649a331fef06f02ee4e
  
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/prep.bat
  AlderLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
  AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
  AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 686c0670a2f977e6f73840d5f0ccd707cca4b453 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Security/TXT: Add support for ACM benchmarking
  
  This change adds support for collecting benchmarking data for BootGuard ACM.
  Building BIOS with -perf flag enables collection of benchmarking data from MTRR8. Also, ACM should have benchmarking support enabled.
  
  Hsd-es-id: 14015376522
  Change-Id: I7e04096d79a502a365c596bd0186240de6013d11
  Original commit hash: 1fdd0fe255c32cf3dc99f9e1a9219e9084eb5af0
  
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/prep.bat
  AlderLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
  AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
  AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 68f9df29abad963f5e0789da9f1cff68ad965b05 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg], [CPU]

  SyncScript: Revert override commits.
  
  Tue Dec 21 22:26:05 2021 -0800
  Original commit hash: 2cb5863e930e9375eb460e29e4d6d1089f243a4a
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie4GWwan.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie5GWwan.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/BiosId.env
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  AlderLakePlatSamplePkg/Setup/CpuSetup.c
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  AlderLakePlatSamplePkg/Setup/Setup.inf
  AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
  AlderLakePlatSamplePkg/Setup/SetupId.h
  AlderLakePlatSamplePkg/Setup/SetupPrivate.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
  ClientOneSiliconPkg/Include/CpuDataHob.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 9b53bc637966f2f5ceb15a480bfd7ddf705e881f 
*********************************************************************************

[BoardPkg], [ASL]

  Revert "[WWAN][5G][4G] Request for WWAN _DSW WakeEnable change to fix the unexpected modem D3/L3 transition in connected standby"
  
  This reverts commit 1d2b231ff3218766dded314c4dfe8cef7123920e.
  
  Thu Dec 16 10:09:28 2021 +0530
  Original commit hash: 429605d82c32ca2d005fbd510f2e150fc567be89
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie4GWwan.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie5GWwan.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 526b21493ded4f58a5b63cbc417cd282e8101476 
*********************************************************************************

[SiliconPkg]

  Revert "RecursiveMultiVcConfiguration leaves bus numbers assigned after temporary enumeration."
  
  This reverts commit 6274de2766f7fecf9d9ef96f77f3c1b0437fd785.
  
  Thu Dec 16 10:09:01 2021 +0530
  Original commit hash: 627af26e581baec74dbd492ad0a9f002eccb1a1c
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 02111577f6ffda11009a1144cec662b4b406d015 
*********************************************************************************

[BoardPkg]

  Revert "[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2504_00"
  
  This reverts commit d41ca71435bc270585ef05612a6bf678b9bed92d.
  
  Thu Dec 16 10:08:25 2021 +0530
  Original commit hash: 9d84139ecf5d32b03c03bad2d69f0869f7acacc1
  
  AlderLakeBoardPkg/BiosId.env
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: d1fe76867473e8b4ea57c82bd471c9e071a530ea 
*********************************************************************************

[BoardPkg]

  Revert "ADL_C0 Production patchID 0x00000018"
  
  This reverts commit b8a3618127ff9acd26e91d1002effdb0db921c94.
  
  Thu Dec 16 10:08:13 2021 +0530
  Original commit hash: 2f6635128a063359817e96253680b44cb34edfa5
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: c42a726053fb59f7d6876338f49bc799660b264d 
*********************************************************************************

[SiliconPkg]

  Revert "[ADL S] -ADL S 150W,  New TCC offset setting, New PL1 Value"
  
  This reverts commit 6e25f42fe202cec3fdcc7d936a104f43d209384d.
  
  Thu Dec 16 10:08:02 2021 +0530
  Original commit hash: b27426dc697470dcf75df2c51f0356cc07f2b95c
  
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 1291575669ba9c7c353ca8b1051d166181046d3e 
*********************************************************************************

[PlatformPkg], [CPU]

  Revert "Expose FVM enable/disable knob and put IccLimit value menu under the FVM enable case."
  
  This reverts commit 2e5c2f9ff0e319f96a181cdd3a8bf76e98ba30a4.
  
  Thu Dec 16 10:07:33 2021 +0530
  Original commit hash: 063f0fa684025757d2b259dfe2d2154de9672ea2
  
  AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  AlderLakePlatSamplePkg/Setup/CpuSetup.c
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  AlderLakePlatSamplePkg/Setup/Setup.inf
  AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
  AlderLakePlatSamplePkg/Setup/SetupId.h
  AlderLakePlatSamplePkg/Setup/SetupPrivate.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
  ClientOneSiliconPkg/Include/CpuDataHob.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 6243f6bcd57f32dd85e7eed3c15aad645ef7d0f0 
*********************************************************************************

[SiliconPkg]

  Revert "BIOS shall configure the VR parameters as per VR Spec update."
  
  This reverts commit 0593d82d7605c6554769bdccfddaccfd5d149271.
  
  Thu Dec 16 10:07:20 2021 +0530
  Original commit hash: 1b7ef6b197aa7a0ff35cdf0c90d4144f444adb4c
  
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 7518bb07d6384ea58b64e2ed68f5a527e2f68041 
*********************************************************************************

[SiliconPkg]

  Revert "Update MRC Release Notes and increment MRC build revision to 0.0.3.54"
  
  This reverts commit db532faf0aa1548ed534f8eef82c0fcbd29468cf.
  
  Thu Dec 16 10:06:56 2021 +0530
  Original commit hash: f374e7ff56d066404afa722b1d550b90cc212551
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 0c0a263162123a20f99ac10e49b13583ba8a06e6 
*********************************************************************************

[BoardPkg]

  [ADL-N] Remove Restricted and added internal only tags and adding missing tags for ADLN specific code.
  
  To resolve external build failures, removed restricted tag and added InternalOnly tag for ADLN specific code.
  Added the missing tags to resolve the external build failures
  
  Hsd-es-id: 16015168561
  Change-Id: I70635d718ea52ee4937ce3e417ef4ba4c9a21991
  Original commit hash: b86667af74bf44f5238a535e6ee03b83ca814c0e
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f905a0e654a13a53e912ace436cbe6560cd38c2a 
*********************************************************************************

[BoardPkg], [ASL]

  [ADL-N] Remove internal only restrictions from ADL-N RC/PlatformBIOS and enable external builds
  
  Remove internal only restrictions from ADL-N files in RC/PlatformBIOS and enable external builds.
  
  Hsd-es-id: 16015168561
  Change-Id: I99a0fe48002cedd5503e0f38041d58d0569a1717
  Original commit hash: 535a5b6521657a51926fb9c9bcf09ac71d255ebe
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlNRvpRtd3.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 7252316d1e983b82ff0c4385571b04f03ebcff9b 
*********************************************************************************

[SiliconPkg]

  [ADL S] -ADL S 150W,  New TCC offset setting, New PL1 Value
  
  - Part 2: Removed restricted tag for ADL S P3K 150W
  
  Hsd-es-id: 1309320060
  Change-Id: I73c86960f845f27ed2d8dc150cb6669359434da2
  Original commit hash: 6e25f42fe202cec3fdcc7d936a104f43d209384d
  
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 6d29bd7642344de394c9ae4bc5fc15f3e5509472 
*********************************************************************************

[BoardPkg], [ASL]

  Enabling support for ADL-N DDR4 Rvp
  
  Patch includes below changes:
  1. Board Sku
  2. PCIe Clk Req mapping
  3. Gpio
  4. I2C - PowerMeter
  
  Hsd-es-id: 16015311437
  Change-Id: I63f59c91bdb8f2bddc894b0a8655c3a698967ba8
  Original commit hash: e96b73d479a6dfd90c9ab8f8d8d631ec82c5e27d
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlN.asl
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPostMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPreMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlNPcieClocks.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 265d6cd4569799a57492a87aabddcea11f8a8ea2 
*********************************************************************************

[BoardPkg]

  [ADL-N] [LP5/DDR5] Updated Pcds
  
  Updated Pcds -
  1. WWAN Root port and Clk, required to support WWAN Firmware flash and WWAN RTD3
  2. SPI TPM Interrupt pin
  3. x1 PCIe DT slot RP
  4. Retimer PCD initialized to 0
  
  Hsd-es-id: 16012822777
  Change-Id: I16fb611066dba27cf1b7e50ac9780af111462bb9
  Original commit hash: ac59a70e7d5aef6dddd596488f59aac8f9bfd9fe
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 9ebee0def6660c1bcad8643d85afc341c372e40f 
*********************************************************************************

[SiliconPkg]

  [ADL N] Platform VR POR update for WW50_2021
  
  This covers WW 41, WW 48 and WW 50 VR Spec
  - Added 7 Watt sku support
  - Updated Loadline values
  
  Hsd-es-id: 16015329339
  Change-Id: I058799537a700bcd3a4791391351aff95f682fcc
  Original commit hash: 2f34681db764f6534f916b55d77aadf8ee0ca1fa
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 20fc2cd734ade118c7b17716f71feef558af23aa 
*********************************************************************************

[BoardPkg]

  [ADL-N] [DDR5] Change in BomId value
  
  BomId for DDR5 boards changed from 0 to 3.
  Modifying board SkuIds based on this change.
  
  Hsd-es-id: 16012822777
  Change-Id: I53542121101c454a0fbf8771882b6b06c81a5de3
  Original commit hash: 476a430afbe3d2a94a169b0389ba6920a8c52b87
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 98b9462e0df62d20386b10690666f724a6dad50f 
*********************************************************************************

[SiliconPkg]

  [ise][16015311519][ADL-P ADL-M | LP5] Revert 'dynamic power gating' and 'dynamic WCK changes'
  
  [Issue Description]
  Random margin drop of few LP5 systems at higher frequencies
  
  [Resolution]
  Disable below power gating features on LP5
  1) Disable CaValidPiGate and CkeIdlePiGate features for LP5.
  2) set WCK_MODE to safe mode for LP5 1R
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Register Impacted]
  PHY
  
  Hsd-es-id: 16015311519
  Change-Id: I1c1fb69c153564d26ab73cca3feedb8299b1f63e
  Original commit hash: 3b472a33951665008dcf7452d8db32102829178a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 8a3a44c084af337ad86a974868e7df22df3b7b62 
*********************************************************************************

[SiliconPkg]

  [ise][15010368710]Revert "[ise][16015157472][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disable unused CCC Pins"
  
  [Issue/Feature Description]
  This reverts commit adf707d4a04d6b64e77285fae51d3cc90a6ae450. (https://git-amr-7.devtools.intel.com/gerrit/160626).
  
  [Resolution]
  This reverts commit adf707d4a04d6b64e77285fae51d3cc90a6ae450. (https://git-amr-7.devtools.intel.com/gerrit/160626).
  
  [Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4
  
  [Registers impacted]
  Phy
  
  Hsd-es-id: 15010368710
  Change-Id: Ib99e1e84c7ab1cdc53684b84b7c83d6bbcfecacb
  Original commit hash: 6730d7c00be12a75214ec34b21f126a0686bf98f
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f70f0c885913d684c7512b504c7ae70237cdf4a7 
*********************************************************************************

[SiliconPkg]

  [ise][15010368676]Revert "[ise][16015107392][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] RxSDL Length optimization post MRC training"
  
  [Issue/Feature Description]
  This reverts commit 16d5d9ec8b6a1f7534ae2f3a37f24efc8b53edb1. (https://git-amr-7.devtools.intel.com/gerrit/#/c/158034/).
  
  [Resolution]
  This reverts commit 16d5d9ec8b6a1f7534ae2f3a37f24efc8b53edb1. (https://git-amr-7.devtools.intel.com/gerrit/#/c/158034/).
  
  [Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4
  
  [Registers impacted]
  Phy
  
  Hsd-es-id: 15010368676
  Change-Id: I334f6ae1b11f1a69bcba557ae232db45c4047e75
  Original commit hash: bda124ce277533e8c392f249cef7bdc354ebc8ee
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f8f17ac8dd1cd5f2ffe5ec63880258f22088b9dd 
*********************************************************************************

[SiliconPkg]

  Revert "[ise][22012129401][ADL-P | DDR5] Vtt control function"
  
  [Issue/Feature Description]
  This reverts commit 2a5877a7e1b8a780c62f3703f08b7309c1aa114d. (https://git-amr-7.devtools.intel.com/gerrit/#/c/153010/).
  
  [Resolution]
  This reverts commit 2a5877a7e1b8a780c62f3703f08b7309c1aa114d. (https://git-amr-7.devtools.intel.com/gerrit/#/c/153010/).
  
  [Impacted Area]
  ADL-P | DDR5
  
  [Registers impacted]
  Phy
  
  Hsd-es-id: 15010368651
  Change-Id: I0c47954e4efa633896623bddac20a7875accb165
  Original commit hash: b7bd4cf51331ec1e71e5eece304a5b30ed4157b2
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 4660465fb4aed084a9ee63af0730966af2fbcb55 
*********************************************************************************

[PlatformPkg]

  Revert "[RPLS][PORT FROM MTL] Handshake between BIOS and GOP for Pre-OS support for External Display over Type C when being the primary display"
  
  This reverts commit 02bae42c4f96fa291786ccfecb6650b6e8653173.
  
  The original code cause build error if build with legacy MEBX using
  'prep rpls lmebx':
  VfrCompile...
  TcgSetup.hfr(64): ERROR 12288: 4171
  	: already defined
  
  Hsd-es-id: 15010364884
  Change-Id: I473f44b982dc1a620bdf50883a2918853f0d118b
  Original commit hash: 833fe8aebc811899f05ea223157ada195f44f0da
  
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 564cf21af515b8ebae5756b776f2d4c061d95c5e 
*********************************************************************************

[SiliconPkg]

  Revert "[ise][16015239487][ADL-P | DDR5] RxBIAS Optimization"
  
  [Issue/Feature Description]
  This reverts commit a0c343680dc3518857f25ddf5119d630e9603034 (https://git-amr-7.devtools.intel.com/gerrit/160677).
  
  [Resolution]
  This reverts commit a0c343680dc3518857f25ddf5119d630e9603034 (https://git-amr-7.devtools.intel.com/gerrit/160677).
  
  [Impacted Area]
  ADL-P | DDR5
  
  [Registers impacted]
  Phy
  
  Hsd-es-id: NA
  Change-Id: I9de13d11eeeaa28753485c5112fd3f478dc3bca3
  Original commit hash: 4864c1c0007b4268de736e91dffb57c722ec8195
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f834902fccdf21fd824e91d73e6fbe5a12973294 
*********************************************************************************

[SiliconPkg]

  [ADL] Update HwEq default policy mismatch values.
  
  Hsd-es-id: 16015299014
  Change-Id: I3c7f9fd2ba8866739e52a7485c23930b77582687
  Original commit hash: 1bf39856c87cce9a8c94fb04201ab7957cf87737
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 46d9d77e4e4038d5f3370fc451a663e407ed3b64 
*********************************************************************************

[BoardPkg]

  Revert "[ADL-S]Updated the ucode for ADL S C0"
  
  This reverts commit a718236c4e7468038d95b7449e7d657248361d1e.
  
  Hsd-es-id: N/A
  Change-Id: I6d20ea01061cbb1635e5321a66cc69c986ae37c1
  Original commit hash: 2c3ffd229e7f2021f2f12de7aaedfbd07c86aaf3
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: dfc4988c4f62505697b0f39601e1cca90b7912a2 
*********************************************************************************

[SiliconPkg]

  Change the warm reset to cold reset after setting BIOS DLVR bypass knob
  
  Once soft strap (OC_DLVR_FORCE_BYPASS) value is updated in BIOS to
  enable/disable DLVR bypass mode, BIOS is performing warm reset instead
  of cold reset which is resulting to MCA.
  
  Hsd-es-id: 15010338062
  Change-Id: I7d0f1e8610ca33d9f8a35e0561eeeeb7fd5eed18
  Original commit hash: 9c2ff291c4aebef4510f412567cfce34ddb28608
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass
  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: d20a10d5572a60ed7d39571d5183fccd9ffd8499 
*********************************************************************************

[SiliconPkg]

  [ADL-N] Remove the spaces in ADL-N internal tags
  
  Removing the spaces in ADLN internal tags to make IpClean to clean source properly.
  
  Hsd-es-id: N/A
  Change-Id: Ic8f6e96f59e956a7f9739f71179627808923a580
  Original commit hash: 5f502b923a1ffb16323f696b9fc4eaa864b06831
  
  ClientOneSiliconPkg/Fru/AdlPch/Include/GpioAcpiDefinesTgl.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: fd5b40103f0d38b55a89106d57e621378ec1e0bf 
*********************************************************************************

[SiliconPkg]

  [bug][ADL-P ADL-M ADL-S | LP5 DDR5] MRC is not relaxing tWRRD parameter for LPDDR5 and DDR5
  
  [Issue Description]
  MRC is not relaxing tWRRD parameter and using ideal calculated value for TAT.
  
  [Resolution]
  Update MRC code to relax the tWRRD timing with correct variable
  
  [Impacted Area]
  ADL-P ADL-S ADL-M LP5 DDR5
  
  [Registers impacted]
  MC [x] Phy [] Both [ ]
  
  internal only:
  
  Hsd-es-id: 16015271637
  Change-Id: I0ec565f296107edb8f10045ebcfe51fc84401c94
  Original commit hash: 8432c61e95e511cf652b26cfe8c7c5586bf2af52
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1d03faa8c71e97be4c2135d35a4a674df876cf2c 
*********************************************************************************

[BoardPkg], [ASL]

  [ADL-N]Enabling support for ADL-N DDR5 Rvp.
  
  Hsd-es-id: 16012822777
  Change-Id: I93537c3b214091ee77d7ab32a364560aad7172cd
  Original commit hash: aa882ed3ecbc39e5b256b0c9f25da1b07f17a05c
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlN.asl
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPostMem.h
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPostMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPreMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlNSpdMap.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlNPcieClocks.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 3e255a2927aa65132322772856bf6d7906bb0b11 
*********************************************************************************


  [Catlow] - Changes to enable Catlow IP Clean build
  
  1. Internal graphics is not POR for Catlow. Hence the related files are snipped off using the PCD gBoardModuleTokenSpaceGuid.PcdIntelGopEnable. But the build is failed due to below error because of the call existing in AlderLakeFspPkg.dsc.
  
  error 000E: File/directory not found in workspace
  
  ClientOneSiliconPkg\Fru\AdlCpu\Graphics\IntelGraphicsPeim\Binaries\IntelGraphicsPeim.inf is not found in packages path.
  
  2. To add restricted tag to EC as it is not POR for Catlow
  
  Hsd-es-id: 16015251364
  Change-Id: If3dd898d95c014aed7ec6a0123bb053f11c9981e
  Original commit hash: 201a6900da4518f1a5f6b7acde53e3e8ed031cd7
  
  AlderLakeFspPkg/AlderLakeFspPkg.dsc
  AlderLakeFspPkg/FspPkgPcdInit.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 6658014ba7c19ba2db2b67d2cf78f1e2d683a5a9 
*********************************************************************************

[SiliconPkg]

  [ise][15010247259][ADL S] checking conditions before ecc injection
  
  [Feature Description]
  The ecc injection is only available for adls cpu that supports ecc and dimm that supports ecc.
  And meanwhile we need to enable ecc_dft and disable write0.
  
  [Resolution]
  Check the cpu sku, ecc support, ecc_dft and write0 before injecting.
  
  Other change: correct EccErrInjCount's default value in upd.
  
  [Impacted Area]
  ADL S
  
  [Register Impacted]
  MC
  
  Hsd-es-id: 15010247259
  Change-Id: I5e17a8694d5fbd4691998e52c959cc8e45a4439f
  Original commit hash: e877a872a9d30e9cdf5a5985c37a2e5caa252f2f
  
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 620c865e2c4e725246e605e4b679aa2956da9da6 
*********************************************************************************

[BoardPkg], [ASL]

  Revert "ADL-SBGA: Support SPI Touch Panel Rework"
  
  This reverts commit 72c75c62dbf497473715539e9e4b8ee9b4e420ee.
  
  Hsd-es-id: 22014179853
  Change-Id: I64bd0ed0fc1defad18226aefc4db49a179631666
  Original commit hash: 0f874353a9f9580b4fb8e7a8d4350abdee00274d
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: bfb7725bf47f4fd865ebde3b434d6d4b9a418815 
*********************************************************************************

[SiliconPkg]

  [ise][16015230273][ADL-P ADL-M | LP5] - WCK leveling training is not aligning WCK to CLK on Gear4.
  
  [Issue Description]
  At the end of WCK2CK Leveling, positive edge of WCK aligns with negative edge of CK causing
  random MRC failures with Gear4. An additional offset of 256 PI was subtracted from
  WCK2CK trained value of WckPi which was shifting the WCK alignment by 0.5CK.
  
  [Resolution]
  Skip subtracting 256 PI from trained value of WckPi value after 'Jedec WCK2K Leveling' training step.
  Change default CK PI value for LP5 Gear4 from 512 to 256 and adjust Ctl, Cmd and Wck PI codes accordingly.
  Adjust TxFifoSeperation for 2400G4 from -2 to -4 to avoid saturated TxRankMuxDelay values due to CLkPi change.
  Program cas2wrwck, cas2rdwck and cas2fswck from 'WCK control registers' as per design recommended values.
  
  [Additional Changes]
  - Issue MRW to correct MR10 register
  - During LockUi re-run, consider CompOffset change also
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Register Impacted]
  Phy
  
  Hsd-es-id: 16015230273
  Change-Id: I0da7161a78caae9f6499c9ed4ccf48fa2f6873b8
  Original commit hash: d5f02392c52104b62d9e6ae64dcaa6ed053aad9a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 9d0c905942d145c3a05a5c610630a91d72d29e21 
*********************************************************************************

[PlatformPkg]

  AlderLakeSamplePkg/PlatformSetup: When RTD3 is enable, non-mobile SKU would only support D3Cold
  
  Fix issue : D3Hot option is not saved correctly
  
  Hsd-es-id: 15010150223
  Change-Id: Iac8937cb674cda4fa97fc7fc4ecd5a1fd99bd50d
  Original commit hash: 4054554676cac534114d81184e49bc24f1861832
  
  AlderLakePlatSamplePkg/Setup/PlatformSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 75cf508f15065f6c7bc434e343f6b101773b1ff2 
*********************************************************************************

[PlatformPkg]

  Chasm Falls: Check me version ton determine right GUID for me capsule
  
  me capsule GUID depend on me version, currently, adl me version major is 16,
  and rpl me version is 17, so simply use rpl build is not accurate due to compatibility,
  change to use me version major to determine GUID for compatibility support.
  in future, rpl me version major will change back to 16 and minor will change to 1,
  will use minor to justify once this change is done.
  
  Hsd-es-id: 16015199331
  Change-Id: Iaf2d776be5ab4fb74a9da1873eaa5b0aeb7cef1d
  Original commit hash: a45fa63d900f1c199f6bb6e997884f5403a5e374
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: 1801c403bf8d711f3c8408dc6941c053e531856b 
*********************************************************************************

[CPU]

  Revert "Some of Turbo Flags are set even if TURBO feature is FUSE Disabled"
  This reverts commit fccbbcf4c0e02ebfffe9a4e1186c50682f24fa10.
  Due to the regression:: Turbo is getting disabled even if it is enabled.
  
  Hsd-es-id: 16015075824
  Change-Id: I1f532325c9ffcb568b5a3ab3abfba19b210f8141
  Original commit hash: ed9884b1396d38eadaeeba56776e79946b761860
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 87399157acd5b80f118da52984703ff21431391e 
*********************************************************************************

[BoardPkg], [SA]

  [ADL-M][LP5][HLK][DTPM] : TPM 2.0 - Supplemental test with dTPM failed with "Error executing command! HR: 0x90284001"
  
  This reverts commit 45428314cab1819b1af2d8dd6ab2fe354b5db6f3.
  Which cause HLK test fail.
  
  Hsd-es-id: 16014644983
  Change-Id: I2d0d5176348086f3031a44f13be7aa7534dcd146
  Original commit hash: dc3034d5f123f618e8b7975309d3d19988a6d4a3
  
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 0d6d3cb21fa5a6b62566cc5596a2cb7292fb9a1f 
*********************************************************************************

[SiliconPkg]

  SyncScript: Revert override commits.
  
  Mon Nov 22 23:22:46 2021 -0800
  Original commit hash: a23cfe2b3330b387eb882d033a9ed2e0e88feee7
  
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: db26d95a9773b03acb339c95795b38a867116fb6 
*********************************************************************************

[CPU]

  Some of Turbo Flags are set even if TURBO feature is FUSE Disabled
  
  When TURBO FUSE is disabled, there are some flows in BIOS which needs to be corrected
  If TURBO FUSE is disabled should not be accessing this MSR.
  
  Hsd-es-id: 16015075824
  Change-Id: I65be71b6ce47cedae0d11f5435a5d33e2d668832
  Original commit hash: 77835a1df8c74f804fc8633dceb5e782f440e169
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: 45a6e875daf497b8d57a839a8b4677511f80312c 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  [CNV][WIFI][ADL-S]Update function of the WiFi DSM OemWifiFeaturesDsm
  
  Applied new CNV changes below to ADLS.
  1.Support Tile BTLC Revision 1 for all ADL related sku and remove Revision 0
  2.Wireless WAN/LAN Antenna Isolation
  3.Update function of WifiFeaturesDsm
  
  Hsd-es-id: 14015456385
  Change-Id: Id441de32e958844f8f6f1a71073c869ec878fc9e
  Original commit hash: 821b8b047b8456d17f59413c8a627649b76d6892
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
  AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 1aaf434eca7ee3fc4e2d31a2ee2a19da72a9692c 
*********************************************************************************

[PlatformPkg]

  SyncScript: Revert override commits.
  
  Tue Nov 16 22:31:46 2021 -0800
  Original commit hash: 7826f482384831085911b893d30ef919111b87ac
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBtGAcmIdFromBin.py
  AlderLakePlatSamplePkg/capsulebuild.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 93044123c96bc893c10fa7721a401f49971cae89 
*********************************************************************************

[BoardPkg]

  [ADL-N][LP5][ERB/RVP] Configure SATA pcds for RTD3
  
  Configuring polarity pcd for SATA power enable pin.
  
  Hsd-es-id: 16014419991
  Change-Id: I36df814ff4c41534cf75e2e62a7d42344c84ede6
  Original commit hash: 460a98d14e6537d0335b66c1989105a3ffc98eee
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: bdbb13ec9877e626d5b0ca293a190f963dfc5d64 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Revert "AlderLakeBoardPkg: Enable build command "prep stage2 & bld""
  This reverts commit edb60a9ffd8b583690d5913663f36e4bf0adbbe0.
  
  Hsd-es-id: 16015150333
  Change-Id: Idbeef21a5f921523dde759d1b77073ed2d4ee4db
  Original commit hash: 21ab68285bf126a3b2360f0c7a6804bab5f3b59e
  
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmAcpiEnableLib.c
  AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  AlderLakePlatSamplePkg/PlatformCommonLib.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 5688bc62e52adadb8c8e9086c01aa24d756bcb9b 
*********************************************************************************

[BoardPkg], [ASL]

  ADL-SBGA: Support SPI Touch Panel Rework
  
  PWREN of I2C Touch Panel is shared for SPI Touch Panel with HW rework.
  Disable RTD3 _ON/_OFF of I2C Touch Panel according to Bios setup.
  Update patch table of SBGA, enable I2C Touch Panel.
  
  Hsd-es-id: 22014179853
  Change-Id: I366af72a3a7092c43c3fbbc49ffdf2ebcb7521cb
  Original commit hash: 2c9ed79c43f17b17be1d1bb3416bf411e8fc3672
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 96ddeb05c35dbd5c534f6eaa348a43e5aadb7f63 
*********************************************************************************

[SiliconPkg]

  [DELL Cons. DT/D12 DolphinV/N/K/Wistron/ADL-S+B660] PEG LTR Enable did not work
  
  Hsd-es-id: 15010156326
  Change-Id: I33295ccd09bec4b6f1c7d561d30e9bf1e6040c5f
  Original commit hash: a54988ab54cc83c65b21e7cf748e2d14ea2ec697
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Wistron
  --Commit Message Contains Oem: Dell

*********************************************************************************
Commit: 6453c15e13c1be537a5314a43bd480e7dd64d357 
*********************************************************************************

[SiliconPkg]

  [22013856137][ADL-M][ADL-P][DDR5] DDR5 hPPR Sequence is missing PRE for Upper Ranks
  
  [Issue/Feature Description]
  When DDR5 hPPR is requested for Ranks other thank Rank0, the PRE command sent after tPFM_hPPR is sent to Rank0 instead of the taret Rank
  
  [Root Cause]
  MRH should be used to send PRE command to target Rank
  
  [Resolution]
  Added use of Generic MRH to send PREpb command to target BA/BG
  Added MrcSetCpgcBindMode to enable/disable Global Bind in CPGC
  
  [Additional Changes]
  LPDDR4 PPR: Added MRR to MR25 for reading Repair Resource availability
  LPDDR5 PPR: Added MRR to MR29 for reading Repair Resource availability
  LPDDR5: Added LP5_DEFAULT_NT_DQ_ODT for use when writing LP5 MR41 PPRE setting
  
  [Impacted Area/platform]
  PPR enabled only
  
  Registers impacted: MC [x] Phy [ ] Both [ ]
  
  Hsd-es-id: 22013856137
  Change-Id: I3cca78f390d0845e2a65ba4c45b2a62431680aef
  Original commit hash: 2af04206b96a33363bc51a7262ecbca75d48f800
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: HP

*********************************************************************************
Commit: 91d5e057a79e2506c43ac2b6f341768215c3c742 
*********************************************************************************

[SiliconPkg]

  [bug][14015489245][ADL-S | DDR4] [CmdV is saturated in RMT and CMDVC on the second DIMM when DDPCD is set in CAPID]
  
  [Issue]
  On DDR4 2DPC system, CmdV is saturated on DIMM1 during RMT and CMDVC.
  
  [Root cause]
  The following registers are zero while they should be set to '1':
  DDRPHY_COMP_NEW_CR_DIMMVREF_VREFCH0.enca1vref
  DDRPHY_COMP_NEW_CR_DIMMVREF_VREFCH1.enca1vref
  When CAPID0A.DDPCD fuse is set, MRC will disable one of the DIMMs on each MC;
  typically the smaller one, and it will be DIMM1 if they are equal.
  Both DIMMs are still trained, as we have to train the system as 2DPC.
  And MRC only reports half of the DIMMs as total memory.
  DIMM Vref programming code in phy init is using IsDimmPresent() to see which DIMMs are enabled.
  This routine will report "not present" for a disabled DIMM in DDPCD case.
  
  [Resolution]
  Use MrcRankExist() instead of IsDimmPresent() during DIMM Vref programming in phy init.
  This routine uses per-channel ValidRankMask which reflects all the trained DIMMs.
  
  [Impacted Platform]
  ADL-S DDR4 2DPC
  
  Hsd-es-id: 14015489245
  Change-Id: I6453c734396f25c28ac735e2652c33412fc2e759
  Original commit hash: a879014306a1ed96fddb7e399cf5e1ecde235516
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: 9e318a469d6f6db4a35d221656b2775f7463aa34 
*********************************************************************************

[BoardPkg]

  [ADL-N] Updating LP5 ERB Display ID.
  
  Hsd-es-id: 16014930288
  Change-Id: Iab07245a4af0a4bbf8f2d42e2f71e57df4be00a8
  Original commit hash: aa0e7b0e73a1b57c7e1981ee6839c42a11f7f26a
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 749666cb76b4a81a981c22b6f59dc87d20b29bc2 
*********************************************************************************

[BoardPkg]

  [ADL-N] Updating Display Id for ADL-N Lp5 Rvp.
  
  # |eDP + HDMI   | 6       |0   |1   |1   |0   |
  # |MIPI + HDMI  | 7       |0   |1   |1   |1   |
  # |eDP + DP     | 4       |0   |1   |0   |0   |
  # |MIPI + DP    | 5       |0   |1   |0   |1   |
  
  Hsd-es-id: 16014956991
  Change-Id: I84eea527a012dd7f66164395100badd684eda797
  Original commit hash: 7bfb6dd6427246f5370f23f2e6c6f2efa75b2aa6
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 6de8d4d705beb5658027a27d7a49fb81d1ecb17d 
*********************************************************************************

[PlatformPkg]

  Revert "PmcFivr: [ADL-N] [rev0] Enable PCH external bypass rails by default"
  
  This reverts commit 663c731b31758d2efe9a2a1b8b626a73a0754482.
  Reason: Observed Cat error when System goes into S3 State
  
  Hsd-es-id: 16015094655
  Change-Id: I803ade0adb6b4d58fb65358753ab88cae538e60e
  Original commit hash: af4b994dbba2068ff386fcc5b90888b025165f80
  
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: d686c43afd16df6222bde37fce2f3036360d6884 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit: Reserve memory higher than 128GB if enable CPU TraceHub.
  
  In general, for real memory map, there is a hole 1216MB - 4096M
  resolved for memory map IO and other usage. So a system with 128GB
  memory has about 2.8G memory has offset higher than 128G.
  And enable CPU Trace Hub will map some memory at the offset 4012MB.
  
  So a system with 128GB memory and enable CPU trace hub, need about
  11 variable MTRR entries. If the CPU has only 10 entries, then will
  failed to set MTRR entry which plan to set the 128G-256G to write back,
  and cause the 128G - 256G memory to uncacheable at last.
  
  And when Windows try to access the 2.8G memory which offset higher than
  128G, will get bad performance, and cause need long time to boot to
  Windows.
  
  Now we reserve the memory higher than 128GB to work around this issue.
  
  Hsd-es-id: 16014811323
  Change-Id: I3e61efc15b7a5e0504a1b128eee67e9253bddd9b
  Original commit hash: 649abe5517df82de37905f53958590e48a15488e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: work around

*********************************************************************************
Commit: 109fa7c2fc943d5cefaf7262221dd5a1af868f6c 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Do not touch RTC TopSwap during init
  
  Currently BIOS during RTC init flow and initial programming of Daylight
  Saving also writes TopSwap bit since it's located in the same register.
  Value of that bit depends on TopSwap strap and writing one to register
  writes it into RTC internal latch ending in restoring TopSwap on reboot.
  Due to that additional reset on platform is required for that status to
  go away and act correctly.
  This change removes that need of additional reset since BIOS will not
  program TopSwap bit during the initial programming of RTC.
  
  Hsd-es-id: 18018784025
  Change-Id: I453182a0045d71314e8ff1afd4b990656d87bcb7
  Original commit hash: effa20e3113372f3f617e4a17482bf83e7070d84
  
  ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d29fef255b7fdc9c5721d1a4e5497ab08ffa0c23 
*********************************************************************************

[SiliconPkg]

  [ise][ADL-P | DDR-5] Update ddrdata_cr_afemisc.rxbias_cmn_biasicomp from 4 to 6
  
  [Feature Description]
  EV Recomendation to program ddrdata_cr_afemisc.rxbias_cmn_biasicomp = 6 to avoid issues with corner material
  
  [Resolution]
  Change these registers for ADL-P DDR5 2000G2 from the PHY init stage, and don't run any Rx Bias training @2000G2
  Register                                 Old Value  New Value
  ddrdata_cr_afemisc.rxbias_cmn_biasicomp     0x4        0x6
  
  [Impacted Area]
  ADL-P DDR5
  
  [Registers impacted]
  MC [] PHY [x] Both []
  
  internal only:
  
  Hsd-es-id: 16015091959
  Change-Id: Ief0022ff04234ef3007f30436542c4af1f912c0b
  Original commit hash: 138915e4b5fbdb593e5869e0a0fd411b87542ba4
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 53662e3bb02e415b5ba7f2e47838c05edce1bbab 
*********************************************************************************

[SiliconPkg]

  [ise][16015070197][ADL-P| DDR5] SaGv points update based on CPU package TDP value
  
  [Feature Description]
  - Added an input parameter to read CPU package TDP.
  - Support different SaGv points for 45W TDP on DDR5-L0/1.
  SaGv points - {2000G2, 4400G4, 4800G2, 4800G2}
  
  [Other changes]
  Keep same SaGv points for both LP5 1R and 2R (L/R steppings) for Type3 board
  
  [Impacted Area]
  ADL-P | DDR5
  
  [Registers impacted]
  MC [ ] PHY [] Both [X]
  
  Hsd-es-id: 16015070197
  Change-Id: Ie0766261285c4da0a5b1a0e8652d063cab087604
  Original commit hash: 789eefa707e00fcc9a71e96ed7499b230b1451dd
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuPowerMgmt.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: e306a14a175b519d706c23401644f3b54e6d7632 
*********************************************************************************

[BoardPkg]

  [ADL-P][TCSS] VT-d security default setting is not enable as default for TCSS/iTBT on ADL-P platform
  
  Hsd-es-id: 15010172133
  Change-Id: If268b4386f65fb541c6b5fa444569b79c388c689
  Original commit hash: 54efd386d8540b002805994344b1e2fa5ece3c7f
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 0b14a0342c1569ec777ad26c3edbe6cce9493a3f 
*********************************************************************************

[BoardPkg]

  [ADL-N] Updated sata rework option for ADL-N LP5 RVP.
  
  Hsd-es-id: 16014419991
  Change-Id: Ifdf8df6d70526eb17d7f5f5176b83d201606583a
  Original commit hash: 1651c6a22d69f9a523d95bfa69fbac3d51de80df
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f6793cc8607d859561bf113db7a296e7d8544b46 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [ADLS][RPLS][OC] BCLK source config getting set as 'discrete clock' despite configuring to 'integrated BCLK' in IFWI straps
  
  Hsd-es-id: 16014843643
  Change-Id: Ic025db1a25d1ba3e224e714c455cc5b7b642ac0c
  Original commit hash: de9ac1d41fa1d4794f8791b002236a0a5c7d74e3
  
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
  AlderLakeBoardPkg/Include/Library/DccProgramLib.h
  AlderLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
  AlderLakePlatSamplePkg/Setup/IccSetup.uni
  AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
  ClientOneSiliconPkg/Include/Register/PmcRegs.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: d3b534091835681e576a66326eb4c60fcd81f55d 
*********************************************************************************

[SiliconPkg]

  [ise][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Disable Lpmode3 and revert idle timer count value.
  
  [Issue/Feature Description]
  Disable Lpmode3 and limit lpmode to Lpmode2.
  Revert the change of updating the idle timer count to (0xffff).
  
  [Resolution]
  Current settings required:
  a)Set SpidLowPowerCtl.Bits.selfrefresh_enable = 0 to prevent entering Lpmode3.
  b)Revert back the idle timer value (pm_sref_config) to (0x200).
  
  [Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5
  
  [Registers impacted]
  MC [X] PHY [] Both []
  
  Hsd-es-id: 16015079058
  Change-Id: I22d94dcd25e9594fe3e65394cc79cdf91161bf30
  Original commit hash: 4e8bc6813ebf485a1619c9fd09971e5360125d6e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a1a24c9b5d27c63b544093e115cfc7fcc4c9ce27 
*********************************************************************************

[CPU]

  FSP BIOS overriding softstraps even though mailbox communication for reading straps was erroneous.
  
  Even if CPU Softstrap read from mailbox fails, BIOS is setting wrong Strap configuration.
  Instead these should be skipped if the read fails.
  
  Hsd-es-id: 16014944275
  Change-Id: Id31a3803b9e483ab2de77c58b8f51b35ff7e5c0f
  Original commit hash: c9be2003847d668ffadaf7c80ee3dc5cd81568e0
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: 3c6f992cbd4f12ea4c0490cd464e1b17034a6d13 
*********************************************************************************

[SiliconPkg]

  [bug][14015412544][ADL-P ADL-M | DDR5][RxFifoChDelay values are too large for DDR5 Gear4]
  
  [Issue]
  Two bytes show very low margin in RDMPR in DDR5 4400 G4.
  This leads to sporadic training failures, mostly in LCT.
  
  [Root cause]
  Initial RxFifoRdEn is too big, leading to FIFO overflow on some bytes.
  The values were tuned to Unmatched Rx, and were not updated once we switched to Matched Rx for DDR5.
  
  [Solution]
  Update RxFifoChDelay_UlxUlt for DDR5 Gear4 to match pre-si values: reduce from 14 to 11 on all channels
  
  [Additional change]
  Speed up CATM for CA Parity disabled case (DDR5 Gear4 only):
  - Reduce SW loop from 16 to 8 iterations
  - Increase CATM coarse step size from 2 to 4
  
  [Impacted Platform]
  ADL-P/M DDR5
  
  Hsd-es-id: 14015412544
  Change-Id: Iae16de89203659b090bf2786cbabfe4e99c6eabb
  Original commit hash: 247e347e52f508d52a7873bc4f780249bdee336a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 4d743622e0c5b63975a6d285aa811e06ae828070 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Revert Commits from 1e32b942b534368385d4e9c01e8b7cecae8b5a7d to fa784c96706f97012699a793334be9e70557ed3c
  
  Reverting to resolve the sync conflicts from adl_rpl_permanent_dev to adl_program_rel
  
  Hsd-es-id: N/A
  Change-Id: Ibda652530531acb00d4a0bbe839e75ed33e9569b
  Original commit hash: bbd249bce1f115a73e63e634bb5698b71ae7bcfe
  
  AlderLakeBoardPkg/BiosId.env
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: e350d939f7906a1d75fcf27249ff825ec61ccbc5 
*********************************************************************************

[PlatformPkg]

  Revert "PmcFivr: [ADL-N] [rev0] Enable PCH external bypass rails by default"
  
  This reverts commit 663c731b31758d2efe9a2a1b8b626a73a0754482.
  Reason: Observed Cat error when System goes into S3 State
  
  Hsd-es-id: 16015094655
  Change-Id: I803ade0adb6b4d58fb65358753ab88cae538e60e
  Original commit hash: fa784c96706f97012699a793334be9e70557ed3c
  
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: da21b6fc190d5635e275565023f469c18f84a60b 
*********************************************************************************

[BoardPkg]

  [ADL-N] Updated sata rework option for ADL-N.
  
  Hsd-es-id: 16014419991
  Change-Id: I2ece8eeb06dae9255b68bee39e03fcd5bab00d0c
  Original commit hash: cdf6b57a563f42ba49bb5919eecce5642120429a
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: bb20714bab6b5975ebf64af629e544dbaa7ed29b 
*********************************************************************************

[SiliconPkg]

  [ise][16015056864][ADL-P ADL-M | LP5]Optimize Boot Time for Early Read MPR 2D Training
  
  [Issue/Feature Description]
  Early Read MPR 2D is taking more time during Boot.
  
  [Resolution]
  1. Increase step size in Early Read 2D
  2. Change LowVref to 60 from 20 for Read
  3. Change Early Write2D Min/Max for Write range to -15 - +15 for all Gears
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Registers impacted]
  MC [ ] Phy [x] Both [ ]
  
  Hsd-es-id: 16015056864
  Change-Id: I81461492b24f7e699251067e547d2a94ca32515f
  Original commit hash: fc91111d4df31d1cd3a00854cb815bf852343fd0
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: a27268df7738dc30af15e8da4f23ef89ba0f5db3 
*********************************************************************************

[BoardPkg], [ASL]

  [RPL][CVF] Update new ACPI HWID for Cloverfalls
  
  [RPL] Update new ACPI HWID for Cloverfalls
  Cosmetic Changes for Virtual Devices used in CVF USB Mode
  
  Hsd-es-id: 15010140915
  Change-Id: I14d707d52b5427346cc936320c738b8ea20e99ef
  Original commit hash: 15f57e94e58fb0a25f5173be3506e14a96182c08
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 7dc72655ddb02f1a56250031b7a6c2ab7ec93c96 
*********************************************************************************

[SiliconPkg]

  Revert "Revert "[ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration""
  
  [Issue/Feature Description]
  This reverts commit 8deafc727ad6146969d16c3323dba841e1a109bf  https://git-amr-7.devtools.intel.com/gerrit/#/c/155541/.
  The change was reverted in 2.229, but later, FV showed it's not caused by this change, so, add it back.
  LdoFFCodeLockCalibration fails on few parts at low frequencies with fixed VdllTargetDacCodes.
  
  [Resolution]
  - Implemented new Bandwidth Selection Calibration algorithm which sweeps VdllTargetDacCode and runs
  Bandwidth Selection Calibration until BwSel values are converged above threshold value.
  - LP4 LowFrequency switch frequency is changed to 1600-Gear1 from 1067-Gear1.
  - Reverted 'Dll Weaklock Control' register settings done as part of v0.0.2.144
  
  [Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5
  
  [Registers impacted]
  Phy
  
  Hsd-es-id: NA
  Change-Id: I7a3ab6030716a6efd34b2a15978331d21e4f4f44
  Original commit hash: ae7990b4a86c7c681aa5e3173c7d6353620685f9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: bf84a763777fb28e47701fc6ac4abf73728a1bde 
*********************************************************************************

[SiliconPkg]

  [ise][ADL-P ADL-M | LP5] MRC RPQ and CAS Clubbing Configuration Change for all LPDDR5 SKUs.
  
  [Issue/Feature Description]
  Configuration changes for following MC scheduling features to be done as per PTP team's recommendation.
  1) RPQ Request Merging
  2) CAS Clubbing
  
  [Resolution]
  mc_scheduler_mem_sb.merge_req_reads_pq_0_0_0_mchbar.enable_rpq_req_merge = 0
  mc_scheduler_mem_sb.sched_second_cbit_0_0_0_mchbar.disable_cas_clubbing  = 1
  
  [Impacted Area]
  LPDDR5
  
  Registers Impacted:
  MC [x] Phy [] Both []
  
  Hsd-es-id: 16015017766
  Change-Id: I4a9a3cb3bd6fd6317df3f7549ca92a1f48a2aa27
  Original commit hash: fd0c2ea828af00268f85d148cba0d0d36d8c5cce
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 52fa372110a37810316d4c0e32ea12911f03e7e1 
*********************************************************************************

[PlatformPkg]

  PlatformPkg/RPE: Without Erasing SATA SSD, SUT is Booting to OS directly when triggered with Real mode.
  PlatformPkg/RPE: Report BIOS status is not correct in AMT_86 of PETS test case.
  
  Issue: 1. SATA frozen bit is set, and board doesn't assign sata power pin to power off sata due to it requires HW reworked.
  2. BIOS report success status even SSD authentication failed.
  Solution: 1. Remove storage device gpio power pin assert/de-assert code since it is very board specific change.
  Provide a SecureEraseHook to skip G3 cycle if OEM has method to reset storage device power.
  2. Directly return Access Denied when OPAL password authentication failed, and update BIOS status based on the result.
  
  Hsd-es-id: 16014822514, 1309117960
  Change-Id: I878982917302c8995bb98b227bd438a6b087dec4
  Original commit hash: 3e30b0bd298d0c32b21995223e7d29da637ccbaa
  
  AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
  AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
  AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
  AlderLakePlatSamplePkg/PlatformPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: d44e8d32b114678fc16ffe54f594c65063808089 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  AlderLakePlatSamplePkg/CapsuleUpdate: Support Multiple FwUpdateLib in single BIOS
  
  [Description]
  In single BIOS support different generation ME FWU Update.
  To differentiate ME SKU/generation using different GUID.
  
  [Change]
  1. Generate the four GUIDs for different generation or sku
  - Lp_Cons : 1AD8F003-222E-4FD3-A9D1-B247A0215D9B
  - H-Cons  : D9083D94-44EB-4846-9BDE-319E6E51C481
  - Lp-Corp : 79EFDF41-DF5E-448A-BAAD-7EEBD5513DC1
  - H-Corp  : EF669ACB-AA19-4698-A0EF-5BC4D13716FC
  2. Identify PCH type in PlatformInitAdvanced to install specific GUID
  3. Add the FWUpdate library different version for different generation
  4. MeFwuDxe: FwUpdateLib instance for different generation
  - Produce the gMeFwuProtocolGuid
  - Only one instance in a platform
  5. FwuOnProtocl: Wrapper to locate correct FwUpdateLib instance
  6. Upgrade the FwUpdateLib to 16.0.15.1545
  
  Hsd-es-id: 15010117663
  Change-Id: I6d3e2b1f76943fca2a6633a5bfd805ee6a3750f4
  Original commit hash: 05d9bdfec3d5424840adc8d927a60f2d8d5d2c41
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateEfiLib.lib
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/Library/MeFwuOnProtocolLib/MeFwuOnProtocol.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/Library/MeFwuOnProtocolLib/MeFwuOnProtocol.inf
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuDxe.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuGen16Dxe.inf
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuGen17Dxe.inf
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
  AlderLakePlatSamplePkg/PlatformPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 9a2b29db14a8dfb398b5612e66397472cf1596ec 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [ADL] PS2 Keyboard option must be disabled by default in desktop
  
  Setting PS2 Keyboard disabled by default in setup options in all desktop skus except when game mode is enabled.
  
  Hsd-es-id: 22013741455
  Change-Id: I13baa8ccf5dadd02e3a2a424f3c15a513125d820
  Original commit hash: d52d3fd84d8b12fe1962391c037f5273298e0a8f
  
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 05e7307ab761cef1b1ef8b08b45e34efc64b2b71 
*********************************************************************************

[PlatformPkg]

  PmcFivr: [ADL-N] [rev0] Enable PCH external bypass rails by default
  and configure  VNN voltage to 0.78V-0.78V-1.05V
  
  According to the PnP recommendation, The following settings are
  configured for ADL-N and rev0 platforms
  - External Bypass settings enabled by default for PCH rails
  - External VNN voltage configured to 0.78V-0.78V-1.05V
  
  Hsd-es-id: 16014233510
  Change-Id: I425dcb334e2c0f627e2118d078b53045703cb636
  Original commit hash: 76e123f1ed28e10b936d28c7f3ecc1dc9ca8416b
  
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 2dc290005ee4c71a0eda2408349d8c79699b270f 
*********************************************************************************

[PlatformPkg]

  [ADL] Fix HstiIhvDxe.c fencepost errors
  
  Incorporate MSFT suggested changes
  
  Hsd-es-id: 18018474583
  Change-Id: I86a26cd65dcbb5db66b2ec1cf07c054633b06ea6
  Original commit hash: 04186d9f855903454bcfaa35548767c76775f8b6
  
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: MSFT

*********************************************************************************
Commit: e6c9e08c1890e1910fb595cf39f146a7f3dff406 
*********************************************************************************

[BoardPkg]

  Revert "[ADL] stack overflow observed with DDR5/LPDDR5 during premem phase"
  
  This reverts commit 4ac02cdcf8e9c47686462d101a357c0ce1f44e58.
  
  Facing Hung at DD31 due to this check-in. So reverting
  
  Hsd-es-id: NA
  Change-Id: I3a91e0cf1ff524662e821dda584064b61c84dbc4
  Original commit hash: 8979d4dd54178ded1ce3f9321151173429fd11d0
  
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  AlderLakeFspPkg/FspPkgPcdInit.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 994b9567e5ef668e0c8066fe9a873b8ef3b0fdec 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Removing onboard Foxville card setup knob for ADL P/M Platform
  
  1)Make onboard FXVL by default disabled in PchSetup.hfr
  and only expose in DT SKULL
  2)Enable onboard FXVL in  AlderLakeSBoardConfigPatchTable.h
  and RaptorLakeSBoardConfigurePatchTable.h only for S8/S12/S17/SB1/SB3
  
  Hsd-es-id: 16014920067
  Change-Id: Ia4da0c797a3f8cdbf6a8f617526bdca21c8e807e
  Original commit hash: 16555abdc3d9f0a85c116bfc2ac940b506b0b2b4
  
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 639c0b14b5e70330f60194bec9caa2a06abce755 
*********************************************************************************

[SiliconPkg]

  Revert "ADLN: Updating GOP Version to 1039."
  
  This reverts commit 8b229dc755540df54b1966fbcf5b4380532b7e5c.
  
  Hsd-es-id: NA
  Change-Id: Iac52262bdd3d0371f836d88d0866dfb809616559
  Original commit hash: 62b88b6a09035c97cc697a6f92b5bfb9298d9dc6
  
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 5d69c38e91446ffa376c1f9fb99301304a6e2893 
*********************************************************************************

[BoardPkg]

  [ADL-N] Updated display Id changes for ADL-N Lp5 Rvp and ERB
  
  1) Updated MipiEdp to MipiHdmi with display id 0x01
  2) Updated MipiExtDisplay to MipiDp  with display id 0x05
  3) Updated EdpExtDiplay to EdpDp  with display id 0x04
  
  Hsd-es-id: 16014419991
  Change-Id: I49a11b3a536fe5d0733f28bf526cacd985e6f12d
  Original commit hash: 07b95974714c200a49a9f70710ff57dfb28ec0a3
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 186e48ae4f5ee6de575a5d66aebc599aa953d805 
*********************************************************************************

[SiliconPkg]

  Dekel Recipe and nFTS value modification to address L0s Gen1 failures
  
  Hsd-es-id: 16014535372
  Change-Id: I63db688dacadb1dcffc268193c27776f1abeaeb0
  Original commit hash: d6bfd50459e277cd3b4a571bf2337a8d43860875
  
  ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: FTS

*********************************************************************************
Commit: 3aac6d220f8ce84198223bfcef2a93a18e04846a 
*********************************************************************************

[SiliconPkg]

  Revert "[ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration"
  
  Changes:
  BwSel Calibration algorithm implementation from v0.0.2.201 causing DdrIO initialization failures on LP4.
  Hence reverting this change
  
  [Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5
  
  [Registers impacted]
  Phy
  
  Hsd-es-id: N/A
  Change-Id: I7139199a208a3f2bca6d2f2661b2e8cfa8d5cb3f
  Original commit hash: aaada3e55ba5ed73f31d5f7da7258591df06734f
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 4067b14ce7a80a78209e7f201dad5fc5b971ff4e 
*********************************************************************************

[SiliconPkg]

  [ADL-S | DDR5] Reg32.Bits.pwr_good_io_type need keep default 0
  
  [Issue/Feature Description]
  On re-worked boards for OverClock, some memory modules with specific
  PMIC models are installed and system fails at training.
  
  Those PMIC don't want pwr_good_io_type to be initialized to 1.
  R32 [5]: PWR_GOOD_IO_TYPE
  PMIC PWR_GOOD Output Signal Type
  0 = Output Only
  1 = Input & Output
  
  Otherwise, PMIC might power up VDD/VDDQ, then power down them
  immediately. Later on, memory training fails.
  
  [Resolution]
  1) Keep Reg32.Bits.pwr_good_io_type to default 0.
  2) Dump some PMIC register values for debug.
  3) Per XMP spec owner's suggestion, don't reset voltage to the
  smallest when switching step size 5mv=>10mv. There is an assumption
  that step size reg is only a flag and wouldn't trigger voltage change
  immediately. Real voltage change happens when voltage registers
  are configured.
  
  [Impacted Platform]
  ADL DDR5 OC.
  
  Hsd-es-id: 15010012525
  Change-Id: I03b5d5b412574636d2969d97c2df0fb93a2d898b
  Original commit hash: 977f363e4f915ad48f38abb98047dfc904a5165d
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPmic.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 70502427df13e2b859b834ee8f82fc7d49e2575f 
*********************************************************************************

[BoardPkg]

  ADL_C0 Production patchID
  
  Added ucode for C0 stepping.
  
  Hsd-es-id: N/A
  Change-Id: If3e0a65f7d5d7acfe5c602060915c7ed4f5f750a
  Original commit hash: af5ea5886cca15dde2a28b16c8604d8858922642
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 83d6361aba48875e3958d0c884ce97d892558ce5 
*********************************************************************************

[SiliconPkg]

  ADL DT fuse down PD value - Platform CCB [VR POR]
  - Update for ADL S Fuse down PD values.
  
  Hsd-es-id: 22013950527
  Change-Id: I5a6ec6599efc22a361906cd495aed0887fe24f6e
  Original commit hash: 4e967e823ab1a2bde28b6207de9a2b2615f65284
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: 4cc68d0add2264e64fa97d4a78df38a950ff5120 
*********************************************************************************

[SiliconPkg]

  Dekel Recipe and nFTS value modification to address L0s Gen1 failures
  
  Hsd-es-id: 16014535372
  Change-Id: I8efb2192dfe8116fb58258ec8d203901100ab50e
  Original commit hash: 7d91f3c9131d9b25a6f137e2a286335c41602d6a
  
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: FTS

*********************************************************************************
Commit: 5cf766231c06901cefa88d0471b45a57faed410a 
*********************************************************************************

[SiliconPkg]

  [bug][16014914564][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] S3 flow stuck at post code 0xAB03 when only one DIMM (MC1) populated
  
  [Issue Description]
  MRC publishes 'Total Memory Width' available across all controllers/channels through MEMORY_INFO_DATA_HOB.
  BIOS use this information to send BIOS_MAILBOX_INFORM_GRAPHICS_MEMORY_CONFIG command to pcode to enable
  'dynamic graphics branding'. On S3 path MEMORY_INFO_DATA_HOB is not published by MRC and hence mailbox
  command is not sent to pcode which results in hang during S3 exit.
  
  [Resolution]
  Publish MEMORY_INFO_DATA_HOB on S3 path similar to other boot flows.
  
  [Impacted Area]
  ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5
  
  [Register Impacted]
  None
  
  Hsd-es-id: 16014914564
  Change-Id: Ide73e2d0b9dae978a1ec2cee2775442d71895fbf
  Original commit hash: 5054b966fd689b161a6256bc9bb02c46d13a49fb
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: brand
  --Commit Message Contains Key Word: branding

*********************************************************************************
Commit: e7d6c4ad4c9a93d838dc5f44524a3f06e9819884 
*********************************************************************************

[SiliconPkg]

  Revert "[ADL] upstream/downstream design dGPU always keep ON problem."
  We are reverting these changes as they are breaking DG-2 config
  
  This reverts commit 912d1b72e3b6f7d3e268bb6760e278cca7e8a341.
  
  Hsd-es-id: 15010064368
  Change-Id: I34600d6900c92530e541f835728609e9407d48df
  Original commit hash: 9ab6bc3081d71d8a3052cd56d80480b89066d576
  
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 6df19379efceb49a9439e61fe11d118ac81a83de 
*********************************************************************************

[SiliconPkg]

  Revert "[ADL-P][K0][DDR5][Regression]Inserting HG card and set Primary display = HG will cause BSOD"
  We are reverting these changes as they are breaking DG-2 config
  
  This reverts commit ebc4bf444c4f4857cc28a427828449fa7ca7a382.
  
  Hsd-es-id: 15010064368
  Change-Id: I28e901af004f93c4752d52173855ef243687e690
  Original commit hash: 155d3c62659339bcb2b1d924d895cbb7d9337bee
  
  ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a2672d1ea6bc7dc64311ae42415d2a5ed05f34e8 
*********************************************************************************

[SiliconPkg]

  [ise][16014913554][ADL-P ADL-M | LP5] Disable Dynamic Pi Clock Gating
  
  [Issue]
  Machine Check errors observed in ADL-M Setup with DRAMs specific Vendor.
  
  [Resolution]
  Disabed it for the R0 Stepping.
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Registers impacted]
  MC [ ] Phy [x] Both [ ]
  
  Hsd-es-id: 16014913554
  Change-Id: Iec94937e1fd792755b02ee91c52b51690af05684
  Original commit hash: fcff75c59d1f75f51c20e644d9edca2640262664
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: b0f432136b92520aeef00fb34deef6ba3c6eb7ac 
*********************************************************************************

[BoardPkg]

  [RPE]: Remove restricted Tag for PcdRemotePlatformEraseSupport to available for external platform pkg
  Removed #ME: Restricted tag
  
  Hsd-es-id: 16014910582
  Change-Id: Ida7de7c1d932b2bf58adef71bb5dc2aedcefc9f3
  Original commit hash: e2162d65317f854910cf56853123a644920b7fa0
  
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 07700c9850783ad28413ea2aa3fbf2e685a73065 
*********************************************************************************

[PlatformPkg]

  [Manageability] Remote Secure erase failing on Intel SSD with error as 'unsupported'
  
  When OPAL admin password reverted, get new ControllerData
  
  Hsd-es-id: 15010004144
  Change-Id: Ia54987d0ea9c99d9e081150c799570fa7bee8e6b
  Original commit hash: dacea1725a10cfb6bd2f5324d4257711cd1018e5
  
  AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 8838a2d256923978c89d107c4eb812f07ab6da07 
*********************************************************************************

[BoardPkg]

  [ADLN]:Updating Gpiotable.
  
  1.Programming SAE_DPR_PCH pin  as gpiointdis  there is no use case in bios for this pin.
  2.Updating BT_rf_kill,wifi_rf_kill reset configuration from platformreset ->deephostreset to avoid config loss in SX cycle.
  
  Hsd-es-id: 16014419991
  Change-Id: Ic66dda4d864b4469b2945b3f81fa6d5814f5e3fe
  Original commit hash: ba5acbcd7ba6049d6b00ae7598fe8f35c10215ec
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 4a6cbdabe22c017ab38299b1d7971db2e0a90f19 
*********************************************************************************

[SiliconPkg]

  [ise][16014844489][ADL-P ADL-M | LP5 LP4 DDR4 DDR5] MRC pcit and cke configuration change for Mobile SKUs
  
  [Feature Description]
  - Change following register configs based on PnP Team's recommendataion
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ignore_gt               = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ignore_vc1              = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.transaction_factor      = 0x3
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.good_page_close_weight  = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ph_weight               = 0x0
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.late_weight             = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.early_weight            = 0x2
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.change_range            = 0x3
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.max_pcit                = 1023
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.min_pcit                = 0x20
  mc_scheduler_mem_sb.pm_adaptive_cke_0_0_0_mchbar.min_pdwn_idle_counter    = 0x20
  mc_scheduler_mem_sb.pm_adaptive_cke_0_0_0_mchbar.max_pdwn_idle_counter    = 1535
  mc_scheduler_mem_sb.pm_pdwn_config_0_0_0_mchbar.ppd                       = 1
  
  [Resolution]
  Update the CSR value as the feature description
  
  [Impacted Area]:
  ADL-P ADL-M LP5 LP4 DDR4 DDR5
  
  [Registers impacted]
  MC [x] PHY [] Both []
  
  Hsd-es-id: 16014844489
  Change-Id: I6f183dc06afcfd3e6496f4e0a66dcb4cc9518ae6
  Original commit hash: c0845541cc76c42c34ad438bbbfa5e96c91531d3
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: d5963f7e2a672c7f0d8dc47bf4265341c35aca60 
*********************************************************************************

[BoardPkg]

  [ADLN]:Correcting gpio configurations.
  
  1.Removing GpioPadConfigUnlock configuration from touch panel power pin configurations.
  2.Setting reset field of x1 pcie slot as GpioHostDeepReset.
  3.Changing touchpanel reset pin polarity from Low->High
  
  Hsd-es-id: 16014419991
  Change-Id: If6eb5ea06e48284ccb23139086ac3b4fa470f2ce
  Original commit hash: 6c10c2e89229137472d03c00a16e7113eebfab05
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f6c0b2f5dc45e0f6100be3cd1472978ba8586465 
*********************************************************************************

[PlatformPkg]

  [ADL-S][z690] - BIOS setup Fails to program PL1 \ PL2 overrides when Speed Shift (HWP) is disabled.
  
  Correction added to keep the Turbo options enabled when either Speed Shift or Speed Step is enabled.
  
  Hsd-es-id: 14015216513
  Change-Id: I9e5df889e03f1498427c58d1e26284f2f74b7a64
  Original commit hash: 90637992b5aedb116ca5b5f3a9f439803f1678ff
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 1e56ab50f71449b1cc759148b1627a37bb30200f 
*********************************************************************************

[PlatformPkg]

  Revert "[ADL-P/M]: Update defaults of Flash settings."
  
  This reverts commit 26309652a799fa6bf8948ca50118777d0382acc9.
  
  Hsd-es-id: 16014849123
  Change-Id: I7973011e4f7a2d07deb6012393ab7176426054cf
  Original commit hash: 9d8500f827c16c6f0bc186b9d879a7c0e9904fae
  
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: c5a74bb8e42d43d26b9f7bed12cf948526a6447f 
*********************************************************************************

[SiliconPkg]

  [ADL P][RPLP][ADLS]V2405_01 daily ADP got hang up at 0054 after rest or S4 reume with release and debug build both, it also impacted V2407 RPLP and V2407 ADLS.
  
  Revert "[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device"
  This reverts commit 489b879aac2a2d7d0333b5dca8584a4b7cb860ff.
  
  Hsd-es-id: 15010045803
  Change-Id: I1ceb8b1630506f3d49e0ad389f6389981734708d
  Original commit hash: ee46bd5af331f74a1f0790a34c4f34266420195c
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: cb33340cf071790de5c5d2aa7766708a458bd91a 
*********************************************************************************

[BoardPkg]

  [ADL-P] Add all CPU stepping to release notes
  
  Hsd-es-id: NA
  Change-Id: I97d3975479c66c74b51963912326649a8a2f9702
  Original commit hash: ef6ba8ab3a803695d224765c6d3546e5195bf6a7
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: eba22c3f77f2448ae97bb2bc1d7e04078261c5eb 
*********************************************************************************

[BoardPkg]

  RPL-Px board support #1: Add Sku & Board Id
  
  Board ID 0x0A is for ERB, 0x0B for RVP.
  Bom ID 0x01 is for PPV.
  Create initial board support of RPL-Px,copy board config of ADL-P LP5 T4 CRB.
  
  Hsd-es-id: 1509247225
  Change-Id: I5fea6da40d36316db9a83a589e956c2057864185
  Original commit hash: 214b8b3f8d447f78e73651eee6554b8686390de3
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: e1146e0b7a9f0d0a153efbdc265807061e2662ce 
*********************************************************************************

[PlatformPkg]

  [ADL-S] Core Naming- Change core names in BIOS to align with marketing direction to Performance-Cores and Efficient-Cores
  
  Core names in BIOS to align with marketing direction to Performance-Cores and Efficient-Cores
  
  Hsd-es-id: 22013733639
  Change-Id: I8ccf73b342873919e508248eaf1174b4aedd509c
  Original commit hash: 40b2a4b9108d053d72dbb5946e6125a0f4d61434
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
  AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: marketing

*********************************************************************************
Commit: f6338b7f67b830c362f5d873e208a349d9d3f526 
*********************************************************************************

[PlatformPkg]

  [ADL_M][Q0][Chasm falls] SECURITY ::Resiliency BIOS Capsule upgrade/downgrade failure from EFI/OS
  
  MRC training after BIOS update takes more than 2 minutes and hence recovery is triggered. (EC WDT timeout)
  Since MRC full training might happen not just in the first boot (e.g., MRC version change, CMOS power loss, etc), always set a max timeout value (255s) to simplify code logic.
  After this change, a BIOS corruption would need to wait 5 minutes to trigger recovery at worst case.
  
  Hsd-es-id: 16014580003
  Change-Id: Ia211af961abd05b080f57aea0a9f24129727b8b6
  Original commit hash: e8908096b9788ae6f5cd8c1f8f04138426b29d1a
  
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 5ea7f33c74afb12bbda78450062a67b2faa0c285 
*********************************************************************************

[BoardPkg]

  [ise][1509984458] Enable SAGV for all SKUs
  
  [Feature Description]
  1. Enable SAGV for all SKUs
  
  [Resolution]
  1. Enable SAGV for all SKUs by setting SaGv with value 5 in patch table.
  
  Additional change:
  2. Add the new headless MRC support.
  
  [Impacted Area]
  SAGV, HMRC
  
  [Register Impacted]
  PHY, MC
  
  Hsd-es-id: 1509984458
  Change-Id: Ibaff5fe38ed4d49ffad8bddceef279b0501868d2
  Original commit hash: f1cf1eac8068043a74a0aa184da3b760b0a990e3
  
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 196357d31696baf325ccecfab91d948e10de1e8e 
*********************************************************************************

[SiliconPkg]

  IFWI[ADL-P] [R0]: CPU Stepping is showing as <null string> in BIOS page on ADL-P with R0 stepping
  
  Added R0 string entry for ULT SKU
  
  Hsd-es-id: 16014693217
  Change-Id: I0f745cbf901408a4c9d34f0ebdae9a597432afeb
  Original commit hash: 73c1fc272cdfb437a9cb39146f80a195d0d03143
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: a865d0fd631b8e34a6c1867494ded89229a3dada 
*********************************************************************************

[SiliconPkg]

  [ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration
  
  [Issue/Feature Description]
  LdoFFCodeLockCalibration fails on few parts at low frequencies with fixed VdllTargetDacCodes.
  
  [Resolution]
  - Implemented new Bandwidth Selection Calibration algorithm which sweeps VdllTargetDacCode and runs
  Bandwidth Selection Calibration until BwSel values are converged above threshold value.
  - LP4 LowFrequency switch frequency is changed to 1600-Gear1 from 1067-Gear1.
  - Reverted 'Dll Weaklock Control' register settings done as part of v0.0.2.144
  
  [Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5
  
  [Registers impacted]
  Phy
  
  Hsd-es-id: 16014716637
  Change-Id: Ibb099c642e4c0dd50ac6724f704f07b584b76193
  Original commit hash: 6a005f5d7b77bc8ad8b8c7ac4b04a7b4fd4b562d
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 60392f3869d3e895c2e86c2dbb47836ae049a453 
*********************************************************************************

[SiliconPkg]

  [HSD][ADL]: fix Gear2 and Gear4 enabled at same time.
  
  [Issue/Feature Description]
  
  During Lp5 FreqSwitch, Mrc will set Gear4 to Gear2, and Gear2 back to Gear4.
  while transit from Gear2 to Gear4, Gear2 bit is already enabled,
  then set Gear4 bit to enable. at the moment, both Gears are enabled.
  
  [Resolution]
  
  Write Gear4/Gear2 enable/disable to register cache, then flush to HW.
  
  [Impacted Area/platform]
  
  Lp5 FreqSwitch/ADL-P/M
  
  Hsd-es-id: 1509749117
  Change-Id: I1a3301f9399d5f94f15425865818d9284d4c7420
  Original commit hash: e13d70a9b37bdd2095ab4b74218c5f42c1f5a412
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 93fae2eaecdfe5c48fa2091b0ee58d864d0b0631 
*********************************************************************************

[SiliconPkg]

  [22012131019][ADL-M ADL-P | DDR5] Post Package Repair (PPR)
  
  [Issue/Feature Description]
  Implements the DDR5 hPPR sequence, with corrected WRA command to be sent.
  CADB/CPGC configuration is used to send the WRA command
  [Impacted Platform]
  ADL-M, ADL-P
  
  Hsd-es-id: 22012131019
  Change-Id: I8b863b3262cc0a7230af6bb01672fa7d3d923dff
  Original commit hash: 865b2964b6cac3aea8c0f487e4dd322468989a29
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: HP

*********************************************************************************
Commit: 97cdf549a0781b6a34130af149b244fb1153d8d8 
*********************************************************************************

[BoardPkg]

  Revert "[ise][1509947118][ADL-N]Should disable MC1 access"
  
  Reason To revert: This check-in is causing PC 0A65 hang at rev0 k0.
  
  This reverts commit 5c8bc0e11ab0062be859548f29076f5b9ae45dcd.
  
  Hsd-es-id: N/A
  Change-Id: I32c755a1440bb8b7b3fab2953be130ec110f1ac3
  Original commit hash: 6089b9dcc25039a16b5bc4766f7589406ca4556c
  
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 82fa031d4ec59ab074d5e07ae10a12e8b72fa121 
*********************************************************************************

[BoardPkg]

  [ADL][DDR4]Consumer & Corporate Debug IFWI not booting to BIOS/EDK/OS SUT hangs at 004f postcode on DDR4.
  
  1. Create new patch tables of ADL SBGA DDR4 platform.
  2. Remove SGBA DDR4 TBT Config settings.(Non-POR)
  
  internal only: Reference Validation_Config_v2.2_ww34'21.xlsx
  
  Hsd-es-id: 16014636370
  Change-Id: I027d72623d195e483cd072db9a0b1cd671627354
  Original commit hash: 31e0268dae736cc06e7949bcf5e3b0bdd0d56e97
  
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: b827989d64a6cfb0a74bab01e46a8d203e7c958f 
*********************************************************************************

[SiliconPkg]

  Revert "Integrate ADLP GOP V1038"
  GOP-1038 is gating ADLM Beta Milestone and need to revert till we get proper fix.
  This reverts commit 5d60c522a7fd80d50aacda977ddac2e8ac691eb3.
  
  Hsd-es-id: 1509916726
  Change-Id: I1f6fe25166ee72ad694c3d4ca72b836b6455f551
  Original commit hash: 5e9537ddce160a78a5e84f8a7ad10c11677baffa
  
  AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 66cfad29e664447d9747c88e529aba3d5ceb372e 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [ADL][RPL]:CPU stepping/family check and WA cleanup
  
  1. Cleanup BIOS WA for ADL A stepping as it's not used anymore
  2. Ensure the change isolated with (Stepping >= EnumAdlB0) can be also part of RPL flow
  3. Ensure the change isolated with ADL family check also have according RPL family check
  4. Add RPL stepping/CPUID check case in ASL code
  5. Remove A0 ucode.
  
  Hsd-es-id: 16014653033
  Change-Id: I0980b3c064c726bb4693fefd1b298943f5cea766
  Original commit hash: e3b972ef310bef088914190a1ea49c2aa00d6ec3
  
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
  ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 086f0891713afce84a8eaea9e8f8ed9413473b5a 
*********************************************************************************

[SiliconPkg]

  [ise][14015104637][ADL-S] Set adaptive_pcit_window as tRC*3
  
  Set SC_ADAPTIVE_PCIT.adaptive_pcit_window to tRC*3 in DCLK units, for all DDR types and all ADL SKU's.
  
  [Impacted Area]
  ADL-S/P/M, all DDR types
  
  Hsd-es-id: 14015104637
  Change-Id: Ibc7dd3be2daccb60ca4e882d3d3a34bdfeed956b
  Original commit hash: 93e344881b6b9d5ada1f712430cf074d222ad374
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 63926e20bdc15c40a7b028087f55a2369fa1f0fe 
*********************************************************************************

[SiliconPkg]

  L0s exit timeout and deskew buffer full in Gen4 RXL0s Gen5 nFTS increase from 0xE0
  
  Hsd-es-id: 22013794864
  Change-Id: If2624a04939306286fde830af6bb9012c3412d3e
  Original commit hash: 63abba4f5b00f9532da4310894bbdef548237e78
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: FTS

*********************************************************************************
Commit: 92d61fa7a898691f3390d3eebb0688f227217ba9 
*********************************************************************************

[SiliconPkg]

  [RPL-S] [RPP-S] [A0] [PO]Core Frequency always stuck at 1.8GHz and not getting updated  on Task manager even at 100 % core Utilization
  
  Correct stepping check for
  -ScalingFactorBigCore
  -ScalingFactorBigCore
  
  Hsd-es-id: 1509907219
  Change-Id: I1909a8010d8d3d0e8541ca7d9e10501aae1bb422
  Original commit hash: 892d45ae584d5a312f720f040ef65baa9d85e855
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 835a6b4a5129a66a2fe4f244a84b952e04bcc732 
*********************************************************************************

[PlatformPkg]

  [ADL] HSTI Error 0x00080003 Platform Security Specification - Memory Map Security Configuration - Non lockable MMIO ranges overlap other critical regions
  
  Add disabled checks for PEG ranges in memory map configuration test
  
  Hsd-es-id: 18017924399
  Change-Id: Ic41a14b80cf91ccd0b24eca0d3629ef65b329042
  Original commit hash: 9a82000c569a1af02f83856a70b2d1b3c8587dce
  
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 9aa1be76f62982196b5582328a5cf409341eb910 
*********************************************************************************

[SiliconPkg]

  C1S/ME: HMRFPO Disable command was not sent in ME FW Downgrade B3 step
  
  Issue: HMRFPO disable command is not sent due to wrong operation mode check.
  Solution: When CSME is HMRFPO enabled, its operation mode should be ME_MODE_SECOVER, not ME_MODE_NORMAL.
  
  Hsd-es-id: 1509899932
  Change-Id: Ic5a73c43e5a37a6c34ee1c0388c81e30221b1f49
  Original commit hash: fd765db92a89b922b6e881c58813814067619035
  
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 979c3238b233bb1ab41e35f89c79d281edbd2fe3 
*********************************************************************************

[BoardPkg]

  Revert "AlderLakeBoardPkg: Enable FSP-S measurements in PcdFspMeasurementConfig"
  
  Reverting the change from Trunk, as per Security Validation, it has to be filed as a design change and validation assessment from security DT is not done yet.
  Developer to follow up with security validation team for next steps.
  
  This reverts commit 7da3b33cba80b1c4e7c3df20be28cb31d5a52e3e
  
  Hsd-es-id: 14014877527
  Change-Id: If6b67ee3d716f264ec6478038d7066250c30dcc5
  Original commit hash: a4d8ffaad7ab8bdae850746295cf3cd7205f3180
  
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: security
  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: d8585e29fe4fcdaa04c79e69d565b99c823a68bf 
*********************************************************************************

[BoardPkg]

  [ADL-N]: ADL-N RVP/ERB  gpio porting (Part 5)
  1) Updating Clockreq changes
  2) Enabling serial I/O
  3) Fix for ddi Port mapping
  4)Updating the unused gpio pins
  
  Hsd-es-id: 16014419991
  Change-Id: Icebc2facb96148859eb2c82e8201286fe97491fb
  Original commit hash: 8b53284534c866d75a705b60866c6da80780df4e
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 3eff260b39ee679184bd17b2cb306870c0715fde 
*********************************************************************************

[BoardPkg]

  AlderLakeBoardPkg/sh: Fix incorrect internal tag usage
  
  Remove KeyEnroll code.
  
  Hsd-es-id: 16014513415
  Change-Id: I01b2367d9b152b73dd7c66e54cb247289d0125ca
  Original commit hash: 7575dfdc3f3b591045cbba91eb3a17145acdd22d
  
  AlderLakeBoardPkg/PostBuild.sh
  AlderLakeBoardPkg/postbuild.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: ec2ccc607c0e24dbd536e9ba767bb2bd4cb4ebf0 
*********************************************************************************

[SiliconPkg], [SA]

  Modify BIOS knob for Resizable BAR Support by adding "Auto" option and making it default - Phase2
  
  Modifying comments and adding under Restricted.
  
  Hsd-es-id: 22013743977
  Change-Id: Ibca833b567181b161f651782582f602f01374884
  Original commit hash: 0f26876cfe23101e4f75d180d1055aa6dd6bbc56
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
  ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: b439506d63b47e3cad6eae7d8a4c48b7934f2dc0 
*********************************************************************************

[PlatformPkg]

  [ise][1509680767][ADL][DDR4 | DDR5 | LPDDR4 | LPDDR5] Enable RFM by default and change other default values
  
  [Feature Description]
  Update RFM parameter values.
  FV and performance teams ask to change a few default configuration
  around row hammer.
  
  [Resolution]
  1) Per FV request, we need configure RhSelect=RhRfm by default. If chips
  or DIMM don't support RFM, enable PTRR.
  2) We need configure Refresh_ABR_release/Refresh_HP_WM/Refresh_panic_wm/PBR_Disable:
  When PTRR disabled:5, 7, 8, 0
  When PTRR enabled: 5, 6, 7, 0
  Exception: DDR4's PBR_Disable need be 1.
  3) Move the initialization of Inputs->RefreshPanicWm/RefreshHpWm to
  function MrcSetupMrcData, because MrcSetupMrcData might change it to
  4,5 for Hynix memory.
  4) Add RPL support: if RPL and (MntsCbit.BitsRpl.REFm_REF_wm_block_sel == 0),
  configure PanicWm/HpWm with smaller values.
  5) If a channel has 2 dimms, but only one dimm supports RFM, don't
  enable RFM. By default, fall back to PTRR.
  6) Set REFm_Disable_on_hot to 0.
  7) Set IGNORE_HIGH_WM_BLOCK to 0.
  
  Implement all items in Description.
  
  [Impacted Area]
  ADL all, Row Hammer.
  
  Hsd-es-id: 1509680767, 1308915568
  Change-Id: I4ad4e173c5f9a21ec0d8705c52e2196ea731f8b3
  Original commit hash: 502f8c62769c66e47ee5771e803bbee33adf6ee8
  
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Memory Vendor: Hynix
  --Commit Message Contains Oem: HP

*********************************************************************************
Commit: 22aaf0b2d6884457e9e1382231c1e19a9ec48f75 
*********************************************************************************

[PlatformPkg]

  [ise][1509761063][ADL-S | DDR5][OC] Support PMIC voltage step size 10mv
  
  [Title]
  Support PMIC voltage step size 10mv
  
  [Feature Description]
  1) XMP3.0 Revision 1.1
  1.1) Defines 10mv voltage tuning step size.
  1.2) Clarify the unclear definition on System CMD Rate Mode3.
  2) PMIC requirement Revision 0.92
  2.1) Reg 0x2B[5] for SWA, Reg 0x2B[4] for SWB. Optional 0xReg 0x2B[3]
  for SWC. When the bits are 1, the voltage is using 10mv step size.
  Otherwise, use 5mv.
  2.2) 0x3E[0] is reset bit. Setting to 1 will trigger resetting to
  Factory default setting.
  
  [Resolution]
  1) Follow new XMP3.0 Revision 1.1 and PMIC requirement to implement
  10mv step size.
  Add a new parameter IsPmicSupport10MVStep to function
  MrcDefaultSetMemoryPmicVoltage to facilitate coding instead of
  searching it from Controller/Channel/Dimm loop. We don't change
  prototype MrcCall->MrcSetMemoryPmicVoltage as ADL is released.
  Even without the new parameter, MrcCall->MrcSetMemoryPmicVoltage still
  can work by searching IsPmicSupport10MVStep from DimmOut.
  As 10mv need new config and spec has no detailed info, the patch
  add some extra checkings and some debug messages.
  2) As for Reset bit, just define it and don't use it
  , partially because if memory training fails at a step, MRC
  will hang there, or fail over to STD profile by a Warm Reset, then
  retrain from start. The 2nd reason is memory module might be not stable
  on such advanced feature.
  3) Add comments around GetChannelDimmNmode for DDR5, but still use
  NMODEMINPOSSIBLE Nmode for XMP memory.
  
  [Impacted Platform]
  ADL-S DDR5 OverClock Only.
  
  Hsd-es-id: 1509761063
  Change-Id: I6d469c088ec02ce80e22952c3999d777fbcc5035
  Original commit hash: 236f4ad844d93afa53cc438e2aa6c99bef66f20a
  
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPmic.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 7cc8288c669a77a9906c4f4ff6557aa26bcb2d03 
*********************************************************************************

[SiliconPkg]

  L0s exit timeout and deskew buffer full in Gen4 RXL0s Gen4 nFTS increase from 0x90 to 0E0
  
  Hsd-es-id: 22013762993
  Change-Id: If7764e168009bce3668d9acaa187d35ad4a844e5
  Original commit hash: 5395d01490e8298646bbb48f08cb358bd34f73ca
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: FTS

*********************************************************************************
Commit: e8b195ef7b214fde6027b289b3f2fb03ce9074c2 
*********************************************************************************

[BoardPkg]

  [ADL-N]: ADL-N RVP/ERB porting (Part 3)
  
  SKUID fix for ADL-N RVP,ERB Platform PCDs.
  
  Hsd-es-id: 16014419991
  Change-Id: I95a713e894e741ecf1bbbce1814b692171f7dc8c
  Original commit hash: d174b4dc02e95dab571cf65dfa1b03b0fb0585e4
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: d9da4d114beea80dbe87d9dc2d2315744fad5a28 
*********************************************************************************

[PlatformPkg]

  PcieResizableBarSupport  setup option needs to be removed from internal
  
  Hsd-es-id: 16014575473
  Change-Id: I9c8a59ec6a7addaacb3795fcb302e26f608b22e6
  Original commit hash: 971c267305729bdeaa1bb393bbe0a54b9384406c
  
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 4df20b5bd29caf825cd63d954893d271d21c5bd5 
*********************************************************************************

[BoardPkg]

  [ADLP]: AdlP RVP Root port 08 D3cold and Wake capability
  
  Since port configuration depends on the HSIO board mapping in RVP document.Need to add RP08 workarounds on the board configs which has pch pcie slot on Rootport 08.
  
  Changes.
  1.Rp08D3ColdSupport disabling this knob on HSIO and DualMR boards since this boardconfig doesnt have Rootport 08.
  2.Adding Rp08 wake capability for the AdlP Rvp which has rootport08 pins ported in *.c file.
  
  Hsd-es-id: 16014564290
  Change-Id: I429077713ff80ad6ec1adbf397b0d313120ee9cc
  Original commit hash: f790ab2af4d291d7d5b7ed3b70e67a25a8466cae
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 9df071bd0e6707c794dd846b940729e2220844cd 
*********************************************************************************

[PlatformPkg]

  [ADL-S] BIOS workaround for games that use Denuvo DRM
  BIOS W/A for games that use a specific DRM
  Core Parking Hint based on Scroll Lock
  When Scroll lock is pressed, trap with SMM IO Trap hanlder and tell pCode to change core parking.
  
  Hsd-es-id: 22013741465
  Change-Id: I73a9eb8fb04e77e893c2f342d4ba9476278844d2
  Original commit hash: da1e78bba1d5be35eaa25249771a2ffd7c439a35
  
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h
  AlderLakePlatSamplePkg/Setup/AcpiSetup.c
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
  AlderLakePlatSamplePkg/Setup/SetupId.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 2de902ac57dcc04942e9b5b829626204f75dcc8a 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  [ADLP]: Root port 08 wake capability.
  
  Breif description
  Since there is a single wake pin routed between peg slot wake(by default) and x4 pch pcie slot(after rework).So added Work Around in bios to suppoort wake
  from the device connected to X4 pcie slot with rework enabled on board.
  
  Changes.
  1.Added Setup option "Rp08WakeReworkDone" to route wake pin to either x4 pch pcie slot/peg slot wake based on the rework enabled and user choice.
  2.Changing gpio configuration of A20 pin from edge trigger(configured for peg wake) to level triggered(for x4 pcie slot wake) in rework case.
  3.Exposing _PRW to enable wake framework from Sx.And _L14 method to handle wake from S0ix.
  4.Changed name SDCardD3ColdSupport -> Rp08D3ColdSupport as it used as master knob(used internally in code) to expose wake related rework/D3Cold capability for
  Root port 08 in setup menu.
  
  Hsd-es-id: 16014540133
  Change-Id: Iefe28bdf5ef19497a17a26d0d32d817236fbc345
  Original commit hash: 1c14e46abc1c11501436789198f68b8d09d1712c
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: work around
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 54c38f4fa762b050ed3a33ecbd9dc7c85513a25b 
*********************************************************************************

[SiliconPkg]

  Revert "[ise][16014546377][ADL-P | DDR5] Enable LP Mode"
  
  Changes:
  This change is having dependency on another patch.
  Hence Reverting this change.
  
  [Impacted Area]:
  ADL-P | DDR5
  
  Register Impacted: None
  
  Change-Id: Ic06906c475cf1ff64a83594297e6a5c104abfbbc
  Original commit hash: e946d40460abcd13e014c5b0f6249993116f5605
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 7eac38c3f90f762c924f6e59a51fa47a62b3bfa2 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  Revert "[ADLP]: Root port 08 wake capability."
  
  This reverts commit 116dd379f4137389e54f4146b45a5214a1ab4ce6.
  
  Hsd-es-id: 16014540133
  Change-Id: I48c1ef52a759a2ec2fcdea36f320dee887b75214
  Original commit hash: f7a77a0c4adaf3827a8b9836602e3bb7cb633d5c
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 1aa97ee16a2faa1d5534d65807d74138ae6314a4 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  [ADLP]: Root port 08 wake capability.
  
  Breif description
  Since there is a single wake pin routed between peg slot wake(by default) and x4 pch pcie slot(after rework).So added Work Around in bios to suppoort wake
  from the device connected to X4 pcie slot with rework enabled on board.
  
  Changes.
  1.Added Setup option "Rp08WakeReworkDone" to route wake pin to either x4 pch pcie slot/peg slot wake based on the rework enabled and user choice.
  2.Changing gpio configuration of A20 pin from edge trigger(configured for peg wake) to level triggered(for x4 pcie slot wake) in rework case.
  3.Exposing _PRW to enable wake framework from Sx.And _L14 method to handle wake from S0ix.
  4.Changed name SDCardD3ColdSupport -> Rp08D3ColdSupport as it used as master knob(used internally in code) to expose wake related rework/D3Cold capability for
  Root port 08 in setup menu.
  5.Changed name from SdCardD3ColdDisable -> Rp08D3ColdDisable to hold generic name to disable/enable D3 cold capability on Rootport 08
  
  Hsd-es-id: 16014540133
  Change-Id: I4ed4b8a417786cd22170a58ecac3baaae914123b
  Original commit hash: 263d4e43e7e7f4736b595dfd53061a2047432e96
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: work around
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 14148098640e4aed1a6ed7ee1ee53bc69c18bebc 
*********************************************************************************

[PlatformPkg]

  [ADL-P][ADL-M][Security][RPE] :Event logs are not getting generated for triggering erase actions
  
  -BiosRpeBootParameter was initialize as NULL which was breaking the RPE flow
  -Required Allocate Zeropool before passing parameter BiosRpeBootParamete instead of NULL
  
  Hsd-es-id: 16014469896
  Change-Id: Ib3b95d6948d793e2e4f007191b9399f886cb2700
  Original commit hash: f700a856a5d9279e514a38ed00afa59b838f727f
  
  AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 34dd4cd05508f73ed9e649cfa1be8b9eb8cd95de 
*********************************************************************************

[SiliconPkg]

  [ISE][ADL-P ADL-M | DDR5 LP5 LP4 DDR4] Disable EnVttOdt, InternalClocksOn and ForceRxOn
  
  [Resolution]
  -> Program VttGenControl.EnVttOdt = 0 until VTT Mode is enabled
  -> Program DataControl0.Bits.forcerxon = 0 for Lp5 Gear4
  -> Set InternalClocksOn to 0 at the end of before moving to NormalMode
  
  [Impacted Platform]
  ADL-P ADL-M DDR-5 DDR-4 LP5 LP4
  
  [Registers impacted]
  MC [ ] PHY [X] Both []
  
  Hsd-es-id: 16014537175
  Change-Id: I2aecc218eb300a2a2cba59b58bdb81da31f9be1e
  Original commit hash: f79b6e2f305b037e6bb842bad0344dd3a37cec6e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e0dd4d651939a99de42fe5709c39ae546c0ffdad 
*********************************************************************************

[PlatformPkg]

  ClientOneSiliconPkg/AlderLake: Fix incorrect internal tag usage
  
  Hsd-es-id: 16014513415
  Change-Id: I5430c1a59a9e218df94e6fe35c11a3ecb48a770d
  Original commit hash: 2d4cacef0d77ea94b7aac73047375fe458417a31
  
  AlderLakePlatSamplePkg/Setup/SaSetup.uni

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
*********************************************************************************
Commit: 210baad7288966b52b79804f367c1c965db4146a 
*********************************************************************************

[SiliconPkg]

  Revert "[ise][16014427386][ADL-P/M LPDDR5 | LPDDR4 ] Optimize Read MPR pattern for Lpddr5 and Lpddr4"
  
  Changes:
  Optimized ReadMpr pattern is causing regression in Gear4 sagv points on Dual Rank
  Reverting this changelist for now, will update after root causing the issue
  
  [Impacted Area]:
  ADL-P/ADL-M LPDDR5 LPDDR4
  
  Register Impacted: None
  
  Change-Id: I639b9db72778e2deacc667a0b61b0a6c97604680
  Original commit hash: d5d2a3eee1b30b273d64b143adb7508e6bec352e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 2b73c1afdbcebfcf4e9bca248fbc403dd3761743 
*********************************************************************************

[BoardPkg]

  ClientOneSiliconPkg/AlderLake: Fix incorrect internal tag usage
  
  Hsd-es-id: 16014513415
  Change-Id: I598223a6e926f7cd979286a66f4a375cff07dd1b
  Original commit hash: fa4837b17334b309126f4ad2cc1caec3184e505e
  
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 15b13006e5ea091b1a954dd9ff60e7307d759b87 
*********************************************************************************

[BoardPkg]

  [ADL-N] PART-3: Sync up ADL-P boardpkg to ADL-N boardpkg.
  
  Sync AlderLakePBoards rev0-RVP's (the ADL-P LP5/DDR5/DDR4 board IDs) code in AlderLakeNBoards.
  
  Changes taken from the below SHA IDs:
  SW Drips and HW drips are not showing in sleep study because of WWAN active - c4bc3024cca74654043cea98dd3345936886bd3d
  
  Hsd-es-id: N/A
  Change-Id: Ibbf86afa021ef0f80d5ba60f4a13aa22cf34dc6d
  Original commit hash: 99b5f7cd6ddba0e21b140e95e30b679931a125dd
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5MRRvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPT3Lp5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 51adbb1b0d5c3ca99f7b38da23b58759604da50e 
*********************************************************************************

[BoardPkg]

  Revert "[ADL-P] Added new microcode for ADL-P K0 Production patchID 0x0000030a"
  Reverting this K0 ucode because SIV DPMO result is very bad with this patch
  This reverts commit 534a6df0a6fc808858944844094d5c8775468bcd.
  
  Hsd-es-id: NA
  Change-Id: I92e2cfcebfca5e362b15971ef2043dbe878b9e40
  Original commit hash: fe080c2cca9d0d8dc9b216d9fb5539319d60aea3
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 1f668e417f2987cf5005e7e6bba369e7f9f3d5c3 
*********************************************************************************

[BoardPkg]

  [ADL] Fix incorrect PcdsiliconInitVersionMinor
  
  Revert BiosIdEmb and FSP RC ID updated by commit ID 0341430dada, 7954dbdbff6, 2faf29d78dc caused by wrong Teamcity setup
  
  Hsd-es-id: 16014424354
  Change-Id: I35f0fe6ff31c0a8d0e90e5e31ae5b949028d1478
  Original commit hash: 1ecf45940b26c1236bb927f592d27c5518101356
  
  AlderLakeBoardPkg/BiosIdEmb.env
  ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: bc214ed6c71418a42a057b46a24ba7637b0ad1cd 
*********************************************************************************

[BoardPkg]

  ADL-S: [AEP][SBGA AEP] Board support added
  
  - Added BoardID, SkuID
  - GPIO changes
  - PCIe HSIO mapping changes
  - Display Configuration
  - USB OC
  
  Hsd-es-id: 22013519375
  Change-Id: I8e650a474e36bc1b53e0d1bb6924b9d4d883be6c
  Original commit hash: ef5ff44fa40c13cbe75cdc4f913a1b0d5da2e0c9
  
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f403ad2e8fe79fca8f44105b6851ed2857bfc5c0 
*********************************************************************************

[BoardPkg], [SA]

  [ise][16014422598][ADL-P/M | LP5] Need MRC to detect the T3 or T4 board configuration and train LP5 POR speeds based on board type.
  
  [Feature Description] - MRC shall train LP5 POR speeds based on board type.
  - Update MrcBoardType enum with new board types 'btUlxUltType3' and 'btUlxUltType4' for Type3 and Type4 boards and pass
  board type info to MRC using gPlatformFspPkgTokenSpaceGuid.UserBd UPD or SA_MISC_PEI_PREMEM_CONFIG.UserBd polices.
  - MRC to limit maximum DDR speed based on board type.
  Type3: 4800 MHz
  Type4: 5200 MHz
  
  [Impacted Area]:
  ADL-P/ADL-M/ADL-N LPDDR5
  
  [Registers impacted]
  MC [ ] PHY [] Both [X]
  
  Hsd-es-id: 16014422598
  Change-Id: Id8b195b7880cf472b8694403691d2589f5d8a30e
  Original commit hash: 949a5e8318165113c4cf178ac7f11d497f33d529
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5MRRvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Gcs.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
  ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 8c2a96b89920a939717a0752f2619979e01828eb 
*********************************************************************************

[PlatformPkg]

  PlatSamplePkg/SecuritySetup: potential NULL usage
  
  Suspicious dereference of pointer before NULL check
  
  Hsd-es-id: 14014629029
  Change-Id: I0cc590d730c743373ef8c920e4c5c4bf6800ee14
  Original commit hash: fa31232b449e993b37ecb56501e2e3f79dc4d883
  
  AlderLakePlatSamplePkg/Setup/SecuritySetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 2eefcd24db77c2979dfaafedd205ca9e449c1422 
*********************************************************************************

[SiliconPkg]

  [ise][16014435667][ADL-P ADL-M | LP5] Enable DQSN Receive Enable Mode
  
  [Issue/Feature Description]
  BSOD reported by Platform validation team after disabling the DQSN Receive Enable.
  
  [Resolution]
  Revert "[ise][1509738733][ADL-P ADL-M | LP5] Update DQSN Receive Enable Mode"
  Enabled the DQSN Receive enable mode for LP5/LP4.
  
  [Impacted Area]
  ADL-P ADL-M | LP5
  
  [Registers impacted]
  MC [ ] Phy [x] Both [ ]
  
  Hsd-es-id: 16014435667
  Change-Id: Ib8a53957c9dccc9039916b507b57806e1a112296
  Original commit hash: 3298fa0a6d935aac1ede5754e9095ca9cc3dc765
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: fb4e04c151571175b538da03e505504fa5a39b29 
*********************************************************************************

[BoardPkg], [ASL]

  Revert "[ADL] BIOS to send right Timer Mode to EC   BIOS is supposed to send 4 counters(Timer Modes) as:   0x00, 0x01 , 0x02, 0x03, instead BIOS is sending 0x00, 0x01, 0x10, 0x11"
  
  Reverting this change as Pseudo G3 is not waking from S5 through ISCT Tools
  This reverts commit 0b38e06b7a202e65dde62baf919052b48ea88590.
  
  Hsd-es-id: 16014427861
  Change-Id: Ic949ee251e1fbeb1623b3a3dcb4538c652935a02
  Original commit hash: 70d7f531736738fa54fbb073988d20e05e162fc7
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 28e06492cc1357392f34b33d1d9f51ed9214bb64 
*********************************************************************************

[BoardPkg]

  [ADL]: Correct the right BIOS device name for Audio controller
  Changed BIOS device name from \\_SB.PC00.HDAS.RTKC to \\_SB.PC00.HDAS
  to get the PMAX Values for Audio
  
  Hsd-es-id: 16014039538
  Change-Id: I3b1e79491730d46a8dbe14ee93ea3dea7339655c
  Original commit hash: ca1e4f40d2b07ee4de3b3e91dc08e367a7b653a8
  
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/Include/PmaxDevDef.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: kc

*********************************************************************************
Commit: 803f271d6486ed636d5e114cbc2ce1f9a6b34da7 
*********************************************************************************

[PlatformPkg], [PCH]

  [CML][RKL][ADL][RCR] Need to disable PCIe root port DPC capability for the non-iTBT supported SKUs
  
  Several lines of description for the change.
  
  Hsd-es-id: 1509349296
  Change-Id: I398fdb27ac332894c8d064c4e276c2610e3fa67f
  Original commit hash: e0f16a19f8e222bc7d82654887b868e3dcef7211
  
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 3dbd88e7f622e39bc11016cdfd6a95380903a01c 
*********************************************************************************

[BoardPkg], [ASL]

  "[ADL][CVF] Add New ACPI HWID For IVSC".
  
  Driver supports new HWID as such merging the changes back.
  
  INTC1094  SPFD - SPI OED Device (ADL SoC)
  INTC1095  CVFD - ADL Device (For FW download/CSI Config/Debug Channel)
  INTC1096  VGPO - Virtual GPIO Device for ADL
  INTC1097  VIC0/VIC1 - Virtual I2C Device for ADL
  INTC1098  VSPI - Virtual SPI over USB for ADL
  
  Hsd-es-id: 16013620233
  Change-Id: I362d3a1e8d07585aa4c0cc65865373dce19ef8b1
  Original commit hash: 87aba440f133915c30d3f4ae3509f532a5bb8ab1
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 32133fcac6e242f37fb743e3e89bad45259f94da 
*********************************************************************************

[SiliconPkg]

  [bug][16014383564][ADL-M][LP5x][PM][S&S][DPMO][COBALT][CONS]:Observed BSOD PAGE_FAULT_IN_ NONPAGED_AREA with only 5% Completed in Sx Cycling
  Memory Corruption observerd with Pi Clock gating enable
  changes:
  Revert "[ise][16014170554][ADL-P ADL-M | LP5]  Enable Pi Clock gating on LP5."
  This reverts commit 7857c8ca2e238486b8a61eeca53a71e4e433171f.
  
  [Impacted Platform]
  ADL-P/M LPDDR5
  
  Registers impacted: PHY
  
  Hsd-es-id: 16014383564
  Change-Id: I9ab58556811d873b16c7427144730febaf4c05b2
  Original commit hash: 570630b9c9d3c75fa830af8d28081ba76375d3b9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 9a21188e0c0ec3002cca314481d5dc77c9f65fd2 
*********************************************************************************

[BoardPkg], [ASL]

  USB Exposed Port System Test failed with error "Failing Exposed Connector"
  	-Reverted xhci portmaping for RPLS AEP as this causing issue.
  
  Hsd-es-id: 16014386803
  Change-Id: Iae306a639708de1f3add935514914ef0760a4eb7
  Original commit hash: 06dfa1991c53a9f1d400e9a8338fc3f272d496f9
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSAep.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: e271a46e4cbec2453d979b1c6b767d6656383145 
*********************************************************************************

[BoardPkg]

  [ADLN] USB port mapping for ADLN rev0 Platform
  
  Changes made
  1.Remove cpu xhci tcp2 and tcp3 ports in asl file
  2.Mark pch xhci tcp2 and tcp3 ports in asl file as unused.
  
  Hsd-es-id: 16014155232
  Change-Id: If657c5efb3f859a841e01fb82e784087fca5f605
  Original commit hash: 37cdaff21692c5e80d4243f2758e9be4ae88a7dd
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Gcs.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPT3Lp5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: a15de91bf534595cd68a6fa22a3a1dd9cac00f4f 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Revert Limit MKTME's KEYIDs to 4 keys
  
  Revert limit MKTME's KEYIDs to 4 keys
  
  Hsd-es-id: 22013466031
  Change-Id: Ida89e1dba33973d107689fd5f16d6779dde88d95
  Original commit hash: d7b8c821ed9e2e09a397197677f00e43a3eaa462
  
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: e21d8d9f09cbd3983a784d74a7c13f7a8b469365 
*********************************************************************************

[BoardPkg], [ASL]

  [ADLN]: Hiding SDcardD3colddisable setup in Bios setup page via patch table
  
  As in ADLN we have wake support for Root port where Sd card would be connected(according to schematics) We dont need this setup option in the bios setuppage.
  Changes
  1.Initializing SDCardD3ColdSupport value with 0x0.Platform/sku which needs the SDCardD3coldDisable feature can override the value with 1 in patch table.
  
  Hsd-es-id: N/A
  Change-Id: I8b988e92212b591dfd5ab74c1ae465f6e1952169
  Original commit hash: 626fa4731fc61503428650ec10f81e1db768ff34
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 6dea85b7548a1cabede0abc33da8ec37c25a47a8 
*********************************************************************************

[BoardPkg], [ASL], [PCH]

  ClientOneSiliconPkg: Support increase IPC1 command timeout for dGPU.
  
  Prevent race condition when user connects Type_c monitor and hotplug it on PEG dGfx enabled platforms,
  Increase IPC1 command timeout from 10 ms to 3 secs.
  
  Hsd-es-id: 14013458665
  Change-Id: I9e286337271f79bfa800022633fa9a3af0a360bf
  Original commit hash: 29f7ae78b27b1380058cc5d2c2fda451081e0109
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/IsClkAdl.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: ecs

*********************************************************************************
Commit: d04bb9e79aaf505c8233d5e2e3a2462f7f44ee26 
*********************************************************************************

[PlatformPkg]

  AlderLakePlatSamplePkg/Setup: [TPM]: TPM variables are not initialized
  
  Having un-initialized variables could lead to un-intentional behaviors
  
  Hsd-es-id: 14014629029
  Change-Id: Id0588434b570dbea485cba30164e57c13ce4f183
  Original commit hash: 840f5c16e41a4cd62fce5b7abc8e80578c13e603
  
  AlderLakePlatSamplePkg/Setup/SecuritySetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 4f44223d3f04a9034801d62ae4776f99f5e0a5dd 
*********************************************************************************

[BoardPkg]

  [Adl-N] Adding gpio mapping for Adl-N Lp5 Erb.
  
  Hsd-es-id: 16014100661
  Change-Id: I756567775baf1ead69cd714b2b26004beaa34743
  Original commit hash: f986b67fe3632acfe3d631ae4b671a2b4e9764ac
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 31059ff9abe19424a565bca9edaec9b708530981 
*********************************************************************************

[SiliconPkg]

  [ise][16014071105][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] DCC software FSM implementation
  
  [Feature Description] - DCC code calibration algorithm implementation
  - MRC measures duty cycles for all DCD Groups and Lanes
  - Run Software DCC calibration algorithm for all failing DCD Groups/Lanes.
  - Repeat the calibration steps until DCC codes are converged within SpecLimit duty cycle values.
  
  [Impacted Area]
  ADL-P/ADL-M | LP4 LP5 DDR4 DDR5
  
  [Registers impacted]
  MC [ ] PHY [X] Both [ ]
  
  Hsd-es-id: 16014071105
  Change-Id: I52d5420cef6a403b614307780fa9d63accbae8c5
  Original commit hash: 0cb6b0448c93b7f2b94ef625915179e7aafbec1b
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: d669cce93e1f72d47a28bcb29c763b7a08dedfb3 
*********************************************************************************

[BoardPkg]

  [TCSS] [ADL] BIOS should temporarily disable UCSI option for all ADL-P DDR SKU.
  
  Hsd-es-id: 16014218690
  Change-Id: I3e65679c5a3c18823dba048dfc5eb5153f0216f9
  Original commit hash: 2fd8314d330db9389028cd00ecdbf07425a64d25
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: cb229e9828d55e7451e7abc7125c7b0c0c7ea055 
*********************************************************************************

[PlatformPkg]

  [ADL] Support HTTPS Additional PET Event Notifications
  
  Install network callback protocols on oneClickRecovery to
  receive the HTTPS events, transform HTTPS events to PET Events
  and sent them to CSME.
  
  Hsd-es-id: 22012129993
  Change-Id: I5e96e9dfc28189efa580f3caeba896aa1e2fff9d
  Original commit hash: 0c626820c68ee0f6a2b63e900d82387dcf2f363b
  
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 0d99ef60c8bd125bc26de77dfa825a411cfca662 
*********************************************************************************

[BoardPkg]

  [ADL N] Board package refactor
  Added VPD PCDs support for DDi and Display configuration
  
  Hsd-es-id: 16013246886
  Change-Id: Ie2da1876c62da7db0e124178a51f3e269b69a88b
  Original commit hash: d848de48d686588fed2fdb771783f1c38452fe1e
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5MRRvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Gcs.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPT3Lp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/Include/PlatformBoardConfig.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: fb22751262e375688e0bbaf0d92f3de19f4b0650 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Adding AMT supported HTTPS programmable timeout value for remote image request and response.
  
  OCR TLV parameters request will contain the timeout value to provide to
  HTTP boot in EDK2 NetworkPkg
  
  Hsd-es-id: 22012129994
  Change-Id: Ifaaf032b06363a7295287958f6da4dc4e0d02898
  Original commit hash: 5d8faa5eebdbf803fb57f502f5071f920d167dfa
  
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: c1863da73b975e128be45158d6e73301c0ddd2b1 
*********************************************************************************

[BoardPkg]

  Exposing Legacy COM port for ADL-S PPV SKUs part3
  
  hence enabling it only for PPV SKUs with Board ID 0x2C.0x3C and 0x2B.
  
  Hsd-es-id: 22012736781
  Change-Id: I3b5fce82295393f9e99ca51a0cb0a3ac879a8c30
  Original commit hash: 210b1da511efd37ffdffb63c91b51ec0637270a0
  
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: cee8bb40b15c4c83f2107ef0f21a9d0f81df15ba 
*********************************************************************************

[BoardPkg]

  [ADL N] Board package refactor
  Added VPD PCDs support for GCS BoardID 0x1B
  
  Hsd-es-id: 16013246886
  Change-Id: Ieb169efe5f4769d8dbf62e61745f8081fb7c36d9
  Original commit hash: 8aa3dcf04e6be5538f378bfc0f21880ea3613f91
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Gcs.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 2e8e2e3acf96129a1b693e11227df1d2fde90fa5 
*********************************************************************************

[BoardPkg]

  Exposing Legacy COM port for ADL-S PPV SKUs
  
  hence enabling it only for PPV SKUs with Board ID 0x2C and 0x3C.
  
  Hsd-es-id: 22012736781
  Change-Id: I878887378a7605aced5950dcf53fecc985bf87da
  Original commit hash: 051397ef88aa2f9e66f61e0ab82eb4c5bc840884
  
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: e1c99603f516d727d0fdbcc291d6945f52daa795 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [Adl-N]:Adding gpio mapping for ADL N Lp5 Rvp
  
  Hsd-es-id: 16012822704
  Change-Id: I95d7a190c197e87504e715621002de9507fb5ec9
  Original commit hash: 0937a9332a4f85afee999c8a4cc7bb9045fde321
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPostMem.h
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPreMem.h
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
  AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 65ff50d4fceea6a09ebe546ace3e01e195acca57 
*********************************************************************************

[BoardPkg]

  [ADL-N] PART-2: Sync up ADL-P boardpkg to ADL-N boardpkg.
  
  Sync AlderLakePBoards rev0-RVP's (the ADL-P LP5/DDR5/DDR4 board IDs) code in AlderLakeNBoards.
  
  Hsd-es-id: N/A
  Change-Id: Iff4bb28d6796ec11481a62cea78aa613bd51e536
  Original commit hash: 51c4bb75f66ab011aeccdc7c58d5d7fb756ba46f
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr4Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPT3Lp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: c8d86b5121daeeabbdd8c967212407f341f7715c 
*********************************************************************************

[BoardPkg]

  [ADL N] Board package refactor
  Added VPD PCDs support for AdlPDdr5MRRvp 0x16
  alignment changes and added vpdpcds to support the board.
  
  Hsd-es-id: 16013246886
  Change-Id: I3c64c94a061e518f458cff3f23fb571b80803a4d
  Original commit hash: a6d7d9cf532ee941b7fccb87dc3cfd1669aad3ab
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5MRRvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 9b727e8d982faae6007660d88e2086d8d38faa2b 
*********************************************************************************

[SiliconPkg]

  Revert "[ise][16014200214][ADL-M ADL-P | LP4 LP5 DDR4] SAGV Points update for QS"
  
  This reverts commit b1b542de80a793b671b8ac03d252e8d91df324bd.
  
  Hsd-es-id: 16014200214
  Change-Id: I4eea465e524087e8d90b1a632e28f5480b6de0d2
  Original commit hash: 6158f821f46036537008e8f7864ad0417d094a52
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: d4cd6c2125ce917d6256cf96eb771bd737bcf069 
*********************************************************************************

[SiliconPkg]

  [BIOS RCR] Change default setting on ADL-S/RPL-S 125W K-SKUs for PL1 from 125W to PL2 value. (PL1=PL2)
  
  Hsd-es-id: 22013505479
  Change-Id: If8055c1edb679d542f416bcc2c58ee06282457d2
  Original commit hash: 5138469ba3bfc29f0a2f36a156ea553c65864ff6
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 7a2a3604daa255c98b2502a3989267eda46800f9 
*********************************************************************************

[SiliconPkg]

  [ADLS][B1][PEG10\11] AMD FirePro W5100 stuck in detect [Downplugging support for CPU PEGs]
  
  Hsd-es-id: 22013466484
  Change-Id: I58a237ec0211f7fbaea8f74ba7ad0c2cfdb39f38
  Original commit hash: 4992a7754b0e12f3cc400c4c14e8be046365a5b3
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: AMD

*********************************************************************************
Commit: 14af773f8dcca674881a3304abc54eca6d0a819b 
*********************************************************************************

[BoardPkg]

  [Adl-N] Adding support for ADL-P LP5 T3 RVP with ADL-N bios
  
  Unit Test:
  Boot test on ADL-P LP5 T3 board
  
  Hsd-es-id: NA
  Change-Id: Iecb466258973026752f2435dd2226f15574fed1f
  Original commit hash: 14317ca97d60f195399a1728770287a5043bccc1
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPT3Lp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f41e54554c2cd2ce714a37196fc8f2ff05c360cd 
*********************************************************************************

[BoardPkg]

  Add some board specific menu option for internal board test
  
  Add some board specific menu option to ease internal board test
  
  Hsd-es-id: 1509592800
  Change-Id: I8638a083574cf3f6767d253459f880b2004ce45b
  Original commit hash: 82230c0173e9a92c35a13cf0508cbcd59413c8cc
  
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: b922f91c8cefbfb983fb27644e88fa3bbe2fdc3c 
*********************************************************************************

[SiliconPkg]

  [DMI] BIOS to change DMI L1PL to 0x4 to meet USB 3.x performance as WA for HW limitation
  
  Hsd-es-id: 1509610528
  Change-Id: I0c8aaead1eb0e063a91905289cd4f9ee58998c7a
  Original commit hash: 00abc61975d3a69044c2ece649eed7dfbcf121a9
  
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: f50b7d848460d69274e8d16c976bdfe903867cf1 
*********************************************************************************

[BoardPkg]

  Revert "[Adl-N]: Adding gpio mapping for ADL N Lp5 Rvp"
  
  This reverts commit 22451d1661cd6c33a0378b230a8cdd9df9edc397.
  
  Hsd-es-id: NA
  Change-Id: I0a12c1eb165d4b99b5af88297eb6715e0224eea0
  Original commit hash: 9cce1eddf9cca828d4114eea38b9c3a3ca11d817
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPostMem.h
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPostMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPreMem.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 914fdc330e174d7c08c57371660886f809b94762 
*********************************************************************************

[PlatformPkg]

  ADL [ADL-PCH] New ADL Platform VR POR file WW26_2021 and WW30_2021
  - Updated iRMS time for ADL S BGA, P, M Segments
  - Added BGA Support for 55/65W 4+4
  - Updated TDC time default to 1 Sec(In default case)
  - Updated POR Spec for DT Fused down 8+4 and 6+4
  - Added PD Spec support for ADL P 642.
  
  Hsd-es-id: 22013466301, 22013474925
  Change-Id: Id8052939524476570ed565c9ac66eded349a7003
  Original commit hash: 98691a4abcbb065e14024471897afa9dd898e06d
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: 5ebb3d0ef2b9d1fccc16bfc72803a1a459007dff 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Chasm Falls: Move microcode and acm update back to bkc bios
  
  1.Enabled ACM and microcode update in BKC bios and Res bios both.
  2.Removed TopSwap control from biosguard, use bios to do TS control.
  3.Fixed build ACM capsule issue.
  
  Hsd-es-id: 1509486932
  Change-Id: Icd057aa51ba70ef165ad5e0823c872fad8b6f33c
  Original commit hash: 8c4264d0a56eb18127dbfb38f7839ad97166b500
  
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.inf
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
  AlderLakePlatSamplePkg/capsulebuild.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: kc

*********************************************************************************
Commit: 72880dd76fe576c4bb0dbe97ad702cb94d7da06a 
*********************************************************************************

[BoardPkg]

  [Adl-N]: Adding gpio mapping for ADL N Lp5 Rvp
  
  Hsd-es-id: 16012822704
  Change-Id: Ia5ba45c180113876d8e6fdd445f016fdadcec1d1
  Original commit hash: 275695f5ace3d920968ed5f0416f767099dd2647
  
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPostMem.h
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPostMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPreMem.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 2f35be291ec1c099fef934256b03d6eafbc4ba36 
*********************************************************************************

[BoardPkg], [ASL]

  [ADLM]:Porting Rtd3 changes for AdlMRvp2a sku
  
  Hsd-es-id: 16014078640
  Change-Id: Ia8c9897f238e9501d3dd11159aa9c1f433db41bf
  Original commit hash: 9e9fecdb27e504dd40574d1f29830508136e5df2
  
  AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: a7d01a77de83da83b0abc449a8ab98007483ee18 
*********************************************************************************

[SiliconPkg]

  [bug][16013921932][ADL-P | ADL-M | LP5] [Samsung] MRC task Early Command Training fail on Samsung 1R
  
  Issue:
  Readleveling fails on Samsung modules, after fixing ECT issue
  
  Root Cause:
  WCK leveling is not aligning WCK to CLK, specially at Gear4
  
  Solution:
  Fix the final WCK PI trained at Gear4 considering difference in PI divider setting during and post training
  
  Hsd-es-id: 16013921932
  Change-Id: I1282936ef9d5731468a9592e9782f05a109ffc9e
  Original commit hash: 06529f4fd9c2f6ca3afb122a26cfa7876ec67e63
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Samsung

*********************************************************************************
Commit: c3fa8adcec177af186ae309cfb091420a54977c0 
*********************************************************************************

[SiliconPkg]

  [DMI] BIOS to change DMI L1PL to 0x3 to meet USB 3.x performance as WA for HW limitation
  
  Hsd-es-id: 14014581339
  Change-Id: I5c174b72035e793cf84bdd0d266b023ee36ebea0
  Original commit hash: 212aca51405024c6bfde8c44f5f5a2819b161754
  
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 85bc3ea678e3a99af26e6e77c828426141a90627 
*********************************************************************************

[SiliconPkg]

  [ise][16014047165][ADLN|DDR5 LP5] IBECC: Enable Range0 when in Mode 2
  
  Issue:
  When IBECC is enabled for complete memory using
  IBECC_CONTROL_0_0_0_MCHBAR/OPERATION_MODE =2, Read ECC Cache is not
  automatically enabled to complete memory as well.
  Instead, it is remaining enabled only for defined
  ECC regions (IBECC_PROTECT_ADDR_RANGE_i_0_0_0_MCHBAR).
  
  Solution:
  Define complete memory in IBECC ranges
  IBECC_PROTECT_ADDR_RANGE_i_0_0_0_MCHBAR
  
  Note:
  This patch only applies to ADLN. Please remove ADLN checking
  if approved for other ADL skus.
  
  Hsd-es-id: 16014047165
  Change-Id: I38836429fd3bb85b5d8c4aba9b8a3d1a9daf4262
  Original commit hash: b94e284ac8205c8fc0a9364d03ce4c181303d1ba
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 12dc9cd4e44326ad7e6fecf3de92bc4367f8702f 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  AlderLakePlatSamplePkg/CapsuleUpdate: Standalone CSME FW Update for different GUID
  
  [Description]
  To differentiate ME SKU/generation using different GUID.
  Drop the support on using hardware instance method to identify.
  Prevent the CSME update trigger from OS would cause unexpected issue.
  To do the code sync from TGL to ADL
  
  [Change]
  1. Generate the four GUIDs for ADL.
  - Lp_Cons : 23192307-d667-4bdf-af1a-6059db171246
  - H-Cons  : 7aa69739-8f78-41cb-bf44-854e2cb516bd
  - Lp-Corp : 4e78ce68-5389-4a95-bf10-e3568c30caf8
  - H-Corp  : 347efe23-9f9a-4b26-b4db-e2414872dd14
  2. Drop the support on CSME hardware instance
  3. Update the copyright year to 2021.
  
  [Impacted Platforms]
  ADL
  
  Hsd-es-id: 16011841522
  Change-Id: I40d60fa253079ac11721bac43015eef4eb14f47b
  Original commit hash: 896382d33cbd00785cdba76f3c2788dc753f6a46
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMe.dsc
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
  AlderLakePlatSamplePkg/PlatformPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 685e52854ec49612cd343d8dc98cdc98257bfe37 
*********************************************************************************

[SiliconPkg]

  [ise][14014566816][ADL][Enable periodic CLK compensation]
  
  Enable periodic clock comps on steppings above A0/B0/J0:
  ddrphy_comp_ddrcomp_cr_fsmskipctrl.en_clkdn=0x1
  ddrphy_comp_ddrcomp_cr_fsmskipctrl.en_clkup=0x1
  ddrphy_comp_ddrcomp_cr_fsmskipctrl.scompclk=0x1
  ddrphy_comp_ddrcomp_cr_fsmskipctrl.vsshiffclk=0x1
  
  Set Comp sync enable at the end of Init in Seq3
  ddrccc_cr_comp2.ccctx_rgrp3_compupdtsyncen=0x1
  ddrccc_cr_comp2.ccctx_rgrp4_compupdtsyncen=0x1
  
  Hsd-es-id: 14014566816
  Change-Id: Icbe6326c833755bdf4e47e63e40b9ea6cbeb3357
  Original commit hash: b64f36e1d3d0855ecfe2c4557465e7ae38b056d6
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 0f9028c003a32e6d088bdebb03c21c9975199e21 
*********************************************************************************

[SiliconPkg]

  [ise][16013516123][ADL-M ADL-P | LP4 LP5 DDR5] RTL enabling for G4
  
  Add Gear4 support to RoundTrip Latency optimization step.
  Updated GetSet HAL for RxFifoRdEnFlybyDelay for Gear4.
  Skip ClkShift when non-zero RT guardband is applied in Gear2/Gear4, as this guardband is big enough.
  
  Hsd-es-id: 16013516123
  Change-Id: I730eb19001a62ab70221565c0d42a6d1aae72fa9
  Original commit hash: 327033c9e9355bb12727d05297e68b6c40f0afcb
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: c278f57e65b8e06dd2eb4cf00265dfa4f2336904 
*********************************************************************************

[PlatformPkg]

  Chasm Falls: Handle corner case for res bios update to bkc bios
  
  When this happen, there is no need to perform backup operation for this update.
  So clear the progress status in bios and continue boot.
  
  Hsd-es-id: 16013922414
  Change-Id: I06039d7965a2d26d646ffd6e91c148de7a8414c2
  Original commit hash: 3d335da570d2d9370114ea8fdbac05bf4b2400a0
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: kc

*********************************************************************************
Commit: c5b7bc43c1ccb3ff6aba72e89dbcbe43755c64c5 
*********************************************************************************

[SiliconPkg]

  [ise][14014514134][ADL-S] Opportunistic refresh  - MRC configuration change request
  
  Change the following setting on all ADL SKU's per PnP recommendation:
  - sc_pbr.pbr_idle_bank_condition_wr_dis = 1
  
  Hsd-es-id: 14014514134
  Change-Id: Id0c0a413071acb3b3aff56652dd5c4a896a415f3
  Original commit hash: b2be6410eca60abc85571e4a5f9f0b237cf94461
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 6c806d21a7d9cb79432fd0a2e661f71700bd58a7 
*********************************************************************************

[PlatformPkg]

  [ADL][HLK]:Hardware Security Testability Interface Test failed with error "Unexpected Status 0x000A0005 Platform Security Specification - Secure PCH SMM Security Configurat
  
  The Pcie port would be mapped to other place and all settings are protected.
  That makes BIOS cannot read the correct settings.
  BIOS should check if the device ID of the PCIE port, if it dummy device ID, skip this check.
  
  Hsd-es-id: 22013201393
  Change-Id: Ifbb81e125136a43df0c9702f87ee8cf9248ae5c5
  Original commit hash: acda4210f1afeeb44069e9e9d15551c938e2e292
  
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware
  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 6b1dbd555fb5e0bf8e4a77f51255043fae9e54e2 
*********************************************************************************

[BoardPkg]

  [ADL] Support ADL-S C0 and ADL-P/M Q0 stepping on debug resiliency BIOS
  
  [Description]
  Due to the size limit, debug resiliency BIOS only support one microcode.
  For the new CPU stepping need to modify the fdf file that include the
  microcode for new stepping.
  
  [Change]
  1. Change the ADL-S use the C0 stepping microcode.
  2. Change the ADL-P/M use the Q0 stepping microcode.
  
  [Impacted Platforms]
  ADL-S
  ADL-P
  ADL-M
  
  Hsd-es-id: 16013857388
  Change-Id: Ifadacbea9808fb2e2e9fdcdeff13a9bc88583f06
  Original commit hash: c43a5c41e716e1d3d4267a0022545166fa0b6c9b
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: b477407fd82d4f8092c70aa68be87ffe2d3b6c34 
*********************************************************************************

[PlatformPkg]

  Adl/Setup: BIOS Menu option updates for External Bypass config
  
  0.7V VNN is not POR for ADL P.
  External Vnn Rail Voltage Configuration is applicable only for S0 and S0ix mode.
  
  Hsd-es-id: 1509370922
  Change-Id: I4c25a73f501f5fa0af9d276671f9fa1bd5b93e51
  Original commit hash: f499534f7338b9d316bf597879cf6b08894b192b
  
  AlderLakePlatSamplePkg/Setup/PchSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 6912021bcedf9a9e7d13ac62fff8df52d2011f31 
*********************************************************************************

[PlatformPkg]

  [ise][14014503458][ADL][Disable Periodic DCC by default]
  
  Disable periodic DCC by default on all ADL SKU's and all DDR types, per DE recommendation.
  Add Setup options for Periodic DCC and LPMode.
  
  Hsd-es-id: 14014503458
  Change-Id: I5fb93f102f3c7727aab3614bfee7bd0ad444d0c5
  Original commit hash: 3c5afb81ebfe20493e24810c0e2b60f066f2f41e
  
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.uni

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
*********************************************************************************
Commit: 49b66993d8fd33def434f029bf588391590e32fe 
*********************************************************************************

[PlatformPkg]

  [ADLCPU+ADP BiG][Security] BIOS Guard Module Update 0x1388 (2.0.5000)
  
  * Integrate BIOS Guard module 0x1388 (2.0.5000) - PV Signed
  * Increased BIOS Guard SVN to 2271
  * Module 0x1388 supports ADL-S/P/M CP
  
  Hsd-es-id: N/A
  Change-Id: Idf998eda47ff3409ce4c65608f00d644945893a8
  Original commit hash: 0feced88d1a6523361517a591041ce1305087cf2
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

################################################################################

Report Summary: Backstop found 235 suspect commits for review 

Warnings Found:
  Commit: bb88752    --Commit Message Contains Key Word: sku
  Commit: b24b782    --Commit Message Contains Key Word: sku
  Commit: 3d02afe    --Commit Message Contains Key Word: step
  Commit: a304650    --Commit Message Contains Key Word: Workaround
  Commit: fb4f638    --Commit Message Contains Key Word: sku
  Commit: 13f5b20    --Commit Message Contains Oem: AMD
  Commit: e56b940    --Commit Message Contains Key Word: strap
  Commit: e56b940    --Commit Message Contains Key Word: sku
  Commit: eb485e5    --Commit Message Contains Key Word: revert
  Commit: 5ec3dc1    --Commit Message Contains Key Word: revert
  Commit: 138c421    --Commit Message Contains Key Word: Workaround
  Commit: 138c421    --Commit Message Contains Key Word: revert
  Commit: 6b745b7    --Commit Message Contains Key Word: revert
  Commit: b3d31f4    --Commit Message Contains Key Word: Workaround
  Commit: 8407f0c    --Commit Message Contains Key Word: security
  Commit: 1006ffa    --Commit Message Contains Key Word: revert
  Commit: 2bf93b5    --Commit Message Contains Key Word: revert
  Commit: 71728e9    --Commit Message Contains Key Word: security
  Commit: 71728e9    --Commit Message Contains Key Word: revert
  Commit: 46a6ddc    --Commit Message Contains Key Word: security
  Commit: f4b085b    --Commit Message Contains Key Word: kc
  Commit: 0248855    --Commit Message Contains Key Word: sku
  Commit: 2443940    --Commit Message Contains Key Word: internal
  Commit: 6ff180e    --Commit Message Contains Key Word: sku
  Commit: f6d3002    --Commit Message Contains Key Word: step
  Commit: f6d3002    --Commit Message Contains Key Word: stepping
  Commit: a023fa7    --Commit Message Contains Key Word: hardware
  Commit: a023fa7    --Commit Message Contains Key Word: revert
  Commit: fe31b3e    --Commit Message Contains Key Word: internal
  Commit: 9b39750    --Commit Message Contains Key Word: revert
  Commit: 9b39750    --Commit Message Contains Key Word: branding
  Commit: 0bdf10d    --Commit Message Contains Key Word: HW
  Commit: 6ea1433    --Commit Message Contains Key Word: branding
  Commit: 57c5727    --Commit Message Contains Key Word: hardware
  Commit: eee38d6    --Commit Message Contains Key Word: security
  Commit: e4a51c3    --Commit Message Contains Key Word: internal
  Commit: f360022    --Commit Message Contains Key Word: revert
  Commit: f360022    --Commit Message Contains Key Word: sku
  Commit: 617b793    --Commit Message Contains Key Word: sku
  Commit: 895be48    --Commit Message Contains Key Word: bypass
  Commit: ff12c02    --Commit Message Contains Key Word: step
  Commit: ff12c02    --Commit Message Contains Key Word: stepping
  Commit: 547b18d    --Commit Message Contains Key Word: sku
  Commit: 906d92f    --Commit Message Contains Key Word: bypass
  Commit: cc96b9c    --Commit Message Contains Key Word: internal
  Commit: 875f486    --Commit Message Contains Key Word: sku
  Commit: bb02dda    --Commit Message Contains Key Word: revert
  Commit: bb02dda    --Commit Message Contains Key Word: sku
  Commit: ef2b466    --Commit Message Contains Key Word: sku
  Commit: c772e13    --Commit Message Contains Key Word: sku
  Commit: f356471    --Commit Message Contains Key Word: sku
  Commit: f370680    --Commit Message Contains Key Word: sku
  Commit: eec17b2    --Commit Message Contains Key Word: sku
  Commit: 334a2f0    --Commit Message Contains Key Word: restricted
  Commit: 334a2f0    --Commit Message Contains Key Word: internal
  Commit: 334a2f0    --Commit Message Contains Key Word: sku
  Commit: f166001    --Commit Message Contains Key Word: sku
  Commit: 620d724    --Commit Message Contains Key Word: sku
  Commit: 59cbfb7    --Commit Message Contains Key Word: HW
  Commit: a1b981d    --Commit Message Contains Key Word: security
  Commit: a1b981d    --Commit Message Contains Key Word: revert
  Commit: 686c067    --Commit Message Contains Key Word: security
  Commit: 68f9df2    --Commit Message Contains Key Word: revert
  Commit: 68f9df2    --Commit Message Contains Key Word: sku
  Commit: 9b53bc6    --Commit Message Contains Key Word: revert
  Commit: 526b214    --Commit Message Contains Key Word: revert
  Commit: 0211157    --Commit Message Contains Key Word: revert
  Commit: d1fe768    --Commit Message Contains Key Word: revert
  Commit: c42a726    --Commit Message Contains Key Word: revert
  Commit: 1291575    --Commit Message Contains Key Word: revert
  Commit: 6243f6b    --Commit Message Contains Key Word: revert
  Commit: 7518bb0    --Commit Message Contains Key Word: revert
  Commit: 0c0a263    --Commit Message Contains Key Word: restricted
  Commit: 0c0a263    --Commit Message Contains Key Word: internal
  Commit: 0c0a263    --Commit Message Contains Key Word: sku
  Commit: f905a0e    --Commit Message Contains Key Word: internal
  Commit: 7252316    --Commit Message Contains Key Word: restricted
  Commit: 6d29bd7    --Commit Message Contains Key Word: sku
  Commit: 265d6cd    --Commit Message Contains Key Word: sku
  Commit: 9ebee0d    --Commit Message Contains Key Word: sku
  Commit: 20fc2cd    --Commit Message Contains Key Word: sku
  Commit: 98b9462    --Commit Message Contains Key Word: revert
  Commit: 8a3a44c    --Commit Message Contains Key Word: revert
  Commit: f70f0c8    --Commit Message Contains Key Word: revert
  Commit: f8f17ac    --Commit Message Contains Key Word: revert
  Commit: 4660465    --Commit Message Contains Key Word: revert
  Commit: 564cf21    --Commit Message Contains Key Word: revert
  Commit: f834902    --Commit Message Contains Key Word: HW
  Commit: 46d9d77    --Commit Message Contains Key Word: revert
  Commit: dfc4988    --Commit Message Contains Key Word: bypass
  Commit: dfc4988    --Commit Message Contains Key Word: strap
  Commit: d20a10d    --Commit Message Contains Key Word: internal
  Commit: fd5b401    --Commit Message Contains Key Word: internal
  Commit: 1d03faa    --Commit Message Contains Key Word: sku
  Commit: 3e255a2    --Commit Message Contains Key Word: internal
  Commit: 3e255a2    --Commit Message Contains Key Word: restricted
  Commit: 6658014    --Commit Message Contains Key Word: sku
  Commit: 620c865    --Commit Message Contains Key Word: revert
  Commit: bfb7725    --Commit Message Contains Key Word: step
  Commit: 9d0c905    --Commit Message Contains Key Word: sku
  Commit: 75cf508    --Commit Message Contains Key Word: future
  Commit: 1801c40    --Commit Message Contains Key Word: fuse
  Commit: 1801c40    --Commit Message Contains Key Word: revert
  Commit: 8739915    --Commit Message Contains Key Word: revert
  Commit: 0d6d3cb    --Commit Message Contains Key Word: revert
  Commit: db26d95    --Commit Message Contains Key Word: fuse
  Commit: 45a6e87    --Commit Message Contains Key Word: sku
  Commit: 1aaf434    --Commit Message Contains Key Word: revert
  Commit: 9304412    --Commit Message Contains Key Word: sku
  Commit: bdbb13e    --Commit Message Contains Key Word: revert
  Commit: 5688bc6    --Commit Message Contains Key Word: HW
  Commit: 96ddeb0    --Commit Message Contains Oem: Wistron
  Commit: 96ddeb0    --Commit Message Contains Oem: Dell
  Commit: 6453c15    --Commit Message Contains Oem: HP
  Commit: 91d5e05    --Commit Message Contains Key Word: fuse
  Commit: 9e318a4    --Commit Message Contains Key Word: sku
  Commit: 749666c    --Commit Message Contains Key Word: sku
  Commit: 6de8d4d    --Commit Message Contains Key Word: bypass
  Commit: 6de8d4d    --Commit Message Contains Key Word: revert
  Commit: d686c43    --Commit Message Contains Key Word: work around
  Commit: 109fa7c    --Commit Message Contains Key Word: strap
  Commit: 109fa7c    --Commit Message Contains Key Word: internal
  Commit: d29fef2    --Commit Message Contains Key Word: internal
  Commit: 53662e3    --Commit Message Contains Key Word: step
  Commit: 53662e3    --Commit Message Contains Key Word: stepping
  Commit: e306a14    --Commit Message Contains Key Word: security
  Commit: 0b14a03    --Commit Message Contains Key Word: sku
  Commit: f6793cc    --Commit Message Contains Key Word: strap
  Commit: d3b5340    --Commit Message Contains Key Word: revert
  Commit: a1a24c9    --Commit Message Contains Key Word: strap
  Commit: 3c6f992    --Commit Message Contains Key Word: step
  Commit: 4d74362    --Commit Message Contains Key Word: revert
  Commit: e350d93    --Commit Message Contains Key Word: bypass
  Commit: e350d93    --Commit Message Contains Key Word: revert
  Commit: da21b6f    --Commit Message Contains Key Word: sku
  Commit: bb20714    --Commit Message Contains Key Word: step
  Commit: a27268d    --Commit Message Contains Key Word: HW
  Commit: 7dc7265    --Commit Message Contains Key Word: revert
  Commit: 7dc7265    --Commit Message Contains Key Word: http
  Commit: bf84a76    --Commit Message Contains Key Word: sku
  Commit: 52fa372    --Commit Message Contains Key Word: HW
  Commit: d44e8d3    --Commit Message Contains Key Word: sku
  Commit: 9a2b29d    --Commit Message Contains Key Word: sku
  Commit: 05e7307    --Commit Message Contains Key Word: bypass
  Commit: 2dc2900    --Commit Message Contains Oem: MSFT
  Commit: e6c9e08    --Commit Message Contains Key Word: revert
  Commit: 994b956    --Commit Message Contains Key Word: sku
  Commit: 639c0b1    --Commit Message Contains Key Word: revert
  Commit: 5d69c38    --Commit Message Contains Key Word: sku
  Commit: 186e48a    --Commit Message Contains Oem: FTS
  Commit: 3aac6d2    --Commit Message Contains Key Word: revert
  Commit: 4067b14    --Commit Message Contains Key Word: step
  Commit: 7050242    --Commit Message Contains Key Word: step
  Commit: 7050242    --Commit Message Contains Key Word: stepping
  Commit: 83d6361    --Commit Message Contains Key Word: fuse
  Commit: 4cc68d0    --Commit Message Contains Oem: FTS
  Commit: 5cf7662    --Commit Message Contains Key Word: brand
  Commit: 5cf7662    --Commit Message Contains Key Word: branding
  Commit: e7d6c4a    --Commit Message Contains Key Word: revert
  Commit: 6df1937    --Commit Message Contains Key Word: revert
  Commit: a2672d1    --Commit Message Contains Key Word: step
  Commit: a2672d1    --Commit Message Contains Key Word: stepping
  Commit: b0f4321    --Commit Message Contains Key Word: restricted
  Commit: 07700c9    --Commit Message Contains Key Word: revert
  Commit: 8838a2d    --Commit Message Contains Key Word: sku
  Commit: 4a6cbda    --Commit Message Contains Key Word: sku
  Commit: d5963f7    --Commit Message Contains Key Word: sku
  Commit: f6c0b2f    --Commit Message Contains Key Word: step
  Commit: 1e56ab5    --Commit Message Contains Key Word: revert
  Commit: c5a74bb    --Commit Message Contains Key Word: revert
  Commit: cb33340    --Commit Message Contains Key Word: step
  Commit: cb33340    --Commit Message Contains Key Word: stepping
  Commit: eba22c3    --Commit Message Contains Key Word: sku
  Commit: e1146e0    --Commit Message Contains Key Word: marketing
  Commit: f6338b7    --Commit Message Contains Key Word: security
  Commit: 5ea7f33    --Commit Message Contains Key Word: sku
  Commit: 196357d    --Commit Message Contains Key Word: step
  Commit: 196357d    --Commit Message Contains Key Word: stepping
  Commit: 196357d    --Commit Message Contains Key Word: sku
  Commit: a865d0f    --Commit Message Contains Key Word: revert
  Commit: 60392f3    --Commit Message Contains Key Word: HW
  Commit: 93fae2e    --Commit Message Contains Oem: HP
  Commit: 97cdf54    --Commit Message Contains Key Word: revert
  Commit: 82fa031    --Commit Message Contains Key Word: internal
  Commit: b827989    --Commit Message Contains Key Word: revert
  Commit: 66cfad2    --Commit Message Contains Key Word: step
  Commit: 66cfad2    --Commit Message Contains Key Word: stepping
  Commit: 086f089    --Commit Message Contains Key Word: sku
  Commit: 63926e2    --Commit Message Contains Oem: FTS
  Commit: 92d61fa    --Commit Message Contains Key Word: step
  Commit: 92d61fa    --Commit Message Contains Key Word: stepping
  Commit: 835a6b4    --Commit Message Contains Key Word: security
  Commit: 9aa1be7    --Commit Message Contains Key Word: step
  Commit: 979c323    --Commit Message Contains Key Word: revert
  Commit: 979c323    --Commit Message Contains Key Word: security
  Commit: 979c323    --Commit Message Contains Key Word: step
  Commit: d8585e2    --Commit Message Contains Key Word: sku
  Commit: 3eff260    --Commit Message Contains Key Word: internal
  Commit: ec2ccc6    --Commit Message Contains Key Word: restricted
  Commit: b439506    --Commit Message Contains Memory Vendor: Hynix
  Commit: b439506    --Commit Message Contains Oem: HP
  Commit: 22aaf0b    --Commit Message Contains Key Word: step
  Commit: 7cc8288    --Commit Message Contains Oem: FTS
  Commit: e8b195e    --Commit Message Contains Key Word: sku
  Commit: d9da4d1    --Commit Message Contains Key Word: internal
  Commit: 4df20b5    --Commit Message Contains Key Word: Workaround
  Commit: 9df071b    --Commit Message Contains Key Word: Workaround
  Commit: 2de902a    --Commit Message Contains Key Word: work around
  Commit: 2de902a    --Commit Message Contains Key Word: internal
  Commit: 54c38f4    --Commit Message Contains Key Word: revert
  Commit: 7eac38c    --Commit Message Contains Key Word: revert
  Commit: 1aa97ee    --Commit Message Contains Key Word: work around
  Commit: 1aa97ee    --Commit Message Contains Key Word: internal
  Commit: 1414809    --Commit Message Contains Key Word: security
  Commit: 34dd4cd    --Commit Message Contains Key Word: internal
  Commit: e0dd4d6    --Commit Message Contains Key Word: internal
  Commit: 210baad    --Commit Message Contains Key Word: revert
  Commit: 2b73c1a    --Commit Message Contains Key Word: internal
  Commit: 15b1300    --Commit Message Contains Key Word: HW
  Commit: 15b1300    --Commit Message Contains Key Word: sku
  Commit: 51adbb1    --Commit Message Contains Key Word: revert
  Commit: 1f668e4    --Commit Message Contains Key Word: revert
  Commit: bc214ed    --Commit Message Contains Key Word: sku
  Commit: f403ad2    --Commit Message Contains Key Word: sku
  Commit: 8c2a96b    --Commit Message Contains Key Word: security
  Commit: 2eefcd2    --Commit Message Contains Key Word: revert
  Commit: fb4e04c    --Commit Message Contains Key Word: revert
  Commit: 28e0649    --Commit Message Contains Key Word: kc
  Commit: 803f271    --Commit Message Contains Key Word: sku
  Commit: 3dbd88e    --Commit Message Contains Key Word: HW
  Commit: 32133fc    --Commit Message Contains Key Word: revert
  Commit: 9a21188    --Commit Message Contains Key Word: revert
  Commit: e271a46    --Commit Message Contains Key Word: sku
  Commit: a15de91    --Commit Message Contains Key Word: revert
  Commit: e21d8d9    --Commit Message Contains Key Word: sku
  Commit: 6dea85b    --Commit Message Contains Oem: ecs
  Commit: d04bb9e    --Commit Message Contains Key Word: security
  Commit: 4f44223    --Commit Message Contains Key Word: sku
  Commit: 31059ff    --Commit Message Contains Key Word: step
  Commit: d669cce    --Commit Message Contains Key Word: sku
  Commit: cb229e9    --Commit Message Contains Key Word: http
  Commit: 0d99ef6    --Commit Message Contains Key Word: sku
  Commit: fb22751    --Commit Message Contains Key Word: http
  Commit: c1863da    --Commit Message Contains Key Word: sku
  Commit: cee8bb4    --Commit Message Contains Key Word: sku
  Commit: 2e8e2e3    --Commit Message Contains Key Word: sku
  Commit: e1c9960    --Commit Message Contains Key Word: sku
  Commit: 65ff50d    --Commit Message Contains Key Word: sku
  Commit: c8d86b5    --Commit Message Contains Key Word: sku
  Commit: 9b727e8    --Commit Message Contains Key Word: revert
  Commit: d4cd6c2    --Commit Message Contains Key Word: sku
  Commit: 7a2a360    --Commit Message Contains Oem: AMD
  Commit: 14af773    --Commit Message Contains Key Word: sku
  Commit: f41e545    --Commit Message Contains Key Word: internal
  Commit: b922f91    --Commit Message Contains Key Word: HW
  Commit: f50b7d8    --Commit Message Contains Key Word: revert
  Commit: f50b7d8    --Commit Message Contains Key Word: sku
  Commit: 914fdc3    --Commit Message Contains Key Word: fuse
  Commit: 5ebb3d0    --Commit Message Contains Key Word: kc
  Commit: 72880dd    --Commit Message Contains Key Word: sku
  Commit: 2f35be2    --Commit Message Contains Key Word: sku
  Commit: a7d01a7    --Commit Message Contains Oem: Samsung
  Commit: c3fa8ad    --Commit Message Contains Key Word: HW
  Commit: 85bc3ea    --Commit Message Contains Key Word: sku
  Commit: 12dc9cd    --Commit Message Contains Key Word: sku
  Commit: 12dc9cd    --Commit Message Contains Key Word: hardware
  Commit: 685e528    --Commit Message Contains Key Word: step
  Commit: 685e528    --Commit Message Contains Key Word: stepping
  Commit: 0f9028c    --Commit Message Contains Key Word: step
  Commit: c278f57    --Commit Message Contains Key Word: kc
  Commit: c5b7bc4    --Commit Message Contains Key Word: sku
  Commit: 6c806d2    --Commit Message Contains Key Word: hardware
  Commit: 6c806d2    --Commit Message Contains Key Word: security
  Commit: 6b1dbd5    --Commit Message Contains Key Word: step
  Commit: 6b1dbd5    --Commit Message Contains Key Word: stepping
  Commit: b477407    --Commit Message Contains Key Word: bypass
  Commit: 6912021    --Commit Message Contains Key Word: sku
  Commit: 49b6699    --Commit Message Contains Key Word: security
