

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               54e1463b7f4b9de40a215197f3bbe428  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
Extracting PTX file and ptxas options    1: bfs.1.sm_70.ptx -arch=sm_70 -dlcm=cg  
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs
Extracting specific PTX file named bfs.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x403ba2, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "g_graph_node_ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "g_graph_edge_ref" from 0x104 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "count" from 0x108 to 0x10c (global memory space)
GPGPU-Sim PTX: allocating global region for "no_of_nodes_vol" from 0x10c to 0x110 (global memory space)
GPGPU-Sim PTX: allocating global region for "stay_vol" from 0x110 to 0x114 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_prefix_q" from 0x180 to 0x400180 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_next_wf" from 0x400180 to 0x800180 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_tail" from 0x800180 to 0xc00180 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_elems" from 0xc00180 to 0x1000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "shadow_sharers" from 0x1000180 to 0x1400180 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_E7next_wf" from 0x3280 to 0x3a80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_E7tot_sum" from 0x3a80 to 0x3a84 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E5shift" from 0x3260 to 0x3264 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E14no_of_nodes_sm" from 0x3264 to 0x3268 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_E8odd_time" from 0x3268 to 0x326c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_E7local_q" from 0x0 to 0x3240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_E8prefix_q" from 0x3240 to 0x3260 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_E5shift" from 0x3260 to 0x3264 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_' : regs=24, lmem=0, smem=12900, cmem=440
GPGPU-Sim PTX: Kernel '_Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_' : regs=32, lmem=0, smem=12908, cmem=464
GPGPU-Sim PTX: Kernel '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: Kernel '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_' : regs=32, lmem=0, smem=14948, cmem=440
GPGPU-Sim PTX: __cudaRegisterFunction _Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_ : hostFun 0x0x4038f5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x403626, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmxPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x403396, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmuPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x403106, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmrPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x402e76, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmoPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x402be6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmePiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x402956, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x4026c6, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60d2dc; deviceAddress = count; deviceName = count
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global count hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60d2e0; deviceAddress = no_of_nodes_vol; deviceName = no_of_nodes_vol
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global no_of_nodes_vol hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60d2e4; deviceAddress = stay_vol; deviceName = stay_vol
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global stay_vol hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60d300; deviceAddress = shadow_prefix_q; deviceName = shadow_prefix_q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_prefix_q hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xa0d300; deviceAddress = shadow_next_wf; deviceName = shadow_next_wf
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_next_wf hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xe0d300; deviceAddress = shadow_tail; deviceName = shadow_tail
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_tail hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x120d300; deviceAddress = shadow_elems; deviceName = shadow_elems
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_elems hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x160d300; deviceAddress = shadow_sharers; deviceName = shadow_sharers
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global shadow_sharers hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/build/nvm_lk_default/bfs -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/bfs/NY/input/graph_input.dat -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/bfs/run/NY/bfs.out b 
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x60d1e0, array = 0xfa6f450
GPGPU-Sim PTX:   devPtr32 = c0000000
GPGPU-Sim PTX:   Name corresponding to textureReference: g_graph_node_ref
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 8
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 2, Tx_numbits = 3, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 8 bytes; texel_size_numbits = 3
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc0000000
GPGPU-Sim PTX:   Texel size = 8 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc0000000
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x60d260, array = 0xfa6f550
GPGPU-Sim PTX:   devPtr32 = c0211300
GPGPU-Sim PTX:   Name corresponding to textureReference: g_graph_edge_ref
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=32, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 8
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 2, Tx_numbits = 3, Ty_numbits = 1
GPGPU-Sim PTX:   Texel size = 8 bytes; texel_size_numbits = 3
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc0211300
GPGPU-Sim PTX:   Texel size = 8 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc0211300
Starting GPU kernel
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
grid size 1
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe43c7ab58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe43c7ab50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe43c7ab48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe43c7ab40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe43c7ab38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe43c7ab30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe43c7ac10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe43c7ac18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe43c7ac20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe43c7ac28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe43c7ac30..

GPGPU-Sim PTX: cudaLaunch for 0x0x4026c6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (bfs.1.sm_70.ptx:100) @%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x080 (bfs.1.sm_70.ptx:106) cvta.to.global.u64 %rd14, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (bfs.1.sm_70.ptx:135) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (bfs.1.sm_70.ptx:145) setp.gt.u32%p5, %r1, 7;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (bfs.1.sm_70.ptx:146) @%p5 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0 (bfs.1.sm_70.ptx:159) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e0 (bfs.1.sm_70.ptx:161) @%p6 bra BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (bfs.1.sm_70.ptx:434) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1f8 (bfs.1.sm_70.ptx:165) @%p7 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220 (bfs.1.sm_70.ptx:176) mul.wide.s32 %rd20, %r203, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x200 (bfs.1.sm_70.ptx:166) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (bfs.1.sm_70.ptx:173) ld.shared.u32 %r203, [%r8];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x210 (bfs.1.sm_70.ptx:170) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220 (bfs.1.sm_70.ptx:176) mul.wide.s32 %rd20, %r203, 4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x268 (bfs.1.sm_70.ptx:185) @%p8 bra BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (bfs.1.sm_70.ptx:434) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x298 (bfs.1.sm_70.ptx:192) @%p9 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f8 (bfs.1.sm_70.ptx:302) setp.lt.u32%p21, %r20, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2a8 (bfs.1.sm_70.ptx:195) @%p10 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (bfs.1.sm_70.ptx:269) tex.1d.v4.s32.s32{%r29, %r99, %r100, %r101}, [g_graph_edge_ref, {%r207}];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2b8 (bfs.1.sm_70.ptx:198) @%p11 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x388 (bfs.1.sm_70.ptx:236) tex.1d.v4.s32.s32{%r25, %r88, %r89, %r90}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2c0 (bfs.1.sm_70.ptx:199) bra.uni BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (bfs.1.sm_70.ptx:206) tex.1d.v4.s32.s32{%r22, %r77, %r78, %r79}, [g_graph_edge_ref, {%r207}];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2d0 (bfs.1.sm_70.ptx:203) bra.uni BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x388 (bfs.1.sm_70.ptx:236) tex.1d.v4.s32.s32{%r25, %r88, %r89, %r90}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x308 (bfs.1.sm_70.ptx:212) @%p12 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x388 (bfs.1.sm_70.ptx:236) tex.1d.v4.s32.s32{%r25, %r88, %r89, %r90}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x328 (bfs.1.sm_70.ptx:217) @%p13 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x388 (bfs.1.sm_70.ptx:236) tex.1d.v4.s32.s32{%r25, %r88, %r89, %r90}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x340 (bfs.1.sm_70.ptx:221) @%p14 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x388 (bfs.1.sm_70.ptx:236) tex.1d.v4.s32.s32{%r25, %r88, %r89, %r90}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x348 (bfs.1.sm_70.ptx:222) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (bfs.1.sm_70.ptx:230) mad.lo.s32 %r84, %r5, 1600, %r59;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x360 (bfs.1.sm_70.ptx:227) bra.uni BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x388 (bfs.1.sm_70.ptx:236) tex.1d.v4.s32.s32{%r25, %r88, %r89, %r90}, [g_graph_edge_ref, {%r19}];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3b8 (bfs.1.sm_70.ptx:242) @%p15 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x438 (bfs.1.sm_70.ptx:266) add.s32 %r207, %r19, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3d8 (bfs.1.sm_70.ptx:247) @%p16 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x438 (bfs.1.sm_70.ptx:266) add.s32 %r207, %r19, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3f0 (bfs.1.sm_70.ptx:251) @%p17 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x438 (bfs.1.sm_70.ptx:266) add.s32 %r207, %r19, 1;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3f8 (bfs.1.sm_70.ptx:252) bra.uni BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (bfs.1.sm_70.ptx:260) mad.lo.s32 %r95, %r5, 1600, %r59;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x410 (bfs.1.sm_70.ptx:257) bra.uni BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x438 (bfs.1.sm_70.ptx:266) add.s32 %r207, %r19, 1;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x470 (bfs.1.sm_70.ptx:275) @%p18 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (bfs.1.sm_70.ptx:299) add.s32 %r207, %r207, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x490 (bfs.1.sm_70.ptx:280) @%p19 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (bfs.1.sm_70.ptx:299) add.s32 %r207, %r207, 1;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x4a8 (bfs.1.sm_70.ptx:284) @%p20 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (bfs.1.sm_70.ptx:299) add.s32 %r207, %r207, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x4b0 (bfs.1.sm_70.ptx:285) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (bfs.1.sm_70.ptx:293) mad.lo.s32 %r106, %r5, 1600, %r59;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x4c8 (bfs.1.sm_70.ptx:290) bra.uni BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (bfs.1.sm_70.ptx:299) add.s32 %r207, %r207, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x500 (bfs.1.sm_70.ptx:303) @%p21 bra BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (bfs.1.sm_70.ptx:434) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x538 (bfs.1.sm_70.ptx:312) @%p22 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (bfs.1.sm_70.ptx:336) add.s32 %r36, %r207, 1;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x558 (bfs.1.sm_70.ptx:317) @%p23 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (bfs.1.sm_70.ptx:336) add.s32 %r36, %r207, 1;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x570 (bfs.1.sm_70.ptx:321) @%p24 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (bfs.1.sm_70.ptx:336) add.s32 %r36, %r207, 1;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x578 (bfs.1.sm_70.ptx:322) bra.uni BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x598 (bfs.1.sm_70.ptx:330) mad.lo.s32 %r117, %r5, 1600, %r59;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x590 (bfs.1.sm_70.ptx:327) bra.uni BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (bfs.1.sm_70.ptx:336) add.s32 %r36, %r207, 1;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x5f0 (bfs.1.sm_70.ptx:343) @%p25 bra BB0_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x670 (bfs.1.sm_70.ptx:367) add.s32 %r39, %r36, 1;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x610 (bfs.1.sm_70.ptx:348) @%p26 bra BB0_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x670 (bfs.1.sm_70.ptx:367) add.s32 %r39, %r36, 1;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x628 (bfs.1.sm_70.ptx:352) @%p27 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x670 (bfs.1.sm_70.ptx:367) add.s32 %r39, %r36, 1;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x630 (bfs.1.sm_70.ptx:353) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (bfs.1.sm_70.ptx:361) mad.lo.s32 %r128, %r5, 1600, %r59;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x648 (bfs.1.sm_70.ptx:358) bra.uni BB0_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x670 (bfs.1.sm_70.ptx:367) add.s32 %r39, %r36, 1;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x6a8 (bfs.1.sm_70.ptx:374) @%p28 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (bfs.1.sm_70.ptx:398) add.s32 %r42, %r39, 1;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x6c8 (bfs.1.sm_70.ptx:379) @%p29 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (bfs.1.sm_70.ptx:398) add.s32 %r42, %r39, 1;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x6e0 (bfs.1.sm_70.ptx:383) @%p30 bra BB0_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (bfs.1.sm_70.ptx:398) add.s32 %r42, %r39, 1;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x6e8 (bfs.1.sm_70.ptx:384) bra.uni BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x708 (bfs.1.sm_70.ptx:392) mad.lo.s32 %r139, %r5, 1600, %r59;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x700 (bfs.1.sm_70.ptx:389) bra.uni BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (bfs.1.sm_70.ptx:398) add.s32 %r42, %r39, 1;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x760 (bfs.1.sm_70.ptx:405) @%p31 bra BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (bfs.1.sm_70.ptx:429) add.s32 %r207, %r42, 1;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x780 (bfs.1.sm_70.ptx:410) @%p32 bra BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (bfs.1.sm_70.ptx:429) add.s32 %r207, %r42, 1;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x798 (bfs.1.sm_70.ptx:414) @%p33 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (bfs.1.sm_70.ptx:429) add.s32 %r207, %r42, 1;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x7a0 (bfs.1.sm_70.ptx:415) bra.uni BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c0 (bfs.1.sm_70.ptx:423) mad.lo.s32 %r150, %r5, 1600, %r59;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x7b8 (bfs.1.sm_70.ptx:420) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (bfs.1.sm_70.ptx:429) add.s32 %r207, %r42, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x7f0 (bfs.1.sm_70.ptx:431) @%p34 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (bfs.1.sm_70.ptx:434) setp.eq.s32%p1, %r1, 0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x808 (bfs.1.sm_70.ptx:436) @!%p1 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (bfs.1.sm_70.ptx:531) bar.sync 0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x810 (bfs.1.sm_70.ptx:437) bra.uni BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x818 (bfs.1.sm_70.ptx:440) mov.u32 %r161, 0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0xa08 (bfs.1.sm_70.ptx:534) @%p35 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb78 (bfs.1.sm_70.ptx:599) ret;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0xa20 (bfs.1.sm_70.ptx:538) @%p36 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb78 (bfs.1.sm_70.ptx:599) ret;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0xa28 (bfs.1.sm_70.ptx:539) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf0 (bfs.1.sm_70.ptx:574) setp.ge.s32%p37, %r208, %r47;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0xa40 (bfs.1.sm_70.ptx:544) @%p39 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (bfs.1.sm_70.ptx:138) bar.sync 0;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0xae0 (bfs.1.sm_70.ptx:570) @%p40 bra BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae8 (bfs.1.sm_70.ptx:571) bra.uni BB0_62;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0xae8 (bfs.1.sm_70.ptx:571) bra.uni BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (bfs.1.sm_70.ptx:138) bar.sync 0;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0xaf8 (bfs.1.sm_70.ptx:575) @%p37 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb78 (bfs.1.sm_70.ptx:599) ret;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0xb70 (bfs.1.sm_70.ptx:596) @%p38 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb78 (bfs.1.sm_70.ptx:599) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_'.
GPGPU-Sim PTX: pushing kernel '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 112KB
Destroy streams for kernel 1: size 0
kernel_name = _Z22BFS_in_GPU_kernel_nvmbPiS_P4int2S1_S_S_iS_iiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 2225503
gpu_sim_insn = 6294484
gpu_ipc =       2.8283
gpu_tot_sim_cycle = 2225503
gpu_tot_sim_insn = 6294484
gpu_tot_ipc =       2.8283
gpu_tot_issued_cta = 1
gpu_occupancy = 24.9973% 
gpu_tot_occupancy = 24.9973% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1291
partiton_level_parallism_total  =       0.1291
partiton_level_parallism_util =       1.0087
partiton_level_parallism_util_total  =       1.0087
L2_BW  =       5.4200 GB/Sec
L2_BW_total  =       5.4200 GB/Sec
gpu_total_sim_rate=3609
############## bottleneck_stats #############
cycles: core 2225503, icnt 2225503, l2 2225503, dram 1671093
gpu_ipc	2.828
gpu_tot_issued_cta = 1, average cycles = 2225503
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 21577 
n_GLOBAL_ACC_W	 3486 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.001	1
L1D data util	0.002	1	0.178	0
L1D tag util	0.001	1	0.049	0
L2 data util	0.003	64	0.004	2
L2 tag util	0.002	64	0.004	4
n_l2_access	 332990
icnt s2m util	0.000	0	0.000	4	flits per packet: -nan
icnt m2s util	0.000	0	0.000	4	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	32	0.002	1

latency_l1_hit:	60640, num_l1_reqs:	3032
L1 hit latency:	20
latency_l2_hit:	61415293, num_l2_reqs:	295581
L2 hit latency:	207
latency_dram:	11713913, num_dram_reqs:	37409
DRAM latency:	313

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.608
thread slot	1.000
TB slot    	0.125
L1I tag util	0.001	1	0.105	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.001	1	0.045	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.001	1	0.078	0

smem port	0.000	1

n_reg_bank	16
reg port	0.043	16	0.059	1
L1D tag util	0.001	1	0.049	0
L1D fill util	0.000	1	0.015	0
n_l1d_mshr	4096
L1D mshr util	0.000	1
n_l1d_missq	16
L1D missq util	0.000	1
L1D hit rate	0.028
L1D miss rate	0.972
L1D rsfail rate	0.000
L2 tag util	0.002	64	0.004	4
L2 fill util	0.000	64	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	64	0.000	0
L2 missq util	0.000	64	0.000	2
L2 hit rate	0.888
L2 miss rate	0.112
L2 rsfail rate	0.000

dram activity	0.002	32	0.009	1

load trans eff	0.133
load trans sz	32.000
load_useful_bytes 926772, load_transaction_bytes 6986816, icnt_m2s_bytes 0
n_gmem_load_insns 23646, n_gmem_load_accesses 218338
n_smem_access_insn 52480, n_smem_accesses 65087

tmp_counter/12	0.002

run 0.012, fetch 0.000, sync 0.841, control 0.001, data 0.144, struct 0.002
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 108150, Miss = 105118, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 108150
	L1D_total_cache_misses = 105118
	L1D_total_cache_miss_rate = 0.9720
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 164307
	L1T_total_cache_misses = 15189
	L1T_total_cache_miss_rate = 0.0924
	L1T_total_cache_pending_hits = 149118
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17280
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 149118
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15189
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44296
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 164307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63854

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
64511, 47556, 44649, 41651, 36766, 34375, 32397, 25983, 21193, 15810, 11438, 9681, 8616, 8488, 7547, 6571, 
gpgpu_n_tot_thrd_icount = 13351424
gpgpu_n_tot_w_icount = 417232
gpgpu_n_stall_shd_mem = 416340
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 208380
gpgpu_n_mem_write_global = 63854
gpgpu_n_mem_texture = 15189
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 231693
gpgpu_n_store_insn = 105230
gpgpu_n_shmem_insn = 836507
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 180745
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12607
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 100551
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 152092
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:119317	W0_Idle:5374038	W0_Scoreboard:2971421	W1:44690	W2:29975	W3:23682	W4:20019	W5:16940	W6:16130	W7:14525	W8:13789	W9:10986	W10:8540	W11:7191	W12:4996	W13:3961	W14:3424	W15:3158	W16:3355	W17:2787	W18:3096	W19:3395	W20:3286	W21:3500	W22:3055	W23:3072	W24:3009	W25:3170	W26:2773	W27:2951	W28:2894	W29:2505	W30:3938	W31:2660	W32:145780
single_issue_nums: WS0:131086	WS1:106229	WS2:96031	WS3:83886	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 274704 {8:34338,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2554160 {40:63854,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 6961680 {40:174042,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 121512 {8:15189,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1373520 {40:34338,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 510832 {8:63854,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 6961680 {40:174042,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2430240 {40:60756,}
maxmflatency = 832 
max_icnt2mem_latency = 25 
maxmrqlatency = 76 
max_icnt2sh_latency = 222 
averagemflatency = 202 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 11 
mrq_lat_table:11140 	5636 	2636 	291 	2130 	3214 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	301620 	27798 	3572 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	189093 	138 	0 	98192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	217683 	31410 	25504 	24098 	19996 	12271 	2028 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3656 	179 	389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        52         0         8         0         0         0         0         0         0         0        64        64         0         0 
dram[1]:        12        16         0         0         4         0         0         0         0         0         0         0         0        48         0         0 
dram[2]:       379        16         0         0        12         0         0         0         0         0         0         0        52        56         0         0 
dram[3]:        24        20         0        40        16         0         0         0         0         0         0         0         0        52        64         0 
dram[4]:        16        24         0        44         4         0         0         8         0         0         0         0        52        64         0        64 
dram[5]:        16        28        44        44        20         0         0         0         0         0         0         0        52         0        64         0 
dram[6]:        16        24         0        40        16         0         0         0         0         0         0         0        52        64         0        64 
dram[7]:        28        24        40        40        16         8         0         0         0         0         0         0        48        64         0        64 
dram[8]:        20        16         0        40         4         0         0         0         0         0         0         4         0        56         0        64 
dram[9]:        20        24        44        40         8         8         0         0         0         0         0         0         0        52         0         0 
dram[10]:        20        24        40        40         0         4         0         4         0         0         0         0        52        64        64         0 
dram[11]:        16        24        40        36         0         4         4         0         0         0         0         0        52         0        64         0 
dram[12]:        24        20        32        36        20         8         0         8         0         0         0         0        52         0        64         0 
dram[13]:        16        24        40        32        16        28         0         8         0         0         0         0         0         0         0         0 
dram[14]:        28        24        32        36        16         0         0         4         0         0         0         0         0         0        64         0 
dram[15]:        24        24        36        36        16         4         0         0         0         0         0         0        48        56        64         0 
dram[16]:        32        24        32         0         8         0         0         4         0         0         0         0         0        48        64         0 
dram[17]:        24        16        32         0         4        32         0         0         0         0         0         0        56        52        64        64 
dram[18]:        20        20        32        32        24         8         0         8         0         0         0         0        56        56         0         0 
dram[19]:        20        20         0         0        12         0         0         0         0         0         0         0        56         0         0         0 
dram[20]:        16        16        32         0         4        28         0         0         0         0         0         0        60        48        64         0 
dram[21]:        24        12         0         0         0        12         0         0         0         0         0         1        48        56        64        64 
dram[22]:        24        12         0         0         0        32         0         0         0         0         0         0        40        56        64        64 
dram[23]:        20        20         0         0         0         0         0         0         0         0         0         0         0        64         0         0 
dram[24]:        16        20         0        36         0        24         0         0         0         0         0         0        48        64         0        64 
dram[25]:        12        20         0         0         0        24         0         0         0         0         0         4        60        56         0        64 
dram[26]:        20        28        36         0         0         0         0         0         0         0         0         0        56        56         0         0 
dram[27]:        32        24         0        36         0        16         0         0         0         0         0         0        40        48        64         0 
dram[28]:        24        20        40         0         0        16         0         0         0         0         0         0        56        64         0        64 
dram[29]:        24        16        40         0         0         0         0         0         0         0         0         0        52        56        64        64 
dram[30]:        24        16        32         0         0        16         0         0         0         0         0         0         0        64         0        64 
dram[31]:        24        16         0         0         0        16         0         0         0         0         0         0        60        56         0        64 
maximum service time to same row:
dram[0]:   1000260    559087   2154852    182584   1811676   1899379   2008737   1987586   2180620   2101340         0   2191856   1133854   1165116    691716    683036 
dram[1]:     16750   1045758    106732    130584   1947063   1896464         0   2009111   2204930         0         0         0    870928   1324666    754783    541440 
dram[2]:    616021   1356031    124282    131476   1956954   1839170   2018921   2040368   2216483         0         0   1977334   1117663   1102643    781702    745416 
dram[3]:   1055273   1303362    289735   2013214   1907334   1830105         0   2008713   2075107         0   1791614   1772975    888635   1280431   1319283    665382 
dram[4]:    945344   1192738    263935   2041528   1935824   1927097   2121740   1987349   2064144         0         0   2144569   1290906   1192190    718191   1478098 
dram[5]:   1009547   1150909   1824588   2101600   1926117   1849313         0   2167622   2168513         0         0   2180327    959185    826644   1293303    523211 
dram[6]:    972949    909477    289702   2070772   1970053   1877272   2192157         0   2168513   2220184   1958463   2156382   1089759   1025612    656185   1553674 
dram[7]:   1018427   1067476   1847115   2074359   1969642   1906154   2156053   2097623   2159731   2221071   2010390   2144341   1122782   1176917    656082   1565062 
dram[8]:    990782   1220083    199649   1959669   1926029   1947147   2066292   2121395   2086716         0         0   1966288    772946   1342138    683037   1530768 
dram[9]:   1039296   1165660   1955884   1942479   1811793   1927096   2121740   2180244   2087812         0   1829391   2121420    853278   1291556    709116    523187 
dram[10]:    972791    750532   1898421   1936035   1877269   1926088   2120821   2010988   2064546         0         0   2145034   1331710   1056413   1353462    523171 
dram[11]:   1046786    966708   1926730   1908806   1936441   1987971   2109509   2144922   2031212   2160510         0   2133562   1083083    495775   1319579    700450 
dram[12]:   1314787    974172   1738723   1804380   1867535   1977313         0   2167437   2113977   1917514   1859068   2097997   1464370    763569   1275535    736332 
dram[13]:   1134451    990432   1894978   1919144   1830571   1926345   2167543   1958463   2121927   2135219   1699651   2085540    629448    541440    817917    665386 
dram[14]:   1506816    955817   1629862   1899388   1897300   1979999         0   1977810   2114169   2172130         0   2029839    941397   1012452   1371936    629353 
dram[15]:   1201743   1063988   1814243   1879999   1916852   1976840         0   2074661   2133931   2208466         0   1998051   1388997   1066743   1343776    629496 
dram[16]:   1324071   1055409   1962687    217451   1821385   1956975         0   2063587   2110694   2180664         0   2167538    585500   1326660   1611603    577005 
dram[17]:   1277298   1247777   1656848    199644   1858176   1838945         0   2167891   2075625         0         0   2144544   1312658   1117345   1550829   1483566 
dram[18]:   1278795   1321091   1672009   1876235   1858792   1916386         0   2097655   2064133         0         0   2156442   1397068   1500076    559145    577013 
dram[19]:   1287466   1317545    335448    148270   1829306   1896271         0   2179433   2041400         0         0   2121479   1402068    906606    532713    577098 
dram[20]:   1316017    995819   1661290    182580   1857704   1859081   1956420   2215339   2076693         0         0   2132791   1264452   1359281   1646968    665391 
dram[21]:   1214509   1122327    381639    182580   1988208   1916595         0         0   2052588         0   2215929   1445463   1107595   1368480   1663682   1465329 
dram[22]:   1264830   1207079    336954    191512   1980204   1916383         0         0   2044255         0   2179745   1966589   1178625   1001812   1628358   1531455 
dram[23]:   1217495   1172214    392113    217515   1967531   1916856         0   2041191   2033801         0         0   1699978    790556   1214231    559142    495823 
dram[24]:   1244056    912477    398960   1971403   1956990   1877966         0         0   1998737         0         0   2063074   1181619    950216    514083   1596984 
dram[25]:   1271605   1298299    407856    253037   1936809   1811736   1956308         0   1988220         0         0   2168304   1253023    969823    478312   1396337 
dram[26]:   1329273   1359520   1714085    264357   1906693   1792818   2085592   2051414   1989284         0         0   2203333   1306420    959031    452587    674104 
dram[27]:   1080747   1314681    399085   1862168   1917370   1886494   2063617   2191798   2021157         0         0   2132931   1095334   1003653   1738310    691739 
dram[28]:   1064040   1259787   1811838    243941   1896628   1783445         0         0         0   2180942         0   2074359   1263035   1225009    514135   1505037 
dram[29]:    733368   1315408   2032032    131456   1889106   1802312         0         0         0   2099715   2204135   1690580   1106767   1012226   1687712   1457453 
dram[30]:    598098   1239958   1733304     96640   1909450   1803451         0         0         0   2086749         0   2074099    826820   1402921    700346   1447829 
dram[31]:    584787   1247982    208909     89888   1868016   1813323   2088379         0         0   2087905         0   2018953   1104333   1021505    532629   1528300 
average row accesses per activate:
dram[0]:  7.500000  8.000000 28.000000 40.000000 20.000000 36.000000  4.000000  4.000000 12.000000  4.000000      -nan  4.000000 34.000000 34.000000 64.000000 64.000000 
dram[1]:  4.830645  9.600000 52.000000 40.000000 17.333334 32.000000      -nan  8.000000  8.000000      -nan      -nan      -nan 60.000000 16.000000 64.000000 64.000000 
dram[2]: 26.040001  8.333333 48.000000 44.000000 17.333334 36.000000  4.000000  8.000000  8.000000      -nan      -nan  4.000000 28.000000 21.333334 64.000000 64.000000 
dram[3]: 15.428572 10.000000 44.000000 22.000000 13.333333 36.000000      -nan  8.000000 12.000000      -nan  4.000000  8.000000 60.000000 14.400000 34.000000 64.000000 
dram[4]:  8.615385 10.666667 44.000000 24.000000 16.000000 32.000000  4.000000  6.000000 20.000000      -nan      -nan  4.000000 21.333334 34.000000 64.000000 34.000000 
dram[5]:  9.666667  8.333333 26.000000 24.000000  9.333333 32.000000      -nan  4.000000  8.000000      -nan      -nan  4.000000 30.000000 64.000000 34.000000 64.000000 
dram[6]: 10.000000  6.857143 44.000000 24.000000  9.333333 32.000000  4.000000      -nan  8.000000  4.000000  4.000000  8.000000 22.666666 36.000000 64.000000 34.000000 
dram[7]: 10.800000  8.363636 24.000000 24.000000  8.800000 20.000000  4.000000  4.000000  8.000000  4.000000  8.000000 16.000000 20.000000 34.000000 64.000000 34.000000 
dram[8]:  8.307693  6.769231 44.000000 24.000000 10.000000 32.000000  4.000000  4.000000  8.000000      -nan      -nan  6.666667 56.000000 24.000000 64.000000 36.000000 
dram[9]:  7.200000  7.333333 26.000000 24.000000  8.000000 13.333333  8.000000  8.000000  8.000000      -nan  4.000000 16.000000 56.000000 18.000000 64.000000 64.000000 
dram[10]:  9.000000 10.500000 24.000000 24.000000 36.000000 20.000000  8.000000  6.000000  8.000000      -nan      -nan 16.000000 20.000000 34.000000 34.000000 64.000000 
dram[11]:  8.000000  7.333333 22.000000 16.000000 36.000000 18.000000  4.000000  8.000000  8.000000  8.000000      -nan 12.000000 22.666666 56.000000 36.000000 64.000000 
dram[12]:  7.500000  7.692307 14.666667 17.333334 14.666667 20.000000      -nan  6.000000  8.000000 16.000000  4.000000 16.000000 16.000000 64.000000 34.000000 64.000000 
dram[13]:  7.250000 11.500000 22.000000 16.000000 14.666667 10.000000  4.000000  8.000000  8.000000  8.000000  8.000000  8.000000 60.000000 64.000000 64.000000 64.000000 
dram[14]:  9.333333 14.285714 16.000000 16.000000 10.000000 32.000000      -nan  6.000000  8.000000  8.000000      -nan 12.000000 60.000000 64.000000 34.000000 64.000000 
dram[15]:  8.285714 14.285714 16.000000 17.333334 12.000000 18.000000      -nan  8.000000  8.000000  4.000000      -nan 16.000000 20.000000 14.400000 34.000000 64.000000 
dram[16]:  6.315790  8.727273 13.000000 36.000000 10.400000 32.000000      -nan  4.000000  8.000000  8.000000      -nan  8.000000 56.000000 16.000000 34.000000 64.000000 
dram[17]: 11.555555  9.000000 13.000000 32.000000 13.333333 13.333333      -nan  4.000000  8.000000      -nan      -nan  4.000000 30.000000 22.666666 34.000000 36.000000 
dram[18]: 10.400000  9.230769 16.000000 18.000000 12.000000 13.333333      -nan  6.000000  8.000000      -nan      -nan  8.000000 30.000000 30.000000 64.000000 64.000000 
dram[19]:  9.666667  8.000000 40.000000 36.000000 12.000000 32.000000      -nan  4.000000  8.000000      -nan      -nan  4.000000 30.000000 60.000000 64.000000 64.000000 
dram[20]:  6.823529  8.307693 14.666667 32.000000 20.000000 14.666667  4.000000  4.000000  8.000000      -nan      -nan  4.000000 34.000000 25.333334 36.000000 64.000000 
dram[21]: 10.000000  7.250000 40.000000 32.000000 32.000000  8.000000      -nan      -nan  8.000000      -nan  4.000000  2.500000 21.333334 20.000000 36.000000 36.000000 
dram[22]: 10.400000  7.058824 44.000000 32.000000 32.000000 18.000000      -nan      -nan  8.000000      -nan  4.000000 12.000000 20.000000 18.000000 34.000000 36.000000 
dram[23]:  9.000000 10.000000 48.000000 40.000000 32.000000 32.000000      -nan  4.000000  8.000000      -nan      -nan  4.000000 60.000000 34.000000 64.000000 64.000000 
dram[24]:  7.058824  7.466667 40.000000 20.000000 32.000000 14.666667      -nan      -nan  8.000000      -nan      -nan  8.000000 16.000000 38.000000 64.000000 36.000000 
dram[25]:  6.666667  8.923077 40.000000 36.000000 32.000000  9.600000  8.000000      -nan  8.000000      -nan      -nan  4.000000 34.000000 20.000000 64.000000 38.000000 
dram[26]:  8.000000 19.333334 14.666667 40.000000 36.000000 32.000000  8.000000  8.000000  8.000000      -nan      -nan  4.000000 17.000000 22.666666 64.000000 64.000000 
dram[27]:  8.571428 13.000000 40.000000 16.000000 36.000000  8.800000  8.000000  8.000000 12.000000      -nan      -nan  8.000000 14.400000 22.666666 34.000000 64.000000 
dram[28]:  7.733333  9.090909 22.000000 52.000000 32.000000  8.000000      -nan      -nan      -nan  4.000000      -nan  8.000000 22.666666 36.000000 64.000000 34.000000 
dram[29]:  9.000000  7.000000 22.000000 52.000000 36.000000 36.000000      -nan      -nan      -nan 12.000000  4.000000 12.000000 22.666666 22.666666 34.000000 36.000000 
dram[30]:  8.307693  9.454545 14.666667 44.000000 32.000000 14.666667      -nan      -nan      -nan  8.000000      -nan  8.000000 64.000000 36.000000 64.000000 36.000000 
dram[31]: 10.400000  9.454545 40.000000 56.000000 40.000000 14.666667  4.000000      -nan      -nan  8.000000      -nan  8.000000 34.000000 32.000000 64.000000 38.000000 
average row locality = 25063/1956 = 12.813395
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       120       104        56        40        60        36         4         4        12         4         0         4        68        68        64        64 
dram[1]:       104        96        52        40        52        32         0         8         8         0         0         0        60        64        64        64 
dram[2]:       108       100        48        44        52        36         4         8         8         0         0         4        56        64        64        64 
dram[3]:       108       100        44        44        40        36         0         8        12         0         4         8        60        72        68        64 
dram[4]:       112        96        44        48        32        32         4        12        20         0         0         4        64        68        64        68 
dram[5]:       116       100        52        48        28        32         0         4         8         0         0         4        60        64        68        64 
dram[6]:       120        96        44        48        28        32         4         0         8         4         4         8        68        72        64        68 
dram[7]:       108        92        48        48        44        40         4         4         8         4         8        16        60        68        64        68 
dram[8]:       108        88        44        48        40        32         4         4         8         0         0        20        56        72        64        72 
dram[9]:       108        88        52        48        40        40         8         8         8         0         4        16        56        72        64        64 
dram[10]:       108        84        48        48        36        40         8        12         8         0         0        16        60        68        68        64 
dram[11]:       112        88        44        48        36        36        12         8         8         8         0        12        68        56        72        64 
dram[12]:       120       100        44        52        44        40         0        12         8        16         4        16        64        64        68        64 
dram[13]:       116        92        44        48        44        40         4        16         8         8         8         8        60        64        64        64 
dram[14]:       112       100        48        48        40        32         0        12         8         8         0        12        60        64        68        64 
dram[15]:       116       100        48        52        36        36         0         8         8         4         0        16        60        72        68        64 
dram[16]:       120        96        52        36        52        32         0        12         8         8         0         8        56        64        68        64 
dram[17]:       104       108        52        32        40        40         0         4         8         0         0         4        60        68        68        72 
dram[18]:       104       120        48        36        36        40         0        12         8         0         0         8        60        60        64        64 
dram[19]:       116       112        40        36        48        32         0         4         8         0         0         4        60        60        64        64 
dram[20]:       116       108        44        32        40        44         4         4         8         0         0         4        68        76        72        64 
dram[21]:       100       116        40        32        32        40         0         0         8         0         4         5        64        80        72        72 
dram[22]:       104       120        44        32        32        36         0         0         8         0         4        12        60        72        68        72 
dram[23]:       108       120        48        40        32        32         0         4         8         0         0         4        60        68        64        64 
dram[24]:       120       112        40        40        32        44         0         0         8         0         0         8        64        76        64        72 
dram[25]:       120       116        40        36        32        48         8         0         8         0         0         8        68        80        64        76 
dram[26]:       128       116        44        40        36        32         8         8         8         0         0         4        68        68        64        64 
dram[27]:       120       104        40        48        36        44         8         8        12         0         0         8        72        68        68        64 
dram[28]:       116       100        44        52        32        40         0         0         0         4         0         8        68        72        64        68 
dram[29]:       108       112        44        52        36        36         0         0         0        12         4        12        68        68        68        72 
dram[30]:       108       104        44        44        32        44         0         0         0         8         0         8        64        72        64        72 
dram[31]:       104       104        40        56        40        44         4         0         0         8         0         8        68        64        64        76 
total dram reads = 21577
min_bank_accesses = 0!
chip skew: 716/644 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2292         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 3486
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        611       617       857      1293       620      3133      3757      6175      3772     14272    none      108172      2781      2925       638       602
dram[1]:        937       631       911      1308       665      3546    none        2061      5649    none      none      none        3267      2987       591       659
dram[2]:       1308       567      1122      1612       945      3034      3286      3805      5280    none      none      112995      3418      2833       555       736
dram[3]:       7416       578      1191      1730       746      3208    none        5380      4767    none      114581     56487      3197      2410       557       625
dram[4]:       5978       543      1046      1380      1365      2927      3486      2785      3218    none      none      113879      3202      1963       617       770
dram[5]:       3528       596       966      1548      1239      3896    none        6273      6160    none      none      116046      3458      2102       573       568
dram[6]:       1603       631       800      1506      1196      3535      7276    none        6216     15043    113360     57401      3260      1919       634       569
dram[7]:       1143       712       658      1649      1388      1995      8728      3558      6184     15795     59342     27924      4347      1928       577       640
dram[8]:        981       674       715      1664      1994      2289      6559      3651      7032    none      none       23507      4500      1649       562       731
dram[9]:        664       698       670      1431      1990      1917      1837      2229      7219    none      115945     28622      4396      1860       564       627
dram[10]:        599       626       628      1238      1341      1947      1820      2751      7847    none      none       28390      3948      2048       592       687
dram[11]:        566       597       674      1196      1458      1920      1655      3878      6965      9017    none       39200      3527      2354       550       617
dram[12]:        539       607       674      1295      1814      2849    none        4335      9233      4498    115121     29287      4271      2021       579       620
dram[13]:        561       621       825      1611      1911      2934      3653      5188      8529      7514     60976     57073      4084      1870       534       615
dram[14]:        535       628      1261      1639      1489      2757    none        1745      6127      8755    none       38500      3860      1433       560       678
dram[15]:        533       589      1354      1446      1905      2982    none        3056      5488     16118    none       28685      3495      1207       550       653
dram[16]:        530       697      1175      1786       779      3077    none        1623      6607      8116    none       56646      4342      1141       549       689
dram[17]:        527       643      1448      2079       834      2999    none        3138      6451    none      none      112991      4076      1221       505       556
dram[18]:        557       630      1550      1600       829      3035    none        1546      7620    none      none       57843      4208      1303       560       612
dram[19]:        507       608      1746      1263       705      2866    none        5029      8267    none      none      112813      4328      1900       671       628
dram[20]:        566       598      1706      1047       770      1885      3360      7810      9724    none      none      113230      3205      1600       604       594
dram[21]:        600       629      1826       787       903      2005    none      none        7542    none      117019     92591      3726      1588       561       581
dram[22]:        559       620      1673       953       891      2383    none      none       11011    none      118313     39118      3986      1681       660       566
dram[23]:        563       614      1616       724      1131      3189    none       16010      9803    none      none      118927      3972      1223       528       590
dram[24]:        569       620      1847       913      2432      2719    none      none        7253    none      none       61446      3199      1038       577       574
dram[25]:        552       599      1898       756      2671      2379      2369    none        7635    none      none       62520      2941      1180       594       567
dram[26]:        550       576      1531       956      2313      2964      3112      2104      7361    none      none      119000      3165      1293       652       687
dram[27]:        546       616      1848       825      3133      2588      2732      2016      5611    none      none       61435      3334      1381       514       601
dram[28]:        567       612      1810       850      3546      2226    none      none      none       17420    none       62392      3639      1411       569       617
dram[29]:        566       569      1268       942      3076      1792    none      none      none        7289    109752     42481      3457      1602       663       604
dram[30]:        580       594      1303      1239      3510      1058    none      none      none       13447    none       63614      4219      1565       613       649
dram[31]:        512       625      1183      1079      2884       722      3524    none      none       12257    none       61183      3275      1550       721       602
maximum mf latency per bank:
dram[0]:        473       549       529       413       450       410       446       430       483       500       325       415       497       431       462       440
dram[1]:        832       495       410       429       455       416       209       415       447       337       340       335       452       479       443       441
dram[2]:        824       440       412       487       528       421       413       443       491       257       317       429       467       469       438       473
dram[3]:        445       483       417       517       428       481       231       457       486       234       419       413       474       489       453       451
dram[4]:        490       467       411       464       428       449       409       522       487       256       327       499       461       515       483       461
dram[5]:        452       468       429       466       440       492       223       443       503       258       351       420       495       436       467       445
dram[6]:        443       502       507       427       493       490       426       354       414       410       411       434       468       446       440       448
dram[7]:        502       448       434       440       602       443       471       488       470       410       416       427       499       436       466       450
dram[8]:        505       448       488       436       488       564       413       413       415       266       360       433       457       502       448       481
dram[9]:        507       471       487       425       468       454       411       519       409       268       427       441       459       468       453       458
dram[10]:        458       493       473       448       419       523       414       440       492       330       340       450       460       471       481       445
dram[11]:        543       448       468       428       411       435       533       413       425       535       335       410       449       439       440       447
dram[12]:        484       487       442       488       433       481       191       451       410       410       412       460       488       446       480       432
dram[13]:        504       495       491       429       475       427       507       474       410       518       412       440       457       459       449       453
dram[14]:        497       480       437       436       499       514       201       442       441       490       347       417       448       443       447       448
dram[15]:        497       478       465       442       458       484       227       421       409       411       329       504       471       455       427       444
dram[16]:        496       437       441       412       455       518       312       444       410       474       331       482       426       500       433       413
dram[17]:        515       484       484       410       485       464       337       425       501       331       347       475       447       456       434       476
dram[18]:        468       484       426       426       433       473       339       498       410       323       322       449       477       446       505       439
dram[19]:        541       516       409       409       466       409       219       419       412       327       358       410       565       469       438       447
dram[20]:        523       490       438       412       533       444       466       448       472       309       335       433       452       463       435       432
dram[21]:        469       522       409       414       410       442       191       360       409       316       416       425       530       547       469       457
dram[22]:        469       495       503       411       505       444       289       366       413       337       446       459       477       450       458       441
dram[23]:        525       488       529       488       499       417       193       412       411       356       349       415       457       516       433       427
dram[24]:        605       479       493       468       453       434       220       294       415       344       366       440       482       437       440       515
dram[25]:        490       466       410       409       457       520       473       317       411       360       299       427       451       459       456       427
dram[26]:        484       464       493       411       416       410       422       415       414       358       346       431       461       478       469       439
dram[27]:        498       460       410       427       518       491       495       437       474       355       325       479       478       440       449       455
dram[28]:        492       462       439       448       442       472       254       198       213       492       354       410       518       477       417       489
dram[29]:        491       460       444       412       428       425       272       274       253       410       414       452       472       468       443       441
dram[30]:        517       491       449       413       480       493       201       257       250       492       318       448       505       454       432       457
dram[31]:        490       456       410       431       422       472       463       191       215       410       346       438       449       435       447       503
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670308 n_act=47 n_pre=32 n_ref_event=0 n_req=708 n_rd=708 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004237
n_activity=4622 dram_eff=0.1532
bk0: 120a 1670633i bk1: 104a 1670717i bk2: 56a 1671018i bk3: 40a 1671053i bk4: 60a 1670988i bk5: 36a 1671054i bk6: 4a 1671078i bk7: 4a 1671078i bk8: 12a 1671073i bk9: 4a 1671078i bk10: 0a 1671093i bk11: 4a 1671078i bk12: 68a 1671011i bk13: 68a 1671009i bk14: 64a 1671038i bk15: 64a 1671040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933616
Row_Buffer_Locality_read = 0.933616
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007473
Bank_Level_Parallism_Col = 1.001741
Bank_Level_Parallism_Ready = 1.001412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001741 

BW Util details:
bwutil = 0.000424 
total_CMD = 1671093 
util_bw = 708 
Wasted_Col = 1061 
Wasted_Row = 372 
Idle = 1668952 

BW Util Bottlenecks: 
RCDc_limit = 562 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 500 
rwq = 0 
CCDLc_limit_alone = 500 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670308 
Read = 708 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 32 
n_ref = 0 
n_req = 708 
total_req = 708 

Dual Bus Interface Util: 
issued_total_row = 79 
issued_total_col = 708 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000424 
Either_Row_CoL_Bus_Util = 0.000470 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002548 
queue_avg = 0.002017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00201664
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1667129 n_act=521 n_pre=509 n_ref_event=0 n_req=2936 n_rd=644 n_rd_L2_A=0 n_write=2292 n_wr_bk=0 bw_util=0.001757
n_activity=30955 dram_eff=0.09485
bk0: 104a 1659407i bk1: 96a 1670793i bk2: 52a 1671043i bk3: 40a 1671050i bk4: 52a 1670992i bk5: 32a 1671059i bk6: 0a 1671093i bk7: 8a 1671075i bk8: 8a 1671075i bk9: 0a 1671093i bk10: 0a 1671093i bk11: 0a 1671093i bk12: 60a 1671038i bk13: 64a 1670962i bk14: 64a 1671036i bk15: 64a 1671040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822548
Row_Buffer_Locality_read = 0.923913
Row_Buffer_Locality_write = 0.794066
Bank_Level_Parallism = 1.002331
Bank_Level_Parallism_Col = 1.002949
Bank_Level_Parallism_Ready = 1.001022
write_to_read_ratio_blp_rw_average = 0.815264
GrpLevelPara = 1.002608 

BW Util details:
bwutil = 0.001757 
total_CMD = 1671093 
util_bw = 2936 
Wasted_Col = 6401 
Wasted_Row = 6109 
Idle = 1655647 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 4248 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1583 
rwq = 0 
CCDLc_limit_alone = 1583 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1667129 
Read = 644 
Write = 2292 
L2_Alloc = 0 
L2_WB = 0 
n_act = 521 
n_pre = 509 
n_ref = 0 
n_req = 2936 
total_req = 2936 

Dual Bus Interface Util: 
issued_total_row = 1030 
issued_total_col = 2936 
Row_Bus_Util =  0.000616 
CoL_Bus_Util = 0.001757 
Either_Row_CoL_Bus_Util = 0.002372 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000505 
queue_avg = 0.012125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.012125
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1669095 n_act=79 n_pre=65 n_ref_event=0 n_req=1854 n_rd=660 n_rd_L2_A=0 n_write=1194 n_wr_bk=0 bw_util=0.001109
n_activity=11871 dram_eff=0.1562
bk0: 108a 1669763i bk1: 100a 1670744i bk2: 48a 1671046i bk3: 44a 1671051i bk4: 52a 1670996i bk5: 36a 1671056i bk6: 4a 1671078i bk7: 8a 1671075i bk8: 8a 1671075i bk9: 0a 1671093i bk10: 0a 1671093i bk11: 4a 1671078i bk12: 56a 1671020i bk13: 64a 1670989i bk14: 64a 1671035i bk15: 64a 1671033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957389
Row_Buffer_Locality_read = 0.918182
Row_Buffer_Locality_write = 0.979062
Bank_Level_Parallism = 1.001947
Bank_Level_Parallism_Col = 1.002462
Bank_Level_Parallism_Ready = 1.002157
write_to_read_ratio_blp_rw_average = 0.470154
GrpLevelPara = 1.002462 

BW Util details:
bwutil = 0.001109 
total_CMD = 1671093 
util_bw = 1854 
Wasted_Col = 1475 
Wasted_Row = 780 
Idle = 1666984 

BW Util Bottlenecks: 
RCDc_limit = 648 
RCDWRc_limit = 225 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 602 
rwq = 0 
CCDLc_limit_alone = 602 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1669095 
Read = 660 
Write = 1194 
L2_Alloc = 0 
L2_WB = 0 
n_act = 79 
n_pre = 65 
n_ref = 0 
n_req = 1854 
total_req = 1854 

Dual Bus Interface Util: 
issued_total_row = 144 
issued_total_col = 1854 
Row_Bus_Util =  0.000086 
CoL_Bus_Util = 0.001109 
Either_Row_CoL_Bus_Util = 0.001196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00276765
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670366 n_act=37 n_pre=23 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003997
n_activity=4111 dram_eff=0.1625
bk0: 108a 1670857i bk1: 100a 1670792i bk2: 44a 1671050i bk3: 44a 1671025i bk4: 40a 1671005i bk5: 36a 1671057i bk6: 0a 1671093i bk7: 8a 1671075i bk8: 12a 1671073i bk9: 0a 1671093i bk10: 4a 1671078i bk11: 8a 1671073i bk12: 60a 1671041i bk13: 72a 1670935i bk14: 68a 1671009i bk15: 64a 1671037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944611
Row_Buffer_Locality_read = 0.944611
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009209
Bank_Level_Parallism_Col = 1.002587
Bank_Level_Parallism_Ready = 1.002994
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001940 

BW Util details:
bwutil = 0.000400 
total_CMD = 1671093 
util_bw = 668 
Wasted_Col = 914 
Wasted_Row = 264 
Idle = 1669247 

BW Util Bottlenecks: 
RCDc_limit = 443 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670366 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 23 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 668 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001376 
queue_avg = 0.001538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00153792
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670357 n_act=41 n_pre=27 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003997
n_activity=4233 dram_eff=0.1578
bk0: 112a 1670712i bk1: 96a 1670819i bk2: 44a 1671048i bk3: 48a 1671021i bk4: 32a 1671033i bk5: 32a 1671055i bk6: 4a 1671078i bk7: 12a 1671048i bk8: 20a 1671066i bk9: 0a 1671093i bk10: 0a 1671093i bk11: 4a 1671078i bk12: 64a 1670987i bk13: 68a 1671009i bk14: 64a 1671036i bk15: 68a 1671008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938623
Row_Buffer_Locality_read = 0.938623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003052
Bank_Level_Parallism_Col = 1.003748
Bank_Level_Parallism_Ready = 1.002994
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003748 

BW Util details:
bwutil = 0.000400 
total_CMD = 1671093 
util_bw = 668 
Wasted_Col = 974 
Wasted_Row = 324 
Idle = 1669127 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670357 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 27 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 668 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0018066
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670376 n_act=41 n_pre=28 n_ref_event=0 n_req=648 n_rd=648 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003878
n_activity=4072 dram_eff=0.1591
bk0: 116a 1670731i bk1: 100a 1670733i bk2: 52a 1671019i bk3: 48a 1671023i bk4: 28a 1671013i bk5: 32a 1671057i bk6: 0a 1671093i bk7: 4a 1671078i bk8: 8a 1671075i bk9: 0a 1671093i bk10: 0a 1671093i bk11: 4a 1671078i bk12: 60a 1671014i bk13: 64a 1671035i bk14: 68a 1671007i bk15: 64a 1671036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936728
Row_Buffer_Locality_read = 0.936728
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028361
Bank_Level_Parallism_Col = 1.018135
Bank_Level_Parallism_Ready = 1.001543
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018135 

BW Util details:
bwutil = 0.000388 
total_CMD = 1671093 
util_bw = 648 
Wasted_Col = 935 
Wasted_Row = 321 
Idle = 1669189 

BW Util Bottlenecks: 
RCDc_limit = 486 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 467 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670376 
Read = 648 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 28 
n_ref = 0 
n_req = 648 
total_req = 648 

Dual Bus Interface Util: 
issued_total_row = 69 
issued_total_col = 648 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000388 
Either_Row_CoL_Bus_Util = 0.000429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00183353
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670349 n_act=46 n_pre=31 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003997
n_activity=4351 dram_eff=0.1535
bk0: 120a 1670727i bk1: 96a 1670696i bk2: 44a 1671051i bk3: 48a 1671023i bk4: 28a 1671014i bk5: 32a 1671059i bk6: 4a 1671078i bk7: 0a 1671093i bk8: 8a 1671075i bk9: 4a 1671078i bk10: 4a 1671078i bk11: 8a 1671076i bk12: 68a 1670989i bk13: 72a 1671010i bk14: 64a 1671036i bk15: 68a 1671008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931138
Row_Buffer_Locality_read = 0.931138
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009286
Bank_Level_Parallism_Col = 1.003656
Bank_Level_Parallism_Ready = 1.002994
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003047 

BW Util details:
bwutil = 0.000400 
total_CMD = 1671093 
util_bw = 668 
Wasted_Col = 1018 
Wasted_Row = 360 
Idle = 1669047 

BW Util Bottlenecks: 
RCDc_limit = 550 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 469 
rwq = 0 
CCDLc_limit_alone = 469 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670349 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 31 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 77 
issued_total_col = 668 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001344 
queue_avg = 0.001993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00199271
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670334 n_act=46 n_pre=30 n_ref_event=0 n_req=684 n_rd=684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004093
n_activity=4453 dram_eff=0.1536
bk0: 108a 1670780i bk1: 92a 1670773i bk2: 48a 1671023i bk3: 48a 1671024i bk4: 44a 1670954i bk5: 40a 1671030i bk6: 4a 1671078i bk7: 4a 1671078i bk8: 8a 1671075i bk9: 4a 1671078i bk10: 8a 1671075i bk11: 16a 1671069i bk12: 60a 1670989i bk13: 68a 1671008i bk14: 64a 1671034i bk15: 68a 1671010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932749
Row_Buffer_Locality_read = 0.932749
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014535
Bank_Level_Parallism_Col = 1.009581
Bank_Level_Parallism_Ready = 1.005848
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005389 

BW Util details:
bwutil = 0.000409 
total_CMD = 1671093 
util_bw = 684 
Wasted_Col = 1030 
Wasted_Row = 350 
Idle = 1669029 

BW Util Bottlenecks: 
RCDc_limit = 547 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670334 
Read = 684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 30 
n_ref = 0 
n_req = 684 
total_req = 684 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 684 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000409 
Either_Row_CoL_Bus_Util = 0.000454 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001318 
queue_avg = 0.001873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00187303
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670353 n_act=47 n_pre=33 n_ref_event=0 n_req=660 n_rd=660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000395
n_activity=4406 dram_eff=0.1498
bk0: 108a 1670714i bk1: 88a 1670729i bk2: 44a 1671050i bk3: 48a 1671023i bk4: 40a 1670980i bk5: 32a 1671060i bk6: 4a 1671078i bk7: 4a 1671078i bk8: 8a 1671075i bk9: 0a 1671093i bk10: 0a 1671093i bk11: 20a 1671019i bk12: 56a 1671041i bk13: 72a 1670983i bk14: 64a 1671036i bk15: 72a 1671004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928788
Row_Buffer_Locality_read = 0.928788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002396
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000395 
total_CMD = 1671093 
util_bw = 660 
Wasted_Col = 1036 
Wasted_Row = 391 
Idle = 1669006 

BW Util Bottlenecks: 
RCDc_limit = 564 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670353 
Read = 660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 660 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00207349
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670330 n_act=51 n_pre=36 n_ref_event=0 n_req=676 n_rd=676 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004045
n_activity=4566 dram_eff=0.1481
bk0: 108a 1670663i bk1: 88a 1670751i bk2: 52a 1671020i bk3: 48a 1671022i bk4: 40a 1670955i bk5: 40a 1671006i bk6: 8a 1671075i bk7: 8a 1671075i bk8: 8a 1671075i bk9: 0a 1671093i bk10: 4a 1671078i bk11: 16a 1671070i bk12: 56a 1671041i bk13: 72a 1670955i bk14: 64a 1671035i bk15: 64a 1671036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924556
Row_Buffer_Locality_read = 0.924556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015596
Bank_Level_Parallism_Col = 1.011689
Bank_Level_Parallism_Ready = 1.002959
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011689 

BW Util details:
bwutil = 0.000405 
total_CMD = 1671093 
util_bw = 676 
Wasted_Col = 1085 
Wasted_Row = 419 
Idle = 1668913 

BW Util Bottlenecks: 
RCDc_limit = 608 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670330 
Read = 676 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 36 
n_ref = 0 
n_req = 676 
total_req = 676 

Dual Bus Interface Util: 
issued_total_row = 87 
issued_total_col = 676 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000405 
Either_Row_CoL_Bus_Util = 0.000457 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00224225
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670359 n_act=40 n_pre=26 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003997
n_activity=4245 dram_eff=0.1574
bk0: 108a 1670738i bk1: 84a 1670854i bk2: 48a 1671020i bk3: 48a 1671023i bk4: 36a 1671057i bk5: 40a 1671029i bk6: 8a 1671075i bk7: 12a 1671048i bk8: 8a 1671075i bk9: 0a 1671093i bk10: 0a 1671093i bk11: 16a 1671069i bk12: 60a 1670989i bk13: 68a 1671009i bk14: 68a 1671011i bk15: 64a 1671039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940120
Row_Buffer_Locality_read = 0.940120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002073
Bank_Level_Parallism_Col = 1.001904
Bank_Level_Parallism_Ready = 1.002994
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001904 

BW Util details:
bwutil = 0.000400 
total_CMD = 1671093 
util_bw = 668 
Wasted_Col = 948 
Wasted_Row = 314 
Idle = 1669163 

BW Util Bottlenecks: 
RCDc_limit = 480 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670359 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 26 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 668 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164324
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670340 n_act=48 n_pre=33 n_ref_event=0 n_req=672 n_rd=672 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004021
n_activity=4480 dram_eff=0.15
bk0: 112a 1670685i bk1: 88a 1670751i bk2: 44a 1671028i bk3: 48a 1670997i bk4: 36a 1671055i bk5: 36a 1671033i bk6: 12a 1671024i bk7: 8a 1671075i bk8: 8a 1671075i bk9: 8a 1671075i bk10: 0a 1671093i bk11: 12a 1671073i bk12: 68a 1670985i bk13: 56a 1671040i bk14: 72a 1671004i bk15: 64a 1671033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000402 
total_CMD = 1671093 
util_bw = 672 
Wasted_Col = 1066 
Wasted_Row = 396 
Idle = 1668959 

BW Util Bottlenecks: 
RCDc_limit = 576 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670340 
Read = 672 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 33 
n_ref = 0 
n_req = 672 
total_req = 672 

Dual Bus Interface Util: 
issued_total_row = 81 
issued_total_col = 672 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000402 
Either_Row_CoL_Bus_Util = 0.000451 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00219736
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670284 n_act=54 n_pre=39 n_ref_event=0 n_req=716 n_rd=716 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004285
n_activity=4821 dram_eff=0.1485
bk0: 120a 1670631i bk1: 100a 1670718i bk2: 44a 1671003i bk3: 52a 1670994i bk4: 44a 1671004i bk5: 40a 1671028i bk6: 0a 1671093i bk7: 12a 1671048i bk8: 8a 1671075i bk9: 16a 1671070i bk10: 4a 1671078i bk11: 16a 1671069i bk12: 64a 1670964i bk13: 64a 1671034i bk14: 68a 1671009i bk15: 64a 1671036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924581
Row_Buffer_Locality_read = 0.924581
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013805
Bank_Level_Parallism_Col = 1.010503
Bank_Level_Parallism_Ready = 1.002793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010503 

BW Util details:
bwutil = 0.000428 
total_CMD = 1671093 
util_bw = 716 
Wasted_Col = 1146 
Wasted_Row = 456 
Idle = 1668775 

BW Util Bottlenecks: 
RCDc_limit = 641 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 515 
rwq = 0 
CCDLc_limit_alone = 515 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670284 
Read = 716 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 39 
n_ref = 0 
n_req = 716 
total_req = 716 

Dual Bus Interface Util: 
issued_total_row = 93 
issued_total_col = 716 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000428 
Either_Row_CoL_Bus_Util = 0.000484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00235894
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670329 n_act=47 n_pre=31 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004117
n_activity=4468 dram_eff=0.154
bk0: 116a 1670635i bk1: 92a 1670842i bk2: 44a 1671024i bk3: 48a 1670999i bk4: 44a 1671000i bk5: 40a 1670979i bk6: 4a 1671078i bk7: 16a 1671049i bk8: 8a 1671075i bk9: 8a 1671075i bk10: 8a 1671075i bk11: 8a 1671075i bk12: 60a 1671040i bk13: 64a 1671035i bk14: 64a 1671036i bk15: 64a 1671034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931686
Row_Buffer_Locality_read = 0.931686
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010461
Bank_Level_Parallism_Col = 1.004120
Bank_Level_Parallism_Ready = 1.001454
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004120 

BW Util details:
bwutil = 0.000412 
total_CMD = 1671093 
util_bw = 688 
Wasted_Col = 1057 
Wasted_Row = 358 
Idle = 1668990 

BW Util Bottlenecks: 
RCDc_limit = 560 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 498 
rwq = 0 
CCDLc_limit_alone = 498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670329 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 688 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000457 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002618 
queue_avg = 0.002012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00201186
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670352 n_act=40 n_pre=26 n_ref_event=0 n_req=676 n_rd=676 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004045
n_activity=4270 dram_eff=0.1583
bk0: 112a 1670736i bk1: 100a 1670866i bk2: 48a 1670999i bk3: 48a 1670999i bk4: 40a 1670980i bk5: 32a 1671060i bk6: 0a 1671093i bk7: 12a 1671048i bk8: 8a 1671075i bk9: 8a 1671075i bk10: 0a 1671093i bk11: 12a 1671073i bk12: 60a 1671038i bk13: 64a 1671034i bk14: 68a 1671007i bk15: 64a 1671039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940828
Row_Buffer_Locality_read = 0.940828
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005676
Bank_Level_Parallism_Col = 1.001254
Bank_Level_Parallism_Ready = 1.001479
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001254 

BW Util details:
bwutil = 0.000405 
total_CMD = 1671093 
util_bw = 676 
Wasted_Col = 959 
Wasted_Row = 303 
Idle = 1669155 

BW Util Bottlenecks: 
RCDc_limit = 480 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 479 
rwq = 0 
CCDLc_limit_alone = 479 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670352 
Read = 676 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 26 
n_ref = 0 
n_req = 676 
total_req = 676 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 676 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.000405 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001350 
queue_avg = 0.001686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00168572
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670325 n_act=47 n_pre=33 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004117
n_activity=4528 dram_eff=0.1519
bk0: 116a 1670683i bk1: 100a 1670864i bk2: 48a 1670998i bk3: 52a 1670993i bk4: 36a 1671006i bk5: 36a 1671033i bk6: 0a 1671093i bk7: 8a 1671075i bk8: 8a 1671075i bk9: 4a 1671078i bk10: 0a 1671093i bk11: 16a 1671069i bk12: 60a 1670990i bk13: 72a 1670932i bk14: 68a 1671010i bk15: 64a 1671034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931686
Row_Buffer_Locality_read = 0.931686
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001397
Bank_Level_Parallism_Col = 1.001761
Bank_Level_Parallism_Ready = 1.004360
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001761 

BW Util details:
bwutil = 0.000412 
total_CMD = 1671093 
util_bw = 688 
Wasted_Col = 1063 
Wasted_Row = 396 
Idle = 1668946 

BW Util Bottlenecks: 
RCDc_limit = 564 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 499 
rwq = 0 
CCDLc_limit_alone = 499 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670325 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 688 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00217702
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670321 n_act=55 n_pre=41 n_ref_event=0 n_req=676 n_rd=676 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004045
n_activity=4759 dram_eff=0.142
bk0: 120a 1670549i bk1: 96a 1670770i bk2: 52a 1670971i bk3: 36a 1671056i bk4: 52a 1670947i bk5: 32a 1671058i bk6: 0a 1671093i bk7: 12a 1671024i bk8: 8a 1671075i bk9: 8a 1671075i bk10: 0a 1671093i bk11: 8a 1671075i bk12: 56a 1671042i bk13: 64a 1670963i bk14: 68a 1671010i bk15: 64a 1671035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918639
Row_Buffer_Locality_read = 0.918639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006050
Bank_Level_Parallism_Col = 1.000565
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000565 

BW Util details:
bwutil = 0.000405 
total_CMD = 1671093 
util_bw = 676 
Wasted_Col = 1149 
Wasted_Row = 489 
Idle = 1668779 

BW Util Bottlenecks: 
RCDc_limit = 659 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 491 
rwq = 0 
CCDLc_limit_alone = 491 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670321 
Read = 676 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 41 
n_ref = 0 
n_req = 676 
total_req = 676 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 676 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000405 
Either_Row_CoL_Bus_Util = 0.000462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00254863
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670358 n_act=44 n_pre=31 n_ref_event=0 n_req=660 n_rd=660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000395
n_activity=4234 dram_eff=0.1559
bk0: 104a 1670808i bk1: 108a 1670739i bk2: 52a 1670972i bk3: 32a 1671060i bk4: 40a 1671003i bk5: 40a 1671004i bk6: 0a 1671093i bk7: 4a 1671078i bk8: 8a 1671076i bk9: 0a 1671093i bk10: 0a 1671093i bk11: 4a 1671078i bk12: 60a 1671015i bk13: 68a 1670984i bk14: 68a 1671011i bk15: 72a 1671004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006423
Bank_Level_Parallism_Col = 1.006227
Bank_Level_Parallism_Ready = 1.004545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006227 

BW Util details:
bwutil = 0.000395 
total_CMD = 1671093 
util_bw = 660 
Wasted_Col = 990 
Wasted_Row = 374 
Idle = 1669069 

BW Util Bottlenecks: 
RCDc_limit = 528 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670358 
Read = 660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 31 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 660 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00193825
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670358 n_act=44 n_pre=31 n_ref_event=0 n_req=660 n_rd=660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000395
n_activity=4370 dram_eff=0.151
bk0: 104a 1670787i bk1: 120a 1670704i bk2: 48a 1670999i bk3: 36a 1671031i bk4: 36a 1671007i bk5: 40a 1671003i bk6: 0a 1671093i bk7: 12a 1671048i bk8: 8a 1671075i bk9: 0a 1671093i bk10: 0a 1671093i bk11: 8a 1671075i bk12: 60a 1671013i bk13: 60a 1671014i bk14: 64a 1671038i bk15: 64a 1671036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000982
Bank_Level_Parallism_Col = 1.001234
Bank_Level_Parallism_Ready = 1.001515
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001234 

BW Util details:
bwutil = 0.000395 
total_CMD = 1671093 
util_bw = 660 
Wasted_Col = 1005 
Wasted_Row = 372 
Idle = 1669056 

BW Util Bottlenecks: 
RCDc_limit = 528 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670358 
Read = 660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 31 
n_ref = 0 
n_req = 660 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 660 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00191372
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670376 n_act=41 n_pre=28 n_ref_event=0 n_req=648 n_rd=648 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003878
n_activity=4154 dram_eff=0.156
bk0: 116a 1670734i bk1: 112a 1670685i bk2: 40a 1671052i bk3: 36a 1671053i bk4: 48a 1670976i bk5: 32a 1671058i bk6: 0a 1671093i bk7: 4a 1671078i bk8: 8a 1671075i bk9: 0a 1671093i bk10: 0a 1671093i bk11: 4a 1671078i bk12: 60a 1671015i bk13: 60a 1671039i bk14: 64a 1671034i bk15: 64a 1671034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936728
Row_Buffer_Locality_read = 0.936728
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011435
Bank_Level_Parallism_Col = 1.005769
Bank_Level_Parallism_Ready = 1.003086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005769 

BW Util details:
bwutil = 0.000388 
total_CMD = 1671093 
util_bw = 648 
Wasted_Col = 953 
Wasted_Row = 323 
Idle = 1669169 

BW Util Bottlenecks: 
RCDc_limit = 492 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 461 
rwq = 0 
CCDLc_limit_alone = 461 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670376 
Read = 648 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 28 
n_ref = 0 
n_req = 648 
total_req = 648 

Dual Bus Interface Util: 
issued_total_row = 69 
issued_total_col = 648 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000388 
Either_Row_CoL_Bus_Util = 0.000429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00172701
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670321 n_act=51 n_pre=37 n_ref_event=0 n_req=684 n_rd=684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004093
n_activity=4656 dram_eff=0.1469
bk0: 116a 1670613i bk1: 108a 1670716i bk2: 44a 1671001i bk3: 32a 1671057i bk4: 40a 1671029i bk5: 44a 1671000i bk6: 4a 1671078i bk7: 4a 1671078i bk8: 8a 1671075i bk9: 0a 1671093i bk10: 0a 1671093i bk11: 4a 1671078i bk12: 68a 1671008i bk13: 76a 1670978i bk14: 72a 1671003i bk15: 64a 1671036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925439
Row_Buffer_Locality_read = 0.925439
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009025
Bank_Level_Parallism_Col = 1.002880
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002880 

BW Util details:
bwutil = 0.000409 
total_CMD = 1671093 
util_bw = 684 
Wasted_Col = 1102 
Wasted_Row = 430 
Idle = 1668877 

BW Util Bottlenecks: 
RCDc_limit = 609 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 496 
rwq = 0 
CCDLc_limit_alone = 496 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670321 
Read = 684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 51 
n_pre = 37 
n_ref = 0 
n_req = 684 
total_req = 684 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 684 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000409 
Either_Row_CoL_Bus_Util = 0.000462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00214291
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670343 n_act=49 n_pre=36 n_ref_event=0 n_req=665 n_rd=665 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003979
n_activity=4575 dram_eff=0.1454
bk0: 100a 1670791i bk1: 116a 1670635i bk2: 40a 1671052i bk3: 32a 1671058i bk4: 32a 1671057i bk5: 40a 1670956i bk6: 0a 1671093i bk7: 0a 1671093i bk8: 8a 1671075i bk9: 0a 1671093i bk10: 4a 1671078i bk11: 5a 1671054i bk12: 64a 1670987i bk13: 80a 1670953i bk14: 72a 1671007i bk15: 72a 1671004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926316
Row_Buffer_Locality_read = 0.926316
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000924
Bank_Level_Parallism_Col = 1.001188
Bank_Level_Parallism_Ready = 1.001504
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001188 

BW Util details:
bwutil = 0.000398 
total_CMD = 1671093 
util_bw = 665 
Wasted_Col = 1068 
Wasted_Row = 432 
Idle = 1668928 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670343 
Read = 665 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 49 
n_pre = 36 
n_ref = 0 
n_req = 665 
total_req = 665 

Dual Bus Interface Util: 
issued_total_row = 85 
issued_total_col = 665 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000398 
Either_Row_CoL_Bus_Util = 0.000449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00211837
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670352 n_act=46 n_pre=33 n_ref_event=0 n_req=664 n_rd=664 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003973
n_activity=4294 dram_eff=0.1546
bk0: 104a 1670790i bk1: 120a 1670598i bk2: 44a 1671051i bk3: 32a 1671062i bk4: 32a 1671060i bk5: 36a 1671031i bk6: 0a 1671093i bk7: 0a 1671093i bk8: 8a 1671075i bk9: 0a 1671093i bk10: 4a 1671078i bk11: 12a 1671072i bk12: 60a 1670988i bk13: 72a 1670958i bk14: 68a 1671006i bk15: 72a 1671003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930723
Row_Buffer_Locality_read = 0.930723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037531
Bank_Level_Parallism_Col = 1.016636
Bank_Level_Parallism_Ready = 1.003012
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009242 

BW Util details:
bwutil = 0.000397 
total_CMD = 1671093 
util_bw = 664 
Wasted_Col = 1002 
Wasted_Row = 359 
Idle = 1669068 

BW Util Bottlenecks: 
RCDc_limit = 542 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670352 
Read = 664 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 33 
n_ref = 0 
n_req = 664 
total_req = 664 

Dual Bus Interface Util: 
issued_total_row = 79 
issued_total_col = 664 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002699 
queue_avg = 0.001995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0019945
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670383 n_act=36 n_pre=23 n_ref_event=0 n_req=652 n_rd=652 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003902
n_activity=4029 dram_eff=0.1618
bk0: 108a 1670737i bk1: 120a 1670728i bk2: 48a 1671046i bk3: 40a 1671053i bk4: 32a 1671059i bk5: 32a 1671057i bk6: 0a 1671093i bk7: 4a 1671078i bk8: 8a 1671075i bk9: 0a 1671093i bk10: 0a 1671093i bk11: 4a 1671078i bk12: 60a 1671037i bk13: 68a 1671005i bk14: 64a 1671035i bk15: 64a 1671037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944785
Row_Buffer_Locality_read = 0.944785
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007684
Bank_Level_Parallism_Col = 1.000657
Bank_Level_Parallism_Ready = 1.001534
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000657 

BW Util details:
bwutil = 0.000390 
total_CMD = 1671093 
util_bw = 652 
Wasted_Col = 906 
Wasted_Row = 264 
Idle = 1669271 

BW Util Bottlenecks: 
RCDc_limit = 431 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670383 
Read = 652 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 23 
n_ref = 0 
n_req = 652 
total_req = 652 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 652 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000390 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001408 
queue_avg = 0.001588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00158818
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670326 n_act=50 n_pre=38 n_ref_event=0 n_req=680 n_rd=680 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004069
n_activity=4547 dram_eff=0.1495
bk0: 120a 1670598i bk1: 112a 1670664i bk2: 40a 1671053i bk3: 40a 1671028i bk4: 32a 1671058i bk5: 44a 1671000i bk6: 0a 1671093i bk7: 0a 1671093i bk8: 8a 1671075i bk9: 0a 1671093i bk10: 0a 1671093i bk11: 8a 1671076i bk12: 64a 1670964i bk13: 76a 1671001i bk14: 64a 1671037i bk15: 72a 1671006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926471
Row_Buffer_Locality_read = 0.926471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019608
Bank_Level_Parallism_Col = 1.015348
Bank_Level_Parallism_Ready = 1.002941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015348 

BW Util details:
bwutil = 0.000407 
total_CMD = 1671093 
util_bw = 680 
Wasted_Col = 1061 
Wasted_Row = 452 
Idle = 1668900 

BW Util Bottlenecks: 
RCDc_limit = 594 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670326 
Read = 680 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 38 
n_ref = 0 
n_req = 680 
total_req = 680 

Dual Bus Interface Util: 
issued_total_row = 88 
issued_total_col = 680 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000407 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001304 
queue_avg = 0.002196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00219557
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670298 n_act=52 n_pre=39 n_ref_event=0 n_req=704 n_rd=704 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004213
n_activity=4731 dram_eff=0.1488
bk0: 120a 1670586i bk1: 116a 1670711i bk2: 40a 1671056i bk3: 36a 1671056i bk4: 32a 1671058i bk5: 48a 1670950i bk6: 8a 1671075i bk7: 0a 1671093i bk8: 8a 1671075i bk9: 0a 1671093i bk10: 0a 1671093i bk11: 8a 1671051i bk12: 68a 1671008i bk13: 80a 1670953i bk14: 64a 1671035i bk15: 76a 1671002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926136
Row_Buffer_Locality_read = 0.926136
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013233
Bank_Level_Parallism_Col = 1.006799
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006799 

BW Util details:
bwutil = 0.000421 
total_CMD = 1671093 
util_bw = 704 
Wasted_Col = 1111 
Wasted_Row = 452 
Idle = 1668826 

BW Util Bottlenecks: 
RCDc_limit = 619 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670298 
Read = 704 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 52 
n_pre = 39 
n_ref = 0 
n_req = 704 
total_req = 704 

Dual Bus Interface Util: 
issued_total_row = 91 
issued_total_col = 704 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000421 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00221591
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670337 n_act=41 n_pre=27 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004117
n_activity=4385 dram_eff=0.1569
bk0: 128a 1670626i bk1: 116a 1670874i bk2: 44a 1671000i bk3: 40a 1671051i bk4: 36a 1671054i bk5: 32a 1671060i bk6: 8a 1671075i bk7: 8a 1671075i bk8: 8a 1671076i bk9: 0a 1671093i bk10: 0a 1671093i bk11: 4a 1671078i bk12: 68a 1670961i bk13: 68a 1670986i bk14: 64a 1671035i bk15: 64a 1671036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940407
Row_Buffer_Locality_read = 0.940407
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003507
Bank_Level_Parallism_Col = 1.004292
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004292 

BW Util details:
bwutil = 0.000412 
total_CMD = 1671093 
util_bw = 688 
Wasted_Col = 984 
Wasted_Row = 324 
Idle = 1669097 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670337 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 27 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 688 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00176711
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670314 n_act=47 n_pre=33 n_ref_event=0 n_req=700 n_rd=700 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004189
n_activity=4599 dram_eff=0.1522
bk0: 120a 1670680i bk1: 104a 1670838i bk2: 40a 1671052i bk3: 48a 1670998i bk4: 36a 1671055i bk5: 44a 1670951i bk6: 8a 1671076i bk7: 8a 1671076i bk8: 12a 1671072i bk9: 0a 1671093i bk10: 0a 1671093i bk11: 8a 1671075i bk12: 72a 1670932i bk13: 68a 1670981i bk14: 68a 1671008i bk15: 64a 1671034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932857
Row_Buffer_Locality_read = 0.932857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003230
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000419 
total_CMD = 1671093 
util_bw = 700 
Wasted_Col = 1077 
Wasted_Row = 390 
Idle = 1668926 

BW Util Bottlenecks: 
RCDc_limit = 563 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 515 
rwq = 0 
CCDLc_limit_alone = 515 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670314 
Read = 700 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 700 
total_req = 700 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 700 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000466 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001284 
queue_avg = 0.001992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00199151
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670347 n_act=45 n_pre=33 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003997
n_activity=4388 dram_eff=0.1522
bk0: 116a 1670649i bk1: 100a 1670765i bk2: 44a 1671030i bk3: 52a 1671044i bk4: 32a 1671058i bk5: 40a 1670959i bk6: 0a 1671093i bk7: 0a 1671093i bk8: 0a 1671093i bk9: 4a 1671078i bk10: 0a 1671093i bk11: 8a 1671076i bk12: 68a 1670987i bk13: 72a 1671006i bk14: 64a 1671033i bk15: 68a 1671012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932635
Row_Buffer_Locality_read = 0.932635
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002883
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000400 
total_CMD = 1671093 
util_bw = 668 
Wasted_Col = 1011 
Wasted_Row = 402 
Idle = 1669012 

BW Util Bottlenecks: 
RCDc_limit = 540 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670347 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 33 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 668 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00200109
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670322 n_act=46 n_pre=33 n_ref_event=0 n_req=692 n_rd=692 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004141
n_activity=4560 dram_eff=0.1518
bk0: 108a 1670739i bk1: 112a 1670639i bk2: 44a 1671024i bk3: 52a 1671045i bk4: 36a 1671055i bk5: 36a 1671055i bk6: 0a 1671093i bk7: 0a 1671093i bk8: 0a 1671093i bk9: 12a 1671072i bk10: 4a 1671078i bk11: 12a 1671072i bk12: 68a 1670986i bk13: 68a 1670984i bk14: 68a 1671007i bk15: 72a 1671007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933526
Row_Buffer_Locality_read = 0.933526
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000414 
total_CMD = 1671093 
util_bw = 692 
Wasted_Col = 1050 
Wasted_Row = 396 
Idle = 1668955 

BW Util Bottlenecks: 
RCDc_limit = 552 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 498 
rwq = 0 
CCDLc_limit_alone = 498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670322 
Read = 692 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 46 
n_pre = 33 
n_ref = 0 
n_req = 692 
total_req = 692 

Dual Bus Interface Util: 
issued_total_row = 79 
issued_total_col = 692 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00202502
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670361 n_act=40 n_pre=28 n_ref_event=0 n_req=664 n_rd=664 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003973
n_activity=4193 dram_eff=0.1584
bk0: 108a 1670707i bk1: 104a 1670764i bk2: 44a 1671003i bk3: 44a 1671047i bk4: 32a 1671058i bk5: 44a 1671002i bk6: 0a 1671093i bk7: 0a 1671093i bk8: 0a 1671093i bk9: 8a 1671076i bk10: 0a 1671093i bk11: 8a 1671075i bk12: 64a 1671039i bk13: 72a 1671009i bk14: 64a 1671036i bk15: 72a 1671005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939759
Row_Buffer_Locality_read = 0.939759
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002559
Bank_Level_Parallism_Col = 1.003187
Bank_Level_Parallism_Ready = 1.001506
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003187 

BW Util details:
bwutil = 0.000397 
total_CMD = 1671093 
util_bw = 664 
Wasted_Col = 945 
Wasted_Row = 345 
Idle = 1669139 

BW Util Bottlenecks: 
RCDc_limit = 480 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670361 
Read = 664 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 28 
n_ref = 0 
n_req = 664 
total_req = 664 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 664 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00174736
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671093 n_nop=1670352 n_act=37 n_pre=24 n_ref_event=0 n_req=680 n_rd=680 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004069
n_activity=4240 dram_eff=0.1604
bk0: 104a 1670790i bk1: 104a 1670765i bk2: 40a 1671053i bk3: 56a 1671044i bk4: 40a 1671051i bk5: 44a 1671003i bk6: 4a 1671078i bk7: 0a 1671093i bk8: 0a 1671093i bk9: 8a 1671075i bk10: 0a 1671093i bk11: 8a 1671075i bk12: 68a 1671008i bk13: 64a 1671012i bk14: 64a 1671033i bk15: 76a 1671001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945588
Row_Buffer_Locality_read = 0.945588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.001053
Bank_Level_Parallism_Col = 1.001271
Bank_Level_Parallism_Ready = 1.001471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.001271 

BW Util details:
bwutil = 0.000407 
total_CMD = 1671093 
util_bw = 680 
Wasted_Col = 931 
Wasted_Row = 288 
Idle = 1669194 

BW Util Bottlenecks: 
RCDc_limit = 444 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1671093 
n_nop = 1670352 
Read = 680 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 24 
n_ref = 0 
n_req = 680 
total_req = 680 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 680 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000407 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00155766

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4664, Miss = 384, Miss_rate = 0.082, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5040, Miss = 324, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8596, Miss = 2049, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5010, Miss = 304, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 9469, Miss = 3990, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5210, Miss = 320, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8529, Miss = 4297, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5196, Miss = 332, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7965, Miss = 3525, Miss_rate = 0.443, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4848, Miss = 328, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6525, Miss = 2182, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5004, Miss = 316, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5372, Miss = 1027, Miss_rate = 0.191, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4897, Miss = 328, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5435, Miss = 687, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4736, Miss = 340, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5372, Miss = 555, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4752, Miss = 336, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5074, Miss = 374, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4685, Miss = 336, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4906, Miss = 336, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4737, Miss = 332, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4814, Miss = 352, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4709, Miss = 320, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5210, Miss = 352, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5127, Miss = 364, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5243, Miss = 348, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5148, Miss = 340, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4967, Miss = 336, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4642, Miss = 340, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4887, Miss = 336, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4626, Miss = 352, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 5054, Miss = 356, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4487, Miss = 320, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5250, Miss = 332, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4618, Miss = 328, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 5256, Miss = 320, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4645, Miss = 340, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 5155, Miss = 336, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4599, Miss = 312, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 5091, Miss = 368, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4649, Miss = 332, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 5013, Miss = 343, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4812, Miss = 345, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 5212, Miss = 344, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4814, Miss = 344, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 5157, Miss = 344, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4753, Miss = 332, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 5025, Miss = 353, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4644, Miss = 352, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 5060, Miss = 364, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4740, Miss = 364, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 5187, Miss = 375, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4521, Miss = 332, Miss_rate = 0.073, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 5439, Miss = 379, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4675, Miss = 344, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 5472, Miss = 328, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4642, Miss = 344, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 5187, Miss = 328, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4711, Miss = 364, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 5439, Miss = 312, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4775, Miss = 352, Miss_rate = 0.074, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 5000, Miss = 320, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4513, Miss = 360, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 332990
L2_total_cache_misses = 37409
L2_total_cache_miss_rate = 0.1123
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 208380
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 39179
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 5394
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 16183
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15797
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 208380
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 60756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63854
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=332990
icnt_total_pkts_simt_to_mem=287423
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 287423
Req_Network_cycles = 2225503
Req_Network_injected_packets_per_cycle =       0.1291 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0087
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0020

Reply_Network_injected_packets_num = 332990
Reply_Network_cycles = 2225503
Reply_Network_injected_packets_per_cycle =        0.1496
Reply_Network_conflicts_per_cycle =        0.1302
Reply_Network_conflicts_per_cycle_util =       0.8704
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0034
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0041
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 4 sec (1744 sec)
gpgpu_simulation_rate = 3609 (inst/sec)
gpgpu_simulation_rate = 1276 (cycle/sec)
gpgpu_silicon_slowdown = 887147x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
