// Seed: 1808460995
`endcelldefine
module module_0 (
    output id_0,
    input logic id_1
);
  logic id_2 = id_1;
  assign id_0 = id_2;
  generate
    assign id_0 = 1 ? 1 : id_1 & 1;
  endgenerate
endmodule
