# RV与芯片评论.20210102.第1周(总第23期)


<br />本期概要<br />


---

<a name="cgX2z"></a>
# 重点聚焦

<br />"[Top Tech Videos Of 2020 ](https://semiengineering.com/top-tech-videos-of-2020/
)(From semiengineering.com 2021.01.02)"<br />

<a name="u1qhF"></a>
### 相关周报

- ![image.png](https://cdn.nlark.com/yuque/0/2020/png/1541992/1599307696075-3f44fb1b-f362-4130-a254-b3e4fb6cebac.png#align=left&display=inline&height=24&margin=%5Bobject%20Object%5D&name=image.png&originHeight=84&originWidth=89&size=7408&status=done&style=none&width=25)[semi engineering](https://semiengineering.com/) Week In Review: 
   - Blog Review：[Dec. 30 ](https://semiengineering.com/blog-review-dec-30-2/
)：_Next ten years of RISC-V; FPGA design language trends; IoT network intrusion detection._
   - [Design, Low Power](https://semiengineering.com/week-in-review-design-low-power-127/)：_DOD adds supercomputers; MediaTek to buy IC Plus; fabless soars this decade._
   - [Manufacturing, Test](https://semiengineering.com/week-in-review-manufacturing-test-129/)：_Fund: Intel needs a shakeup; masks; probes; foundry sales._
   - [Auto, Security, Pervasive Computing](https://semiengineering.com/week-in-review-auto-security-pervasive-computing-48/)：_FAA rules for drones at night; COVID-19 patent total; validating automotive OTA updates; Snapdragon Ride in China’s GWM._
- IoT News：（[Site](https://staceyoniot.com/)）：[Jan. 1, 2020 ](https://staceyoniot.com/iot-news-of-the-week-for-jan-1-2020/
)
- OSDT Weekly：([zhihu](https://www.zhihu.com/column/c_1252285504848613376)，[Github](https://github.com/hellogcc/osdt-weekly/tree/master/weekly))：[2020-12-30 第078期 ](https://github.com/hellogcc/osdt-weekly/blob/master/weekly/2020-12-30.md
)
- 泰晓咨询：（[Site](http://tinylab.org/)）：[12月 / 第三期 / 2020](http://tinylab.org/tinylab-weekly-12-3rd-2020/
)
- PLCT开源进展：([Github](https://github.com/isrc-cas/PLCT-Weekly)，[zhihu](https://www.zhihu.com/column/plct-lab)）：[第16期·2021年01月01日](https://zhuanlan.zhihu.com/p/341276903
)
- RT-Thread：（[oschina](https://my.oschina.net/u/4428324)）：[【20201225期AI简报】YolactEdge：边缘设备上的实时实例分割，已开源！ ](https://my.oschina.net/u/4428324/blog/4864556
)
- 科技爱好者周刊：（[yuque](https://www.yuque.com/ruanyf/weekly)）：[（第 140 期）：印度人的工资是多少？ ](https://www.yuque.com/ruanyf/weekly/issue-140
)

---



<a name="nqDGS"></a>
# 技术动态

- "[Go 1.16新功能特性不完全前瞻 ](https://my.oschina.net/u/4417652/blog/4839646
)(From my.oschina.net 2021.01.02)"
- "[OpenCV 新版 4.5.1 发布 ](https://my.oschina.net/u/4581492/blog/4864232
)(From my.oschina.net 2021.01.02)"
- "[东亚时区RISC-V时区双周同步会：2020-12-24 第002次会议 ](https://github.com/cnrv/RISCV-East-Asia-Biweekly-Sync/blob/main/biweekly-meetings/2020-12-24.md
)(From github.com 2021.01.02)"



<a name="CC8oT"></a>
### 社区动态

- "[RISC-V 架构能否有效挑战 ARM 和英特尔? ](https://www.zhihu.com/question/325167185/answer/1654690509
)(From www.zhihu.com 2021.01.02)"

---

<a name="SM5cC"></a>
# 产业风云

- "[乘风破浪，再造一个科技格兰仕 ](https://tech.sina.com.cn/roll/2020-12-28/doc-iiznezxs9374000.shtml
)(From tech.sina.com.cn 2021.01.02)"
- "[拓扑时空：致力于成为拥有中国核心技术的人工智能大数据平台 ](https://wap.stockstar.com/detail/IG2020122800000416
)(From wap.stockstar.com 2021.01.02)"
- "[半年内第二轮融资！国内完全自主RISC-V IP提供商芯来科技完成新一轮融资 ](https://www.leiphone.com/news/202012/haPkZXOATRZGIt50.html
)(From www.leiphone.com 2021.01.02)"、
- "[比特早报：阿里巴巴达摩院发布2021十大科技趋势，安徽省建设国内首个量子计算双创平台 ](http://iot.chinabyte.com/43/720945043.shtml
)(From iot.chinabyte.com 2021.01.02)"
- "[小米投资无线芯片厂商上海泰凌微电子 ](https://www.eet-china.com/news/202012302201.html
)(From www.eet-china.com 2021.01.02)"
<a name="PO7vP"></a>
### 评论文集

- "[数字新基建发展远超预期 IoT已成为关键赛道 ](http://news.ctocio.com.cn/qydt/2020/1225/45369.html
)(From news.ctocio.com.cn 2021.01.02)"
- "[那么多开源芯片，为什么只有RISC-V活下来了 ](https://zhuanlan.zhihu.com/p/339693096
)(From zhuanlan.zhihu.com 2021.01.02)"
- "[我们对“开源”的力量一无所知，却无限期待 ](http://www.cnsoftnews.com/news/202012/83276.html
)(From www.cnsoftnews.com 2021.01.02)"

---



<a name="tAplU"></a>
# 其他动态


<a name="Xd04T"></a>
### 博文推荐

- "[RISC-V “F”标准扩展简析 v-2.2 ](https://zhuanlan.zhihu.com/p/339497543
)(From zhuanlan.zhihu.com 2021.01.02)"
- "[CPU系统级验证 ](https://my.oschina.net/u/4844884/blog/4841085
)(From my.oschina.net 2021.01.02)"
- "[ RISC-V» 给risc-v标准内核适配freertos-kernel  ](https://whycan.com/t_5766.html
)(From whycan.com 2021.01.02)"
- "[Centos7系统安装riscv-spike ](https://blog.csdn.net/weixin_43781229/article/details/112004461
)(From blog.csdn.net 2021.01.02)"
- "[Memory Tag与RISC-V J扩展 ](https://zhuanlan.zhihu.com/p/258786012
)(From zhuanlan.zhihu.com 2021.01.02)"
- "[riscv64交叉编译生成shared library文件类型时的处理 ](https://blog.csdn.net/txy12029047/article/details/112011370
)(From blog.csdn.net 2021.01.02)"
- "[[RISCV] risk5 蜂鸟E200流水线——2021年初学习 ](https://blog.csdn.net/weixin_41374099/article/details/112062830
)(From blog.csdn.net 2021.01.02)"
- "[[RISC-V] risk5 指令集架构简介——2021年初学习 ](https://blog.csdn.net/weixin_41374099/article/details/112061954
)(From blog.csdn.net 2021.01.02)"

---

<a name="5NYql"></a>
# 一周论文
<a name="p6BXW"></a>
### **[HTML]** [Open-source IP cores for space: A processor-level perspective on soft errors in the **RISC**-**V **era](https://www.sciencedirect.com/science/article/pii/S1574013720304494)
S Di Mascio, A Menicucci, E Gill, G Furano… - Computer Science Review<br />This paper discusses principles and techniques to evaluate processors for<br />dependable computing in space applications. The focus is on soft errors, which<br />dominate the failure rate of processors in space. Error, failure and propagation …<br />

<a name="AK5sF"></a>
### [A **RISC**-**V **SoC for Mobile Payment Based on Visible Light Communication](https://ieeexplore.ieee.org/abstract/document/9301688/)
X Zhong, CW Sham, L Ma - 2020 IEEE Asia Pacific Conference on Circuits and …, 2020<br />A **RISC**-**V **SoC (system on chip) based on visible light communication (VLC) for<br />mobile payment application is presented. The proposed SoC can be applied to Point-<br />of-Sale (POS) terminals to receive mobile payment transaction information sent by …<br />

<a name="BuFpL"></a>
### [Analyzing the impact of the Operating System on the Reliability of a **RISC**-**V **FPGA Implementation](https://ieeexplore.ieee.org/abstract/document/9294858/)
I Wali, A Sánchez-Macián, A Ramos, JA Maestro - 2020 27th IEEE International …, 2020<br />Front-end designs of OS-powered SoCs are developed to be implemented on SRAM-<br />based FPGAs, which can be used in low-cost space applications. In this work, we<br />evaluate the impact of OS on the reliability of a **RISC**-**V **based SoC, against …<br />

<a name="eRSHJ"></a>
### [A UVM Verification Platform for **RISC**-**V **SoC from Module to System Level](https://ieeexplore.ieee.org/abstract/document/9292250/)
J Wang, N Tan, Y Zhou, T Li, J Xia - 2020 IEEE 5th International Conference on …, 2020<br />The study presents a module-level and system-level hierarchical UVM (Universal<br />Verification Methodology) verification platform for a **RISC**-**V **SoC. At the module level,<br />the platform generates constrained random stimulants to drive testing for module …<br />

<a name="WYjfM"></a>
### [A Formal Verification Approach for Detecting Opcode Trojans](https://ieeexplore.ieee.org/abstract/document/9294803/)
N Mathure, SK Srinivasan, KK Ponugoti, A Malik… - 2020 27th IEEE …, 2020<br />… The methodology was tested on processor models based on MIPS and **RISC**-**V** architecture …<br />Furthermore, the proposed technique is validated on several MIPS and **RISC**-**V** architecture<br />benchmarks. Rest of the Paper is organized as follows …<br />

<a name="WeE3F"></a>
### [A DLL-based Body Bias Generator for Minimum Energy Operation with Independent P-well and N-well Bias](https://ieeexplore.ieee.org/abstract/document/9301711/)
K Nagai, J Shiomi, H Onodera - 2020 IEEE Asia Pacific Conference on Circuits and …, 2020<br />… 2.7%. The fabricated BBG is also able to control the body bias voltages of a 32-bit,<br />4-stage pipelined **RISC**-**V** processor [11] implemented on the same chip. The Fig.<br />7. Chip microphotograph and placement of the BBG. Fig. 8 …<br />

<a name="aSXbo"></a>
### [SRACARE: Secure Remote Attestation with Code Authentication and Resilience Engine](https://ieeexplore.ieee.org/abstract/document/9301516/)
A Dave, N Banerjee, C Patel - 2020 IEEE International Conference on Embedded …, 2020<br />… The prototype employs an ef- ficient lightweight, low-power 32-bit **RISC**-**V** processor,<br />secure communication protocol, code authentication, and resilience engine running<br />on the Artix 7 Field Programmable Gate Array (FPGA) board …<br />

<a name="uGrtn"></a>
### [SpectreCheck: An Approach to Detecting Speculative Execution Side Channels in Data Cache](https://ieeexplore.ieee.org/abstract/document/9301601/)
H Gu, M Chen, Y Wang, F Xie - 2020 IEEE International Conference on Embedded …, 2020<br />… In our experiments, the **RISC**-**V** BOOM processor is used as a case study<br />where the speculative execution side channel in data cache can be detected<br />by our approach. Index Terms—Speculative Execution, Side Channel, Branch …<br />

<a name="ph2wM"></a>
### [Investigating the performance of MicroPython and C on ESP32 and STM32 microcontrollers](https://ieeexplore.ieee.org/abstract/document/9292199/)
VM Ionescu, FM Enescu - 2020 IEEE 26th International Symposium for Design …, 2020<br />… Some variations of this software have appeared: CircuitPython in 2017<br />focused on simplicity and in the same year a version that runs on **RISC**-**V**<br />processors [6] (that have seen an increase of use because they are open …
<a name="tswsk"></a>
### [An Efficient Register Renaming Technique with Delayed Allocation and Register Packing](https://ieeexplore.ieee.org/abstract/document/9294955/)
X Liu, Q Yang, M Tao, Q Chen, X Cheng - 2020 27th IEEE International Conference …, 2020<br />… Proceedings of the 24th International Symposium on High Performance<br />Computer Architecture. IEEE, 2018:259-270. [23] C. Celio, PF Chiu.<br />BOOMv2: an open-source out-of-order **RISC**-**V** core. First Workshop on …
<a name="kqbIT"></a>
### [Protection of Associative Memories Using Combined Tag and Data Parity (CTDP)](https://ieeexplore.ieee.org/abstract/document/9279321/)
S Liu, P Reviriego, F Lombardi - IEEE Transactions on Nanotechnology, 2020<br />… The cache design (L1) for the following processors have been considered in the evaluation: -<br />32-bit LEON UT700 processor with 19-bit tags for the 4-way configuration [19]. - 64-bit<br />**RISC**-**V** processor with 21-bit tags for the 2-way configuration [20] …
<a name="ha1k0"></a>
### [PARAM: A Microprocessor Hardened for Power Side-Channel Attack Resistance](https://ieeexplore.ieee.org/abstract/document/9300263/)
MA KF, V Ganesan, R Bodduna, C Rebeiro - 2020 IEEE International Symposium on …, 2020<br />… To design PARAM, we start with identifying the most leaking modules in an open-source<br />**RISC** **V** processor … Index Terms—Differential Power Analysis, **RISC**-**V**, Secure<br />Microprocessor, Side-Channel Leakage Evaluation. I. INTRODUCTION …
<a name="vgvvG"></a>
### **[PDF]** [IP-Coding Style Variants in a Multi-layer Generator Framework](https://www.researchgate.net/profile/Zhao_Han18/publication/347327846_IP-Coding_Style_Variants_in_a_Multi-layer_Generator_Framework/links/5fd9da99a6fdccdcb8ccb1a5/IP-Coding-Style-Variants-in-a-Multi-layer-Generator-Framework.pdf)
Z Han, K Devarajegowda, A Neumeier, W Ecker<br />… Additionally, transformations to adapt naming convention is provided as<br />well. To demonstrate applicability, two **RISC**-**V** SoCs are taken as examples …<br />V. Results In this section, we applied our approach to generating different …
<a name="pLl8u"></a>
### [Thwarting Control Plane Attacks with Displaced and Dilated Address Spaces](https://ieeexplore.ieee.org/abstract/document/9300273/)
L Biernacki, M Gallagher, V Bertacco, T Austin - 2020 IEEE International Symposium …, 2020<br />… relative distances [11]. In this work, we leverage custom **RISC**-**V** hardware to imple-<br />ment a defense with all of these necessities: high entropy, fine granularity,<br />re-randomization, in-memory traps, and low overheads. To protect …
<a name="rA5oH"></a>
### **[PDF]** [Verifying Constant-Time Execution of Hardware](https://escholarship.org/content/qt6mx0g513/qt6mx0g513.pdf)
RG Kici - 2020<br />… AES-256 implementation where modularity cuts verification from six hours<br />to under three seconds, and ScarV, a timing channel hardened **RISC**-**V**<br />micro-controller whose size exceeds … the SCARV side-channel hardened …
<a name="dMqYG"></a>
### **[PDF]** [XOR‑Net: an efficient computation pipeline for binary neural network inference on edge devices](https://dr.ntu.edu.sg/bitstream/10356/145503/2/ICPADS_2020_Optimized_XNOR_Net%2520The%2520accepted%2520version.pdf)
LS Zhu, W Liu - The 26th IEEE International Conference on Parallel …, 2020<br />… pop-count instructions. We implement XOR-Net on a **RISC**-**V** based edge device<br />GreenWaves GAP8, taking advantage of reduced branching operations, loop unrolling,<br />and bit-level and filter-level parallelism. We evaluate the …
<a name="FqKoH"></a>
### [BIT STRING ACCUMULATION IN MEMORY ARRAY PERIPHERY](https://www.freepatentsonline.com/y2020/0387472.html)
VS Ramesh - US Patent App. 16/430,689, 2020<br />Bit string accumulation in a memory array periphery is described. Control<br />circuitry (eg, a processing device) may be utilized to control performance<br />of operations using bit strings within a memory d.<br />

<a name="Q3PM1"></a>
### **[PDF]** [Intelligent Architectures for Intelligent Computing Systems](https://arxiv.org/pdf/2012.12381)
O Mutlu - arXiv preprint arXiv:2012.12381, 2020<br />… [56] N. Hajinazar et al., “The Virtual Block Interface: A Flexible Alternative to the<br />Conventional Virtual Memory Framework”, ISCA 2020. [57] Z. Yu et al., “Labeled<br />**RISC**-**V**: A New Perspective on Software-Defined Architecture”, CARRV 2017 …<br />


---

RISC-V与芯片评论编辑部 - RISC-V和芯片动态周报<br />每周六发布<br />欢迎批评，指正，评论和加入<br />
<br />关于本刊: 

- 非特殊注明，本刊消息均来自于网络，如有版权问题，我们会立刻处理。
- [本刊部分消息来源](https://www.yuque.com/riscv/rvnews/overview#vHVQ5)




| 语雀 | 微信公众号 | Gitee | Github | Inspur |
| :---: | :---: | :---: | :---: | --- |
| <br />[RISC-V和芯片动态简报](https://www.yuque.com/riscv/rvnews)<br />[riscv  rvnews](https://www.yuque.com/riscv/rvnews) | 高效服务器和存储技术国家重点实验室<br />![image.png](https://cdn.nlark.com/yuque/0/2020/png/1541992/1608207453103-7b2eb8ee-1087-4e91-b124-0f9d394ef0bb.png#align=left&display=inline&height=139&margin=%5Bobject%20Object%5D&name=image.png&originHeight=139&originWidth=138&size=34726&status=done&style=none&width=138) | [inspur-risc-v  RVWeekly](https://gitee.com/inspur-risc-v/RVWeekly) | [inspur-risc-v  RVWeekly](https://github.com/inspur-risc-v/RVWeekly) | [riscv  RVWeekly](http://open.inspur.com/riscv/RVWeekly) |


<br />

