Analysis & Synthesis report for Processor-VIC
Wed Jun 05 18:08:35 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: assemblage_utt_final:Processor|Extention:EXT8
 14. Parameter Settings for User Entity Instance: assemblage_utt_final:Processor|multiplexeur2vers1:MUX1e
 15. Parameter Settings for User Entity Instance: assemblage_utt_final:Processor|multiplexeur2vers1:MUX2e
 16. Parameter Settings for User Entity Instance: assemblage_utt_final:Processor|multiplexeur2vers1:MuxREG
 17. Parameter Settings for User Entity Instance: assemblage_utt_final:Processor|Extention:SEXT
 18. Port Connectivity Checks: "assemblage_utt_final:Processor|registrecommande:RegPSR"
 19. Port Connectivity Checks: "assemblage_utt_final:Processor"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 05 18:08:35 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Processor-VIC                               ;
; Top-level Entity Name              ; TOP_processor                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,080                                       ;
;     Total combinational functions  ; 2,554                                       ;
;     Dedicated logic registers      ; 2,649                                       ;
; Total registers                    ; 2649                                        ;
; Total pins                         ; 41                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; TOP_processor      ; Processor-VIC      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
;     Processor 5            ;   0.3%      ;
;     Processor 6            ;   0.2%      ;
;     Processor 7            ;   0.2%      ;
;     Processor 8            ;   0.2%      ;
;     Processors 9-16        ;   0.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------+---------+
; vic.vhd                          ; yes             ; User VHDL File  ; C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/vic.vhd                    ;         ;
; ugi.vhd                          ; yes             ; User VHDL File  ; C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/ugi.vhd                    ;         ;
; TOP_processor.vhd                ; yes             ; User VHDL File  ; C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/TOP_processor.vhd          ;         ;
; SEVEN_SEG.vhd                    ; yes             ; User VHDL File  ; C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/SEVEN_SEG.vhd              ;         ;
; registrecommande.vhd             ; yes             ; User VHDL File  ; C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/registrecommande.vhd       ;         ;
; multiplexeur2vers1.vhd           ; yes             ; User VHDL File  ; C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/multiplexeur2vers1.vhd     ;         ;
; mem.vhd                          ; yes             ; User VHDL File  ; C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/mem.vhd                    ;         ;
; instruction_memory_IRQ.vhd       ; yes             ; User VHDL File  ; C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/instruction_memory_IRQ.vhd ;         ;
; Extention.vhd                    ; yes             ; User VHDL File  ; C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/Extention.vhd              ;         ;
; decodeurinstruction.vhd          ; yes             ; User VHDL File  ; C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd    ;         ;
; banc.vhd                         ; yes             ; User VHDL File  ; C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/banc.vhd                   ;         ;
; assemblage_utt_final.vhd         ; yes             ; User VHDL File  ; C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/assemblage_utt_final.vhd   ;         ;
; alu.vhd                          ; yes             ; User VHDL File  ; C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/alu.vhd                    ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 5,080          ;
;                                             ;                ;
; Total combinational functions               ; 2554           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2286           ;
;     -- 3 input functions                    ; 162            ;
;     -- <=2 input functions                  ; 106            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2460           ;
;     -- arithmetic mode                      ; 94             ;
;                                             ;                ;
; Total registers                             ; 2649           ;
;     -- Dedicated logic registers            ; 2649           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 41             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2649           ;
; Total fan-out                               ; 20544          ;
; Average fan-out                             ; 3.89           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                             ; Entity Name            ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------+------------------------+--------------+
; |TOP_processor                       ; 2554 (0)            ; 2649 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 41   ; 0            ; 0          ; |TOP_processor                                                                  ; TOP_processor          ; work         ;
;    |SEVEN_SEG:dig1|                  ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|SEVEN_SEG:dig1                                                   ; SEVEN_SEG              ; work         ;
;    |SEVEN_SEG:dig2|                  ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|SEVEN_SEG:dig2                                                   ; SEVEN_SEG              ; work         ;
;    |SEVEN_SEG:dig3|                  ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|SEVEN_SEG:dig3                                                   ; SEVEN_SEG              ; work         ;
;    |SEVEN_SEG:dig4|                  ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|SEVEN_SEG:dig4                                                   ; SEVEN_SEG              ; work         ;
;    |assemblage_utt_final:Processor|  ; 2498 (0)            ; 2649 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|assemblage_utt_final:Processor                                   ; assemblage_utt_final   ; work         ;
;       |alu:ALU|                      ; 85 (85)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|assemblage_utt_final:Processor|alu:ALU                           ; alu                    ; work         ;
;       |banc:BANCREG|                 ; 666 (666)           ; 512 (512)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|assemblage_utt_final:Processor|banc:BANCREG                      ; banc                   ; work         ;
;       |decodeurinstruction:DCODE|    ; 35 (35)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|assemblage_utt_final:Processor|decodeurinstruction:DCODE         ; decodeurinstruction    ; work         ;
;       |mem:MEM|                      ; 84 (84)             ; 2048 (2048)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|assemblage_utt_final:Processor|mem:MEM                           ; mem                    ; work         ;
;       |multiplexeur2vers1:MUX1e|     ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|assemblage_utt_final:Processor|multiplexeur2vers1:MUX1e          ; multiplexeur2vers1     ; work         ;
;       |multiplexeur2vers1:MUX2e|     ; 1406 (1406)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|assemblage_utt_final:Processor|multiplexeur2vers1:MUX2e          ; multiplexeur2vers1     ; work         ;
;       |multiplexeur2vers1:MuxREG|    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|assemblage_utt_final:Processor|multiplexeur2vers1:MuxREG         ; multiplexeur2vers1     ; work         ;
;       |registrecommande:RegAff|      ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|assemblage_utt_final:Processor|registrecommande:RegAff           ; registrecommande       ; work         ;
;       |registrecommande:RegPSR|      ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|assemblage_utt_final:Processor|registrecommande:RegPSR           ; registrecommande       ; work         ;
;       |ugi:UGI|                      ; 183 (114)           ; 65 (65)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|assemblage_utt_final:Processor|ugi:UGI                           ; ugi                    ; work         ;
;          |instruction_memory_IRQ:IM| ; 69 (69)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|assemblage_utt_final:Processor|ugi:UGI|instruction_memory_IRQ:IM ; instruction_memory_IRQ ; work         ;
;       |vic:VIC|                      ; 8 (8)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TOP_processor|assemblage_utt_final:Processor|vic:VIC                           ; vic                    ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                    ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------+
; Latch Name                                                                       ; Latch Enable Signal                                                        ; Free of Timing Hazards ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------+
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|RegSel                  ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|IRQ_END           ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|RegAff                  ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|IRQ_END           ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|ALUCtr[1]               ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|IRQ_END           ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|ALUSrc                  ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|IRQ_END           ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|ALUCtr[0]               ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|IRQ_END           ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|WrSrc                   ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|IRQ_END           ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|RegWr                   ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|IRQ_END           ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|nPCSel                  ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|IRQ_END           ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|IRQ_END                 ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.BX ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.STR_456  ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.BX ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.CMP_500  ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.BX ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.BLT_412  ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.BX ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.BAL_434  ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.BX ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.ADDr_522 ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.BX ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.LDR_478  ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.BX ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.ADDi_544 ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.BX ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|MemWr                   ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|IRQ_END           ; yes                    ;
; assemblage_utt_final:Processor|decodeurinstruction:DCODE|PSREn                   ; assemblage_utt_final:Processor|decodeurinstruction:DCODE|IRQ_END           ; yes                    ;
; Number of user-specified and inferred latches = 18                               ;                                                                            ;                        ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+-------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                           ;
+-------------------------------------------------------------+--------------------------------------------------------------+
; assemblage_utt_final:Processor|vic:VIC|VICPC[1,5..9,11..31] ; Merged with assemblage_utt_final:Processor|vic:VIC|VICPC[10] ;
; assemblage_utt_final:Processor|vic:VIC|VICPC[4]             ; Merged with assemblage_utt_final:Processor|vic:VIC|VICPC[2]  ;
; assemblage_utt_final:Processor|vic:VIC|VICPC[10]            ; Stuck at GND due to stuck port data_in                       ;
; Total Number of Removed Registers = 29                      ;                                                              ;
+-------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2649  ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 2649  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2611  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Inverted Register Statistics                                      ;
+---------------------------------------------------------+---------+
; Inverted Register                                       ; Fan out ;
+---------------------------------------------------------+---------+
; assemblage_utt_final:Processor|banc:BANCREG|Banc[15][4] ; 2       ;
; assemblage_utt_final:Processor|banc:BANCREG|Banc[15][5] ; 2       ;
; assemblage_utt_final:Processor|mem:MEM|Banc[16][0]      ; 1       ;
; assemblage_utt_final:Processor|mem:MEM|Banc[25][4]      ; 1       ;
; assemblage_utt_final:Processor|mem:MEM|Banc[24][4]      ; 1       ;
; assemblage_utt_final:Processor|mem:MEM|Banc[18][4]      ; 1       ;
; assemblage_utt_final:Processor|mem:MEM|Banc[19][4]      ; 1       ;
; assemblage_utt_final:Processor|mem:MEM|Banc[20][4]      ; 1       ;
; assemblage_utt_final:Processor|mem:MEM|Banc[21][4]      ; 1       ;
; assemblage_utt_final:Processor|mem:MEM|Banc[0][4]       ; 1       ;
; assemblage_utt_final:Processor|mem:MEM|Banc[17][4]      ; 1       ;
; assemblage_utt_final:Processor|mem:MEM|Banc[22][4]      ; 1       ;
; assemblage_utt_final:Processor|mem:MEM|Banc[23][4]      ; 1       ;
; assemblage_utt_final:Processor|mem:MEM|Banc[0][5]       ; 1       ;
; Total number of inverted registers = 14                 ;         ;
+---------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |TOP_processor|assemblage_utt_final:Processor|ugi:UGI|PC[15]                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_processor|assemblage_utt_final:Processor|ugi:UGI|PC[4]                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_processor|assemblage_utt_final:Processor|vic:VIC|VICPC[3]                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |TOP_processor|assemblage_utt_final:Processor|alu:ALU|Mux27                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |TOP_processor|assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.BLT  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |TOP_processor|assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.ADDi ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |TOP_processor|assemblage_utt_final:Processor|banc:BANCREG|Mux41                            ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |TOP_processor|assemblage_utt_final:Processor|banc:BANCREG|Mux14                            ;
; 65:1               ; 7 bits    ; 301 LEs       ; 301 LEs              ; 0 LEs                  ; No         ; |TOP_processor|assemblage_utt_final:Processor|multiplexeur2vers1:MUX2e|S[3]                 ;
; 68:1               ; 25 bits   ; 1125 LEs      ; 1100 LEs             ; 25 LEs                 ; No         ; |TOP_processor|assemblage_utt_final:Processor|multiplexeur2vers1:MUX2e|S[20]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assemblage_utt_final:Processor|Extention:EXT8 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assemblage_utt_final:Processor|multiplexeur2vers1:MUX1e ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assemblage_utt_final:Processor|multiplexeur2vers1:MUX2e ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assemblage_utt_final:Processor|multiplexeur2vers1:MuxREG ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assemblage_utt_final:Processor|Extention:SEXT ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 24    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assemblage_utt_final:Processor|registrecommande:RegPSR" ;
+---------------+-------+----------+-------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                         ;
+---------------+-------+----------+-------------------------------------------------+
; datain[27..0] ; Input ; Info     ; Stuck at GND                                    ;
+---------------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assemblage_utt_final:Processor"                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; afficheur[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 41                          ;
; cycloneiii_ff         ; 2649                        ;
;     CLR               ; 6                           ;
;     CLR SCLR SLD      ; 28                          ;
;     CLR SLD           ; 4                           ;
;     ENA CLR           ; 2611                        ;
; cycloneiii_lcell_comb ; 2558                        ;
;     arith             ; 94                          ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 62                          ;
;     normal            ; 2464                        ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 100                         ;
;         4 data inputs ; 2286                        ;
;                       ;                             ;
; Max LUT depth         ; 19.50                       ;
; Average LUT depth     ; 10.69                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jun 05 18:08:15 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor-VIC -c Processor-VIC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vic.vhd
    Info (12022): Found design unit 1: vic-Behaviour File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/vic.vhd Line: 13
    Info (12023): Found entity 1: vic File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/vic.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ugi.vhd
    Info (12022): Found design unit 1: ugi-Behaviour File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/ugi.vhd Line: 16
    Info (12023): Found entity 1: ugi File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/ugi.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file top_processor.vhd
    Info (12022): Found design unit 1: TOP_processor-RTL File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/TOP_processor.vhd Line: 16
    Info (12023): Found entity 1: TOP_processor File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/TOP_processor.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file seven_seg.vhd
    Info (12022): Found design unit 1: SEVEN_SEG-COMB File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/SEVEN_SEG.vhd Line: 38
    Info (12023): Found entity 1: SEVEN_SEG File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/SEVEN_SEG.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file registrecommande.vhd
    Info (12022): Found design unit 1: registrecommande-Behaviour File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/registrecommande.vhd Line: 13
    Info (12023): Found entity 1: registrecommande File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/registrecommande.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file multiplexeur2vers1.vhd
    Info (12022): Found design unit 1: multiplexeur2vers1-Behaviour File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/multiplexeur2vers1.vhd Line: 16
    Info (12023): Found entity 1: multiplexeur2vers1 File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/multiplexeur2vers1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mem.vhd
    Info (12022): Found design unit 1: mem-Behaviour File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/mem.vhd Line: 14
    Info (12023): Found entity 1: mem File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/mem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file instruction_memory_irq.vhd
    Info (12022): Found design unit 1: instruction_memory_IRQ-RTL File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/instruction_memory_IRQ.vhd Line: 10
    Info (12023): Found entity 1: instruction_memory_IRQ File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/instruction_memory_IRQ.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file extention.vhd
    Info (12022): Found design unit 1: Extention-Behaviour File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/Extention.vhd Line: 15
    Info (12023): Found entity 1: Extention File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/Extention.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decodeurinstruction.vhd
    Info (12022): Found design unit 1: decodeurinstruction-Behaviour File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 28
    Info (12023): Found entity 1: decodeurinstruction File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file banc.vhd
    Info (12022): Found design unit 1: banc-Behaviour File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/banc.vhd Line: 14
    Info (12023): Found entity 1: banc File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/banc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file assemblage_utt_final.vhd
    Info (12022): Found design unit 1: assemblage_utt_final-Behaviour File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/assemblage_utt_final.vhd Line: 14
    Info (12023): Found entity 1: assemblage_utt_final File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/assemblage_utt_final.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Behaviour File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/alu.vhd Line: 14
    Info (12023): Found entity 1: alu File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/alu.vhd Line: 7
Info (12127): Elaborating entity "TOP_processor" for the top level hierarchy
Info (12129): Elaborating entity "assemblage_utt_final" using architecture "A:behaviour" for hierarchy "assemblage_utt_final:Processor" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/TOP_processor.vhd Line: 30
Info (12129): Elaborating entity "alu" using architecture "A:behaviour" for hierarchy "assemblage_utt_final:Processor|alu:ALU" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/assemblage_utt_final.vhd Line: 43
Warning (10492): VHDL Process Statement warning at alu.vhd(58): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/alu.vhd Line: 58
Warning (10492): VHDL Process Statement warning at alu.vhd(58): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/alu.vhd Line: 58
Info (12129): Elaborating entity "banc" using architecture "A:behaviour" for hierarchy "assemblage_utt_final:Processor|banc:BANCREG" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/assemblage_utt_final.vhd Line: 57
Info (12129): Elaborating entity "Extention" using architecture "A:behaviour" for hierarchy "assemblage_utt_final:Processor|Extention:EXT8" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/assemblage_utt_final.vhd Line: 70
Info (12129): Elaborating entity "mem" using architecture "A:behaviour" for hierarchy "assemblage_utt_final:Processor|mem:MEM" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/assemblage_utt_final.vhd Line: 79
Info (12129): Elaborating entity "multiplexeur2vers1" using architecture "A:behaviour" for hierarchy "assemblage_utt_final:Processor|multiplexeur2vers1:MUX1e" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/assemblage_utt_final.vhd Line: 90
Info (12129): Elaborating entity "multiplexeur2vers1" using architecture "A:behaviour" for hierarchy "assemblage_utt_final:Processor|multiplexeur2vers1:MuxREG" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/assemblage_utt_final.vhd Line: 113
Info (12129): Elaborating entity "decodeurinstruction" using architecture "A:behaviour" for hierarchy "assemblage_utt_final:Processor|decodeurinstruction:DCODE" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/assemblage_utt_final.vhd Line: 124
Warning (10631): VHDL Process Statement warning at decodeurinstruction.vhd(42): inferring latch(es) for signal or variable "instr_courante", which holds its previous value in one or more paths through the process File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
Warning (10631): VHDL Process Statement warning at decodeurinstruction.vhd(90): inferring latch(es) for signal or variable "nPCSel", which holds its previous value in one or more paths through the process File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Warning (10631): VHDL Process Statement warning at decodeurinstruction.vhd(90): inferring latch(es) for signal or variable "RegWr", which holds its previous value in one or more paths through the process File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Warning (10631): VHDL Process Statement warning at decodeurinstruction.vhd(90): inferring latch(es) for signal or variable "ALUSrc", which holds its previous value in one or more paths through the process File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Warning (10631): VHDL Process Statement warning at decodeurinstruction.vhd(90): inferring latch(es) for signal or variable "ALUCtr", which holds its previous value in one or more paths through the process File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Warning (10631): VHDL Process Statement warning at decodeurinstruction.vhd(90): inferring latch(es) for signal or variable "PSREn", which holds its previous value in one or more paths through the process File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Warning (10631): VHDL Process Statement warning at decodeurinstruction.vhd(90): inferring latch(es) for signal or variable "MemWr", which holds its previous value in one or more paths through the process File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Warning (10631): VHDL Process Statement warning at decodeurinstruction.vhd(90): inferring latch(es) for signal or variable "WrSrc", which holds its previous value in one or more paths through the process File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Warning (10631): VHDL Process Statement warning at decodeurinstruction.vhd(90): inferring latch(es) for signal or variable "RegSel", which holds its previous value in one or more paths through the process File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Warning (10631): VHDL Process Statement warning at decodeurinstruction.vhd(90): inferring latch(es) for signal or variable "RegAff", which holds its previous value in one or more paths through the process File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Info (10041): Inferred latch for "RegAff" at decodeurinstruction.vhd(90) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Info (10041): Inferred latch for "RegSel" at decodeurinstruction.vhd(90) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Info (10041): Inferred latch for "WrSrc" at decodeurinstruction.vhd(90) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Info (10041): Inferred latch for "MemWr" at decodeurinstruction.vhd(90) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Info (10041): Inferred latch for "PSREn" at decodeurinstruction.vhd(90) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Info (10041): Inferred latch for "ALUCtr[0]" at decodeurinstruction.vhd(90) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Info (10041): Inferred latch for "ALUCtr[1]" at decodeurinstruction.vhd(90) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Info (10041): Inferred latch for "ALUCtr[2]" at decodeurinstruction.vhd(90) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Info (10041): Inferred latch for "ALUSrc" at decodeurinstruction.vhd(90) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Info (10041): Inferred latch for "RegWr" at decodeurinstruction.vhd(90) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Info (10041): Inferred latch for "nPCSel" at decodeurinstruction.vhd(90) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 90
Info (10041): Inferred latch for "instr_courante.BX" at decodeurinstruction.vhd(42) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
Info (10041): Inferred latch for "instr_courante.BLT" at decodeurinstruction.vhd(42) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
Info (10041): Inferred latch for "instr_courante.BAL" at decodeurinstruction.vhd(42) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
Info (10041): Inferred latch for "instr_courante.STR" at decodeurinstruction.vhd(42) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
Info (10041): Inferred latch for "instr_courante.LDR" at decodeurinstruction.vhd(42) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
Info (10041): Inferred latch for "instr_courante.CMP" at decodeurinstruction.vhd(42) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
Info (10041): Inferred latch for "instr_courante.ADDr" at decodeurinstruction.vhd(42) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
Info (10041): Inferred latch for "instr_courante.ADDi" at decodeurinstruction.vhd(42) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
Info (10041): Inferred latch for "instr_courante.MOV" at decodeurinstruction.vhd(42) File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
Info (12129): Elaborating entity "registrecommande" using architecture "A:behaviour" for hierarchy "assemblage_utt_final:Processor|registrecommande:RegPSR" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/assemblage_utt_final.vhd Line: 146
Info (12129): Elaborating entity "vic" using architecture "A:behaviour" for hierarchy "assemblage_utt_final:Processor|vic:VIC" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/assemblage_utt_final.vhd Line: 166
Warning (10492): VHDL Process Statement warning at vic.vhd(48): signal "IRQ0_memo" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/vic.vhd Line: 48
Warning (10492): VHDL Process Statement warning at vic.vhd(48): signal "IRQ1_memo" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/vic.vhd Line: 48
Info (12129): Elaborating entity "Extention" using architecture "A:behaviour" for hierarchy "assemblage_utt_final:Processor|Extention:SEXT" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/assemblage_utt_final.vhd Line: 177
Info (12129): Elaborating entity "ugi" using architecture "A:behaviour" for hierarchy "assemblage_utt_final:Processor|ugi:UGI" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/assemblage_utt_final.vhd Line: 186
Info (12129): Elaborating entity "instruction_memory_IRQ" using architecture "A:rtl" for hierarchy "assemblage_utt_final:Processor|ugi:UGI|instruction_memory_IRQ:IM" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/ugi.vhd Line: 63
Info (12129): Elaborating entity "SEVEN_SEG" using architecture "A:comb" for hierarchy "SEVEN_SEG:dig1" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/TOP_processor.vhd Line: 44
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "assemblage_utt_final:Processor|ugi:UGI|instruction_memory_IRQ:IM|mem" is uninferred because MIF is not supported for the selected family File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/instruction_memory_IRQ.vhd Line: 79
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "assemblage_utt_final:Processor|decodeurinstruction:DCODE|MemWr" merged with LATCH primitive "assemblage_utt_final:Processor|decodeurinstruction:DCODE|RegSel" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 15
    Info (13026): Duplicate LATCH primitive "assemblage_utt_final:Processor|decodeurinstruction:DCODE|RegAff" merged with LATCH primitive "assemblage_utt_final:Processor|decodeurinstruction:DCODE|RegSel" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 18
    Info (13026): Duplicate LATCH primitive "assemblage_utt_final:Processor|decodeurinstruction:DCODE|PSREn" merged with LATCH primitive "assemblage_utt_final:Processor|decodeurinstruction:DCODE|ALUCtr[1]" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 14
Warning (13012): Latch assemblage_utt_final:Processor|decodeurinstruction:DCODE|IRQ_END has unsafe behavior File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal assemblage_utt_final:Processor|ugi:UGI|PC[5] File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/ugi.vhd Line: 23
Warning (13012): Latch assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.STR_456 has unsafe behavior File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal assemblage_utt_final:Processor|ugi:UGI|PC[5] File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/ugi.vhd Line: 23
Warning (13012): Latch assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.CMP_500 has unsafe behavior File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal assemblage_utt_final:Processor|ugi:UGI|PC[5] File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/ugi.vhd Line: 23
Warning (13012): Latch assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.BLT_412 has unsafe behavior File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal assemblage_utt_final:Processor|ugi:UGI|PC[5] File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/ugi.vhd Line: 23
Warning (13012): Latch assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.BAL_434 has unsafe behavior File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal assemblage_utt_final:Processor|ugi:UGI|PC[5] File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/ugi.vhd Line: 23
Warning (13012): Latch assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.ADDr_522 has unsafe behavior File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal assemblage_utt_final:Processor|ugi:UGI|PC[5] File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/ugi.vhd Line: 23
Warning (13012): Latch assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.LDR_478 has unsafe behavior File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal assemblage_utt_final:Processor|ugi:UGI|PC[5] File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/ugi.vhd Line: 23
Warning (13012): Latch assemblage_utt_final:Processor|decodeurinstruction:DCODE|instr_courante.ADDi_544 has unsafe behavior File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/decodeurinstruction.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal assemblage_utt_final:Processor|ugi:UGI|PC[5] File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/ugi.vhd Line: 23
Info (13000): Registers with preset signals will power-up high File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/banc.vhd Line: 35
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 209 assignments for entity "DE10_LITE_Golden_Top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CLK_10 -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[10] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[11] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[12] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[13] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[14] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[15] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[2] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[3] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[4] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[5] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[6] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[7] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[8] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[9] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to ARDUINO_RESET_N -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[10] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[11] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[12] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[13] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[14] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[15] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[16] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[17] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[18] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[19] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[20] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[21] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[22] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[23] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[24] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[25] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[26] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[27] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[28] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[29] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[2] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[30] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[31] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[32] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[33] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[34] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[35] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[3] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[4] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[5] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[6] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[7] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[8] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[9] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_CS_N -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_INT[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_INT[2] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_SCLK -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_SDI -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GSENSOR_SDO -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[7] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[7] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[7] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[7] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[7] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[7] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to KEY[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to KEY[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MAX10_CLK1_50 -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to MAX10_CLK2_50 -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE10_LITE_Golden_Top was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/TOP_processor.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/TOP_processor.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/TOP_processor.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/TOP_processor.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/TOP_processor.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/TOP_processor.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/TOP_processor.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/natao/Desktop/PROJETVHDL3/VIC/FINAL_ASSEMBLY+VIC/TOP_processor.vhd Line: 8
Info (21057): Implemented 5218 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 5177 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 250 warnings
    Info: Peak virtual memory: 4881 megabytes
    Info: Processing ended: Wed Jun 05 18:08:35 2024
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:12


