<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/0346502802</prism:url><dc:identifier>SCOPUS_ID:0346502802</dc:identifier><eid>2-s2.0-0346502802</eid><prism:doi>10.1023/A:1022617308483</prism:doi><dc:title>An Extended ANSI C for Processors with a Multimedia Extension</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>14</citedby-count><prism:publicationName>International Journal of Parallel Programming</prism:publicationName><source-id>28325</source-id><prism:issn>08857458</prism:issn><prism:volume>31</prism:volume><prism:issueIdentifier>2</prism:issueIdentifier><prism:startingPage>107</prism:startingPage><prism:endingPage>136</prism:endingPage><prism:pageRange>107-136</prism:pageRange><prism:coverDate>2003-04-01</prism:coverDate><openaccess>0</openaccess><openaccessFlag>false</openaccessFlag><dc:creator><author seq="1" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>This paper presents the Multimedia C language, which is designed for the multimedia extensions included in all modern microprocessors. The paper discusses the language syntax, the implementation of its compiler and its use in developing multimedia applications. The goal was to provide programmers with the most natural way of using multimedia processing facilities in the C language. The MMC language has been used to develop some of the most frequently used multimedia kernels. The presented experiments on these scientific and multimedia applications have yielded good performance improvements.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/0346502802" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=0346502802&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=0346502802&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="2" auid="7004621708"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name><preferred-name><ce:initials>V.</ce:initials><ce:indexed-name>Guštin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/7004621708</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>ISA multimedia extensions</author-keyword><author-keyword>SIMD processing</author-keyword><author-keyword>Vector C</author-keyword></authkeywords><idxterms><mainterm weight="a" candidate="n">Instruction sets</mainterm><mainterm weight="a" candidate="n">Register allocation</mainterm></idxterms><subject-areas><subject-area code="1712" abbrev="COMP">Software</subject-area><subject-area code="2614" abbrev="MATH">Theoretical Computer Science</subject-area><subject-area code="1710" abbrev="COMP">Information Systems</subject-area></subject-areas><item xmlns=""><xocs:meta><xocs:funding-list has-funding-info="1" pui-match="primary"><xocs:funding-addon-generated-timestamp>2019-04-06T03:15:05.508Z</xocs:funding-addon-generated-timestamp><xocs:funding-addon-type>http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/nlp</xocs:funding-addon-type><xocs:funding><xocs:funding-agency-matched-string>MMC</xocs:funding-agency-matched-string><xocs:funding-agency>Maine Medical Center</xocs:funding-agency><xocs:funding-agency-id>http://data.elsevier.com/vocabulary/SciValFunders/100008954</xocs:funding-agency-id><xocs:funding-agency-country>http://sws.geonames.org/6252001/</xocs:funding-agency-country></xocs:funding><xocs:funding><xocs:funding-agency-matched-string>Intel</xocs:funding-agency-matched-string><xocs:funding-agency>Intel Corporation</xocs:funding-agency><xocs:funding-agency-id>http://data.elsevier.com/vocabulary/SciValFunders/100002418</xocs:funding-agency-id><xocs:funding-agency-country>http://sws.geonames.org/6252001/</xocs:funding-agency-country></xocs:funding><xocs:funding-text>Tables I and II summarize the multimedia instruction set supported by the Intel, Motorola and SUN processor families and the associated MMC expression statements.</xocs:funding-text></xocs:funding-list></xocs:meta><ait:process-info><ait:date-delivered year="2019" month="08" day="03" timestamp="2019-08-03T04:30:22.000022-04:00"/><ait:date-sort year="2003" month="04" day="01"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2008 Elsevier B.V., All rights reserved.</copyright><itemidlist><ce:doi>10.1023/A:1022617308483</ce:doi><itemid idtype="PUI">38079510</itemid><itemid idtype="CPX">2004057997457</itemid><itemid idtype="SCP">0346502802</itemid><itemid idtype="SGR">0346502802</itemid></itemidlist><history><date-created year="2004" month="01" day="26"/></history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><author-keywords><author-keyword xml:lang="eng">ISA multimedia extensions</author-keyword><author-keyword xml:lang="eng">SIMD processing</author-keyword><author-keyword xml:lang="eng">Vector C</author-keyword></author-keywords></citation-info><citation-title><titletext xml:lang="eng" original="y" language="English">An Extended ANSI C for Processors with a Multimedia Extension</titletext></citation-title><author-group><author auid="6603205527" seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name></author><author auid="7004621708" seq="2"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name><preferred-name><ce:initials>V.</ce:initials><ce:indexed-name>Guštin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>University of Ljubljana</organization><organization>Fac. of Comp./Information Science</organization><address-part>Tržaška c. 25</address-part><city-group>SI-1000 Ljubljana</city-group><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></person><affiliation country="svn"><organization>University of Ljubljana</organization><organization>Fac. of Comp./Information Science</organization><address-part>Tržaška c. 25</address-part><city-group>SI-1000 Ljubljana</city-group><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>This paper presents the Multimedia C language, which is designed for the multimedia extensions included in all modern microprocessors. The paper discusses the language syntax, the implementation of its compiler and its use in developing multimedia applications. The goal was to provide programmers with the most natural way of using multimedia processing facilities in the C language. The MMC language has been used to develop some of the most frequently used multimedia kernels. The presented experiments on these scientific and multimedia applications have yielded good performance improvements.</ce:para></abstract></abstracts><source srcid="28325" type="j" country="usa"><sourcetitle>International Journal of Parallel Programming</sourcetitle><sourcetitle-abbrev>Int J Parallel Program</sourcetitle-abbrev><issn>08857458</issn><codencode>IJPPE</codencode><volisspag><voliss volume="31" issue="2"/><pagerange first="107" last="136"/></volisspag><publicationyear first="2003"/><publicationdate><year>2003</year><month>04</month><date-text xfab-added="true">April 2003</date-text></publicationdate></source><enhancement><classificationgroup><classifications type="CPXCLASS"><classification>714.2</classification><classification>723.1.1</classification><classification>723.2</classification><classification>723.5</classification><classification>903.2</classification><classification>921.1</classification></classifications><classifications type="ASJC"><classification>1712</classification><classification>2614</classification><classification>1710</classification></classifications><classifications type="SUBJABBR"><classification>COMP</classification><classification>MATH</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="60"><reference id="82501816"><ref-info><ref-title><ref-titletext>Microarchitectural Innovations: Boosting Microprocessor Performance Beyond Semiconductor Technology Scaling</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0141896323</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Moshovos A.</ce:indexed-name><ce:surname>Moshovos</ce:surname></author><author seq="2"><ce:initials>G.S.</ce:initials><ce:indexed-name>Sohi G.S.</ce:indexed-name><ce:surname>Sohi</ce:surname></author></ref-authors><ref-sourcetitle>Proc. IEEE</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><voliss volume="89" issue="11"/><pagerange first="1560" last="1575"/></ref-volisspag><ref-text>November</ref-text></ref-info><ref-fulltext>A. Moshovos and G. S. Sohi, Microarchitectural Innovations: Boosting Microprocessor Performance Beyond Semiconductor Technology Scaling, Proc. IEEE 89(11):1560-1575 (November 2001).</ref-fulltext></reference><reference id="82501817"><ref-info><ref-title><ref-titletext>Multimedia Processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032099892</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>I.</ce:initials><ce:indexed-name>Kuroda I.</ce:indexed-name><ce:surname>Kuroda</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Nishitani T.</ce:indexed-name><ce:surname>Nishitani</ce:surname></author></ref-authors><ref-sourcetitle>Proc. IEEE</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><voliss volume="86" issue="6"/><pagerange first="1203" last="1221"/></ref-volisspag><ref-text>June</ref-text></ref-info><ref-fulltext>I. Kuroda and T. Nishitani, Multimedia Processors, Proc. IEEE 86(6):1203-1221 (June 1998).</ref-fulltext></reference><reference id="82501818"><ref-info><ref-title><ref-titletext>Accelerating Multimedia with Enhanced Processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029290814</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.</ce:initials><ce:indexed-name>Lee R.</ce:indexed-name><ce:surname>Lee</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><voliss volume="15" issue="2"/><pagerange first="22" last="32"/></ref-volisspag></ref-info><ref-fulltext>R. Lee, Accelerating Multimedia with Enhanced Processors, IEEE Micro 15(2):22-32 (1995).</ref-fulltext></reference><reference id="82501819"><ref-info><ref-title><ref-titletext>Media Processing: A New Design Target</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">85008066203</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.</ce:initials><ce:indexed-name>Lee R.</ce:indexed-name><ce:surname>Lee</ce:surname></author><author seq="2"><ce:initials>M.D.</ce:initials><ce:indexed-name>Smith M.D.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="16" issue="4"/><pagerange first="6" last="9"/></ref-volisspag></ref-info><ref-fulltext>R. Lee and M. D. Smith, Media Processing: A New Design Target, IEEE Micro 16(4):6-9 (1996).</ref-fulltext></reference><reference id="82501820"><ref-info><ref-title><ref-titletext>MMX Technology Architecture Overview</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0002173372</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Mitall M.</ce:indexed-name><ce:surname>Mitall</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Peleg A.</ce:indexed-name><ce:surname>Peleg</ce:surname></author><author seq="3"><ce:initials>U.</ce:initials><ce:indexed-name>Weiser U.</ce:indexed-name><ce:surname>Weiser</ce:surname></author></ref-authors><ref-sourcetitle>Intel Technology Journal</ref-sourcetitle><ref-publicationyear first="1997"/></ref-info><ref-fulltext>M. Mitall, A. Peleg, and U. Weiser, MMX Technology Architecture Overview, Intel Technology Journal (1997).</ref-fulltext></reference><reference id="82501821"><ref-info><refd-itemidlist><itemid idtype="SGR">0346865844</itemid></refd-itemidlist><ref-sourcetitle>Pentium (R) II Processor Application Notes, MMX (TM) Technology C Intrinsics</ref-sourcetitle><ref-website><ce:e-address type="url">http://developer.intel.com/technology/collateral/pentiumii/907/907.htm</ce:e-address></ref-website></ref-info><ref-fulltext>Pentium (R) II Processor Application Notes, MMX (TM) Technology C Intrinsics. http://developer.intel.com/technology/collateral/pentiumii/907/907.htm.</ref-fulltext></reference><reference id="82501822"><ref-info><refd-itemidlist><itemid idtype="SGR">0346235419</itemid></refd-itemidlist><ref-sourcetitle>Intel Architecture Software Developer's Manual Volume 1: Basic Architecture</ref-sourcetitle><ref-volisspag><voliss volume="1"/></ref-volisspag><ref-website><ce:e-address type="url">http://download.intel.nl/design/pentiumii/manuals/24319002.pdf</ce:e-address></ref-website></ref-info><ref-fulltext>Intel Architecture Software Developer's Manual Volume 1: Basic Architecture, http://download.intel.nl/design/pentiumii/manuals/24319002.pdf.</ref-fulltext></reference><reference id="82501823"><ref-info><refd-itemidlist><itemid idtype="SGR">0346235416</itemid></refd-itemidlist><ref-sourcetitle>Intel Architecture Software Developer's Manual Volume 2: Instruction Set Reference</ref-sourcetitle><ref-volisspag><voliss volume="2"/></ref-volisspag><ref-website><ce:e-address type="url">http://download.intel.nl/design/pentiumii/manuals/24319102.pdf</ce:e-address></ref-website></ref-info><ref-fulltext>Intel Architecture Software Developer's Manual Volume 2: Instruction Set Reference. http://download.intel.nl/design/pentiumii/manuals/24319102.pdf.</ref-fulltext></reference><reference id="82501824"><ref-info><refd-itemidlist><itemid idtype="SGR">0346865845</itemid></refd-itemidlist><ref-sourcetitle>Intel Architecture Software Developer's Manual Volume 3: System Programming</ref-sourcetitle><ref-volisspag><voliss volume="3"/></ref-volisspag><ref-website><ce:e-address type="url">http://download.intel.nl/design/pentiumii/manuals/24319202.pdf</ce:e-address></ref-website></ref-info><ref-fulltext>Intel Architecture Software Developer's Manual Volume 3: System Programming, http://download.intel.nl/design/pentiumii/manuals/24319202.pdf.</ref-fulltext></reference><reference id="82501825"><ref-info><ref-title><ref-titletext>Overview of Research Efforts on Media ISA Extensions and Their Usage in Video Coding</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0036687092</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Lappalainen V.</ce:indexed-name><ce:surname>Lappalainen</ce:surname></author><author seq="2"><ce:initials>T.D.</ce:initials><ce:indexed-name>Hamalainen T.D.</ce:indexed-name><ce:surname>Hamalainen</ce:surname></author><author seq="3"><ce:initials>P.</ce:initials><ce:indexed-name>Liuha P.</ce:indexed-name><ce:surname>Liuha</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Trans. Circuits Systems Video Tech.</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss volume="12" issue="8"/><pagerange first="660" last="670"/></ref-volisspag></ref-info><ref-fulltext>V. Lappalainen, T. D. Hamalainen, and P. Liuha, Overview of Research Efforts on Media ISA Extensions and Their Usage in Video Coding, IEEE Trans. Circuits Systems Video Tech. 12(8):660-670 (2002).</ref-fulltext></reference><reference id="82501826"><ref-info><ref-title><ref-titletext>AMD 3DNow! Technology: Architecture and Implementation</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032633255</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Oberman S.</ce:indexed-name><ce:surname>Oberman</ce:surname></author><author seq="2"><ce:initials>G.</ce:initials><ce:indexed-name>Favor G.</ce:indexed-name><ce:surname>Favor</ce:surname></author><author seq="3"><ce:initials>F.</ce:initials><ce:indexed-name>Weber F.</ce:indexed-name><ce:surname>Weber</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><voliss volume="19" issue="2"/><pagerange first="37" last="48"/></ref-volisspag></ref-info><ref-fulltext>S. Oberman, G. Favor, and F. Weber, AMD 3DNow! Technology: Architecture and Implementation, IEEE Micro 19(2):37-48 (1999).</ref-fulltext></reference><reference id="82501827"><ref-info><ref-title><ref-titletext>MMX Technology Extension to the Intel Architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0002517538</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Peleg A.</ce:indexed-name><ce:surname>Peleg</ce:surname></author><author seq="2"><ce:initials>U.</ce:initials><ce:indexed-name>Weiser U.</ce:indexed-name><ce:surname>Weiser</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="16" issue="4"/><pagerange first="42" last="50"/></ref-volisspag></ref-info><ref-fulltext>A. Peleg and U. Weiser, MMX Technology Extension to the Intel Architecture, IEEE Micro 16(4):42-50 (1996).</ref-fulltext></reference><reference id="82501828"><ref-info><refd-itemidlist><itemid idtype="SGR">0346865843</itemid></refd-itemidlist><ref-sourcetitle>Intel C + + Compiler for Linux 6.0</ref-sourcetitle><ref-website><ce:e-address type="url">http://www.intel.com/software/products/compilers/c601/</ce:e-address></ref-website></ref-info><ref-fulltext>Intel C + + Compiler for Linux 6.0. http://www.intel.com/software/products/compilers/c601/.</ref-fulltext></reference><reference id="82501829"><ref-info><ref-title><ref-titletext>Automatic Translation of Fortran Programs to Vector Form</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0023438847</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.</ce:initials><ce:indexed-name>Allen R.</ce:indexed-name><ce:surname>Allen</ce:surname></author><author seq="2"><ce:initials>K.</ce:initials><ce:indexed-name>Kennedy K.</ce:indexed-name><ce:surname>Kennedy</ce:surname></author></ref-authors><ref-sourcetitle>ACM Trans. Progr. Lang. Sys.</ref-sourcetitle><ref-publicationyear first="1987"/><ref-volisspag><voliss volume="9" issue="4"/><pagerange first="491" last="542"/></ref-volisspag></ref-info><ref-fulltext>R. Allen and K. Kennedy, Automatic Translation of Fortran Programs to Vector Form, ACM Trans. Progr. Lang. Sys. 9(4):491-542 (1987).</ref-fulltext></reference><reference id="82501830"><ref-info><ref-title><ref-titletext>Compiler Transformations for High-Performance Computing</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0028743437</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.F.</ce:initials><ce:indexed-name>Bacon D.F.</ce:indexed-name><ce:surname>Bacon</ce:surname></author><author seq="2"><ce:initials>S.L.</ce:initials><ce:indexed-name>Graham S.L.</ce:indexed-name><ce:surname>Graham</ce:surname></author><author seq="3"><ce:initials>O.J.</ce:initials><ce:indexed-name>Sharp O.J.</ce:indexed-name><ce:surname>Sharp</ce:surname></author></ref-authors><ref-sourcetitle>ACM Comput. Surv.</ref-sourcetitle><ref-publicationyear first="1994"/><ref-volisspag><voliss volume="26" issue="4"/><pagerange first="345" last="420"/></ref-volisspag></ref-info><ref-fulltext>D. F. Bacon, S. L. Graham, and O. J. Sharp, Compiler Transformations for High-Performance Computing, ACM Comput. Surv. 26(4):345-420 (1994).</ref-fulltext></reference><reference id="82501831"><ref-info><ref-title><ref-titletext>Automatic Programm Parallelization</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0027541302</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Banerjee U.</ce:indexed-name><ce:surname>Banerjee</ce:surname></author><author seq="2"><ce:initials>R.</ce:initials><ce:indexed-name>Eigenman R.</ce:indexed-name><ce:surname>Eigenman</ce:surname></author><author seq="3"><ce:initials>A.</ce:initials><ce:indexed-name>Nicolau A.</ce:indexed-name><ce:surname>Nicolau</ce:surname></author><author seq="4"><ce:initials>D.A.</ce:initials><ce:indexed-name>Padua D.A.</ce:indexed-name><ce:surname>Padua</ce:surname></author></ref-authors><ref-sourcetitle>Proc. IEEE</ref-sourcetitle><ref-publicationyear first="1993"/><ref-volisspag><voliss volume="81" issue="2"/><pagerange first="211" last="243"/></ref-volisspag></ref-info><ref-fulltext>U. Banerjee, R. Eigenman, A. Nicolau, and D. A. Padua, Automatic Programm Parallelization, Proc. IEEE 81(2):211-243 (1993).</ref-fulltext></reference><reference id="82501832"><ref-info><ref-title><ref-titletext>Automatic Intra-Register Vectorization for the Intel® Architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0344908850</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.J.C.</ce:initials><ce:indexed-name>Bik A.J.C.</ce:indexed-name><ce:surname>Bik</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Girkar M.</ce:indexed-name><ce:surname>Girkar</ce:surname></author><author seq="3"><ce:initials>P.M.</ce:initials><ce:indexed-name>Grey P.M.</ce:indexed-name><ce:surname>Grey</ce:surname></author><author seq="4"><ce:initials>X.M.</ce:initials><ce:indexed-name>Tian X.M.</ce:indexed-name><ce:surname>Tian</ce:surname></author></ref-authors><ref-sourcetitle>Int. J. Parallel Progr.</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss volume="30" issue="2"/><pagerange first="65" last="98"/></ref-volisspag></ref-info><ref-fulltext>A. J. C. Bik, M. Girkar, P. M. Grey, and X. M. Tian, Automatic Intra-Register Vectorization for the Intel® Architecture, Int. J. Parallel Progr. 30(2):65-98 (2002).</ref-fulltext></reference><reference id="82501833"><ref-info><ref-title><ref-titletext>Loop Parallelization Algorithms: From Parallelism Extraction to Code Generation</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032066690</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Boulet P.</ce:indexed-name><ce:surname>Boulet</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Darte A.</ce:indexed-name><ce:surname>Darte</ce:surname></author><author seq="3"><ce:initials>G.A.</ce:initials><ce:indexed-name>Silber G.A.</ce:indexed-name><ce:surname>Silber</ce:surname></author><author seq="4"><ce:initials>V.</ce:initials><ce:indexed-name>Frederic V.</ce:indexed-name><ce:surname>Frederic</ce:surname></author></ref-authors><ref-sourcetitle>Parallel Comput.</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><voliss volume="24"/><pagerange first="421" last="444"/></ref-volisspag></ref-info><ref-fulltext>P. Boulet, A. Darte, G. A. Silber, and V. Frederic, Loop Parallelization Algorithms: From Parallelism Extraction to Code Generation, Parallel Comput. 24:421-444 (1998).</ref-fulltext></reference><reference id="82501834"><ref-info><ref-title><ref-titletext>Macro Extension for SIMD Processing</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0346865837</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></author><author seq="2"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 7th European Conference on Parallel Processing EURO-PAR 2001 Manchester, UK, 28-31 August, 2001, Lecture Notes in Computer Science</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><voliss volume="2150"/><pagerange first="448" last="451"/></ref-volisspag></ref-info><ref-fulltext>P. Bulić and V. Guštin, Macro Extension for SIMD Processing, Proceedings of the 7th European Conference on Parallel Processing EURO-PAR 2001 Manchester, UK, 28-31 August, 2001, Lecture Notes in Computer Science, Vol. 2150, pp. 448-451 (2001).</ref-fulltext></reference><reference id="82501835"><ref-info><refd-itemidlist><itemid idtype="SGR">0346865838</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></author></ref-authors><ref-sourcetitle>The Compilation of High-level Languages with Regard to the Instruction Set for Parallel Processing</ref-sourcetitle><ref-publicationyear first="2001"/><ref-text>Master Thesis, University of Ljubljana, Faculty of Computer and Information Science</ref-text></ref-info><ref-fulltext>P. Bulić, The Compilation of High-Level Languages with Regard to the Instruction Set for Parallel Processing. Master Thesis, University of Ljubljana, Faculty of Computer and Information Science (2001).</ref-fulltext></reference><reference id="82501836"><ref-info><ref-title><ref-titletext>New Shape Analysis and Interprocedural Techniques for Automatic Parallelization of C Codes</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0348126364</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>F.</ce:initials><ce:indexed-name>Corbera F.</ce:indexed-name><ce:surname>Corbera</ce:surname></author><author seq="2"><ce:initials>R.</ce:initials><ce:indexed-name>Asenjo R.</ce:indexed-name><ce:surname>Asenjo</ce:surname></author><author seq="3"><ce:initials>E.</ce:initials><ce:indexed-name>Zapata E.</ce:indexed-name><ce:surname>Zapata</ce:surname></author></ref-authors><ref-sourcetitle>Int. J. Parallel Progr.</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss volume="30" issue="1"/><pagerange first="37" last="63"/></ref-volisspag></ref-info><ref-fulltext>F. Corbera, R. Asenjo, and E. Zapata, New Shape Analysis and Interprocedural Techniques for Automatic Parallelization of C Codes, Int. J. Parallel Progr. 30(1):37-63 (2002).</ref-fulltext></reference><reference id="82501837"><ref-info><ref-title><ref-titletext>Compilation Techniques for Parallel Systems</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0033283421</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.</ce:initials><ce:indexed-name>Gupta R.</ce:indexed-name><ce:surname>Gupta</ce:surname></author><author seq="2"><ce:initials>S.</ce:initials><ce:indexed-name>Pande S.</ce:indexed-name><ce:surname>Pande</ce:surname></author><author seq="3"><ce:initials>K.</ce:initials><ce:indexed-name>Psarris K.</ce:indexed-name><ce:surname>Psarris</ce:surname></author><author seq="4"><ce:initials>V.</ce:initials><ce:indexed-name>Sarkar V.</ce:indexed-name><ce:surname>Sarkar</ce:surname></author></ref-authors><ref-sourcetitle>Parallel Comput.</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><voliss volume="25"/><pagerange first="1741" last="1783"/></ref-volisspag></ref-info><ref-fulltext>R. Gupta, S. Pande, K. Psarris, and V. Sarkar, Compilation Techniques for Parallel Systems, Parallel Comput. 25:1741-1783 (1999).</ref-fulltext></reference><reference id="82501838"><ref-info><ref-title><ref-titletext>Automatic Parallelization of Recursive Procedures</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034513885</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Gupta M.</ce:indexed-name><ce:surname>Gupta</ce:surname></author><author seq="2"><ce:initials>S.</ce:initials><ce:indexed-name>Mukhopadhyay S.</ce:indexed-name><ce:surname>Mukhopadhyay</ce:surname></author><author seq="3"><ce:initials>N.</ce:initials><ce:indexed-name>Sinha N.</ce:indexed-name><ce:surname>Sinha</ce:surname></author></ref-authors><ref-sourcetitle>Int. J. Parallel Progr.</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="28" issue="6"/><pagerange first="537" last="562"/></ref-volisspag></ref-info><ref-fulltext>M. Gupta, S. Mukhopadhyay, and N. Sinha, Automatic Parallelization of Recursive Procedures, Int. J. Parallel Progr. 28(6):537-562 (2000).</ref-fulltext></reference><reference id="82501839"><ref-info><ref-title><ref-titletext>Extracting SIMD Parallelism from "for" Loops</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84952946762</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 2001 ICPP Workshop on HPSECA, ICPP Conference, Valencia, Spain, 3-7 September, 2001</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><pagerange first="23" last="28"/></ref-volisspag></ref-info><ref-fulltext>V. Guštin and P. Bulić, Extracting SIMD Parallelism from "for" Loops, Proceedings of the 2001 ICPP Workshop on HPSECA, ICPP Conference, Valencia, Spain, 3-7 September, 2001, pp. 23-28 (2001).</ref-fulltext></reference><reference id="82501840"><ref-info><ref-title><ref-titletext>Compilation Techniques for Multimedia Processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034250996</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Krall A.</ce:indexed-name><ce:surname>Krall</ce:surname></author><author seq="2"><ce:initials>S.</ce:initials><ce:indexed-name>Lelait S.</ce:indexed-name><ce:surname>Lelait</ce:surname></author></ref-authors><ref-sourcetitle>Int. J. Parallel Progr.</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="28" issue="4"/><pagerange first="347" last="361"/></ref-volisspag></ref-info><ref-fulltext>A. Krall and S. Lelait, Compilation Techniques for Multimedia Processors, Int. J. Parallel Progr. 28(4):347-361 (2000).</ref-fulltext></reference><reference id="82501841"><ref-info><ref-title><ref-titletext>Exploiting Superword Level Parallelism with Multimedia Instruction Sets</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034446825</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Larsen S.</ce:indexed-name><ce:surname>Larsen</ce:surname></author><author seq="2"><ce:initials>S.</ce:initials><ce:indexed-name>Amarasinghe S.</ce:indexed-name><ce:surname>Amarasinghe</ce:surname></author></ref-authors><ref-sourcetitle>Processing of the SIGPLAN'00 Conference on Programming Language Design Implementation, Vancouver, B.C., June 2000</ref-sourcetitle><ref-publicationyear first="2000"/><ref-website><ce:e-address type="url">http://www.cog.lcs.mit.edu/slp/SLP-PLDI-2000.pdf</ce:e-address></ref-website></ref-info><ref-fulltext>S. Larsen and S. Amarasinghe, Exploiting Superword Level Parallelism with Multimedia Instruction Sets. Processing of the SIGPLAN'00 Conference on programming Language Design Implementation, Vancouver, B.C., June 2000. http://www.cog.lcs.mit.edu/slp/SLP-PLDI-2000.pdf.</ref-fulltext></reference><reference id="82501842"><ref-info><ref-title><ref-titletext>Program Analysis Techniques for Transforming Programs for Parallel Execution</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0036497852</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.</ce:initials><ce:indexed-name>Psarris K.</ce:indexed-name><ce:surname>Psarris</ce:surname></author></ref-authors><ref-sourcetitle>Parallel Comput.</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss volume="28" issue="3"/><pagerange first="455" last="469"/></ref-volisspag></ref-info><ref-fulltext>K. Psarris, Program Analysis Techniques for Transforming Programs for Parallel Execution, Parallel Comput. 28(3):455-469 (2002).</ref-fulltext></reference><reference id="82501843"><ref-info><ref-title><ref-titletext>Optimized Unrolling of Nested Loops</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0348126362</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Sarkar V.</ce:indexed-name><ce:surname>Sarkar</ce:surname></author></ref-authors><ref-sourcetitle>Int. J. Parallel Progr.</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><voliss volume="29" issue="5"/><pagerange first="545" last="581"/></ref-volisspag></ref-info><ref-fulltext>V. Sarkar, Optimized Unrolling of Nested Loops, Int. J. Parallel Progr. 29(5):545-581 (2001).</ref-fulltext></reference><reference id="82501844"><ref-info><ref-title><ref-titletext>A Vectorizing Compiler for Multimedia Extensions</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034249157</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>N.</ce:initials><ce:indexed-name>Sreraman N.</ce:indexed-name><ce:surname>Sreraman</ce:surname></author><author seq="2"><ce:initials>R.</ce:initials><ce:indexed-name>Govindarajan R.</ce:indexed-name><ce:surname>Govindarajan</ce:surname></author></ref-authors><ref-sourcetitle>Int. J. Parallel Progr.</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="28" issue="4"/><pagerange first="363" last="400"/></ref-volisspag></ref-info><ref-fulltext>N. Sreraman and R. Govindarajan, A Vectorizing Compiler for Multimedia Extensions, Int. J. Parallel Progr. 28(4):363-400 (2000).</ref-fulltext></reference><reference id="82501845"><ref-info><ref-title><ref-titletext>Compiler Techniques for the Superthreaded Architectures</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0037519284</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.Y.</ce:initials><ce:indexed-name>Tsai J.Y.</ce:indexed-name><ce:surname>Tsai</ce:surname></author><author seq="2"><ce:initials>Z.</ce:initials><ce:indexed-name>Jiang Z.</ce:indexed-name><ce:surname>Jiang</ce:surname></author><author seq="3"><ce:initials>P.C.</ce:initials><ce:indexed-name>Yew P.C.</ce:indexed-name><ce:surname>Yew</ce:surname></author></ref-authors><ref-sourcetitle>Int. J. Parallel Progr.</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><voliss volume="27" issue="1"/><pagerange first="1" last="19"/></ref-volisspag></ref-info><ref-fulltext>J. Y. Tsai, Z. Jiang, and P. C. Yew, Compiler Techniques for the Superthreaded Architectures, Int. J. Parallel Progr. 27(1):1-19 (1999).</ref-fulltext></reference><reference id="82501846"><ref-info><refd-itemidlist><itemid idtype="SGR">0003927035</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.J.</ce:initials><ce:indexed-name>Wolfe M.J.</ce:indexed-name><ce:surname>Wolfe</ce:surname></author></ref-authors><ref-sourcetitle>High Performance Compilers for Parallel Computing</ref-sourcetitle><ref-publicationyear first="1996"/><ref-text>Addison-Wesley</ref-text></ref-info><ref-fulltext>M. J. Wolfe, High Performance Compilers for Parallel Computing, Addison-Wesley (1996).</ref-fulltext></reference><reference id="82501847"><ref-info><ref-title><ref-titletext>Introducing the Vector C</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">35248824687</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></author><author seq="2"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname></author></ref-authors><ref-sourcetitle>VECPAR2002: Seleced Papers and Invited Talks, Lecture Notes in Computer Science</ref-sourcetitle></ref-info><ref-fulltext>P. Bulić and V. Guštin, Introducing the Vector C, to appear in VECPAR2002: Seleced Papers and Invited Talks, Lecture Notes in Computer Science.</ref-fulltext></reference><reference id="82501848"><ref-info><refd-itemidlist><itemid idtype="SGR">0346865842</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Cockshot P.</ce:indexed-name><ce:surname>Cockshot</ce:surname></author></ref-authors><ref-sourcetitle>Vector Pascal</ref-sourcetitle><ref-publicationyear first="2001"/><ref-text>Department of Computer Science, University of Glasgow (September)</ref-text></ref-info><ref-fulltext>P. Cockshot, Vector Pascal, Department of Computer Science, University of Glasgow (September 2001).</ref-fulltext></reference><reference id="82501849"><ref-info><ref-title><ref-titletext>Compiling for SIMD Within a Register</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">19344377871</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.</ce:initials><ce:indexed-name>Fisher R.</ce:indexed-name><ce:surname>Fisher</ce:surname></author></ref-authors><ref-sourcetitle>Processings of Workshop on Languages and Compilers for Parallel Processing</ref-sourcetitle><ref-publicationyear first="1998"/><ref-text>North Carolina (August)</ref-text></ref-info><ref-fulltext>R. Fisher, Compiling for SIMD Within a Register, Processings of Workshop on Languages and Compilers for Parallel Processing, North Carolina (August 1998).</ref-fulltext></reference><reference id="82501850"><ref-info><ref-title><ref-titletext>Compiling for SIMD Within a Register</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84947912725</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.</ce:initials><ce:indexed-name>Fisher R.</ce:indexed-name><ce:surname>Fisher</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes in Comput. Sci.</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><voliss volume="1656"/><pagerange first="290" last="304"/></ref-volisspag></ref-info><ref-fulltext>R. Fisher, Compiling for SIMD Within a Register, Lecture Notes in Comput. Sci. 1656:290-304 (1999).</ref-fulltext></reference><reference id="82501851"><ref-info><ref-title><ref-titletext>An ANSI C for Vector and Superscalar Computers and Its Retargetable Compiler</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0041150077</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Gaissaryan S.</ce:indexed-name><ce:surname>Gaissaryan</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Lastovetsky A.</ce:indexed-name><ce:surname>Lastovetsky</ce:surname></author></ref-authors><ref-sourcetitle>J. C Lang. Transi.</ref-sourcetitle><ref-publicationyear first="1994"/><ref-volisspag><voliss volume="5" issue="3"/><pagerange first="183" last="198"/></ref-volisspag></ref-info><ref-fulltext>S. Gaissaryan and A. Lastovetsky, An ANSI C for Vector and Superscalar Computers and Its Retargetable Compiler, J. C Lang. Transi. 5(3):183-198 (1994).</ref-fulltext></reference><reference id="82501852"><ref-info><ref-title><ref-titletext>Introducing the Vector C</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">23544479257</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the 5th International Meeting on High Performance Computing for Computational Science VECPAR 2002, Part I, Porto, Portugal, 26-28 June, 2002</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><pagerange first="253" last="266"/></ref-volisspag></ref-info><ref-fulltext>V. Guštin and P. Bulić, Introducing the Vector C, Proceedings of the 5th International Meeting on High Performance Computing for Computational Science VECPAR 2002, Part I, Porto, Portugal, 26-28 June, 2002. pp. 253-266 (2002).</ref-fulltext></reference><reference id="82501853"><ref-info><ref-title><ref-titletext>Vector C-A Vector Processing Language</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0022058409</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.C.</ce:initials><ce:indexed-name>Li K.C.</ce:indexed-name><ce:surname>Li</ce:surname></author><author seq="2"><ce:initials>H.</ce:initials><ce:indexed-name>Schwetman H.</ce:indexed-name><ce:surname>Schwetman</ce:surname></author></ref-authors><ref-sourcetitle>J. Parallel Distrib. Comput.</ref-sourcetitle><ref-publicationyear first="1985"/><ref-volisspag><voliss volume="2"/><pagerange first="132" last="169"/></ref-volisspag></ref-info><ref-fulltext>K. C. Li and H. Schwetman, Vector C-A Vector Processing Language, J. Parallel Distrib. Comput. 2:132-169 (1985).</ref-fulltext></reference><reference id="82501854"><ref-info><ref-title><ref-titletext>A Note on the Vector C Language</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84976787157</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.C.</ce:initials><ce:indexed-name>Li K.C.</ce:indexed-name><ce:surname>Li</ce:surname></author></ref-authors><ref-sourcetitle>ACM SIGPLAN Notices</ref-sourcetitle><ref-publicationyear first="1986"/><ref-volisspag><voliss volume="21" issue="1"/><pagerange first="49" last="57"/></ref-volisspag></ref-info><ref-fulltext>K. C. Li, A Note on the Vector C Language, ACM SIGPLAN Notices 21(1):49-57 (1986).</ref-fulltext></reference><reference id="82501855"><ref-info><ref-title><ref-titletext>C*: An Extended C Language for Data Parallel Programming</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0006767024</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.R.</ce:initials><ce:indexed-name>Rose J.R.</ce:indexed-name><ce:surname>Rose</ce:surname></author><author seq="2"><ce:initials>G.L.</ce:initials><ce:indexed-name>Steele G.L.</ce:indexed-name><ce:surname>Steele</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the Second International Conference on Super Computing ICS87, May, 1987</ref-sourcetitle><ref-publicationyear first="1987"/><ref-volisspag><pagerange first="2" last="16"/></ref-volisspag></ref-info><ref-fulltext>J. R. Rose and G. L. Steele, C*: An Extended C Language for Data Parallel Programming, Proceedings of the Second International Conference on Super computing ICS87, May, 1987, pp. 2-16 (1987).</ref-fulltext></reference><reference id="82501856"><ref-info><refd-itemidlist><itemid idtype="SGR">0346865840</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.R.</ce:initials><ce:indexed-name>Rose J.R.</ce:indexed-name><ce:surname>Rose</ce:surname></author><author seq="2"><ce:initials>G.L.</ce:initials><ce:indexed-name>Steele G.L.</ce:indexed-name><ce:surname>Steele</ce:surname></author></ref-authors><ref-sourcetitle>The C[] Language Specification</ref-sourcetitle><ref-website><ce:e-address type="url">http://www.ispras.ni/~cbr/cbrsp.html</ce:e-address></ref-website></ref-info><ref-fulltext>J. R. Rose and G. L. Steele, The C[] Language Specification, http://www.ispras.ni/̃cbr/cbrsp.html.</ref-fulltext></reference><reference id="82501857"><ref-info><refd-itemidlist><itemid idtype="SGR">0348126361</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.R.</ce:initials><ce:indexed-name>Rose J.R.</ce:indexed-name><ce:surname>Rose</ce:surname></author><author seq="2"><ce:initials>G.L.</ce:initials><ce:indexed-name>Steele G.L.</ce:indexed-name><ce:surname>Steele</ce:surname></author></ref-authors><ref-sourcetitle>MMX Technology Aplication Notes: Using MMX Instructions to Convert RGB to YUV Color Conversion</ref-sourcetitle><ref-website><ce:e-address type="url">http://cedar.intel.com</ce:e-address></ref-website></ref-info><ref-fulltext>J. R. Rose and G. L. Steele, MMX Technology Aplication Notes: Using MMX Instructions to Convert RGB to YUV Color Conversion, http://cedar.intel.com.</ref-fulltext></reference><reference id="82501858"><ref-info><ref-title><ref-titletext>Video Compression with Parallel Processing</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0036682837</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>I.</ce:initials><ce:indexed-name>Ahmad I.</ce:indexed-name><ce:surname>Ahmad</ce:surname></author><author seq="2"><ce:initials>Y.</ce:initials><ce:indexed-name>He Y.</ce:indexed-name><ce:surname>He</ce:surname></author><author seq="3"><ce:initials>M.L.</ce:initials><ce:indexed-name>Liou M.L.</ce:indexed-name><ce:surname>Liou</ce:surname></author></ref-authors><ref-sourcetitle>Parallel Comput.</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss volume="28"/><pagerange first="1039" last="1078"/></ref-volisspag></ref-info><ref-fulltext>I. Ahmad, Y. He, and M. L. Liou, Video Compression With Parallel Processing, Parallel Comput. 28:1039-1078 (2002).</ref-fulltext></reference><reference id="82501859"><ref-info><ref-title><ref-titletext>Data Dependence Analysis in Programs with Pointers</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032064780</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>W.</ce:initials><ce:indexed-name>Amme W.</ce:indexed-name><ce:surname>Amme</ce:surname></author><author seq="2"><ce:initials>E.</ce:initials><ce:indexed-name>Zehender E.</ce:indexed-name><ce:surname>Zehender</ce:surname></author></ref-authors><ref-sourcetitle>Parallel Comput.</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><voliss volume="24"/><pagerange first="505" last="525"/></ref-volisspag></ref-info><ref-fulltext>W. Amme and E. Zehender, Data Dependence Analysis in Programs with Pointers, Parallel Comput. 24:505-525 (1998).</ref-fulltext></reference><reference id="82501860"><ref-info><ref-title><ref-titletext>Data Dependence Analysis of Assembly Code</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034300446</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>W.</ce:initials><ce:indexed-name>Amme W.</ce:indexed-name><ce:surname>Amme</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Braun P.</ce:indexed-name><ce:surname>Braun</ce:surname></author><author seq="3"><ce:initials>F.</ce:initials><ce:indexed-name>Thomasset F.</ce:indexed-name><ce:surname>Thomasset</ce:surname></author><author seq="4"><ce:initials>E.</ce:initials><ce:indexed-name>Zehender E.</ce:indexed-name><ce:surname>Zehender</ce:surname></author></ref-authors><ref-sourcetitle>Int. J. Parallel Progr.</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="28" issue="5"/><pagerange first="431" last="467"/></ref-volisspag></ref-info><ref-fulltext>W. Amme, P. Braun, F. Thomasset, and E. Zehender, Data Dependence Analysis of Assembly Code, Int. J. Parallel Progr. 28(5):431-467 (2000).</ref-fulltext></reference><reference id="82501861"><ref-info><refd-itemidlist><itemid idtype="SGR">0004230378</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Banerjee U.</ce:indexed-name><ce:surname>Banerjee</ce:surname></author></ref-authors><ref-sourcetitle>Dependence Analysis</ref-sourcetitle><ref-publicationyear first="1997"/><ref-text>Kluwer Academic Publishers, Dordrecht</ref-text></ref-info><ref-fulltext>U. Banerjee, Dependence Analysis, Kluwer Academic Publishers, Dordrecht (1997).</ref-fulltext></reference><reference id="82501862"><ref-info><ref-title><ref-titletext>Distributed pC++: Basic Ideas for an Object Parallel Language</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0027655970</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>F.</ce:initials><ce:indexed-name>Bodin F.</ce:indexed-name><ce:surname>Bodin</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Beckman P.</ce:indexed-name><ce:surname>Beckman</ce:surname></author><author seq="3"><ce:initials>D.</ce:initials><ce:indexed-name>Gannon D.</ce:indexed-name><ce:surname>Gannon</ce:surname></author><author seq="4"><ce:initials>S.</ce:initials><ce:indexed-name>Narayana S.</ce:indexed-name><ce:surname>Narayana</ce:surname></author><author seq="5"><ce:initials>S.X.</ce:initials><ce:indexed-name>Yang S.X.</ce:indexed-name><ce:surname>Yang</ce:surname></author></ref-authors><ref-sourcetitle>Sci Progr.</ref-sourcetitle><ref-publicationyear first="1993"/><ref-volisspag><voliss volume="2" issue="3"/><pagerange first="7" last="22"/></ref-volisspag></ref-info><ref-fulltext>F. Bodin, P. Beckman, D. Gannon, S. Narayana, and S. X. Yang, Distributed pC++: Basic Ideas for an Object Parallel Language, Sci Progr. 2(3):7-22 (1993).</ref-fulltext></reference><reference id="82501863"><ref-info><ref-title><ref-titletext>On the Removal of Anti- and Output-Dependences</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032098025</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.Y.</ce:initials><ce:indexed-name>Calland P.Y.</ce:indexed-name><ce:surname>Calland</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Darte A.</ce:indexed-name><ce:surname>Darte</ce:surname></author><author seq="3"><ce:initials>Y.</ce:initials><ce:indexed-name>Robert Y.</ce:indexed-name><ce:surname>Robert</ce:surname></author><author seq="4"><ce:initials>F.</ce:initials><ce:indexed-name>Vivien F.</ce:indexed-name><ce:surname>Vivien</ce:surname></author></ref-authors><ref-sourcetitle>Int. J. Parallel Progr.</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><voliss volume="26" issue="3"/><pagerange first="285" last="312"/></ref-volisspag></ref-info><ref-fulltext>P. Y. Calland, A. Darte, Y. Robert, and F. Vivien, On the Removal of Anti- and Output-Dependences, Int. J. Parallel Progr. 26(3):285-312 (1998).</ref-fulltext></reference><reference id="82501864"><ref-info><ref-title><ref-titletext>The Latest Word in Digital and Media Processing</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032025908</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Faraboschi P.</ce:indexed-name><ce:surname>Faraboschi</ce:surname></author><author seq="2"><ce:initials>G.</ce:initials><ce:indexed-name>Desoli G.</ce:indexed-name><ce:surname>Desoli</ce:surname></author><author seq="3"><ce:initials>J.A.</ce:initials><ce:indexed-name>Fisher J.A.</ce:indexed-name><ce:surname>Fisher</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Signal Proc. Mag.</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><voliss volume="15" issue="2"/><pagerange first="59" last="85"/></ref-volisspag></ref-info><ref-fulltext>P. Faraboschi, G. Desoli, and J. A. Fisher, The Latest Word in Digital and Media Processing, IEEE Signal Proc. Mag. 15(2):59-85 (1998).</ref-fulltext></reference><reference id="82501865"><ref-info><ref-title><ref-titletext>Multimedia Extensions and Sub-Word Parallelism in Image Processing: Preliminary Results</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">22844456317</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Ferretti M.</ce:indexed-name><ce:surname>Ferretti</ce:surname></author><author seq="2"><ce:initials>D.</ce:initials><ce:indexed-name>Rizzo D.</ce:indexed-name><ce:surname>Rizzo</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes in Comput. Sci.</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><voliss volume="1685"/><pagerange first="977" last="986"/></ref-volisspag></ref-info><ref-fulltext>M. Ferretti and D. Rizzo, Multimedia Extensions and Sub-Word Parallelism in Image Processing: Preliminary Results, Lecture Notes in Comput. Sci. 1685:977-986 (1999).</ref-fulltext></reference><reference id="82501866"><ref-info><ref-title><ref-titletext>Compilation of Constraint Programs with Noncyclic and Cyclic Dependences to Procedural Parallel Programs</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032000432</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>John A.</ce:indexed-name><ce:surname>John</ce:surname></author><author seq="2"><ce:initials>J.C.</ce:initials><ce:indexed-name>Brown J.C.</ce:indexed-name><ce:surname>Brown</ce:surname></author></ref-authors><ref-sourcetitle>Int. J. Parallel Progr.</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><voliss volume="26" issue="1"/><pagerange first="65" last="119"/></ref-volisspag></ref-info><ref-fulltext>A. John and J. C. Brown, Compilation of Constraint Programs with Noncyclic and Cyclic Dependences to Procedural Parallel Programs, Int. J. Parallel Progr. 26(1):65-119 (1998).</ref-fulltext></reference><reference id="82501867"><ref-info><ref-title><ref-titletext>Object Oriented Parallel Programming Experiments and Results</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026306972</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.K.</ce:initials><ce:indexed-name>Lee J.K.</ce:indexed-name><ce:surname>Lee</ce:surname></author><author seq="2"><ce:initials>D.</ce:initials><ce:indexed-name>Gannon D.</ce:indexed-name><ce:surname>Gannon</ce:surname></author></ref-authors><ref-sourcetitle>Processing Supercomputing 91</ref-sourcetitle><ref-publicationyear first="1991"/><ref-volisspag><pagerange first="273" last="282"/></ref-volisspag><ref-text>IEEE Computer Society Press</ref-text></ref-info><ref-fulltext>J. K. Lee and D. Gannon, Object Oriented Parallel Programming Experiments and Results, Processing Supercomputing 91, IEEE Computer Society Press, pp. 273-82 (1991).</ref-fulltext></reference><reference id="82501868"><ref-info><refd-itemidlist><itemid idtype="SGR">0003502903</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Muchnick S.</ce:indexed-name><ce:surname>Muchnick</ce:surname></author></ref-authors><ref-sourcetitle>Advanced Compiler Design and Implementation</ref-sourcetitle><ref-publicationyear first="1997"/><ref-text>Morgan Kaufmann Publishers</ref-text></ref-info><ref-fulltext>S. Muchnick, Advanced Compiler Design and Implementation, Morgan Kaufmann Publishers (1997).</ref-fulltext></reference><reference id="82501869"><ref-info><ref-title><ref-titletext>An Empirical Study of Fortran Programs for Parallelizing Compilers</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0025463001</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>Z.</ce:initials><ce:indexed-name>Shen Z.</ce:indexed-name><ce:surname>Shen</ce:surname></author><author seq="2"><ce:initials>Z.</ce:initials><ce:indexed-name>Li Z.</ce:indexed-name><ce:surname>Li</ce:surname></author><author seq="3"><ce:initials>P.C.</ce:initials><ce:indexed-name>Yew P.C.</ce:indexed-name><ce:surname>Yew</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Trans. Parallel Distrib. Syst.</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><voliss volume="3" issue="1"/><pagerange first="356" last="364"/></ref-volisspag></ref-info><ref-fulltext>Z. Shen, Z. Li, and P. C. Yew, An Empirical Study of Fortran Programs for Parallelizing Compilers, IEEE Trans. Parallel Distrib. Syst. 3(1):356-364 (1992).</ref-fulltext></reference><reference id="82501870"><ref-info><ref-title><ref-titletext>Developing Software for Parallel Computing Systems</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030564761</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>F.L.</ce:initials><ce:indexed-name>Van Scoy F.L.</ce:indexed-name><ce:surname>Van Scoy</ce:surname></author></ref-authors><ref-sourcetitle>Comput. Phys. Commun.</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="97"/><pagerange first="36" last="44"/></ref-volisspag></ref-info><ref-fulltext>F. L. Van Scoy, Developing Software for Parallel Computing Systems, Comput. Phys. Commun. 97:36-44 (1996).</ref-fulltext></reference><reference id="82501871"><ref-info><ref-title><ref-titletext>A Loop Transformation Theory and an Algorithm to Maximize Parallelism</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026232450</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.E.</ce:initials><ce:indexed-name>Wolf M.E.</ce:indexed-name><ce:surname>Wolf</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Lam M.</ce:indexed-name><ce:surname>Lam</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Trans. Parallel Distrib. Syst.</ref-sourcetitle><ref-publicationyear first="1991"/><ref-volisspag><voliss volume="2" issue="4"/><pagerange first="452" last="470"/></ref-volisspag><ref-text>October</ref-text></ref-info><ref-fulltext>M. E. Wolf and M. Lam, A Loop Transformation Theory and an Algorithm to Maximize Parallelism, IEEE Trans. Parallel Distrib. Syst. 2(4):452-470 (October 1991).</ref-fulltext></reference><reference id="82501872"><ref-info><refd-itemidlist><itemid idtype="SGR">0347496417</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.E.</ce:initials><ce:indexed-name>Wolf M.E.</ce:indexed-name><ce:surname>Wolf</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Lam M.</ce:indexed-name><ce:surname>Lam</ce:surname></author></ref-authors><ref-sourcetitle>DSP Guru: Finite Impulse Response FAQ</ref-sourcetitle><ref-website><ce:e-address type="url">http://www.dspguru.com/info/faqs/firfaq.htm</ce:e-address></ref-website></ref-info><ref-fulltext>M. E. Wolf and M. Lam, DSP Guru: Finite Impulse Response FAQ. http://www.dspguru.com/info/faqs/firfaq.htm.</ref-fulltext></reference><reference id="82501873"><ref-info><refd-itemidlist><itemid idtype="SGR">0348126363</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.E.</ce:initials><ce:indexed-name>Wolf M.E.</ce:indexed-name><ce:surname>Wolf</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Lam M.</ce:indexed-name><ce:surname>Lam</ce:surname></author></ref-authors><ref-sourcetitle>ANSI C Yacc Grammar</ref-sourcetitle><ref-publicationyear first="1995"/><ref-website><ce:e-address type="url">http://www.lysator.liu.se/c/ANSI-C-grammar-y.html</ce:e-address></ref-website></ref-info><ref-fulltext>M. E. Wolf and M. Lam, ANSI C Yacc grammar. http://www.lysator.liu.se/c/ANSI-C-grammar-y.html (1995).</ref-fulltext></reference><reference id="82501874"><ref-info><refd-itemidlist><itemid idtype="SGR">0346865834</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.E.</ce:initials><ce:indexed-name>Wolf M.E.</ce:indexed-name><ce:surname>Wolf</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Lam M.</ce:indexed-name><ce:surname>Lam</ce:surname></author></ref-authors><ref-sourcetitle>Motorola AltiVec Technology Programming Manual</ref-sourcetitle><ref-publicationyear first="1999"/><ref-website><ce:e-address type="url">http://e-www.motorola.com/brdata/PDFDB/docs/ALTIVECPIM.pdf</ce:e-address></ref-website></ref-info><ref-fulltext>M. E. Wolf and M. Lam, Motorola AltiVec Technology Programming Manual, http://e-www.motorola.com/brdata/PDFDB/docs/ALTIVECPIM.pdf, 1999.</ref-fulltext></reference><reference id="82501875"><ref-info><refd-itemidlist><itemid idtype="SGR">0346235413</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.E.</ce:initials><ce:indexed-name>Wolf M.E.</ce:indexed-name><ce:surname>Wolf</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Lam M.</ce:indexed-name><ce:surname>Lam</ce:surname></author></ref-authors><ref-sourcetitle>SUN VIS Instruction Set User's Manual</ref-sourcetitle><ref-publicationyear first="2001"/><ref-website><ce:e-address type="url">http://www.sun.com/processors/manuals/805-1394.pdf</ce:e-address></ref-website></ref-info><ref-fulltext>M. E. Wolf and M. Lam, SUN VIS Instruction Set User's Manual, http://www.sun.com/processors/manuals/805-1394.pdf (2001)</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>