<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!-- Created with Inkscape (http://www.inkscape.org/) -->

<svg
   width="388.56122mm"
   height="147.39595mm"
   viewBox="0 0 388.56121 147.39595"
   version="1.1"
   id="svg1"
   xml:space="preserve"
   inkscape:version="1.4 (e7c3feb, 2024-10-09)"
   sodipodi:docname="maquina-escribir-electrica-02-teclado.svg"
   xmlns:inkscape="http://www.inkscape.org/namespaces/inkscape"
   xmlns:sodipodi="http://sodipodi.sourceforge.net/DTD/sodipodi-0.dtd"
   xmlns="http://www.w3.org/2000/svg"
   xmlns:svg="http://www.w3.org/2000/svg"><sodipodi:namedview
     id="namedview1"
     pagecolor="#ffffff"
     bordercolor="#000000"
     borderopacity="0.25"
     inkscape:showpageshadow="2"
     inkscape:pageopacity="0.0"
     inkscape:pagecheckerboard="0"
     inkscape:deskcolor="#d1d1d1"
     inkscape:document-units="mm"
     inkscape:zoom="0.47937535"
     inkscape:cx="715.51447"
     inkscape:cy="372.35957"
     inkscape:window-width="1866"
     inkscape:window-height="1011"
     inkscape:window-x="0"
     inkscape:window-y="0"
     inkscape:window-maximized="1"
     inkscape:current-layer="layer1"
     showgrid="false"
     showguides="true" /><defs
     id="defs1"><marker
       style="overflow:visible"
       id="marker2640"
       refX="0"
       refY="0"
       orient="auto"
       inkscape:stockid="Arrow2Mend"
       inkscape:isstock="true"><path
         transform="scale(-0.6)"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         id="path2638" /></marker><marker
       style="overflow:visible"
       id="marker2630"
       refX="0"
       refY="0"
       orient="auto"
       inkscape:stockid="Arrow2Mend"
       inkscape:isstock="true"><path
         transform="scale(-0.6)"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         style="fill:#0000ff;fill-opacity:1;fill-rule:evenodd;stroke:#0000ff;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         id="path2628" /></marker><marker
       style="overflow:visible"
       id="marker2620"
       refX="0"
       refY="0"
       orient="auto"
       inkscape:stockid="Arrow2Mend"
       inkscape:isstock="true"><path
         transform="scale(-0.6)"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         id="path2618" /></marker><marker
       style="overflow:visible"
       id="marker2610"
       refX="0"
       refY="0"
       orient="auto"
       inkscape:stockid="Arrow2Mend"
       inkscape:isstock="true"><path
         transform="scale(-0.6)"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         id="path2608" /></marker><marker
       style="overflow:visible"
       id="Arrow2Mend"
       refX="0"
       refY="0"
       orient="auto"
       inkscape:stockid="Arrow2Mend"
       inkscape:isstock="true"
       inkscape:collect="always"><path
         transform="scale(-0.6)"
         d="M 8.7185878,4.0337352 -2.2072895,0.01601326 8.7185884,-4.0017078 c -1.7454984,2.3720609 -1.7354408,5.6174519 -6e-7,8.035443 z"
         style="fill:#000000;fill-opacity:1;fill-rule:evenodd;stroke:#000000;stroke-width:0.625;stroke-linejoin:round;stroke-opacity:1"
         id="path2001" /></marker></defs><g
     inkscape:groupmode="layer"
     id="layer2"
     inkscape:label="Back"
     style="display:inline"
     transform="translate(51.329819,-30.908278)"><rect
       style="fill:#ffffff;stroke:none;stroke-width:1.32292;stroke-linecap:round;stroke-linejoin:round"
       id="rect3"
       width="388.56122"
       height="147.39595"
       x="-51.329819"
       y="30.908278" /><rect
       style="fill:#ffffff;stroke:#000000;stroke-width:1.32292;stroke-linecap:round;stroke-linejoin:round;stroke-dasharray:none"
       id="rect6"
       width="378.00668"
       height="137.40173"
       x="-46.052563"
       y="35.905388" /><path
       style="fill:#ffffff;stroke:#000000;stroke-width:1.32292;stroke-linecap:square;stroke-linejoin:round;stroke-dasharray:none"
       d="M 141.10504,35.905388 V 173.30713"
       id="path43" /></g><g
     inkscape:label="Layer 1"
     inkscape:groupmode="layer"
     id="layer1"
     style="display:inline"
     transform="translate(51.329819,-30.908278)"><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:1.06203;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="M 85.591898,116.48291 H 36.305637"
       id="path1970-9"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:1.06203;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="M -14.853182,140.86872 V 116.48291 H 7.3633383"
       id="path6179-8"
       sodipodi:nodetypes="ccc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><rect
       style="display:inline;fill:#000000;fill-opacity:1;stroke:#000000;stroke-width:0.566415;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
       id="rect4335-4-7"
       width="33.839611"
       height="2.4191031"
       x="3.1587999"
       y="105.60461"
       inkscape:export-filename="/home/obijuan/develop/digital-electronics-with-open-FPGAs-tutorial/wiki/Tutorial-12/pulsador-01.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><rect
       style="display:inline;fill:#000000;fill-opacity:1;stroke:#000000;stroke-width:0.566415;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
       id="rect4337-78-2"
       width="12.364474"
       height="5.984098"
       x="14.612192"
       y="100.12978"
       inkscape:export-filename="/home/obijuan/develop/digital-electronics-with-open-FPGAs-tutorial/wiki/Tutorial-12/pulsador-01.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:#ffffff;fill-opacity:1;stroke:#000000;stroke-width:0.566415;stroke-linecap:square;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
       id="path5072-9-9-3-6-8"
       sodipodi:type="arc"
       sodipodi:cx="7.2866149"
       sodipodi:cy="116.30459"
       sodipodi:rx="2.9319012"
       sodipodi:ry="2.9350958"
       sodipodi:start="0.030759476"
       sodipodi:end="0.024128479"
       sodipodi:open="true"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"
       sodipodi:arc-type="arc"
       d="m 10.217129,116.39486 a 2.9319012,2.9350958 0 0 1 -3.0158255,2.84358 2.9319012,2.9350958 0 0 1 -2.8454858,-3.01439 2.9319012,2.9350958 0 0 1 3.0063915,-2.85358 2.9319012,2.9350958 0 0 1 2.8554538,3.00493" /><path
       style="display:inline;fill:#ffffff;fill-opacity:1;stroke:#000000;stroke-width:0.566415;stroke-linecap:square;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
       id="path5072-9-9-3-6-1-2"
       sodipodi:type="arc"
       sodipodi:cx="34.288383"
       sodipodi:cy="116.30459"
       sodipodi:rx="2.9319012"
       sodipodi:ry="2.9350958"
       sodipodi:start="0.030759476"
       sodipodi:end="0.024128479"
       sodipodi:open="true"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"
       sodipodi:arc-type="arc"
       d="m 37.218898,116.39486 a 2.9319012,2.9350958 0 0 1 -3.015826,2.84358 2.9319012,2.9350958 0 0 1 -2.845486,-3.01439 2.9319012,2.9350958 0 0 1 3.006392,-2.85358 2.9319012,2.9350958 0 0 1 2.855453,3.00493" /><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:7.20651px;line-height:1.25;font-family:sans-serif;display:inline;fill:#008000;fill-opacity:1;stroke:none;stroke-width:0.531013"
       x="5.5310645"
       y="90.219704"
       id="text2526-99"
       inkscape:transform-center-x="17.353054"
       inkscape:transform-center-y="1.6132001"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan2524-6"
         x="5.5310645"
         y="90.219704"
         style="fill:#008000;stroke-width:0.531013">Pulsador</tspan></text><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;display:inline;fill:#000000;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="-35.926132"
       y="137.02036"
       id="text835-7-6-0-2-5-0"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan833-5-2-9-0-5-2"
         x="-35.926132"
         y="137.02036"
         style="stroke-width:0.264583">GND</tspan></text><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.79375;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="M -23.911612,140.86872 H -4.3344717"
       id="path3758-7"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -23.892252,140.86872 -1.16146,3.80683"
       id="path3760-6"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -22.287662,140.86872 -1.16146,3.80683"
       id="path3762-1"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -20.629282,140.86872 -1.16146,3.80683"
       id="path3764-3"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -18.667802,140.86872 -1.16145,3.80683"
       id="path3766-2"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -16.766772,140.86872 -1.16146,3.80683"
       id="path3768-1"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -14.853182,140.86872 -1.16145,3.80683"
       id="path3770-5"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -13.248582,140.86872 -1.16146,3.80683"
       id="path3772-9"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -11.590212,140.86872 -1.16146,3.80683"
       id="path3774-9"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -9.6287217,140.86872 -1.1614503,3.80683"
       id="path3776-1"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -7.7276917,140.86872 -1.16146,3.80683"
       id="path3778-4"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -6.0089117,140.86872 -1.16146,3.80683"
       id="path3780-9"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m -4.4043217,140.86872 -1.16146,3.80683"
       id="path3782-1"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       id="path4867"
       d="m 63.129567,61.089982 v 10.81217 l 3.600132,1.80204 -7.200263,3.60406 7.200263,3.60405 -7.200263,3.60405 7.200263,3.60405 -7.200263,3.60406 3.600131,1.80202 V 116.4297"
       inkscape:connector-curvature="0"
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.686933;stroke-linejoin:bevel;stroke-miterlimit:4;stroke-dasharray:none"
       sodipodi:nodetypes="cccccccccc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:#000000;fill-opacity:1;stroke:#000000;stroke-width:0.366365;stroke-linecap:square;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
       id="path5072-9-3-6-5-0"
       sodipodi:type="arc"
       sodipodi:cx="63.162346"
       sodipodi:cy="116.37493"
       sodipodi:rx="1.9243425"
       sodipodi:ry="1.9259775"
       sodipodi:start="0.030759476"
       sodipodi:end="0.024128479"
       sodipodi:open="true"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"
       sodipodi:arc-type="arc"
       d="m 65.085778,116.43416 a 1.9243425,1.9259775 0 0 1 -1.979426,1.86593 1.9243425,1.9259775 0 0 1 -1.867624,-1.97801 1.9243425,1.9259775 0 0 1 1.973234,-1.87249 1.9243425,1.9259775 0 0 1 1.874166,1.97181" /><path
       style="display:inline;fill:#ffffff;fill-opacity:1;stroke:#000000;stroke-width:0.366365;stroke-linecap:square;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
       id="path5072-9-9-3"
       sodipodi:type="arc"
       sodipodi:cx="63.133141"
       sodipodi:cy="60.750622"
       sodipodi:rx="1.8963873"
       sodipodi:ry="1.8984537"
       sodipodi:start="0.030759476"
       sodipodi:end="0.024128479"
       sodipodi:open="true"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"
       sodipodi:arc-type="arc"
       d="m 65.028631,60.809008 a 1.8963873,1.8984537 0 0 1 -1.950671,1.839264 1.8963873,1.8984537 0 0 1 -1.840493,-1.949745 1.8963873,1.8984537 0 0 1 1.944569,-1.845728 1.8963873,1.8984537 0 0 1 1.84694,1.943625" /><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;display:inline;fill:#000000;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="55.510193"
       y="54.844341"
       id="text835-7-6-0-2"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan833-5-2-9-0"
         x="55.510193"
         y="54.844341"
         style="stroke-width:0.264583">VCC</tspan></text><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;display:inline;fill:#000000;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="69.36499"
       y="83.859459"
       id="text835-7-6-0-2-6-6"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan833-5-2-9-0-1-2"
         x="69.36499"
         y="83.859459"
         style="stroke-width:0.264583">R</tspan></text><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;display:inline;fill:#008000;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="72.854256"
       y="70.743843"
       id="text835-7-6-0-3-4"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan833-5-2-9-6-7"
         x="72.854256"
         y="70.743843"
         style="fill:#008000;stroke-width:0.264583">Pull-up</tspan></text><g
       id="g6"
       transform="translate(-13.854796)"><path
         id="rect8602-3"
         style="display:inline;fill:#eeaaff;stroke:#000000;stroke-width:0.427087;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
         d="m 99.660238,110.17309 h 10.835422 l 6.56611,5.78751 -6.56611,5.78742 H 99.660238 Z"
         sodipodi:nodetypes="cccccc"
         inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
         inkscape:export-xdpi="90"
         inkscape:export-ydpi="90" /><text
         xml:space="preserve"
         style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;display:inline;fill:#000000;fill-opacity:1;stroke:none;stroke-width:0.264583"
         x="103.82439"
         y="118.03689"
         id="text1817"
         inkscape:transform-center-x="16.474636"
         inkscape:transform-center-y="1.5315389"
         inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
         inkscape:export-xdpi="90"
         inkscape:export-ydpi="90"><tspan
           sodipodi:role="line"
           id="tspan1815"
           x="103.82439"
           y="118.03689"
           style="stroke-width:0.264583">In</tspan></text></g><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:7.2065px;line-height:1.25;font-family:sans-serif;display:inline;fill:#000000;fill-opacity:1;stroke:none;stroke-width:0.531014"
       x="44.315445"
       y="140.02612"
       id="text835-7-6-0-2-6"
       inkscape:transform-center-x="17.353078"
       inkscape:transform-center-y="1.6131998"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/pulsador-1.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan833-5-2-9-0-1"
         x="44.315445"
         y="140.02612"
         style="stroke-width:0.531014">Muelle</tspan></text><rect
       style="display:inline;fill:#000000;stroke:#000000;stroke-width:1.06203;stroke-linecap:round"
       id="rect1928-5"
       width="18.106949"
       height="2.762634"
       x="10.84926"
       y="127.09151"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/pulsador-1.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><g
       id="g1966-6"
       transform="matrix(2.0069832,0,0,2.0069832,-249.01807,-163.59595)"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/pulsador-1.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"
       style="display:inline"><path
         style="fill:none;stroke:#000000;stroke-width:0.264583px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
         d="m 133.83309,135.33729 c 1.23169,0.0255 2.12705,0.27388 2.11354,0.90562 -0.0135,0.63174 -0.61621,1.01626 -1.5673,1.00224 -0.95108,-0.014 -1.99317,-0.11748 -1.99317,-0.48089 0,-0.36341 0.8056,-0.46466 0.8056,-0.46466"
         id="path1946-6"
         sodipodi:nodetypes="czzzc" /><path
         style="fill:none;stroke:#000000;stroke-width:0.264583px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
         d="m 133.16817,136.31449 c 1.58923,-0.16251 2.83645,0.40335 2.82086,1.10614 -0.0156,0.70279 -0.70853,1.12317 -1.65962,1.10915 -0.95108,-0.014 -1.96808,-0.0658 -1.96808,-0.42917 0,-0.36341 0.8768,-0.37051 0.8768,-0.37051"
         id="path1950-4"
         sodipodi:nodetypes="czzzc" /><path
         style="fill:none;stroke:#000000;stroke-width:0.264583px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
         d="m 133.16817,137.73453 c 1.58923,-0.16251 2.83645,0.40335 2.82086,1.10614 -0.0156,0.70279 -0.70853,1.12317 -1.65962,1.10915 -0.95108,-0.014 -1.96808,-0.0658 -1.96808,-0.42917 0,-0.36341 0.8768,-0.37051 0.8768,-0.37051"
         id="path1952-0"
         sodipodi:nodetypes="czzzc" /><path
         style="fill:none;stroke:#000000;stroke-width:0.264583px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
         d="m 133.16817,139.16375 c 1.58923,-0.16251 2.83645,0.40335 2.82086,1.10614 -0.0156,0.70279 -0.70853,1.12317 -1.65962,1.10915 -0.95108,-0.014 -1.96808,-0.0658 -1.96808,-0.42917 0,-0.36341 0.8768,-0.37051 0.8768,-0.37051"
         id="path1954-0"
         sodipodi:nodetypes="czzzc" /><path
         style="fill:none;stroke:#000000;stroke-width:0.264583px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
         d="m 133.16817,140.58191 c 1.58923,-0.16251 2.83645,0.40335 2.82086,1.10614 -0.0156,0.70279 -0.70853,1.12317 -1.65962,1.10915 -0.95108,-0.014 -1.96808,-0.0658 -1.96808,-0.42917 0,-0.36341 0.8768,-0.37051 0.8768,-0.37051"
         id="path1956-4"
         sodipodi:nodetypes="czzzc" /><path
         style="fill:none;stroke:#000000;stroke-width:0.264583px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
         d="m 133.16817,142.00967 c 1.58923,-0.16251 2.83645,0.40335 2.82086,1.10614 -0.0156,0.70279 -1.25674,0.71275 -2.20783,0.69873"
         id="path1958-6"
         sodipodi:nodetypes="czc" /></g><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.531014px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
       d="m 19.637234,124.76678 v 1.84546"
       id="path1968-2"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/pulsador-1.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.531851;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1;marker-end:url(#Arrow2Mend)"
       d="m 44.406614,133.54866 -18.08565,-13.4071"
       id="path1972"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/pulsador-1.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:7.2065px;line-height:1.25;font-family:sans-serif;display:inline;fill:#008000;fill-opacity:1;stroke:none;stroke-width:0.531014"
       x="-10.880458"
       y="163.44341"
       id="text2526-9"
       inkscape:transform-center-x="17.353054"
       inkscape:transform-center-y="1.6132001"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/pulsador-1.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan2524-3"
         x="-10.880458"
         y="163.44341"
         style="fill:#008000;stroke-width:0.531014">Pulsador Liberado</tspan></text><path
       id="path1"
       d="m 248.03309,61.089982 v 10.81217 l 3.60013,1.80204 -7.20026,3.60406 7.20026,3.60405 -7.20026,3.60405 7.20026,3.60405 -7.20026,3.60406 3.60013,1.80202 V 116.4297"
       inkscape:connector-curvature="0"
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.686933;stroke-linejoin:bevel;stroke-miterlimit:4;stroke-dasharray:none"
       sodipodi:nodetypes="cccccccccc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:#000000;fill-opacity:1;stroke:#000000;stroke-width:0.366365;stroke-linecap:square;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
       id="path2"
       sodipodi:type="arc"
       sodipodi:cx="248.06587"
       sodipodi:cy="116.37493"
       sodipodi:rx="1.9243425"
       sodipodi:ry="1.9259775"
       sodipodi:start="0.030759476"
       sodipodi:end="0.024128479"
       sodipodi:open="true"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"
       sodipodi:arc-type="arc"
       d="m 249.9893,116.43416 a 1.9243425,1.9259775 0 0 1 -1.97942,1.86593 1.9243425,1.9259775 0 0 1 -1.86763,-1.97801 1.9243425,1.9259775 0 0 1 1.97324,-1.87249 1.9243425,1.9259775 0 0 1 1.87416,1.97181" /><path
       style="display:inline;fill:#ffffff;fill-opacity:1;stroke:#000000;stroke-width:0.366365;stroke-linecap:square;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
       id="path3"
       sodipodi:type="arc"
       sodipodi:cx="248.03667"
       sodipodi:cy="60.750622"
       sodipodi:rx="1.8963873"
       sodipodi:ry="1.8984537"
       sodipodi:start="0.030759476"
       sodipodi:end="0.024128479"
       sodipodi:open="true"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"
       sodipodi:arc-type="arc"
       d="m 249.93216,60.809008 a 1.8963873,1.8984537 0 0 1 -1.95067,1.839264 1.8963873,1.8984537 0 0 1 -1.8405,-1.949745 1.8963873,1.8984537 0 0 1 1.94457,-1.845728 1.8963873,1.8984537 0 0 1 1.84694,1.943625" /><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;display:inline;fill:#000000;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="240.41371"
       y="54.844341"
       id="text3"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan3"
         x="240.41371"
         y="54.844341"
         style="stroke-width:0.264583">VCC</tspan></text><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;display:inline;fill:#000000;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="254.26851"
       y="83.859459"
       id="text4"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan4"
         x="254.26851"
         y="83.859459"
         style="stroke-width:0.264583">R</tspan></text><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;display:inline;fill:#008000;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="257.75778"
       y="70.743843"
       id="text5"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan5"
         x="257.75778"
         y="70.743843"
         style="fill:#008000;stroke-width:0.264583">Pull-up</tspan></text><path
       id="path5"
       style="display:inline;fill:#eeaaff;stroke:#000000;stroke-width:0.427087;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 269.17489,110.17309 h 10.83542 l 6.56611,5.78751 -6.56611,5.78742 h -10.83542 z"
       sodipodi:nodetypes="cccccc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;display:inline;fill:#000000;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="273.33905"
       y="118.03689"
       id="text6"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan6"
         x="273.33905"
         y="118.03689"
         style="stroke-width:0.264583">In</tspan></text><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:1.06203;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="M 269.16971,116.12825 H 225.96998"
       id="path1970"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:1.06203;stroke-linecap:butt;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 174.81116,140.86872 v -24.38581 h 22.21652"
       id="path6179"
       sodipodi:nodetypes="ccc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><rect
       style="display:inline;fill:#000000;fill-opacity:1;stroke:#000000;stroke-width:0.566415;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
       id="rect4335-4"
       width="33.839611"
       height="2.4191031"
       x="192.82314"
       y="110.76053"
       inkscape:export-filename="/home/obijuan/develop/digital-electronics-with-open-FPGAs-tutorial/wiki/Tutorial-12/pulsador-01.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><rect
       style="display:inline;fill:#000000;fill-opacity:1;stroke:#000000;stroke-width:0.566415;stroke-linecap:round;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
       id="rect4337-78"
       width="12.364474"
       height="5.984098"
       x="204.27654"
       y="105.28568"
       inkscape:export-filename="/home/obijuan/develop/digital-electronics-with-open-FPGAs-tutorial/wiki/Tutorial-12/pulsador-01.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:#ffffff;fill-opacity:1;stroke:#000000;stroke-width:0.566415;stroke-linecap:square;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
       id="path5072-9-9-3-6"
       sodipodi:type="arc"
       sodipodi:cx="196.95096"
       sodipodi:cy="116.3046"
       sodipodi:rx="2.9319012"
       sodipodi:ry="2.9350958"
       sodipodi:start="0.030759476"
       sodipodi:end="0.024128479"
       sodipodi:open="true"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"
       sodipodi:arc-type="arc"
       d="m 199.88147,116.39487 a 2.9319012,2.9350958 0 0 1 -3.01582,2.84359 2.9319012,2.9350958 0 0 1 -2.84549,-3.0144 2.9319012,2.9350958 0 0 1 3.00639,-2.85358 2.9319012,2.9350958 0 0 1 2.85546,3.00494" /><path
       style="display:inline;fill:#ffffff;fill-opacity:1;stroke:#000000;stroke-width:0.566415;stroke-linecap:square;stroke-linejoin:round;stroke-miterlimit:4;stroke-dasharray:none;stroke-dashoffset:0;stroke-opacity:1"
       id="path5072-9-9-3-6-1"
       sodipodi:type="arc"
       sodipodi:cx="223.95273"
       sodipodi:cy="116.3046"
       sodipodi:rx="2.9319012"
       sodipodi:ry="2.9350958"
       sodipodi:start="0.030759476"
       sodipodi:end="0.024128479"
       sodipodi:open="true"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"
       sodipodi:arc-type="arc"
       d="m 226.88324,116.39487 a 2.9319012,2.9350958 0 0 1 -3.01582,2.84359 2.9319012,2.9350958 0 0 1 -2.84549,-3.0144 2.9319012,2.9350958 0 0 1 3.00639,-2.85358 2.9319012,2.9350958 0 0 1 2.85546,3.00494" /><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:7.20651px;line-height:1.25;font-family:sans-serif;display:inline;fill:#008000;fill-opacity:1;stroke:none;stroke-width:0.531013"
       x="194.86667"
       y="91.74102"
       id="text2526"
       inkscape:transform-center-x="17.353054"
       inkscape:transform-center-y="1.6132001"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan2524"
         x="194.86667"
         y="91.74102"
         style="fill:#008000;stroke-width:0.531013">Pulsador</tspan></text><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;display:inline;fill:#000000;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="153.7382"
       y="137.02036"
       id="text835-7-6-0-2-5"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan833-5-2-9-0-5"
         x="153.7382"
         y="137.02036"
         style="stroke-width:0.264583">GND</tspan></text><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.79375;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 165.75273,140.86872 h 19.57714"
       id="path3758"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 165.77209,140.86872 -1.16146,3.80683"
       id="path3760"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 167.37668,140.86872 -1.16146,3.80683"
       id="path3762"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 169.03506,140.86872 -1.16146,3.80683"
       id="path3764"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 170.99654,140.86872 -1.16145,3.80683"
       id="path3766"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 172.89757,140.86872 -1.16146,3.80683"
       id="path3768"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 174.81116,140.86872 -1.16145,3.80683"
       id="path3770"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 176.41576,140.86872 -1.16146,3.80683"
       id="path3772"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 178.07413,140.86872 -1.16146,3.80683"
       id="path3774"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 180.03562,140.86872 -1.16145,3.80683"
       id="path3776"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 181.93665,140.86872 -1.16146,3.80683"
       id="path3778"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 183.65543,140.86872 -1.16146,3.80683"
       id="path3780"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.529167;stroke-linecap:round;stroke-linejoin:miter;stroke-miterlimit:4;stroke-dasharray:none;stroke-opacity:1"
       d="m 185.26002,140.86872 -1.16146,3.80683"
       id="path3782"
       sodipodi:nodetypes="cc"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><g
       id="g2584"
       transform="matrix(2.0069832,0,0,1.3773254,-58.399988,-73.111519)"
       style="display:inline;stroke-width:1.20713"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/pulsador-1.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><path
         style="fill:none;stroke:#000000;stroke-width:0.319386px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
         d="m 133.83309,135.33729 c 1.23169,0.0255 2.12705,0.27388 2.11354,0.90562 -0.0135,0.63174 -0.61621,1.01626 -1.5673,1.00224 -0.95108,-0.014 -1.99317,-0.11748 -1.99317,-0.48089 0,-0.36341 0.8056,-0.46466 0.8056,-0.46466"
         id="path2572"
         sodipodi:nodetypes="czzzc" /><path
         style="fill:none;stroke:#000000;stroke-width:0.319386px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
         d="m 133.16817,136.31449 c 1.58923,-0.16251 2.83645,0.40335 2.82086,1.10614 -0.0156,0.70279 -0.70853,1.12317 -1.65962,1.10915 -0.95108,-0.014 -1.96808,-0.0658 -1.96808,-0.42917 0,-0.36341 0.8768,-0.37051 0.8768,-0.37051"
         id="path2574"
         sodipodi:nodetypes="czzzc" /><path
         style="fill:none;stroke:#000000;stroke-width:0.319386px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
         d="m 133.16817,137.73453 c 1.58923,-0.16251 2.83645,0.40335 2.82086,1.10614 -0.0156,0.70279 -0.70853,1.12317 -1.65962,1.10915 -0.95108,-0.014 -1.96808,-0.0658 -1.96808,-0.42917 0,-0.36341 0.8768,-0.37051 0.8768,-0.37051"
         id="path2576"
         sodipodi:nodetypes="czzzc" /><path
         style="fill:none;stroke:#000000;stroke-width:0.319386px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
         d="m 133.16817,139.16375 c 1.58923,-0.16251 2.83645,0.40335 2.82086,1.10614 -0.0156,0.70279 -0.70853,1.12317 -1.65962,1.10915 -0.95108,-0.014 -1.96808,-0.0658 -1.96808,-0.42917 0,-0.36341 0.8768,-0.37051 0.8768,-0.37051"
         id="path2578"
         sodipodi:nodetypes="czzzc" /><path
         style="fill:none;stroke:#000000;stroke-width:0.319386px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
         d="m 133.16817,140.58191 c 1.58923,-0.16251 2.83645,0.40335 2.82086,1.10614 -0.0156,0.70279 -0.70853,1.12317 -1.65962,1.10915 -0.95108,-0.014 -1.96808,-0.0658 -1.96808,-0.42917 0,-0.36341 0.8768,-0.37051 0.8768,-0.37051"
         id="path2580"
         sodipodi:nodetypes="czzzc" /><path
         style="fill:none;stroke:#000000;stroke-width:0.319386px;stroke-linecap:butt;stroke-linejoin:miter;stroke-opacity:1"
         d="m 132.99194,142.00082 c 1.58923,-0.16251 2.83645,0.40335 2.82086,1.10614 -0.0156,0.70279 -1.25674,0.71275 -2.20783,0.69873"
         id="path2582"
         sodipodi:nodetypes="czc" /></g><rect
       style="display:inline;fill:#000000;stroke:#000000;stroke-width:1.06203;stroke-linecap:round"
       id="rect36"
       width="18.106949"
       height="2.762634"
       x="200.95497"
       y="127.02899"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/pulsador-1.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><path
       style="display:inline;fill:none;stroke:#000000;stroke-width:0.531014px;stroke-linecap:square;stroke-linejoin:miter;stroke-opacity:1"
       d="m 209.74294,124.95571 v 1.59401"
       id="path42"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/pulsador-1.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90" /><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:7.2065px;line-height:1.25;font-family:sans-serif;display:inline;fill:#008000;fill-opacity:1;stroke:none;stroke-width:0.531014"
       x="179.10391"
       y="163.44341"
       id="text1"
       inkscape:transform-center-x="17.353054"
       inkscape:transform-center-y="1.6132001"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/pulsador-1.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan1"
         x="179.10391"
         y="163.44341"
         style="fill:#008000;stroke-width:0.531014">Pulsador Apretado</tspan></text><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;display:inline;fill:#ff0000;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="108.19745"
       y="118.40305"
       id="text7"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan7"
         x="108.19745"
         y="118.40305"
         style="stroke-width:0.264583;fill:#ff0000">VCC</tspan></text><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;display:inline;fill:#000000;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="153.7382"
       y="137.02036"
       id="text8"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan8"
         x="153.7382"
         y="137.02036"
         style="stroke-width:0.264583">GND</tspan></text><text
       xml:space="preserve"
       style="font-style:normal;font-weight:normal;font-size:6.8417px;line-height:1.25;font-family:sans-serif;display:inline;fill:#000080;fill-opacity:1;stroke:none;stroke-width:0.264583"
       x="293.457"
       y="118.10531"
       id="text9"
       inkscape:transform-center-x="16.474636"
       inkscape:transform-center-y="1.5315389"
       inkscape:export-filename="/home/obijuan/Develop/Cuadernos-tecnicos-FPGAs-libres/wiki/CT10-Entradas-Pulsadores/etapa-1-02.png"
       inkscape:export-xdpi="90"
       inkscape:export-ydpi="90"><tspan
         sodipodi:role="line"
         id="tspan9"
         x="293.457"
         y="118.10531"
         style="stroke-width:0.264583;fill:#000080">GND</tspan></text></g></svg>
