Analysis & Synthesis report for cineraria
Wed Apr 03 13:19:29 2013
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|avm_state
 12. State Machine - |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|readstate
 13. State Machine - |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|wromstate
 14. State Machine - |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|state
 15. State Machine - |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|env_state
 16. State Machine - |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_state
 17. State Machine - |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|state
 18. State Machine - |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|state
 19. State Machine - |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus|state
 20. State Machine - |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver
 21. State Machine - |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 22. State Machine - |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 23. State Machine - |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|state
 24. State Machine - |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state
 25. Registers Protected by Synthesis
 26. Registers Removed During Synthesis
 27. Removed Registers Triggering Further Register Optimizations
 28. General Register Statistics
 29. Inverted Register Statistics
 30. Registers Packed Into Inferred Megafunctions
 31. Multiplexer Restructuring Statistics (Restructuring Performed)
 32. Source assignments for nios2_fpu:inst|ipl_memory:the_ipl_memory|altsyncram:the_altsyncram|altsyncram_6ec1:auto_generated
 33. Source assignments for nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 34. Source assignments for nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 35. Source assignments for nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_g6o1:auto_generated
 36. Source assignments for nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master
 37. Source assignments for nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master
 38. Source assignments for nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master
 39. Source assignments for nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master
 40. Source assignments for nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master
 41. Source assignments for nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master
 42. Source assignments for nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master
 43. Source assignments for nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master
 44. Source assignments for nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated
 45. Source assignments for nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0
 46. Source assignments for nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 47. Source assignments for nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 48. Source assignments for nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 49. Source assignments for nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 50. Source assignments for nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|nios2_fpu_clock_0_bit_pipe:endofpacket_bit_pipe
 51. Source assignments for nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1
 52. Source assignments for nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 53. Source assignments for nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 54. Source assignments for nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 55. Source assignments for nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 56. Source assignments for nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_bit_pipe:endofpacket_bit_pipe
 57. Source assignments for nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2
 58. Source assignments for nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
 59. Source assignments for nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
 60. Source assignments for nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
 61. Source assignments for nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
 62. Source assignments for nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|nios2_fpu_clock_2_bit_pipe:endofpacket_bit_pipe
 63. Source assignments for nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|altsyncram_4ud1:FIFOram
 64. Source assignments for nios2_fpu:inst|sdram:the_sdram
 65. Source assignments for nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_areg|altsyncram:\GEN_ALTERA:altsyncram_component|altsyncram_kg52:auto_generated
 66. Source assignments for nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_breg|altsyncram:\GEN_ALTERA:altsyncram_component|altsyncram_kg52:auto_generated
 67. Source assignments for nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg|altsyncram:altsyncram_component|altsyncram_sho1:auto_generated
 68. Source assignments for nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder|loreley_simpledpram:\GEN_RAM:U_ramtable|altsyncram:\GEN_ALTERA:altsyncram_component|altsyncram_4cj1:auto_generated
 69. Source assignments for nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|loreley_cacheram:U_mem|altsyncram:altsyncram_component|altsyncram_7nh1:auto_generated
 70. Source assignments for nios2_fpu:inst|sysuart:the_sysuart
 71. Source assignments for nios2_fpu:inst|sysuart:the_sysuart|sysuart_rx:the_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 72. Source assignments for nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave
 73. Source assignments for nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component|altsyncram_gjj1:auto_generated
 74. Source assignments for nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch
 75. Source assignments for nios2_fpu:inst|nios2_fpu_reset_core_clk_domain_synch_module:nios2_fpu_reset_core_clk_domain_synch
 76. Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component
 77. Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_31f:auto_generated
 78. Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component
 79. Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_31f:auto_generated
 80. Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component
 81. Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_31f:auto_generated
 82. Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component
 83. Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_31f:auto_generated
 84. Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component
 85. Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_31f:auto_generated
 86. Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component
 87. Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_31f:auto_generated
 88. Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component
 89. Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_31f:auto_generated
 90. Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component
 91. Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_31f:auto_generated
 92. Source assignments for nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_n4n:auto_generated|altsyncram_2861:altsyncram4
 93. Parameter Settings for User Entity Instance: syspll:inst_syspll|altpll:altpll_component
 94. Parameter Settings for User Entity Instance: nios2_fpu:inst|ipl_memory:the_ipl_memory
 95. Parameter Settings for User Entity Instance: nios2_fpu:inst|ipl_memory:the_ipl_memory|altsyncram:the_altsyncram
 96. Parameter Settings for User Entity Instance: nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
 97. Parameter Settings for User Entity Instance: nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
 98. Parameter Settings for User Entity Instance: nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component
 99. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint
100. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder
101. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder
102. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr
103. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder
104. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult
105. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1
106. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2
107. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3
108. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4
109. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5
110. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6
111. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower
112. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0
113. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1
114. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower
115. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0
116. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1
117. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower
118. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1
119. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator
120. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component
121. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component
122. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component
123. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component
124. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component
125. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component
126. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component
127. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component
128. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component
129. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component
130. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
131. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
132. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
133. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
134. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
135. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
136. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
137. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
138. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
139. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
140. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
141. Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
142. Parameter Settings for User Entity Instance: nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out
143. Parameter Settings for User Entity Instance: nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO
144. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4
145. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core
146. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif
147. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus
148. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine
149. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult
150. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult|multiple_16x9:\GEN_USE_MF:MU|lpm_mult:lpm_mult_component
151. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_lfsr:U_lfsr
152. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq
153. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U
154. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U|loreley_irqencode_8bitenc:U0
155. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U|loreley_irqencode_8bitenc:U1
156. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U|loreley_irqencode_8bitenc:U2
157. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U|loreley_irqencode_8bitenc:U3
158. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_areg
159. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_areg|altsyncram:\GEN_ALTERA:altsyncram_component
160. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_breg
161. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_breg|altsyncram:\GEN_ALTERA:altsyncram_component
162. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg|altsyncram:altsyncram_component
163. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder
164. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder|loreley_simpledpram:\GEN_RAM:U_ramtable
165. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder|loreley_simpledpram:\GEN_RAM:U_ramtable|altsyncram:\GEN_ALTERA:altsyncram_component
166. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr
167. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|multiple_16x9:\GEN_USE_MF:MU|lpm_mult:lpm_mult_component
168. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl
169. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr
170. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache
171. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|loreley_cacheram:U_mem|altsyncram:altsyncram_component
172. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac
173. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|multiple_16x16:multiple_16x16_inst|lpm_mult:lpm_mult_component
174. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACL
175. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACR
176. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_spdiftx:U_SPDIF
177. Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_spdiftx:U_SPDIF|spdif_subframe_enc:U
178. Parameter Settings for User Entity Instance: nios2_fpu:inst|sysuart:the_sysuart|sysuart_rx:the_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer
179. Parameter Settings for User Entity Instance: nios2_fpu:inst|vga:the_vga|vga_component:vga
180. Parameter Settings for User Entity Instance: nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0
181. Parameter Settings for User Entity Instance: nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1
182. Parameter Settings for User Entity Instance: nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component
183. Parameter Settings for User Entity Instance: avpll_xga:inst_avpll|altpll:altpll_component
184. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5
185. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B
186. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G
187. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R
188. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER
189. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component
190. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component
191. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component
192. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component
193. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component
194. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component
195. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component
196. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component
197. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component
198. Parameter Settings for Inferred Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0
199. altpll Parameter Settings by Entity Instance
200. altsyncram Parameter Settings by Entity Instance
201. scfifo Parameter Settings by Entity Instance
202. lpm_mult Parameter Settings by Entity Instance
203. altshift_taps Parameter Settings by Entity Instance
204. Port Connectivity Checks: "dvi_tx_pdiff:inst5|pdiff_transmitter:SER"
205. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_reset_core_clk_domain_synch_module:nios2_fpu_reset_core_clk_domain_synch"
206. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch"
207. Port Connectivity Checks: "nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0"
208. Port Connectivity Checks: "nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1"
209. Port Connectivity Checks: "nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0"
210. Port Connectivity Checks: "nios2_fpu:inst|sysuart:the_sysuart|sysuart_regs:the_sysuart_regs"
211. Port Connectivity Checks: "nios2_fpu:inst|sysuart:the_sysuart|sysuart_rx:the_sysuart_rx"
212. Port Connectivity Checks: "nios2_fpu:inst|sysuart:the_sysuart|sysuart_tx:the_sysuart_tx"
213. Port Connectivity Checks: "nios2_fpu:inst|sysuart_s1_arbitrator:the_sysuart_s1"
214. Port Connectivity Checks: "nios2_fpu:inst|sysid:the_sysid"
215. Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_spdiftx:U_SPDIF|spdif_subframe_enc:U"
216. Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_spdiftx:U_SPDIF"
217. Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACR"
218. Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACL"
219. Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|multiple_16x16:multiple_16x16_inst"
220. Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac"
221. Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|multiple_16x9:\GEN_USE_MF:MU"
222. Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg"
223. Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult|multiple_16x9:\GEN_USE_MF:MU"
224. Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core"
225. Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4"
226. Port Connectivity Checks: "nios2_fpu:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
227. Port Connectivity Checks: "nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1"
228. Port Connectivity Checks: "nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1"
229. Port Connectivity Checks: "nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1"
230. Port Connectivity Checks: "nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1"
231. Port Connectivity Checks: "nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_waitrequest_adapter:the_peripheral_bridge_waitrequest_adapter"
232. Port Connectivity Checks: "nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_upstream_adapter:the_peripheral_bridge_upstream_adapter"
233. Port Connectivity Checks: "nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_downstream_adapter:the_peripheral_bridge_downstream_adapter"
234. Port Connectivity Checks: "nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge"
235. Port Connectivity Checks: "nios2_fpu:inst|peripheral_bridge_s1_arbitrator:the_peripheral_bridge_s1|rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1_module:rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1"
236. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2"
237. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_clock_2_in_arbitrator:the_nios2_fpu_clock_2_in"
238. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1"
239. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_clock_1_in_arbitrator:the_nios2_fpu_clock_1_in"
240. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_clock_0_in_arbitrator:the_nios2_fpu_clock_0_in"
241. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9"
242. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream"
243. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|burstcount_fifo_for_nios2_fpu_burst_9_upstream_module:burstcount_fifo_for_nios2_fpu_burst_9_upstream"
244. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8"
245. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream"
246. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|burstcount_fifo_for_nios2_fpu_burst_8_upstream_module:burstcount_fifo_for_nios2_fpu_burst_8_upstream"
247. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7"
248. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream"
249. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|burstcount_fifo_for_nios2_fpu_burst_7_upstream_module:burstcount_fifo_for_nios2_fpu_burst_7_upstream"
250. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6"
251. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream"
252. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|burstcount_fifo_for_nios2_fpu_burst_6_upstream_module:burstcount_fifo_for_nios2_fpu_burst_6_upstream"
253. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5"
254. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream"
255. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|burstcount_fifo_for_nios2_fpu_burst_5_upstream_module:burstcount_fifo_for_nios2_fpu_burst_5_upstream"
256. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4"
257. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream"
258. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|burstcount_fifo_for_nios2_fpu_burst_4_upstream_module:burstcount_fifo_for_nios2_fpu_burst_4_upstream"
259. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3"
260. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_3_upstream_arbitrator:the_nios2_fpu_burst_3_upstream|rdv_fifo_for_spu_m1_to_nios2_fpu_burst_3_upstream_module:rdv_fifo_for_spu_m1_to_nios2_fpu_burst_3_upstream"
261. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_3_upstream_arbitrator:the_nios2_fpu_burst_3_upstream|burstcount_fifo_for_nios2_fpu_burst_3_upstream_module:burstcount_fifo_for_nios2_fpu_burst_3_upstream"
262. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2"
263. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream"
264. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream"
265. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_10:the_nios2_fpu_burst_10"
266. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream"
267. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|burstcount_fifo_for_nios2_fpu_burst_10_upstream_module:burstcount_fifo_for_nios2_fpu_burst_10_upstream"
268. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1"
269. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream"
270. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream"
271. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0"
272. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_0_upstream_arbitrator:the_nios2_fpu_burst_0_upstream|rdv_fifo_for_vga_m1_to_nios2_fpu_burst_0_upstream_module:rdv_fifo_for_vga_m1_to_nios2_fpu_burst_0_upstream"
273. Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_0_upstream_arbitrator:the_nios2_fpu_burst_0_upstream|burstcount_fifo_for_nios2_fpu_burst_0_upstream_module:burstcount_fifo_for_nios2_fpu_burst_0_upstream"
274. Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1"
275. Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1"
276. Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0"
277. Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0"
278. Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt"
279. Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt"
280. Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift"
281. Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift"
282. Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu"
283. Port Connectivity Checks: "nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif"
284. Port Connectivity Checks: "nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
285. Port Connectivity Checks: "nios2_fpu:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
286. Elapsed Time Per Partition
287. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 03 13:19:28 2013          ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Full Version ;
; Revision Name                      ; cineraria                                      ;
; Top-level Entity Name              ; cineraria                                      ;
; Family                             ; Cyclone III                                    ;
; Total logic elements               ; 13,425                                         ;
;     Total combinational functions  ; 10,339                                         ;
;     Dedicated logic registers      ; 7,949                                          ;
; Total registers                    ; 7965                                           ;
; Total pins                         ; 195                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 344,464                                        ;
; Embedded Multiplier 9-bit elements ; 31                                             ;
; Total PLLs                         ; 3                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; cineraria          ; cineraria          ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                               ; Library ;
+------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; dvi_tx_pdiff/tmds_encoder.vhd                                                                              ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/dvi_tx_pdiff/tmds_encoder.vhd                                                 ;         ;
; dvi_tx_pdiff/pll_tx_cyclone3_xga.vhd                                                                       ; yes             ; User Wizard-Generated File             ; D:/PROJECT/DE0/cineraria_DVI/dvi_tx_pdiff/pll_tx_cyclone3_xga.vhd                                          ;         ;
; dvi_tx_pdiff/pdiff_transmitter.vhd                                                                         ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/dvi_tx_pdiff/pdiff_transmitter.vhd                                            ;         ;
; dvi_tx_pdiff/dvi_tx_pdiff.vhd                                                                              ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/dvi_tx_pdiff/dvi_tx_pdiff.vhd                                                 ;         ;
; dvi_tx_pdiff/ddio_out_cyclone3.vhd                                                                         ; yes             ; User Wizard-Generated File             ; D:/PROJECT/DE0/cineraria_DVI/dvi_tx_pdiff/ddio_out_cyclone3.vhd                                            ;         ;
; cineraria.bdf                                                                                              ; yes             ; User Block Diagram/Schematic File      ; D:/PROJECT/DE0/cineraria_DVI/cineraria.bdf                                                                 ;         ;
; altera_up_ps2/ps2_component.v                                                                              ; yes             ; User Verilog HDL File                  ; D:/PROJECT/DE0/cineraria_DVI/altera_up_ps2/ps2_component.v                                                 ;         ;
; altera_up_ps2/Altera_UP_PS2.v                                                                              ; yes             ; User Verilog HDL File                  ; D:/PROJECT/DE0/cineraria_DVI/altera_up_ps2/Altera_UP_PS2.v                                                 ;         ;
; altera_up_ps2/Altera_UP_PS2_Command_Out.v                                                                  ; yes             ; User Verilog HDL File                  ; D:/PROJECT/DE0/cineraria_DVI/altera_up_ps2/Altera_UP_PS2_Command_Out.v                                     ;         ;
; altera_up_ps2/Altera_UP_PS2_Data_In.v                                                                      ; yes             ; User Verilog HDL File                  ; D:/PROJECT/DE0/cineraria_DVI/altera_up_ps2/Altera_UP_PS2_Data_In.v                                         ;         ;
; ps2_keyboard.v                                                                                             ; yes             ; User Verilog HDL File                  ; D:/PROJECT/DE0/cineraria_DVI/ps2_keyboard.v                                                                ;         ;
; vga_component/vga_component.vhd                                                                            ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/vga_component/vga_component.vhd                                               ;         ;
; vga_component/vga_avm.vhd                                                                                  ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/vga_component/vga_avm.vhd                                                     ;         ;
; vga_component/vga_linebuffer.vhd                                                                           ; yes             ; User Wizard-Generated File             ; D:/PROJECT/DE0/cineraria_DVI/vga_component/vga_linebuffer.vhd                                              ;         ;
; vga_component/vga_syncgen.vhd                                                                              ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/vga_component/vga_syncgen.vhd                                                 ;         ;
; vga.vhd                                                                                                    ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/vga.vhd                                                                       ;         ;
; custom_intsr_pixel/pixelsimd.vhd                                                                           ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/custom_intsr_pixel/pixelsimd.vhd                                              ;         ;
; custom_intsr_pixel/pixelsimd_blend_u8.vhd                                                                  ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/custom_intsr_pixel/pixelsimd_blend_u8.vhd                                     ;         ;
; custom_intsr_pixel/pixelsimd_mult_s8xs10.vhd                                                               ; yes             ; User Wizard-Generated File             ; D:/PROJECT/DE0/cineraria_DVI/custom_intsr_pixel/pixelsimd_mult_s8xs10.vhd                                  ;         ;
; custom_intsr_pixel/pixelsimd_mult_u8xu8.vhd                                                                ; yes             ; User Wizard-Generated File             ; D:/PROJECT/DE0/cineraria_DVI/custom_intsr_pixel/pixelsimd_mult_u8xu8.vhd                                   ;         ;
; custom_intsr_pixel/pixelsimd_sat_u8.vhd                                                                    ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/custom_intsr_pixel/pixelsimd_sat_u8.vhd                                       ;         ;
; custom_intsr_pixel/pixelsimd_yuvdec.vhd                                                                    ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/custom_intsr_pixel/pixelsimd_yuvdec.vhd                                       ;         ;
; nios2_fast_fpu_pixelsimd_inst.vhd                                                                          ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/nios2_fast_fpu_pixelsimd_inst.vhd                                             ;         ;
; c:/develop/altera/12.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v ; yes             ; User Verilog HDL File                  ; c:/develop/altera/12.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v ;         ;
; c:/develop/altera/12.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v    ; yes             ; User Verilog HDL File                  ; c:/develop/altera/12.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v    ;         ;
; nios2_fast_fpu_fpoint.vhd                                                                                  ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/nios2_fast_fpu_fpoint.vhd                                                     ;         ;
; mmcdma/avalonif_mmcdma.vhd                                                                                 ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/mmcdma/avalonif_mmcdma.vhd                                                    ;         ;
; mmcdma/avalonif_mmc.vhd                                                                                    ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/mmcdma/avalonif_mmc.vhd                                                       ;         ;
; mmcdma/dmamem.vhd                                                                                          ; yes             ; User Wizard-Generated File             ; D:/PROJECT/DE0/cineraria_DVI/mmcdma/dmamem.vhd                                                             ;         ;
; mmcdma.vhd                                                                                                 ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/mmcdma.vhd                                                                    ;         ;
; loreley/avalonif_spu.vhd                                                                                   ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/loreley/avalonif_spu.vhd                                                      ;         ;
; loreley/loreley_businterface.vhd                                                                           ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/loreley/loreley_businterface.vhd                                              ;         ;
; loreley/loreley_cacheram.vhd                                                                               ; yes             ; User Wizard-Generated File             ; D:/PROJECT/DE0/cineraria_DVI/loreley/loreley_cacheram.vhd                                                  ;         ;
; loreley/loreley_core.vhd                                                                                   ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/loreley/loreley_core.vhd                                                      ;         ;
; loreley/loreley_dacif_bu9480f_ds.vhd                                                                       ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/loreley/loreley_dacif_bu9480f_ds.vhd                                          ;         ;
; loreley/loreley_decoder.vhd                                                                                ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/loreley/loreley_decoder.vhd                                                   ;         ;
; loreley/loreley_dpram.vhd                                                                                  ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/loreley/loreley_dpram.vhd                                                     ;         ;
; loreley/loreley_envram.vhd                                                                                 ; yes             ; User Wizard-Generated File             ; D:/PROJECT/DE0/cineraria_DVI/loreley/loreley_envram.vhd                                                    ;         ;
; loreley/loreley_irqencode.vhd                                                                              ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/loreley/loreley_irqencode.vhd                                                 ;         ;
; loreley/loreley_lfsr.vhd                                                                                   ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/loreley/loreley_lfsr.vhd                                                      ;         ;
; loreley/loreley_slotengine.vhd                                                                             ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/loreley/loreley_slotengine.vhd                                                ;         ;
; loreley/loreley_waveadder.vhd                                                                              ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/loreley/loreley_waveadder.vhd                                                 ;         ;
; loreley/loreley_wromcache.vhd                                                                              ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/loreley/loreley_wromcache.vhd                                                 ;         ;
; loreley/multiple_16x16.vhd                                                                                 ; yes             ; User Wizard-Generated File             ; D:/PROJECT/DE0/cineraria_DVI/loreley/multiple_16x16.vhd                                                    ;         ;
; loreley/multiple_16x9.vhd                                                                                  ; yes             ; User Wizard-Generated File             ; D:/PROJECT/DE0/cineraria_DVI/loreley/multiple_16x9.vhd                                                     ;         ;
; loreley/STARROSE_SPU.vhd                                                                                   ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/loreley/STARROSE_SPU.vhd                                                      ;         ;
; loreley/wsg_dsdac8.vhd                                                                                     ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/loreley/wsg_dsdac8.vhd                                                        ;         ;
; loreley/wsg_spdif.vhd                                                                                      ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/loreley/wsg_spdif.vhd                                                         ;         ;
; spu.vhd                                                                                                    ; yes             ; User VHDL File                         ; D:/PROJECT/DE0/cineraria_DVI/spu.vhd                                                                       ;         ;
; syspll.vhd                                                                                                 ; yes             ; User Wizard-Generated File             ; D:/PROJECT/DE0/cineraria_DVI/syspll.vhd                                                                    ;         ;
; avpll_xga.vhd                                                                                              ; yes             ; User Wizard-Generated File             ; D:/PROJECT/DE0/cineraria_DVI/avpll_xga.vhd                                                                 ;         ;
; altpll.tdf                                                                                                 ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf                                       ;         ;
; aglobal121.inc                                                                                             ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc                                   ;         ;
; stratix_pll.inc                                                                                            ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/stratix_pll.inc                                  ;         ;
; stratixii_pll.inc                                                                                          ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                ;         ;
; cycloneii_pll.inc                                                                                          ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                ;         ;
; db/syspll_altpll.v                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/syspll_altpll.v                                                            ;         ;
; nios2_fpu.vhd                                                                                              ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fpu.vhd                                                                 ;         ;
; dipsw.vhd                                                                                                  ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/dipsw.vhd                                                                     ;         ;
; gpio0.vhd                                                                                                  ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/gpio0.vhd                                                                     ;         ;
; ipl_memory.vhd                                                                                             ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/ipl_memory.vhd                                                                ;         ;
; altsyncram.tdf                                                                                             ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;         ;
; stratix_ram_block.inc                                                                                      ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;         ;
; lpm_mux.inc                                                                                                ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;         ;
; lpm_decode.inc                                                                                             ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;         ;
; a_rdenreg.inc                                                                                              ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;         ;
; altrom.inc                                                                                                 ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/altrom.inc                                       ;         ;
; altram.inc                                                                                                 ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/altram.inc                                       ;         ;
; altdpram.inc                                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; db/altsyncram_6ec1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_6ec1.tdf                                                        ;         ;
; cineraria_de0_boot.hex                                                                                     ; yes             ; Auto-Found Memory Initialization File  ; D:/PROJECT/DE0/cineraria_DVI/cineraria_de0_boot.hex                                                        ;         ;
; jtag_uart.vhd                                                                                              ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/jtag_uart.vhd                                                                 ;         ;
; scfifo.tdf                                                                                                 ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf                                       ;         ;
; a_regfifo.inc                                                                                              ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/a_regfifo.inc                                    ;         ;
; a_dpfifo.inc                                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                     ;         ;
; a_i2fifo.inc                                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                     ;         ;
; a_fffifo.inc                                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/a_fffifo.inc                                     ;         ;
; a_f2fifo.inc                                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                     ;         ;
; db/scfifo_aq21.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/scfifo_aq21.tdf                                                            ;         ;
; db/a_dpfifo_h031.tdf                                                                                       ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/a_dpfifo_h031.tdf                                                          ;         ;
; db/a_fefifo_7cf.tdf                                                                                        ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/a_fefifo_7cf.tdf                                                           ;         ;
; db/cntr_4n7.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/cntr_4n7.tdf                                                               ;         ;
; db/dpram_ek21.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/dpram_ek21.tdf                                                             ;         ;
; db/altsyncram_i0m1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_i0m1.tdf                                                        ;         ;
; db/cntr_omb.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/cntr_omb.tdf                                                               ;         ;
; alt_jtag_atlantic.v                                                                                        ; yes             ; Encrypted Megafunction                 ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                              ;         ;
; led.vhd                                                                                                    ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/led.vhd                                                                       ;         ;
; led_7seg.vhd                                                                                               ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/led_7seg.vhd                                                                  ;         ;
; db/altsyncram_g6o1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_g6o1.tdf                                                        ;         ;
; nios2_fast_fpu.vhd                                                                                         ; yes             ; Encrypted Auto-Found VHDL File         ; D:/PROJECT/DE0/cineraria_DVI/nios2_fast_fpu.vhd                                                            ;         ;
; nios2_fast_fpu_test_bench.vhd                                                                              ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fast_fpu_test_bench.vhd                                                 ;         ;
; db/altsyncram_vid1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_vid1.tdf                                                        ;         ;
; db/altsyncram_17h1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_17h1.tdf                                                        ;         ;
; nios2_fast_fpu_ic_tag_ram.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; D:/PROJECT/DE0/cineraria_DVI/nios2_fast_fpu_ic_tag_ram.mif                                                 ;         ;
; db/altsyncram_sqg1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_sqg1.tdf                                                        ;         ;
; nios2_fast_fpu_bht_ram.mif                                                                                 ; yes             ; Auto-Found Memory Initialization File  ; D:/PROJECT/DE0/cineraria_DVI/nios2_fast_fpu_bht_ram.mif                                                    ;         ;
; db/altsyncram_s8g1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_s8g1.tdf                                                        ;         ;
; nios2_fast_fpu_rf_ram_a.mif                                                                                ; yes             ; Auto-Found Memory Initialization File  ; D:/PROJECT/DE0/cineraria_DVI/nios2_fast_fpu_rf_ram_a.mif                                                   ;         ;
; db/altsyncram_t8g1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_t8g1.tdf                                                        ;         ;
; nios2_fast_fpu_rf_ram_b.mif                                                                                ; yes             ; Auto-Found Memory Initialization File  ; D:/PROJECT/DE0/cineraria_DVI/nios2_fast_fpu_rf_ram_b.mif                                                   ;         ;
; db/altsyncram_4jg1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_4jg1.tdf                                                        ;         ;
; nios2_fast_fpu_dc_tag_ram.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; D:/PROJECT/DE0/cineraria_DVI/nios2_fast_fpu_dc_tag_ram.mif                                                 ;         ;
; db/altsyncram_9if1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_9if1.tdf                                                        ;         ;
; db/altsyncram_i2d1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_i2d1.tdf                                                        ;         ;
; nios2_fast_fpu_mult_cell.vhd                                                                               ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fast_fpu_mult_cell.vhd                                                  ;         ;
; altmult_add.tdf                                                                                            ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/altmult_add.tdf                                  ;         ;
; stratix_mac_mult.inc                                                                                       ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/stratix_mac_mult.inc                             ;         ;
; stratix_mac_out.inc                                                                                        ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/stratix_mac_out.inc                              ;         ;
; db/mult_add_u3u2.tdf                                                                                       ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/mult_add_u3u2.tdf                                                          ;         ;
; db/ded_mult_br81.tdf                                                                                       ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/ded_mult_br81.tdf                                                          ;         ;
; db/dffpipe_93c.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/dffpipe_93c.tdf                                                            ;         ;
; db/mult_add_04u2.tdf                                                                                       ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/mult_add_04u2.tdf                                                          ;         ;
; db/altsyncram_0782.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_0782.tdf                                                        ;         ;
; nios2_fast_fpu_ociram_default_contents.mif                                                                 ; yes             ; Auto-Found Memory Initialization File  ; D:/PROJECT/DE0/cineraria_DVI/nios2_fast_fpu_ociram_default_contents.mif                                    ;         ;
; nios2_fast_fpu_oci_test_bench.vhd                                                                          ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fast_fpu_oci_test_bench.vhd                                             ;         ;
; db/altsyncram_n802.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_n802.tdf                                                        ;         ;
; nios2_fast_fpu_jtag_debug_module_wrapper.vhd                                                               ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fast_fpu_jtag_debug_module_wrapper.vhd                                  ;         ;
; nios2_fast_fpu_jtag_debug_module_tck.vhd                                                                   ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fast_fpu_jtag_debug_module_tck.vhd                                      ;         ;
; altera_std_synchronizer.v                                                                                  ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                        ;         ;
; nios2_fast_fpu_jtag_debug_module_sysclk.vhd                                                                ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fast_fpu_jtag_debug_module_sysclk.vhd                                   ;         ;
; sld_virtual_jtag_basic.v                                                                                   ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                         ;         ;
; lpm_add_sub.tdf                                                                                            ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                  ;         ;
; addcore.inc                                                                                                ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/addcore.inc                                      ;         ;
; look_add.inc                                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/look_add.inc                                     ;         ;
; bypassff.inc                                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/bypassff.inc                                     ;         ;
; altshift.inc                                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/altshift.inc                                     ;         ;
; alt_stratix_add_sub.inc                                                                                    ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                          ;         ;
; db/add_sub_omd.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/add_sub_omd.tdf                                                            ;         ;
; db/add_sub_47c.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/add_sub_47c.tdf                                                            ;         ;
; db/add_sub_njg.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/add_sub_njg.tdf                                                            ;         ;
; db/add_sub_gsb.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/add_sub_gsb.tdf                                                            ;         ;
; lpm_mult.tdf                                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                     ;         ;
; lpm_add_sub.inc                                                                                            ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                  ;         ;
; multcore.inc                                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/multcore.inc                                     ;         ;
; db/mult_eit.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/mult_eit.tdf                                                               ;         ;
; db/add_sub_8sh.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/add_sub_8sh.tdf                                                            ;         ;
; db/add_sub_uue.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/add_sub_uue.tdf                                                            ;         ;
; db/add_sub_0ue.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/add_sub_0ue.tdf                                                            ;         ;
; db/add_sub_7rh.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/add_sub_7rh.tdf                                                            ;         ;
; db/add_sub_7kh.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/add_sub_7kh.tdf                                                            ;         ;
; db/add_sub_c5h.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/add_sub_c5h.tdf                                                            ;         ;
; db/add_sub_6ef.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/add_sub_6ef.tdf                                                            ;         ;
; db/add_sub_fmf.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/add_sub_fmf.tdf                                                            ;         ;
; lpm_compare.tdf                                                                                            ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.tdf                                  ;         ;
; comptree.inc                                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/comptree.inc                                     ;         ;
; db/cmpr_jdg.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/cmpr_jdg.tdf                                                               ;         ;
; db/mult_r5n.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/mult_r5n.tdf                                                               ;         ;
; db/mult_jbn.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/mult_jbn.tdf                                                               ;         ;
; nios2_fpu_burst_0.vhd                                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fpu_burst_0.vhd                                                         ;         ;
; nios2_fpu_burst_1.vhd                                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fpu_burst_1.vhd                                                         ;         ;
; nios2_fpu_burst_10.vhd                                                                                     ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fpu_burst_10.vhd                                                        ;         ;
; nios2_fpu_burst_2.vhd                                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fpu_burst_2.vhd                                                         ;         ;
; nios2_fpu_burst_3.vhd                                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fpu_burst_3.vhd                                                         ;         ;
; nios2_fpu_burst_4.vhd                                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fpu_burst_4.vhd                                                         ;         ;
; nios2_fpu_burst_5.vhd                                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fpu_burst_5.vhd                                                         ;         ;
; nios2_fpu_burst_6.vhd                                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fpu_burst_6.vhd                                                         ;         ;
; nios2_fpu_burst_7.vhd                                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fpu_burst_7.vhd                                                         ;         ;
; nios2_fpu_burst_8.vhd                                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fpu_burst_8.vhd                                                         ;         ;
; nios2_fpu_burst_9.vhd                                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fpu_burst_9.vhd                                                         ;         ;
; nios2_fpu_clock_0.vhd                                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fpu_clock_0.vhd                                                         ;         ;
; nios2_fpu_clock_1.vhd                                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fpu_clock_1.vhd                                                         ;         ;
; nios2_fpu_clock_2.vhd                                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/nios2_fpu_clock_2.vhd                                                         ;         ;
; peripheral_bridge.vhd                                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/peripheral_bridge.vhd                                                         ;         ;
; db/scfifo_6v31.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/scfifo_6v31.tdf                                                            ;         ;
; db/a_dpfifo_pm31.tdf                                                                                       ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/a_dpfifo_pm31.tdf                                                          ;         ;
; db/altsyncram_4ud1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_4ud1.tdf                                                        ;         ;
; db/cmpr_cr8.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/cmpr_cr8.tdf                                                               ;         ;
; db/cntr_n8b.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/cntr_n8b.tdf                                                               ;         ;
; db/cntr_497.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/cntr_497.tdf                                                               ;         ;
; db/cntr_o8b.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/cntr_o8b.tdf                                                               ;         ;
; psw.vhd                                                                                                    ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/psw.vhd                                                                       ;         ;
; sdram.vhd                                                                                                  ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/sdram.vhd                                                                     ;         ;
; db/mult_9co.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/mult_9co.tdf                                                               ;         ;
; db/altsyncram_kg52.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_kg52.tdf                                                        ;         ;
; db/altsyncram_sho1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_sho1.tdf                                                        ;         ;
; db/altsyncram_4cj1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_4cj1.tdf                                                        ;         ;
; db/altsyncram_7nh1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_7nh1.tdf                                                        ;         ;
; db/mult_c7n.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/mult_c7n.tdf                                                               ;         ;
; sysid.vhd                                                                                                  ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/sysid.vhd                                                                     ;         ;
; systimer.vhd                                                                                               ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/systimer.vhd                                                                  ;         ;
; sysuart.vhd                                                                                                ; yes             ; Auto-Found VHDL File                   ; D:/PROJECT/DE0/cineraria_DVI/sysuart.vhd                                                                   ;         ;
; db/altsyncram_gjj1.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_gjj1.tdf                                                        ;         ;
; db/avpll_xga_altpll.v                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/avpll_xga_altpll.v                                                         ;         ;
; db/pll_tx_cyclone3_xga_altpll.v                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/pll_tx_cyclone3_xga_altpll.v                                               ;         ;
; altddio_out.tdf                                                                                            ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/altddio_out.tdf                                  ;         ;
; stratix_ddio.inc                                                                                           ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ddio.inc                                 ;         ;
; cyclone_ddio.inc                                                                                           ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/cyclone_ddio.inc                                 ;         ;
; stratix_lcell.inc                                                                                          ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/stratix_lcell.inc                                ;         ;
; db/ddio_out_31f.tdf                                                                                        ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/ddio_out_31f.tdf                                                           ;         ;
; sld_hub.vhd                                                                                                ; yes             ; Encrypted Megafunction                 ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/sld_hub.vhd                                      ;         ;
; sld_jtag_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                 ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                 ;         ;
; sld_rom_sr.vhd                                                                                             ; yes             ; Encrypted Megafunction                 ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                   ;         ;
; altshift_taps.tdf                                                                                          ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/altshift_taps.tdf                                ;         ;
; lpm_counter.inc                                                                                            ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.inc                                  ;         ;
; lpm_compare.inc                                                                                            ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.inc                                  ;         ;
; lpm_constant.inc                                                                                           ; yes             ; Megafunction                           ; c:/develop/altera/12.1sp1/quartus/libraries/megafunctions/lpm_constant.inc                                 ;         ;
; db/shift_taps_n4n.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/shift_taps_n4n.tdf                                                         ;         ;
; db/altsyncram_2861.tdf                                                                                     ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/altsyncram_2861.tdf                                                        ;         ;
; db/add_sub_p2e.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/add_sub_p2e.tdf                                                            ;         ;
; db/cntr_tnf.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/cntr_tnf.tdf                                                               ;         ;
; db/cmpr_ffc.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/cmpr_ffc.tdf                                                               ;         ;
; db/cntr_g7h.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/cntr_g7h.tdf                                                               ;         ;
; db/add_sub_hui.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; D:/PROJECT/DE0/cineraria_DVI/db/add_sub_hui.tdf                                                            ;         ;
+------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 13,425 ;
;                                             ;        ;
; Total combinational functions               ; 10339  ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 4621   ;
;     -- 3 input functions                    ; 3807   ;
;     -- <=2 input functions                  ; 1911   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 8665   ;
;     -- arithmetic mode                      ; 1674   ;
;                                             ;        ;
; Total registers                             ; 7965   ;
;     -- Dedicated logic registers            ; 7949   ;
;     -- I/O registers                        ; 32     ;
;                                             ;        ;
; I/O pins                                    ; 195    ;
; Total memory bits                           ; 344464 ;
; Embedded Multiplier 9-bit elements          ; 31     ;
; Total PLLs                                  ; 3      ;
;     -- PLLs                                 ; 3      ;
;                                             ;        ;
; Maximum fan-out                             ; 7780   ;
; Total fan-out                               ; 72020  ;
; Average fan-out                             ; 3.74   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |cineraria                                                                                                                                                                            ; 10339 (2)         ; 7949 (0)     ; 344464      ; 31           ; 7       ; 12        ; 195  ; 0            ; |cineraria                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;    |avpll_xga:inst_avpll|                                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|avpll_xga:inst_avpll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |altpll:altpll_component|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|avpll_xga:inst_avpll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |avpll_xga_altpll:auto_generated|                                                                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;    |dvi_tx_pdiff:inst5|                                                                                                                                                               ; 311 (0)           ; 149 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |pdiff_transmitter:SER|                                                                                                                                                         ; 38 (37)           ; 77 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |ddio_out_cyclone3:TX0_N|                                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |altddio_out:altddio_out_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |ddio_out_31f:auto_generated|                                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_31f:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |ddio_out_cyclone3:TX0_P|                                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |altddio_out:altddio_out_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |ddio_out_31f:auto_generated|                                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_31f:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |ddio_out_cyclone3:TX1_N|                                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |altddio_out:altddio_out_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |ddio_out_31f:auto_generated|                                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_31f:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |ddio_out_cyclone3:TX1_P|                                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |altddio_out:altddio_out_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |ddio_out_31f:auto_generated|                                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_31f:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |ddio_out_cyclone3:TX2_N|                                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |altddio_out:altddio_out_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |ddio_out_31f:auto_generated|                                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_31f:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |ddio_out_cyclone3:TX2_P|                                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |altddio_out:altddio_out_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |ddio_out_31f:auto_generated|                                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_31f:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |ddio_out_cyclone3:TXC_N|                                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |altddio_out:altddio_out_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |ddio_out_31f:auto_generated|                                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_31f:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |ddio_out_cyclone3:TXC_P|                                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |altddio_out:altddio_out_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |ddio_out_31f:auto_generated|                                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_31f:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |pll_tx_cyclone3_xga:\XGAPLL:TXPLL|                                                                                                                                          ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;             |altpll:altpll_component|                                                                                                                                                 ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |pll_tx_cyclone3_xga_altpll:auto_generated|                                                                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |tmds_encoder:TMDS_B|                                                                                                                                                           ; 92 (92)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |tmds_encoder:TMDS_G|                                                                                                                                                           ; 91 (91)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |tmds_encoder:TMDS_R|                                                                                                                                                           ; 90 (90)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;    |nios2_fpu:inst|                                                                                                                                                                   ; 9867 (1)          ; 7702 (0)     ; 344464      ; 31           ; 7       ; 12        ; 0    ; 0            ; |cineraria|nios2_fpu:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |dipsw:the_dipsw|                                                                                                                                                               ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|dipsw:the_dipsw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |dipsw_s1_arbitrator:the_dipsw_s1|                                                                                                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|dipsw_s1_arbitrator:the_dipsw_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |gpio0:the_gpio0|                                                                                                                                                               ; 34 (34)           ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|gpio0:the_gpio0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |gpio0_s1_arbitrator:the_gpio0_s1|                                                                                                                                              ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|gpio0_s1_arbitrator:the_gpio0_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |ipl_memory:the_ipl_memory|                                                                                                                                                     ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ipl_memory:the_ipl_memory                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altsyncram:the_altsyncram|                                                                                                                                                  ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ipl_memory:the_ipl_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;             |altsyncram_6ec1:auto_generated|                                                                                                                                          ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ipl_memory:the_ipl_memory|altsyncram:the_altsyncram|altsyncram_6ec1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |ipl_memory_s1_arbitrator:the_ipl_memory_s1|                                                                                                                                    ; 78 (78)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ipl_memory_s1_arbitrator:the_ipl_memory_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |jtag_uart:the_jtag_uart|                                                                                                                                                       ; 149 (45)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                                                              ; 53 (53)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |scfifo:rfifo|                                                                                                                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                |scfifo_aq21:auto_generated|                                                                                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                        ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                         |cntr_4n7:count_usedw|                                                                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                      |cntr_omb:wr_ptr|                                                                                                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                      |dpram_ek21:FIFOram|                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |scfifo:wfifo|                                                                                                                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                |scfifo_aq21:auto_generated|                                                                                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                        ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                         |cntr_4n7:count_usedw|                                                                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                      |cntr_omb:wr_ptr|                                                                                                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                      |dpram_ek21:FIFOram|                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                                                                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |led:the_led|                                                                                                                                                                   ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|led:the_led                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |led_7seg:the_led_7seg|                                                                                                                                                         ; 13 (13)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|led_7seg:the_led_7seg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |led_7seg_s1_arbitrator:the_led_7seg_s1|                                                                                                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|led_7seg_s1_arbitrator:the_led_7seg_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |led_s1_arbitrator:the_led_s1|                                                                                                                                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|led_s1_arbitrator:the_led_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |mmcdma:the_mmcdma|                                                                                                                                                             ; 255 (0)           ; 139 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;          |avalonif_mmcdma:mmcdma|                                                                                                                                                     ; 255 (123)         ; 139 (61)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;             |avalonif_mmc:U_mmcif|                                                                                                                                                    ; 132 (132)         ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;             |dmamem:U_mem|                                                                                                                                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmamem:U_mem                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                |altsyncram:altsyncram_component|                                                                                                                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                   |altsyncram_g6o1:auto_generated|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_g6o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |mmcdma_s1_arbitrator:the_mmcdma_s1|                                                                                                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|mmcdma_s1_arbitrator:the_mmcdma_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |nios2_fast_fpu:the_nios2_fast_fpu|                                                                                                                                             ; 2443 (2145)       ; 1856 (1666)  ; 223488      ; 4            ; 0       ; 2         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;          |lpm_add_sub:Add20|                                                                                                                                                          ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|lpm_add_sub:Add20                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;             |add_sub_hui:auto_generated|                                                                                                                                              ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|lpm_add_sub:Add20|add_sub_hui:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |nios2_fast_fpu_bht_module:nios2_fast_fpu_bht|                                                                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_bht_module:nios2_fast_fpu_bht                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_bht_module:nios2_fast_fpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                |altsyncram_sqg1:auto_generated|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_bht_module:nios2_fast_fpu_bht|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |nios2_fast_fpu_dc_data_module:nios2_fast_fpu_dc_data|                                                                                                                       ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_data_module:nios2_fast_fpu_dc_data                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_data_module:nios2_fast_fpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |altsyncram_9if1:auto_generated|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_data_module:nios2_fast_fpu_dc_data|altsyncram:the_altsyncram|altsyncram_9if1:auto_generated                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |nios2_fast_fpu_dc_tag_module:nios2_fast_fpu_dc_tag|                                                                                                                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_tag_module:nios2_fast_fpu_dc_tag                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_tag_module:nios2_fast_fpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                |altsyncram_4jg1:auto_generated|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_tag_module:nios2_fast_fpu_dc_tag|altsyncram:the_altsyncram|altsyncram_4jg1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |nios2_fast_fpu_dc_victim_module:nios2_fast_fpu_dc_victim|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_victim_module:nios2_fast_fpu_dc_victim                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_victim_module:nios2_fast_fpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |altsyncram_i2d1:auto_generated|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_victim_module:nios2_fast_fpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |nios2_fast_fpu_ic_data_module:nios2_fast_fpu_ic_data|                                                                                                                       ; 1 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_data_module:nios2_fast_fpu_ic_data                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                               ; 1 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_data_module:nios2_fast_fpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |altsyncram_vid1:auto_generated|                                                                                                                                       ; 1 (1)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_data_module:nios2_fast_fpu_ic_data|altsyncram:the_altsyncram|altsyncram_vid1:auto_generated                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |nios2_fast_fpu_ic_tag_module:nios2_fast_fpu_ic_tag|                                                                                                                         ; 0 (0)             ; 0 (0)        ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_tag_module:nios2_fast_fpu_ic_tag                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_tag_module:nios2_fast_fpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                |altsyncram_17h1:auto_generated|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_tag_module:nios2_fast_fpu_ic_tag|altsyncram:the_altsyncram|altsyncram_17h1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                |mult_add_u3u2:auto_generated|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_u3u2:auto_generated                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                   |ded_mult_br81:ded_mult1|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_u3u2:auto_generated|ded_mult_br81:ded_mult1                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                |mult_add_04u2:auto_generated|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_04u2:auto_generated                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                   |ded_mult_br81:ded_mult1|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_04u2:auto_generated|ded_mult_br81:ded_mult1                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|                                                                                                                      ; 221 (9)           ; 189 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;             |nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|                                                                                   ; 103 (0)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|                                                                                  ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk                                                                                                                                                                                                                                                             ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                        ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                        ;              ;
;                |nios2_fast_fpu_jtag_debug_module_tck:the_nios2_fast_fpu_jtag_debug_module_tck|                                                                                        ; 92 (92)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_tck:the_nios2_fast_fpu_jtag_debug_module_tck                                                                                                                                                                                                                                                                   ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_tck:the_nios2_fast_fpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                              ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_tck:the_nios2_fast_fpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                               ;              ;
;                |sld_virtual_jtag_basic:nios2_fast_fpu_jtag_debug_module_phy|                                                                                                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_fast_fpu_jtag_debug_module_phy                                                                                                                                                                                                                                                                                     ;              ;
;             |nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|                                                                                                     ; 14 (14)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;             |nios2_fast_fpu_nios2_oci_break:the_nios2_fast_fpu_nios2_oci_break|                                                                                                       ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_break:the_nios2_fast_fpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;             |nios2_fast_fpu_nios2_oci_debug:the_nios2_fast_fpu_nios2_oci_debug|                                                                                                       ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_debug:the_nios2_fast_fpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;             |nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem|                                                                                                             ; 55 (55)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |nios2_fast_fpu_ociram_lpm_dram_bdp_component_module:nios2_fast_fpu_ociram_lpm_dram_bdp_component|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem|nios2_fast_fpu_ociram_lpm_dram_bdp_component_module:nios2_fast_fpu_ociram_lpm_dram_bdp_component                                                                                                                                                                                                                                                                          ;              ;
;                   |altsyncram:the_altsyncram|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem|nios2_fast_fpu_ociram_lpm_dram_bdp_component_module:nios2_fast_fpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                                                                                                                                ;              ;
;                      |altsyncram_0782:auto_generated|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem|nios2_fast_fpu_ociram_lpm_dram_bdp_component_module:nios2_fast_fpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0782:auto_generated                                                                                                                                                                                                                 ;              ;
;          |nios2_fast_fpu_register_bank_a_module:nios2_fast_fpu_register_bank_a|                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_a_module:nios2_fast_fpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_a_module:nios2_fast_fpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |altsyncram_s8g1:auto_generated|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_a_module:nios2_fast_fpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s8g1:auto_generated                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |nios2_fast_fpu_register_bank_b_module:nios2_fast_fpu_register_bank_b|                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_b_module:nios2_fast_fpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_b_module:nios2_fast_fpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |altsyncram_t8g1:auto_generated|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_b_module:nios2_fast_fpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_t8g1:auto_generated                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |nios2_fast_fpu_test_bench:the_nios2_fast_fpu_test_bench|                                                                                                                    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_test_bench:the_nios2_fast_fpu_test_bench                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |nios2_fast_fpu_custom_instruction_master_arbitrator:the_nios2_fast_fpu_custom_instruction_master|                                                                              ; 86 (86)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_custom_instruction_master_arbitrator:the_nios2_fast_fpu_custom_instruction_master                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|                                                                                                          ; 181 (181)         ; 35 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master                                                                                                                                                                                                                                                                               ;              ;
;          |mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master                                                                                                                                                                                                                                                                                                                   ;              ;
;          |ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master                                                                                                                                                                                                                                                                                   ;              ;
;          |psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master                                                                                                                                                                                                                                                                                                                         ;              ;
;          |spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master                                                                                                                                                                                                                                                                                                                         ;              ;
;          |systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master                                                                                                                                                                                                                                                                                                               ;              ;
;          |sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master                                                                                                                                                                                                                                                                                                                 ;              ;
;          |vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master                                                                                                                                                                                                                                                                                                                         ;              ;
;       |nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|                                                                                                                               ; 1036 (0)          ; 821 (0)      ; 144         ; 7            ; 1       ; 3         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |fpoint_wrapper:nios2_fast_fpu_fpoint|                                                                                                                                       ; 1036 (0)          ; 821 (0)      ; 144         ; 7            ; 1       ; 3         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |fpoint_qsys:fpoint_instance|                                                                                                                                             ; 1036 (5)          ; 821 (68)     ; 144         ; 7            ; 1       ; 3         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |fpoint_qsys_addsub_single:the_fp_addsub|                                                                                                                              ; 800 (312)         ; 431 (291)    ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |altshift_taps:sign_dffe31_rtl_0|                                                                                                                                   ; 10 (0)            ; 6 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0                                                                                                                                                                                                                                                                                                                                      ;              ;
;                      |shift_taps_n4n:auto_generated|                                                                                                                                  ; 10 (2)            ; 6 (3)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_n4n:auto_generated                                                                                                                                                                                                                                                                                                        ;              ;
;                         |altsyncram_2861:altsyncram4|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_n4n:auto_generated|altsyncram_2861:altsyncram4                                                                                                                                                                                                                                                                            ;              ;
;                         |cntr_g7h:cntr5|                                                                                                                                              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_n4n:auto_generated|cntr_g7h:cntr5                                                                                                                                                                                                                                                                                         ;              ;
;                         |cntr_tnf:cntr1|                                                                                                                                              ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_n4n:auto_generated|cntr_tnf:cntr1                                                                                                                                                                                                                                                                                         ;              ;
;                   |fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|                                                                                                       ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift                                                                                                                                                                                                                                                                                                          ;              ;
;                   |fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|                                                                                                       ; 111 (111)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift                                                                                                                                                                                                                                                                                                          ;              ;
;                   |fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|                                                                                              ; 25 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt                                                                                                                                                                                                                                                                                                 ;              ;
;                      |fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|                                                                                         ; 4 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8                                                                                                                                                                                                                          ;              ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|                                                                                     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19                                                                                                                                                  ;              ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12                                                                          ;              ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|                                                                                     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20                                                                                                                                                  ;              ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12                                                                          ;              ;
;                      |fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|                                                                                         ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7                                                                                                                                                                                                                          ;              ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|                                                                                     ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10                                                                                                                                                  ;              ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12                                                                          ;              ;
;                   |fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|                                                                                              ; 25 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt                                                                                                                                                                                                                                                                                                 ;              ;
;                      |fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|                                                                                        ; 11 (6)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21                                                                                                                                                                                                                         ;              ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|                                                                                     ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23                                                                                                                                                 ;              ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25                                                                         ;              ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|                                                                                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24                                                                                                                                                 ;              ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25                                                                         ;              ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|                                                                                  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26                                                                         ;              ;
;                               |fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27|                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 ;              ;
;                   |lpm_add_sub:add_sub1|                                                                                                                                              ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_8sh:auto_generated|                                                                                                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_8sh:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:add_sub2|                                                                                                                                              ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_8sh:auto_generated|                                                                                                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_8sh:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:add_sub3|                                                                                                                                              ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_uue:auto_generated|                                                                                                                                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_uue:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:add_sub4|                                                                                                                                              ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_0ue:auto_generated|                                                                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4|add_sub_0ue:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:add_sub5|                                                                                                                                              ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_7rh:auto_generated|                                                                                                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_7rh:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:add_sub6|                                                                                                                                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_0ue:auto_generated|                                                                                                                                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6|add_sub_0ue:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:man_2comp_res_lower|                                                                                                                                   ; 30 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                                                                      ;              ;
;                      |add_sub_7kh:auto_generated|                                                                                                                                     ; 30 (30)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_7kh:auto_generated                                                                                                                                                                                                                                                                                                           ;              ;
;                   |lpm_add_sub:man_2comp_res_upper0|                                                                                                                                  ; 25 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                                                                     ;              ;
;                      |add_sub_c5h:auto_generated|                                                                                                                                     ; 25 (25)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_c5h:auto_generated                                                                                                                                                                                                                                                                                                          ;              ;
;                   |lpm_add_sub:man_2comp_res_upper1|                                                                                                                                  ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                                                                     ;              ;
;                      |add_sub_c5h:auto_generated|                                                                                                                                     ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_c5h:auto_generated                                                                                                                                                                                                                                                                                                          ;              ;
;                   |lpm_add_sub:man_add_sub_lower|                                                                                                                                     ; 30 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                                                                        ;              ;
;                      |add_sub_7kh:auto_generated|                                                                                                                                     ; 30 (30)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_7kh:auto_generated                                                                                                                                                                                                                                                                                                             ;              ;
;                   |lpm_add_sub:man_add_sub_upper0|                                                                                                                                    ; 26 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                                                                       ;              ;
;                      |add_sub_c5h:auto_generated|                                                                                                                                     ; 26 (26)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_c5h:auto_generated                                                                                                                                                                                                                                                                                                            ;              ;
;                   |lpm_add_sub:man_add_sub_upper1|                                                                                                                                    ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                                                                       ;              ;
;                      |add_sub_c5h:auto_generated|                                                                                                                                     ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_c5h:auto_generated                                                                                                                                                                                                                                                                                                            ;              ;
;                   |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                                                                        ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                                                           ;              ;
;                      |add_sub_6ef:auto_generated|                                                                                                                                     ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_6ef:auto_generated                                                                                                                                                                                                                                                                                                ;              ;
;                   |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                                                                       ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                                                          ;              ;
;                      |add_sub_fmf:auto_generated|                                                                                                                                     ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_fmf:auto_generated                                                                                                                                                                                                                                                                                               ;              ;
;                   |lpm_compare:trailing_zeros_limit_comparator|                                                                                                                       ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                                          ;              ;
;                      |cmpr_jdg:auto_generated|                                                                                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_jdg:auto_generated                                                                                                                                                                                                                                                                                                  ;              ;
;                |fpoint_qsys_mult_single:the_fp_mult|                                                                                                                                  ; 231 (167)         ; 322 (198)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                   |lpm_add_sub:exp_add_adder|                                                                                                                                         ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                                                ;              ;
;                      |add_sub_omd:auto_generated|                                                                                                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_omd:auto_generated                                                                                                                                                                                                                                                                                                                     ;              ;
;                   |lpm_mult:man_product2_mult|                                                                                                                                        ; 55 (0)            ; 115 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                                               ;              ;
;                      |mult_eit:auto_generated|                                                                                                                                        ; 55 (55)           ; 115 (115)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated                                                                                                                                                                                                                                                                                                                       ;              ;
;       |nios2_fast_fpu_instruction_master_arbitrator:the_nios2_fast_fpu_instruction_master|                                                                                            ; 112 (112)         ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_instruction_master_arbitrator:the_nios2_fast_fpu_instruction_master                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |nios2_fast_fpu_jtag_debug_module_arbitrator:the_nios2_fast_fpu_jtag_debug_module|                                                                                              ; 78 (78)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_jtag_debug_module_arbitrator:the_nios2_fast_fpu_jtag_debug_module                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|                                                                                                               ; 407 (0)           ; 377 (0)      ; 0           ; 14           ; 6       ; 4         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |pixelsimd:nios2_fast_fpu_pixelsimd_inst|                                                                                                                                    ; 407 (151)         ; 377 (66)     ; 0           ; 14           ; 6       ; 4         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;             |pixelsimd_blend_u8:blend_b|                                                                                                                                              ; 26 (26)           ; 81 (81)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                |pixelsimd_mult_u8xu8:u0|                                                                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                   |lpm_mult:lpm_mult_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                        ;              ;
;                      |mult_jbn:auto_generated|                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_jbn:auto_generated                                                                                                                                                                                                                                                                                                                ;              ;
;                |pixelsimd_mult_u8xu8:u1|                                                                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                   |lpm_mult:lpm_mult_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                        ;              ;
;                      |mult_jbn:auto_generated|                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_jbn:auto_generated                                                                                                                                                                                                                                                                                                                ;              ;
;             |pixelsimd_blend_u8:blend_g|                                                                                                                                              ; 16 (16)           ; 64 (64)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                |pixelsimd_mult_u8xu8:u0|                                                                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                   |lpm_mult:lpm_mult_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                        ;              ;
;                      |mult_jbn:auto_generated|                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_jbn:auto_generated                                                                                                                                                                                                                                                                                                                ;              ;
;                |pixelsimd_mult_u8xu8:u1|                                                                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                   |lpm_mult:lpm_mult_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                        ;              ;
;                      |mult_jbn:auto_generated|                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_jbn:auto_generated                                                                                                                                                                                                                                                                                                                ;              ;
;             |pixelsimd_blend_u8:blend_r|                                                                                                                                              ; 16 (16)           ; 64 (64)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                |pixelsimd_mult_u8xu8:u0|                                                                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                   |lpm_mult:lpm_mult_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                        ;              ;
;                      |mult_jbn:auto_generated|                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_jbn:auto_generated                                                                                                                                                                                                                                                                                                                ;              ;
;                |pixelsimd_mult_u8xu8:u1|                                                                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                   |lpm_mult:lpm_mult_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                        ;              ;
;                      |mult_jbn:auto_generated|                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_jbn:auto_generated                                                                                                                                                                                                                                                                                                                ;              ;
;             |pixelsimd_sat_u8:sat_u0|                                                                                                                                                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_sat_u8:sat_u0                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |pixelsimd_sat_u8:sat_u1|                                                                                                                                                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_sat_u8:sat_u1                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |pixelsimd_sat_u8:sat_u2|                                                                                                                                                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_sat_u8:sat_u2                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |pixelsimd_sat_u8:sat_u3|                                                                                                                                                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_sat_u8:sat_u3                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |pixelsimd_yuvdec:yuvdec|                                                                                                                                                 ; 126 (126)         ; 102 (102)    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                |pixelsimd_mult_s8xs10:u0|                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_mult:lpm_mult_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                          ;              ;
;                      |mult_r5n:auto_generated|                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_r5n:auto_generated                                                                                                                                                                                                                                                                                                                  ;              ;
;                |pixelsimd_mult_s8xs10:u1|                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_mult:lpm_mult_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                          ;              ;
;                      |mult_r5n:auto_generated|                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component|mult_r5n:auto_generated                                                                                                                                                                                                                                                                                                                  ;              ;
;                |pixelsimd_mult_s8xs10:v0|                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_mult:lpm_mult_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                          ;              ;
;                      |mult_r5n:auto_generated|                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component|mult_r5n:auto_generated                                                                                                                                                                                                                                                                                                                  ;              ;
;                |pixelsimd_mult_s8xs10:v1|                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_mult:lpm_mult_component|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                          ;              ;
;                      |mult_r5n:auto_generated|                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component|mult_r5n:auto_generated                                                                                                                                                                                                                                                                                                                  ;              ;
;       |nios2_fpu_burst_0:the_nios2_fpu_burst_0|                                                                                                                                       ; 108 (108)         ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |nios2_fpu_burst_10:the_nios2_fpu_burst_10|                                                                                                                                     ; 92 (92)           ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_10:the_nios2_fpu_burst_10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |nios2_fpu_burst_10_downstream_arbitrator:the_nios2_fpu_burst_10_downstream|                                                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_10_downstream_arbitrator:the_nios2_fpu_burst_10_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|                                                                                                        ; 52 (28)           ; 20 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |burstcount_fifo_for_nios2_fpu_burst_10_upstream_module:burstcount_fifo_for_nios2_fpu_burst_10_upstream|                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|burstcount_fifo_for_nios2_fpu_burst_10_upstream_module:burstcount_fifo_for_nios2_fpu_burst_10_upstream                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream|                       ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream                                                                                                                                                                                                                                                                                                   ;              ;
;       |nios2_fpu_burst_1:the_nios2_fpu_burst_1|                                                                                                                                       ; 49 (49)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |nios2_fpu_burst_1_downstream_arbitrator:the_nios2_fpu_burst_1_downstream|                                                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_1_downstream_arbitrator:the_nios2_fpu_burst_1_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|                                                                                                          ; 109 (21)          ; 57 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|                                                                       ; 37 (37)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream|           ; 51 (51)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream                                                                                                                                                                                                                                                                                         ;              ;
;       |nios2_fpu_burst_2:the_nios2_fpu_burst_2|                                                                                                                                       ; 106 (106)         ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |nios2_fpu_burst_2_downstream_arbitrator:the_nios2_fpu_burst_2_downstream|                                                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_2_downstream_arbitrator:the_nios2_fpu_burst_2_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|                                                                                                          ; 115 (26)          ; 57 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|                                                                       ; 36 (36)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream|                         ; 53 (53)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream                                                                                                                                                                                                                                                                                                       ;              ;
;       |nios2_fpu_burst_3:the_nios2_fpu_burst_3|                                                                                                                                       ; 26 (26)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |nios2_fpu_burst_3_downstream_arbitrator:the_nios2_fpu_burst_3_downstream|                                                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_3_downstream_arbitrator:the_nios2_fpu_burst_3_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |nios2_fpu_burst_4:the_nios2_fpu_burst_4|                                                                                                                                       ; 38 (38)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |nios2_fpu_burst_4_downstream_arbitrator:the_nios2_fpu_burst_4_downstream|                                                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_4_downstream_arbitrator:the_nios2_fpu_burst_4_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|                                                                                                          ; 43 (19)           ; 19 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |burstcount_fifo_for_nios2_fpu_burst_4_upstream_module:burstcount_fifo_for_nios2_fpu_burst_4_upstream|                                                                       ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|burstcount_fifo_for_nios2_fpu_burst_4_upstream_module:burstcount_fifo_for_nios2_fpu_burst_4_upstream                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream|           ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream                                                                                                                                                                                                                                                                                         ;              ;
;       |nios2_fpu_burst_5:the_nios2_fpu_burst_5|                                                                                                                                       ; 78 (78)           ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |nios2_fpu_burst_5_downstream_arbitrator:the_nios2_fpu_burst_5_downstream|                                                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_5_downstream_arbitrator:the_nios2_fpu_burst_5_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|                                                                                                          ; 61 (37)           ; 19 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |burstcount_fifo_for_nios2_fpu_burst_5_upstream_module:burstcount_fifo_for_nios2_fpu_burst_5_upstream|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|burstcount_fifo_for_nios2_fpu_burst_5_upstream_module:burstcount_fifo_for_nios2_fpu_burst_5_upstream                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream|                         ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream                                                                                                                                                                                                                                                                                                       ;              ;
;       |nios2_fpu_burst_6:the_nios2_fpu_burst_6|                                                                                                                                       ; 78 (78)           ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |nios2_fpu_burst_6_downstream_arbitrator:the_nios2_fpu_burst_6_downstream|                                                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_6_downstream_arbitrator:the_nios2_fpu_burst_6_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|                                                                                                          ; 63 (31)           ; 24 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |burstcount_fifo_for_nios2_fpu_burst_6_upstream_module:burstcount_fifo_for_nios2_fpu_burst_6_upstream|                                                                       ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|burstcount_fifo_for_nios2_fpu_burst_6_upstream_module:burstcount_fifo_for_nios2_fpu_burst_6_upstream                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream|                         ; 21 (21)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream                                                                                                                                                                                                                                                                                                       ;              ;
;       |nios2_fpu_burst_7:the_nios2_fpu_burst_7|                                                                                                                                       ; 38 (38)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |nios2_fpu_burst_7_downstream_arbitrator:the_nios2_fpu_burst_7_downstream|                                                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_7_downstream_arbitrator:the_nios2_fpu_burst_7_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|                                                                                                          ; 54 (22)           ; 24 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |burstcount_fifo_for_nios2_fpu_burst_7_upstream_module:burstcount_fifo_for_nios2_fpu_burst_7_upstream|                                                                       ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|burstcount_fifo_for_nios2_fpu_burst_7_upstream_module:burstcount_fifo_for_nios2_fpu_burst_7_upstream                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream|           ; 20 (20)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream                                                                                                                                                                                                                                                                                         ;              ;
;       |nios2_fpu_burst_8:the_nios2_fpu_burst_8|                                                                                                                                       ; 84 (84)           ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |nios2_fpu_burst_8_downstream_arbitrator:the_nios2_fpu_burst_8_downstream|                                                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_8_downstream_arbitrator:the_nios2_fpu_burst_8_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|                                                                                                          ; 61 (29)           ; 24 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |burstcount_fifo_for_nios2_fpu_burst_8_upstream_module:burstcount_fifo_for_nios2_fpu_burst_8_upstream|                                                                       ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|burstcount_fifo_for_nios2_fpu_burst_8_upstream_module:burstcount_fifo_for_nios2_fpu_burst_8_upstream                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream|                         ; 21 (21)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream                                                                                                                                                                                                                                                                                                       ;              ;
;       |nios2_fpu_burst_9:the_nios2_fpu_burst_9|                                                                                                                                       ; 45 (45)           ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |nios2_fpu_burst_9_downstream_arbitrator:the_nios2_fpu_burst_9_downstream|                                                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_9_downstream_arbitrator:the_nios2_fpu_burst_9_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|                                                                                                          ; 45 (21)           ; 20 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |burstcount_fifo_for_nios2_fpu_burst_9_upstream_module:burstcount_fifo_for_nios2_fpu_burst_9_upstream|                                                                       ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|burstcount_fifo_for_nios2_fpu_burst_9_upstream_module:burstcount_fifo_for_nios2_fpu_burst_9_upstream                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream|           ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream                                                                                                                                                                                                                                                                                         ;              ;
;       |nios2_fpu_clock_0:the_nios2_fpu_clock_0|                                                                                                                                       ; 32 (1)            ; 182 (158)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |nios2_fpu_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|nios2_fpu_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |nios2_fpu_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|nios2_fpu_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |nios2_fpu_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|nios2_fpu_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |nios2_fpu_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|nios2_fpu_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |nios2_fpu_clock_0_master_FSM:master_FSM|                                                                                                                                    ; 17 (17)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|nios2_fpu_clock_0_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |nios2_fpu_clock_0_slave_FSM:slave_FSM|                                                                                                                                      ; 14 (14)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|nios2_fpu_clock_0_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |nios2_fpu_clock_0_in_arbitrator:the_nios2_fpu_clock_0_in|                                                                                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_0_in_arbitrator:the_nios2_fpu_clock_0_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |nios2_fpu_clock_0_out_arbitrator:the_nios2_fpu_clock_0_out|                                                                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_0_out_arbitrator:the_nios2_fpu_clock_0_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |nios2_fpu_clock_1:the_nios2_fpu_clock_1|                                                                                                                                       ; 35 (17)           ; 123 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                       ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |nios2_fpu_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |nios2_fpu_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                                                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |nios2_fpu_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |nios2_fpu_clock_1_master_FSM:master_FSM|                                                                                                                                    ; 15 (15)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |nios2_fpu_clock_1_slave_FSM:slave_FSM|                                                                                                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |nios2_fpu_clock_1_out_arbitrator:the_nios2_fpu_clock_1_out|                                                                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_1_out_arbitrator:the_nios2_fpu_clock_1_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |nios2_fpu_clock_2:the_nios2_fpu_clock_2|                                                                                                                                       ; 31 (1)            ; 130 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |nios2_fpu_clock_2_edge_to_pulse:read_done_edge_to_pulse|                                                                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|nios2_fpu_clock_2_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |nios2_fpu_clock_2_edge_to_pulse:read_request_edge_to_pulse|                                                                                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|nios2_fpu_clock_2_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |nios2_fpu_clock_2_edge_to_pulse:write_done_edge_to_pulse|                                                                                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|nios2_fpu_clock_2_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |nios2_fpu_clock_2_edge_to_pulse:write_request_edge_to_pulse|                                                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|nios2_fpu_clock_2_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |nios2_fpu_clock_2_master_FSM:master_FSM|                                                                                                                                    ; 16 (16)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|nios2_fpu_clock_2_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |nios2_fpu_clock_2_slave_FSM:slave_FSM|                                                                                                                                      ; 14 (14)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|nios2_fpu_clock_2_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |nios2_fpu_clock_2_out_arbitrator:the_nios2_fpu_clock_2_out|                                                                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_clock_2_out_arbitrator:the_nios2_fpu_clock_2_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |nios2_fpu_reset_core_clk_domain_synch_module:nios2_fpu_reset_core_clk_domain_synch|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_reset_core_clk_domain_synch_module:nios2_fpu_reset_core_clk_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |peripheral_bridge:the_peripheral_bridge|                                                                                                                                       ; 53 (0)            ; 135 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |peripheral_bridge_downstream_adapter:the_peripheral_bridge_downstream_adapter|                                                                                              ; 1 (1)             ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_downstream_adapter:the_peripheral_bridge_downstream_adapter                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |peripheral_bridge_upstream_adapter:the_peripheral_bridge_upstream_adapter|                                                                                                  ; 0 (0)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_upstream_adapter:the_peripheral_bridge_upstream_adapter                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;          |peripheral_bridge_waitrequest_adapter:the_peripheral_bridge_waitrequest_adapter|                                                                                            ; 52 (52)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_waitrequest_adapter:the_peripheral_bridge_waitrequest_adapter                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |peripheral_bridge_m1_arbitrator:the_peripheral_bridge_m1|                                                                                                                      ; 259 (259)         ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|peripheral_bridge_m1_arbitrator:the_peripheral_bridge_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |peripheral_bridge_s1_arbitrator:the_peripheral_bridge_s1|                                                                                                                      ; 26 (7)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|peripheral_bridge_s1_arbitrator:the_peripheral_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1_module:rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1|                                               ; 19 (19)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|peripheral_bridge_s1_arbitrator:the_peripheral_bridge_s1|rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1_module:rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |ps2_keyboard:the_ps2_keyboard|                                                                                                                                                 ; 309 (0)           ; 175 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |ps2_component:ps2_keyboard|                                                                                                                                                 ; 309 (31)          ; 175 (21)     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;             |Altera_UP_PS2:PS2_Serial_Port|                                                                                                                                           ; 213 (34)          ; 115 (16)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                |Altera_UP_PS2_Command_Out:PS2_Command_Out|                                                                                                                            ; 149 (149)         ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |Altera_UP_PS2_Data_In:PS2_Data_In|                                                                                                                                    ; 30 (30)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;             |scfifo:Incoming_Data_FIFO|                                                                                                                                               ; 65 (0)            ; 39 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                |scfifo_6v31:auto_generated|                                                                                                                                           ; 65 (0)            ; 39 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                   |a_dpfifo_pm31:dpfifo|                                                                                                                                              ; 65 (39)           ; 39 (16)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                      |altsyncram_4ud1:FIFOram|                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|altsyncram_4ud1:FIFOram                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |cntr_497:usedw_counter|                                                                                                                                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|cntr_497:usedw_counter                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                      |cntr_n8b:rd_ptr_msb|                                                                                                                                            ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|cntr_n8b:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                      |cntr_o8b:wr_ptr|                                                                                                                                                ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|cntr_o8b:wr_ptr                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |ps2_keyboard_avalon_slave_arbitrator:the_ps2_keyboard_avalon_slave|                                                                                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|ps2_keyboard_avalon_slave_arbitrator:the_ps2_keyboard_avalon_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |psw:the_psw|                                                                                                                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|psw:the_psw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |psw_s1_arbitrator:the_psw_s1|                                                                                                                                                  ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|psw_s1_arbitrator:the_psw_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |sdram:the_sdram|                                                                                                                                                               ; 388 (339)         ; 236 (150)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|sdram:the_sdram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |sdram_input_efifo_module:the_sdram_input_efifo_module|                                                                                                                      ; 49 (49)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |sdram_s1_arbitrator:the_sdram_s1|                                                                                                                                              ; 254 (160)         ; 81 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|                                                         ; 37 (37)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1|                                                         ; 19 (19)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1|                                                         ; 20 (20)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1|                                                         ; 18 (18)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |spu:the_spu|                                                                                                                                                                   ; 1623 (0)          ; 1484 (0)     ; 32768       ; 6            ; 0       ; 3         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |avalonif_spu:spu|                                                                                                                                                           ; 1623 (0)          ; 1484 (0)     ; 32768       ; 6            ; 0       ; 3         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |STARROSE_SPU:U4|                                                                                                                                                         ; 1623 (20)         ; 1484 (30)    ; 32768       ; 6            ; 0       ; 3         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;                |loreley_core:U_core|                                                                                                                                                  ; 1376 (0)          ; 1169 (0)     ; 24576       ; 4            ; 0       ; 2         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |loreley_businterface:U_busif|                                                                                                                                      ; 188 (52)          ; 134 (48)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |loreley_businterface_rmw:U_bus|                                                                                                                                 ; 136 (136)         ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;                   |loreley_decoder:U_decoder|                                                                                                                                         ; 1 (1)             ; 24 (24)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |loreley_simpledpram:\GEN_RAM:U_ramtable|                                                                                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder|loreley_simpledpram:\GEN_RAM:U_ramtable                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                         |altsyncram:\GEN_ALTERA:altsyncram_component|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder|loreley_simpledpram:\GEN_RAM:U_ramtable|altsyncram:\GEN_ALTERA:altsyncram_component                                                                                                                                                                                                                                                                                                                                                ;              ;
;                            |altsyncram_4cj1:auto_generated|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder|loreley_simpledpram:\GEN_RAM:U_ramtable|altsyncram:\GEN_ALTERA:altsyncram_component|altsyncram_4cj1:auto_generated                                                                                                                                                                                                                                                                                                                 ;              ;
;                   |loreley_slotengine:U_engine|                                                                                                                                       ; 932 (642)         ; 721 (539)    ; 20480       ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;                      |loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                         |altsyncram:altsyncram_component|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                            |altsyncram_sho1:auto_generated|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg|altsyncram:altsyncram_component|altsyncram_sho1:auto_generated                                                                                                                                                                                                                                                                                                                     ;              ;
;                      |loreley_irqencode:\GEN_IRQON:U_irq|                                                                                                                             ; 256 (219)         ; 147 (125)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                         |loreley_irqencode_32bitenc:U|                                                                                                                                ; 37 (9)            ; 22 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;                            |loreley_irqencode_8bitenc:U0|                                                                                                                             ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U|loreley_irqencode_8bitenc:U0                                                                                                                                                                                                                                                                                                                                     ;              ;
;                            |loreley_irqencode_8bitenc:U1|                                                                                                                             ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U|loreley_irqencode_8bitenc:U1                                                                                                                                                                                                                                                                                                                                     ;              ;
;                            |loreley_irqencode_8bitenc:U2|                                                                                                                             ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U|loreley_irqencode_8bitenc:U2                                                                                                                                                                                                                                                                                                                                     ;              ;
;                            |loreley_irqencode_8bitenc:U3|                                                                                                                             ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U|loreley_irqencode_8bitenc:U3                                                                                                                                                                                                                                                                                                                                     ;              ;
;                      |loreley_lfsr:U_lfsr|                                                                                                                                            ; 10 (10)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_lfsr:U_lfsr                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                      |loreley_slotengine_multiple:U_mult|                                                                                                                             ; 24 (24)           ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                         |multiple_16x9:\GEN_USE_MF:MU|                                                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult|multiple_16x9:\GEN_USE_MF:MU                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;                            |lpm_mult:lpm_mult_component|                                                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult|multiple_16x9:\GEN_USE_MF:MU|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                      ;              ;
;                               |mult_9co:auto_generated|                                                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult|multiple_16x9:\GEN_USE_MF:MU|lpm_mult:lpm_mult_component|mult_9co:auto_generated                                                                                                                                                                                                                                                                                                              ;              ;
;                      |loreley_turedpram:U_areg|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_areg                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                         |altsyncram:\GEN_ALTERA:altsyncram_component|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_areg|altsyncram:\GEN_ALTERA:altsyncram_component                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                            |altsyncram_kg52:auto_generated|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_areg|altsyncram:\GEN_ALTERA:altsyncram_component|altsyncram_kg52:auto_generated                                                                                                                                                                                                                                                                                                                              ;              ;
;                      |loreley_turedpram:U_breg|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_breg                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                         |altsyncram:\GEN_ALTERA:altsyncram_component|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_breg|altsyncram:\GEN_ALTERA:altsyncram_component                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                            |altsyncram_kg52:auto_generated|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_breg|altsyncram:\GEN_ALTERA:altsyncram_component|altsyncram_kg52:auto_generated                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |loreley_waveadder:U_waveaddr|                                                                                                                                      ; 255 (217)         ; 290 (258)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |loreley_waveadder_sats16reg:\GEN_FL:U_fl|                                                                                                                       ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                      |loreley_waveadder_sats16reg:\GEN_FR:U_fr|                                                                                                                       ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                      |multiple_16x9:\GEN_USE_MF:MU|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|multiple_16x9:\GEN_USE_MF:MU                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                         |lpm_mult:lpm_mult_component|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|multiple_16x9:\GEN_USE_MF:MU|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                            |mult_9co:auto_generated|                                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|multiple_16x9:\GEN_USE_MF:MU|lpm_mult:lpm_mult_component|mult_9co:auto_generated                                                                                                                                                                                                                                                                                                                                                ;              ;
;                |loreley_dacif_bu9480f_ds:U_dac|                                                                                                                                       ; 194 (54)          ; 241 (71)     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                   |multiple_16x16:multiple_16x16_inst|                                                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|multiple_16x16:multiple_16x16_inst                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                      |lpm_mult:lpm_mult_component|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|multiple_16x16:multiple_16x16_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                         |mult_c7n:auto_generated|                                                                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|multiple_16x16:multiple_16x16_inst|lpm_mult:lpm_mult_component|mult_c7n:auto_generated                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                   |wsg_dsdac:U_DACL|                                                                                                                                                  ; 70 (70)           ; 85 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACL                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;                   |wsg_dsdac:U_DACR|                                                                                                                                                  ; 70 (70)           ; 85 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACR                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;                |loreley_wromcache:U_cache|                                                                                                                                            ; 33 (33)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                   |loreley_cacheram:U_mem|                                                                                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|loreley_cacheram:U_mem                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |altsyncram:altsyncram_component|                                                                                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|loreley_cacheram:U_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                         |altsyncram_7nh1:auto_generated|                                                                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|loreley_cacheram:U_mem|altsyncram:altsyncram_component|altsyncram_7nh1:auto_generated                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |spu_s1_arbitrator:the_spu_s1|                                                                                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|spu_s1_arbitrator:the_spu_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                                                                        ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |systimer:the_systimer|                                                                                                                                                         ; 126 (126)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|systimer:the_systimer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |systimer_s1_arbitrator:the_systimer_s1|                                                                                                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|systimer_s1_arbitrator:the_systimer_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |sysuart:the_sysuart|                                                                                                                                                           ; 175 (0)           ; 134 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|sysuart:the_sysuart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |sysuart_regs:the_sysuart_regs|                                                                                                                                              ; 68 (68)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|sysuart:the_sysuart|sysuart_regs:the_sysuart_regs                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;          |sysuart_rx:the_sysuart_rx|                                                                                                                                                  ; 62 (62)           ; 44 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|sysuart:the_sysuart|sysuart_rx:the_sysuart_rx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|sysuart:the_sysuart|sysuart_rx:the_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;          |sysuart_tx:the_sysuart_tx|                                                                                                                                                  ; 45 (45)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|sysuart:the_sysuart|sysuart_tx:the_sysuart_tx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |sysuart_s1_arbitrator:the_sysuart_s1|                                                                                                                                          ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|sysuart_s1_arbitrator:the_sysuart_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|                                                                                                    ; 66 (66)           ; 68 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |vga:the_vga|                                                                                                                                                                   ; 171 (0)           ; 201 (0)      ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|vga:the_vga                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |vga_component:vga|                                                                                                                                                          ; 171 (23)          ; 201 (67)     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;             |vga_avm:U1|                                                                                                                                                              ; 84 (84)           ; 105 (105)    ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                |vga_linebuffer:U0|                                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                   |altsyncram:altsyncram_component|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |altsyncram_gjj1:auto_generated|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component|altsyncram_gjj1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;             |vga_syncgen:U0|                                                                                                                                                          ; 64 (64)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |vga_m1_arbitrator:the_vga_m1|                                                                                                                                                  ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|vga_m1_arbitrator:the_vga_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |vga_s1_arbitrator:the_vga_s1|                                                                                                                                                  ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|nios2_fpu:inst|vga_s1_arbitrator:the_vga_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;    |sld_hub:auto_hub|                                                                                                                                                                 ; 158 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                                                                  ; 157 (116)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                                                                                                    ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                                                                  ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |syspll:inst_syspll|                                                                                                                                                               ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|syspll:inst_syspll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |altpll:altpll_component|                                                                                                                                                       ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|syspll:inst_syspll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |syspll_altpll:auto_generated|                                                                                                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cineraria|syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+
; nios2_fpu:inst|ipl_memory:the_ipl_memory|altsyncram:the_altsyncram|altsyncram_6ec1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                            ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536  ; cineraria_de0_boot.hex                     ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                       ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                       ;
; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_g6o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 512          ; 8            ; 128          ; 32           ; 4096   ; None                                       ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_bht_module:nios2_fast_fpu_bht|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; nios2_fast_fpu_bht_ram.mif                 ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_data_module:nios2_fast_fpu_dc_data|altsyncram:the_altsyncram|altsyncram_9if1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; None                                       ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_tag_module:nios2_fast_fpu_dc_tag|altsyncram:the_altsyncram|altsyncram_4jg1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 256          ; 18           ; 256          ; 18           ; 4608   ; nios2_fast_fpu_dc_tag_ram.mif              ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_victim_module:nios2_fast_fpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                       ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_data_module:nios2_fast_fpu_ic_data|altsyncram:the_altsyncram|altsyncram_vid1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None                                       ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_tag_module:nios2_fast_fpu_ic_tag|altsyncram:the_altsyncram|altsyncram_17h1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 512          ; 22           ; 512          ; 22           ; 11264  ; nios2_fast_fpu_ic_tag_ram.mif              ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem|nios2_fast_fpu_ociram_lpm_dram_bdp_component_module:nios2_fast_fpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0782:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; nios2_fast_fpu_ociram_default_contents.mif ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_a_module:nios2_fast_fpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s8g1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; nios2_fast_fpu_rf_ram_a.mif                ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_b_module:nios2_fast_fpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_t8g1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; nios2_fast_fpu_rf_ram_b.mif                ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_n4n:auto_generated|altsyncram_2861:altsyncram4|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 3            ; 48           ; 3            ; 48           ; 144    ; None                                       ;
; nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|altsyncram_4ud1:FIFOram|ALTSYNCRAM                                                                                                                                                    ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; None                                       ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder|loreley_simpledpram:\GEN_RAM:U_ramtable|altsyncram:\GEN_ALTERA:altsyncram_component|altsyncram_4cj1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                                       ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg|altsyncram:altsyncram_component|altsyncram_sho1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; loreley_envram.mif                         ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_areg|altsyncram:\GEN_ALTERA:altsyncram_component|altsyncram_kg52:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                       ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_breg|altsyncram:\GEN_ALTERA:altsyncram_component|altsyncram_kg52:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; None                                       ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|loreley_cacheram:U_mem|altsyncram:altsyncram_component|altsyncram_7nh1:auto_generated|ALTSYNCRAM                                                                                                                                                  ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                                       ;
; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component|altsyncram_gjj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 512          ; 32           ; 1024         ; 16           ; 16384  ; None                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 7           ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 31          ;
; Signed Embedded Multipliers           ; 7           ;
; Unsigned Embedded Multipliers         ; 12          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                        ; IP Include File                                                           ;
+--------+-------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Altera ; sopc                          ; 12.1sp1 ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst                                                                                                                                                              ; D:/PROJECT/DE0/cineraria_DVI/nios2_fpu.vhd                                ;
; Altera ; RAM: 2-PORT                   ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmamem:U_mem                                                                                                        ; D:/PROJECT/DE0/cineraria_DVI/mmcdma/dmamem.vhd                            ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu                                                                                                                            ; D:/PROJECT/DE0/cineraria_DVI/nios2_fast_fpu.vhd                           ;
; Altera ; LPM_MULT                      ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0   ; D:/PROJECT/DE0/cineraria_DVI/custom_intsr_pixel/pixelsimd_mult_u8xu8.vhd  ;
; Altera ; LPM_MULT                      ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1   ; D:/PROJECT/DE0/cineraria_DVI/custom_intsr_pixel/pixelsimd_mult_u8xu8.vhd  ;
; Altera ; LPM_MULT                      ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0   ; D:/PROJECT/DE0/cineraria_DVI/custom_intsr_pixel/pixelsimd_mult_u8xu8.vhd  ;
; Altera ; LPM_MULT                      ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1   ; D:/PROJECT/DE0/cineraria_DVI/custom_intsr_pixel/pixelsimd_mult_u8xu8.vhd  ;
; Altera ; LPM_MULT                      ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0   ; D:/PROJECT/DE0/cineraria_DVI/custom_intsr_pixel/pixelsimd_mult_u8xu8.vhd  ;
; Altera ; LPM_MULT                      ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1   ; D:/PROJECT/DE0/cineraria_DVI/custom_intsr_pixel/pixelsimd_mult_u8xu8.vhd  ;
; Altera ; LPM_MULT                      ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0     ; D:/PROJECT/DE0/cineraria_DVI/custom_intsr_pixel/pixelsimd_mult_s8xs10.vhd ;
; Altera ; LPM_MULT                      ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1     ; D:/PROJECT/DE0/cineraria_DVI/custom_intsr_pixel/pixelsimd_mult_s8xs10.vhd ;
; Altera ; LPM_MULT                      ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0     ; D:/PROJECT/DE0/cineraria_DVI/custom_intsr_pixel/pixelsimd_mult_s8xs10.vhd ;
; Altera ; LPM_MULT                      ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1     ; D:/PROJECT/DE0/cineraria_DVI/custom_intsr_pixel/pixelsimd_mult_s8xs10.vhd ;
; Altera ; LPM_RAM_DP                    ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|loreley_cacheram:U_mem                                                                ; D:/PROJECT/DE0/cineraria_DVI/loreley/loreley_cacheram.vhd                 ;
; Altera ; ALTSYNCRAM                    ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg                   ; D:/PROJECT/DE0/cineraria_DVI/loreley/loreley_envram.vhd                   ;
; Altera ; LPM_MULT                      ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult|multiple_16x9:\GEN_USE_MF:MU ; D:/PROJECT/DE0/cineraria_DVI/loreley/multiple_16x9.vhd                    ;
; Altera ; LPM_MULT                      ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|multiple_16x9:\GEN_USE_MF:MU                                   ; D:/PROJECT/DE0/cineraria_DVI/loreley/multiple_16x9.vhd                    ;
; Altera ; LPM_MULT                      ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|multiple_16x16:multiple_16x16_inst                                               ; D:/PROJECT/DE0/cineraria_DVI/loreley/multiple_16x16.vhd                   ;
; Altera ; RAM: 2-PORT                   ; N/A     ; N/A          ; N/A          ; |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0                                                                                                   ; D:/PROJECT/DE0/cineraria_DVI/vga_component/vga_linebuffer.vhd             ;
; Altera ; ALTPLL                        ; N/A     ; N/A          ; N/A          ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL                                                                                                  ; D:/PROJECT/DE0/cineraria_DVI/dvi_tx_pdiff/pll_tx_cyclone3_xga.vhd         ;
; Altera ; ALTDDIO_OUT                   ; N/A     ; N/A          ; N/A          ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N                                                                                                            ; D:/PROJECT/DE0/cineraria_DVI/dvi_tx_pdiff/ddio_out_cyclone3.vhd           ;
; Altera ; ALTDDIO_OUT                   ; N/A     ; N/A          ; N/A          ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P                                                                                                            ; D:/PROJECT/DE0/cineraria_DVI/dvi_tx_pdiff/ddio_out_cyclone3.vhd           ;
; Altera ; ALTDDIO_OUT                   ; N/A     ; N/A          ; N/A          ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N                                                                                                            ; D:/PROJECT/DE0/cineraria_DVI/dvi_tx_pdiff/ddio_out_cyclone3.vhd           ;
; Altera ; ALTDDIO_OUT                   ; N/A     ; N/A          ; N/A          ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P                                                                                                            ; D:/PROJECT/DE0/cineraria_DVI/dvi_tx_pdiff/ddio_out_cyclone3.vhd           ;
; Altera ; ALTDDIO_OUT                   ; N/A     ; N/A          ; N/A          ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N                                                                                                            ; D:/PROJECT/DE0/cineraria_DVI/dvi_tx_pdiff/ddio_out_cyclone3.vhd           ;
; Altera ; ALTDDIO_OUT                   ; N/A     ; N/A          ; N/A          ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P                                                                                                            ; D:/PROJECT/DE0/cineraria_DVI/dvi_tx_pdiff/ddio_out_cyclone3.vhd           ;
; Altera ; ALTDDIO_OUT                   ; N/A     ; N/A          ; N/A          ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N                                                                                                            ; D:/PROJECT/DE0/cineraria_DVI/dvi_tx_pdiff/ddio_out_cyclone3.vhd           ;
; Altera ; ALTDDIO_OUT                   ; N/A     ; N/A          ; N/A          ; |cineraria|dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P                                                                                                            ; D:/PROJECT/DE0/cineraria_DVI/dvi_tx_pdiff/ddio_out_cyclone3.vhd           ;
; Altera ; ALTPLL                        ; 12.1    ; N/A          ; N/A          ; |cineraria|avpll_xga:inst_avpll                                                                                                                                                        ; D:/PROJECT/DE0/cineraria_DVI/avpll_xga.vhd                                ;
; Altera ; ALTPLL                        ; 9.1     ; N/A          ; N/A          ; |cineraria|syspll:inst_syspll                                                                                                                                                          ; D:/PROJECT/DE0/cineraria_DVI/syspll.vhd                                   ;
+--------+-------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|avm_state                                                             ;
+-----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------+----------------+
; Name                  ; avm_state.WRITE_DONE ; avm_state.WRITE_ISSUE ; avm_state.READ_DONE ; avm_state.DATA_READ ; avm_state.READ_ISSUE ; avm_state.IDLE ;
+-----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------+----------------+
; avm_state.IDLE        ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0              ;
; avm_state.READ_ISSUE  ; 0                    ; 0                     ; 0                   ; 0                   ; 1                    ; 1              ;
; avm_state.DATA_READ   ; 0                    ; 0                     ; 0                   ; 1                   ; 0                    ; 1              ;
; avm_state.READ_DONE   ; 0                    ; 0                     ; 1                   ; 0                   ; 0                    ; 1              ;
; avm_state.WRITE_ISSUE ; 0                    ; 1                     ; 0                   ; 0                   ; 0                    ; 1              ;
; avm_state.WRITE_DONE  ; 1                    ; 0                     ; 0                   ; 0                   ; 0                    ; 1              ;
+-----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|readstate ;
+---------------------+----------------+---------------------+--------------------+------------------------------------------+
; Name                ; readstate.DONE ; readstate.BURSTREAD ; readstate.READWAIT ; readstate.IDLE                           ;
+---------------------+----------------+---------------------+--------------------+------------------------------------------+
; readstate.IDLE      ; 0              ; 0                   ; 0                  ; 0                                        ;
; readstate.READWAIT  ; 0              ; 0                   ; 1                  ; 1                                        ;
; readstate.BURSTREAD ; 0              ; 1                   ; 0                  ; 1                                        ;
; readstate.DONE      ; 1              ; 0                   ; 0                  ; 1                                        ;
+---------------------+----------------+---------------------+--------------------+------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|wromstate ;
+----------------+----------------+----------------+-------------------------------------------------------------------------+
; Name           ; wromstate.DONE ; wromstate.HOLD ; wromstate.IDLE                                                          ;
+----------------+----------------+----------------+-------------------------------------------------------------------------+
; wromstate.IDLE ; 0              ; 0              ; 0                                                                       ;
; wromstate.HOLD ; 0              ; 1              ; 1                                                                       ;
; wromstate.DONE ; 1              ; 0              ; 1                                                                       ;
+----------------+----------------+----------------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|state ;
+----------------+---------------+----------------+----------------+--------------+--------------+--------------+--------------+----------------+
; Name           ; state.DATAOUT ; state.VOL_AUX1 ; state.VOL_AUX0 ; state.VOL_RR ; state.VOL_RL ; state.VOL_FR ; state.VOL_FL ; state.IDLE     ;
+----------------+---------------+----------------+----------------+--------------+--------------+--------------+--------------+----------------+
; state.IDLE     ; 0             ; 0              ; 0              ; 0            ; 0            ; 0            ; 0            ; 0              ;
; state.VOL_FL   ; 0             ; 0              ; 0              ; 0            ; 0            ; 0            ; 1            ; 1              ;
; state.VOL_FR   ; 0             ; 0              ; 0              ; 0            ; 0            ; 1            ; 0            ; 1              ;
; state.VOL_RL   ; 0             ; 0              ; 0              ; 0            ; 1            ; 0            ; 0            ; 1              ;
; state.VOL_RR   ; 0             ; 0              ; 0              ; 1            ; 0            ; 0            ; 0            ; 1              ;
; state.VOL_AUX0 ; 0             ; 0              ; 1              ; 0            ; 0            ; 0            ; 0            ; 1              ;
; state.VOL_AUX1 ; 0             ; 1              ; 0              ; 0            ; 0            ; 0            ; 0            ; 1              ;
; state.DATAOUT  ; 1             ; 0              ; 0              ; 0            ; 0            ; 0            ; 0            ; 1              ;
+----------------+---------------+----------------+----------------+--------------+--------------+--------------+--------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|env_state                                                 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+--------------------+
; Name                ; env_state.ENV_START ; env_state.ENV_CONV3 ; env_state.ENV_CONV2 ; env_state.ENV_CONV1 ; env_state.ENV_CONV0 ; env_state.ENV_CALC ; env_state.ENV_LOAD ; env_state.ENV_HALT ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+--------------------+
; env_state.ENV_HALT  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ;
; env_state.ENV_LOAD  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                  ; 1                  ;
; env_state.ENV_CALC  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                  ; 1                  ;
; env_state.ENV_CONV0 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                  ; 1                  ;
; env_state.ENV_CONV1 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                  ; 1                  ;
; env_state.ENV_CONV2 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                  ; 1                  ;
; env_state.ENV_CONV3 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 1                  ;
; env_state.ENV_START ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 1                  ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_state                                                                                                                ;
+-----------------------+-----------------------+----------------------+----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+
; Name                  ; wrom_state.WROM_START ; wrom_state.WROM_DEC4 ; wrom_state.WROM_DEC3 ; wrom_state.WROM_DEC2 ; wrom_state.WROM_DEC1 ; wrom_state.WROM_READ4 ; wrom_state.WROM_READ3 ; wrom_state.WROM_READ2 ; wrom_state.WROM_READ1 ; wrom_state.WROM_HALT ;
+-----------------------+-----------------------+----------------------+----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+
; wrom_state.WROM_HALT  ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ;
; wrom_state.WROM_READ1 ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 1                     ; 1                    ;
; wrom_state.WROM_READ2 ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 1                     ; 0                     ; 1                    ;
; wrom_state.WROM_READ3 ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 1                     ; 0                     ; 0                     ; 1                    ;
; wrom_state.WROM_READ4 ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 1                     ; 0                     ; 0                     ; 0                     ; 1                    ;
; wrom_state.WROM_DEC1  ; 0                     ; 0                    ; 0                    ; 0                    ; 1                    ; 0                     ; 0                     ; 0                     ; 0                     ; 1                    ;
; wrom_state.WROM_DEC2  ; 0                     ; 0                    ; 0                    ; 1                    ; 0                    ; 0                     ; 0                     ; 0                     ; 0                     ; 1                    ;
; wrom_state.WROM_DEC3  ; 0                     ; 0                    ; 1                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 0                     ; 1                    ;
; wrom_state.WROM_DEC4  ; 0                     ; 1                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 0                     ; 1                    ;
; wrom_state.WROM_START ; 1                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                     ; 0                     ; 0                     ; 0                     ; 1                    ;
+-----------------------+-----------------------+----------------------+----------------------+----------------------+----------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|state                                              ;
+----------------+-------------+---------------+----------------+---------------+------------+----------------+----------------+----------------+----------------+-------------+------------+
; Name           ; state.START ; state.WAVEADD ; state.REGWRITE ; state.ROMREAD ; state.CTRL ; state.REGREAD3 ; state.REGREAD2 ; state.REGREAD1 ; state.REGREAD0 ; state.ENTRY ; state.HALT ;
+----------------+-------------+---------------+----------------+---------------+------------+----------------+----------------+----------------+----------------+-------------+------------+
; state.HALT     ; 0           ; 0             ; 0              ; 0             ; 0          ; 0              ; 0              ; 0              ; 0              ; 0           ; 0          ;
; state.ENTRY    ; 0           ; 0             ; 0              ; 0             ; 0          ; 0              ; 0              ; 0              ; 0              ; 1           ; 1          ;
; state.REGREAD0 ; 0           ; 0             ; 0              ; 0             ; 0          ; 0              ; 0              ; 0              ; 1              ; 0           ; 1          ;
; state.REGREAD1 ; 0           ; 0             ; 0              ; 0             ; 0          ; 0              ; 0              ; 1              ; 0              ; 0           ; 1          ;
; state.REGREAD2 ; 0           ; 0             ; 0              ; 0             ; 0          ; 0              ; 1              ; 0              ; 0              ; 0           ; 1          ;
; state.REGREAD3 ; 0           ; 0             ; 0              ; 0             ; 0          ; 1              ; 0              ; 0              ; 0              ; 0           ; 1          ;
; state.CTRL     ; 0           ; 0             ; 0              ; 0             ; 1          ; 0              ; 0              ; 0              ; 0              ; 0           ; 1          ;
; state.ROMREAD  ; 0           ; 0             ; 0              ; 1             ; 0          ; 0              ; 0              ; 0              ; 0              ; 0           ; 1          ;
; state.REGWRITE ; 0           ; 0             ; 1              ; 0             ; 0          ; 0              ; 0              ; 0              ; 0              ; 0           ; 1          ;
; state.WAVEADD  ; 0           ; 1             ; 0              ; 0             ; 0          ; 0              ; 0              ; 0              ; 0              ; 0           ; 1          ;
; state.START    ; 1           ; 0             ; 0              ; 0             ; 0          ; 0              ; 0              ; 0              ; 0              ; 0           ; 1          ;
+----------------+-------------+---------------+----------------+---------------+------------+----------------+----------------+----------------+----------------+-------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|state ;
+-------------+-------------+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------+
; Name        ; state.ENTRY ; state.DET3 ; state.DET2 ; state.DET1 ; state.DET0 ; state.ENC1 ; state.ENC0 ; state.HALT                                                            ;
+-------------+-------------+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------+
; state.HALT  ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                     ;
; state.ENC0  ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                     ;
; state.ENC1  ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                     ;
; state.DET0  ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                     ;
; state.DET1  ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                     ;
; state.DET2  ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                     ;
; state.DET3  ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1                                                                     ;
; state.ENTRY ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1                                                                     ;
+-------------+-------------+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus|state ;
+----------------+-------------+------------+----------------+--------------+---------------+-------------+--------------------------------------------------------------------+
; Name           ; state.RETRY ; state.DONE ; state.REGWRITE ; state.REGRMD ; state.REGREAD ; state.START ; state.IDLE                                                         ;
+----------------+-------------+------------+----------------+--------------+---------------+-------------+--------------------------------------------------------------------+
; state.IDLE     ; 0           ; 0          ; 0              ; 0            ; 0             ; 0           ; 0                                                                  ;
; state.START    ; 0           ; 0          ; 0              ; 0            ; 0             ; 1           ; 1                                                                  ;
; state.REGREAD  ; 0           ; 0          ; 0              ; 0            ; 1             ; 0           ; 1                                                                  ;
; state.REGRMD   ; 0           ; 0          ; 0              ; 1            ; 0             ; 0           ; 1                                                                  ;
; state.REGWRITE ; 0           ; 0          ; 1              ; 0            ; 0             ; 0           ; 1                                                                  ;
; state.DONE     ; 0           ; 1          ; 0              ; 0            ; 0             ; 0           ; 1                                                                  ;
; state.RETRY    ; 1           ; 0          ; 0              ; 0            ; 0             ; 0           ; 1                                                                  ;
+----------------+-------------+------------+----------------+--------------+---------------+-------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver                                                                                                           ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                      ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|state    ;
+----------------+----------------+---------------+---------------+--------------+------------+
; Name           ; state.READWAIT ; state.READSET ; state.RESWAIT ; state.RESSET ; state.IDLE ;
+----------------+----------------+---------------+---------------+--------------+------------+
; state.IDLE     ; 0              ; 0             ; 0             ; 0            ; 0          ;
; state.RESSET   ; 0              ; 0             ; 0             ; 1            ; 1          ;
; state.RESWAIT  ; 0              ; 0             ; 1             ; 0            ; 1          ;
; state.READSET  ; 0              ; 1             ; 0             ; 0            ; 1          ;
; state.READWAIT ; 1              ; 0             ; 0             ; 0            ; 1          ;
+----------------+----------------+---------------+---------------+--------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state ;
+------------+------------+-----------+-----------+-------------------------------------------------------------+
; Name       ; state.DONE ; state.SDI ; state.SDO ; state.IDLE                                                  ;
+------------+------------+-----------+-----------+-------------------------------------------------------------+
; state.IDLE ; 0          ; 0         ; 0         ; 0                                                           ;
; state.SDO  ; 0          ; 0         ; 1         ; 1                                                           ;
; state.SDI  ; 0          ; 1         ; 0         ; 1                                                           ;
; state.DONE ; 1          ; 0         ; 0         ; 1                                                           ;
+------------+------------+-----------+-----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch|data_out                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_reset_core_clk_domain_synch_module:nios2_fpu_reset_core_clk_domain_synch|data_out                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[21]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[21]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[20]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[20]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[19]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[19]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[18]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[18]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[17]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[17]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[16]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[16]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[15]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[15]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[14]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[14]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[13]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[13]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[12]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[12]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[11]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[11]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[10]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[10]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[9]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[9]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[8]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[8]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[7]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[7]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[6]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[6]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[5]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[5]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[4]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[4]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[3]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[3]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[2]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[2]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_address[1]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_address[1]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_tck:the_nios2_fast_fpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_tck:the_nios2_fast_fpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[7]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch|data_in_d1                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[12]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[11]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[10]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[9]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[8]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[7]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[6]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[5]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[4]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[3]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[2]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[15]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[23]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[31]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_reset_core_clk_domain_synch_module:nios2_fpu_reset_core_clk_domain_synch|data_in_d1                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[11]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[8]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[21]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[21]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[20]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[20]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[19]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[19]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[18]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[18]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[17]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[17]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[16]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[16]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[15]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[15]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[14]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[14]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[13]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[13]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[12]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[12]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[11]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[11]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[10]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[10]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[9]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[9]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[8]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[8]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[7]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[7]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[6]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[6]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[5]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[5]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[4]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[4]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[3]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[3]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[2]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[2]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_address_d1[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_address_d1[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[6]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[5]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[4]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[3]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[2]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[14]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[13]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[12]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[10]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[9]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[22]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[21]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[20]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[19]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[18]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[17]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[16]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[30]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[29]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[28]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[27]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[26]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[25]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[24]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_tck:the_nios2_fast_fpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_tck:the_nios2_fast_fpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[7]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_byteenable[0]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[12]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[11]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[10]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[9]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[8]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[7]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[6]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[5]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[4]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[3]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[2]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[15]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[23]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[31]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[11]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[8]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[6]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[5]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[4]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[3]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[2]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[14]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[13]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[12]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[10]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[9]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[22]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[21]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[20]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[19]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[18]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[17]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[16]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[30]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[29]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[28]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[27]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[26]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[25]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[24]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_writedata[15]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_writedata[15]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_writedata[14]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_writedata[14]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_writedata[13]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_writedata[13]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_writedata[12]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_writedata[12]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_writedata[11]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_writedata[11]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_writedata[10]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_writedata[10]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_writedata[9]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_writedata[9]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_writedata[8]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_writedata[8]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_writedata[7]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_writedata[7]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_writedata[6]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_writedata[6]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_writedata[5]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_writedata[5]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_writedata[4]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_writedata[4]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_writedata[3]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_writedata[3]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_writedata[2]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_writedata[2]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_writedata[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_writedata[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|master_writedata[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|master_writedata[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_byteenable_d1[0]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_writedata_d1[15]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_writedata_d1[15]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_writedata_d1[14]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_writedata_d1[14]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_writedata_d1[13]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_writedata_d1[13]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_writedata_d1[12]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_writedata_d1[12]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_writedata_d1[11]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_writedata_d1[11]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_writedata_d1[10]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_writedata_d1[10]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_writedata_d1[9]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_writedata_d1[9]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_writedata_d1[8]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_writedata_d1[8]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_writedata_d1[7]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_writedata_d1[7]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_writedata_d1[6]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_writedata_d1[6]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_writedata_d1[5]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_writedata_d1[5]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_writedata_d1[4]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_writedata_d1[4]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_writedata_d1[3]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_writedata_d1[3]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_writedata_d1[2]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_writedata_d1[2]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_writedata_d1[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_writedata_d1[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|slave_writedata_d1[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|slave_writedata_d1[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                                                                       ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                                                                           ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                                       ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                                           ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_byteenable[1]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_byteenable[2]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                                                                       ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                                     ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                                         ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_byteenable_d1[1]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_byteenable_d1[2]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_byteenable[3]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_byteenable_d1[3]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|sysuart:the_sysuart|sysuart_rx:the_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_fpu:inst|sysuart:the_sysuart|sysuart_rx:the_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios2_fpu:inst|vga_m1_arbitrator:the_vga_m1|dbs_latent_16_reg_segment_0[15]                                                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_itrace:the_nios2_fast_fpu_nios2_oci_itrace|itm[0..35]                     ; Lost fanout                                                                                                                                                                                                      ;
; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|clock_ser_reg[8,9]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|c_reg[0,1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|c_reg[0,1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|lineoffs_reg[2..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|dithena_reg                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|sdram:the_sdram|i_addr[4,5]                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|psw:the_psw|readdata[3..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|control_register[1..7,9,11..31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|registered_upstream_write                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|reg_downstream_writedata[0]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|reg_downstream_write                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|reg_downstream_writedata[1..15]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|burstcount_fifo_for_nios2_fpu_burst_9_upstream_module:burstcount_fifo_for_nios2_fpu_burst_9_upstream|stage_1[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|burstcount_fifo_for_nios2_fpu_burst_9_upstream_module:burstcount_fifo_for_nios2_fpu_burst_9_upstream|stage_0[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|registered_upstream_write                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|reg_downstream_writedata[0]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|registered_upstream_byteenable[0..3]                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|reg_downstream_write                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|reg_downstream_writedata[1..31]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|burstcount_fifo_for_nios2_fpu_burst_7_upstream_module:burstcount_fifo_for_nios2_fpu_burst_7_upstream|stage_2[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|burstcount_fifo_for_nios2_fpu_burst_7_upstream_module:burstcount_fifo_for_nios2_fpu_burst_7_upstream|stage_1[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|burstcount_fifo_for_nios2_fpu_burst_7_upstream_module:burstcount_fifo_for_nios2_fpu_burst_7_upstream|stage_0[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|registered_upstream_write                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|reg_downstream_writedata[0]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|registered_upstream_byteenable[0..3]                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|reg_downstream_debugaccess                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|reg_downstream_write                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|reg_downstream_writedata[1..31]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|burstcount_fifo_for_nios2_fpu_burst_4_upstream_module:burstcount_fifo_for_nios2_fpu_burst_4_upstream|stage_1[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|burstcount_fifo_for_nios2_fpu_burst_4_upstream_module:burstcount_fifo_for_nios2_fpu_burst_4_upstream|stage_0[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_write                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[1,2,23]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|reg_downstream_writedata[0]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_byteenable[0,1]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|reg_downstream_write                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|reg_downstream_writedata[1..15]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|registered_upstream_write                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|reg_downstream_writedata[0]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|registered_upstream_byteenable[0,1]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|reg_downstream_write                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|reg_downstream_writedata[1..15]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_8[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_7[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_6[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_5[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_4[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_3[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_2[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_1[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_0[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|registered_upstream_write                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|registered_upstream_address[23]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|registered_upstream_byteenable[0,1]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|resultpack_reg[31]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|d_burstcount[1,2]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[1..3,5,9,11,13,15..31]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[1..3,5,9,11,13,15..31]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_ctrl_br_always_pred_taken                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_ctrl_br_always_pred_taken                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|internal_trc_im_addr[0..6]             ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|internal_trc_wrap                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_dbrk:the_nios2_fast_fpu_nios2_oci_dbrk|dbrk_goto1                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_dbrk:the_nios2_fast_fpu_nios2_oci_dbrk|dbrk_break_pulse                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_dbrk:the_nios2_fast_fpu_nios2_oci_dbrk|dbrk_goto0                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_xbrk:the_nios2_fast_fpu_nios2_oci_xbrk|xbrk_break                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_xbrk:the_nios2_fast_fpu_nios2_oci_xbrk|E_xbrk_goto0                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_xbrk:the_nios2_fast_fpu_nios2_oci_xbrk|E_xbrk_goto1                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_xbrk:the_nios2_fast_fpu_nios2_oci_xbrk|M_xbrk_goto0                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_xbrk:the_nios2_fast_fpu_nios2_oci_xbrk|M_xbrk_goto1                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_reg                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|ipl_memory_s1_arbitrator:the_ipl_memory_s1|d1_reasons_to_wait                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|dipsw:the_dipsw|readdata[10..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|clock_ser_reg[6,7]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|burstcount_fifo_for_nios2_fpu_burst_8_upstream_module:burstcount_fifo_for_nios2_fpu_burst_8_upstream|stage_2[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|burstcount_fifo_for_nios2_fpu_burst_8_upstream_module:burstcount_fifo_for_nios2_fpu_burst_8_upstream|stage_1[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|burstcount_fifo_for_nios2_fpu_burst_8_upstream_module:burstcount_fifo_for_nios2_fpu_burst_8_upstream|stage_0[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|burstcount_fifo_for_nios2_fpu_burst_6_upstream_module:burstcount_fifo_for_nios2_fpu_burst_6_upstream|stage_2[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|burstcount_fifo_for_nios2_fpu_burst_6_upstream_module:burstcount_fifo_for_nios2_fpu_burst_6_upstream|stage_1[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|burstcount_fifo_for_nios2_fpu_burst_6_upstream_module:burstcount_fifo_for_nios2_fpu_burst_6_upstream|stage_0[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|burstcount_fifo_for_nios2_fpu_burst_5_upstream_module:burstcount_fifo_for_nios2_fpu_burst_5_upstream|stage_1[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|burstcount_fifo_for_nios2_fpu_burst_5_upstream_module:burstcount_fifo_for_nios2_fpu_burst_5_upstream|stage_0[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_8[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_7[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_6[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_5[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_4[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_3[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_2[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_1[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_0[1,2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|burstcount_fifo_for_nios2_fpu_burst_10_upstream_module:burstcount_fifo_for_nios2_fpu_burst_10_upstream|stage_1[1,2] ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|burstcount_fifo_for_nios2_fpu_burst_10_upstream_module:burstcount_fifo_for_nios2_fpu_burst_10_upstream|stage_0[1,2] ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|clock_ser_reg[5]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|dither_reg                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|atomic_counter                                                                                                                                     ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|downstream_write_reg                                                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|atomic_counter                                                                                                                                     ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|downstream_write_reg                                                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|atomic_counter                                                                                                                                     ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|downstream_write_reg                                                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|atomic_counter                                                                                                                                     ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|downstream_write_reg                                                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|atomic_counter                                                                                                                                     ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|downstream_write_reg                                                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|atomic_counter                                                                                                                                     ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|downstream_write_reg                                                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|trc_jtag_addr[0..16]                   ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus|addr_reg[11]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|pending_upstream_write_reg                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|pending_upstream_write_reg                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|pending_upstream_write_reg                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|pending_upstream_write_reg                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|pending_upstream_write_reg                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|pending_upstream_write_reg                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|topaddr_reg[23..31]                                                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|waveacm_a_reg[24]                                                                             ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|waveacm_b_reg[24]                                                                             ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8|registered_upstream_address[13,14]                                                                                                                 ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|registered_upstream_address[13,14]                                                                                                                 ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5|registered_upstream_address[11,12]                                                                                                                 ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|registered_upstream_address[23]                                                                                                                    ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_10:the_nios2_fpu_burst_10|registered_upstream_address[22]                                                                                                                  ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_slavearbiterlockenable                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu_instruction_master_arbitrator:the_nios2_fast_fpu_instruction_master|internal_nios2_fast_fpu_instruction_master_latency_counter                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|internal_nios2_fast_fpu_data_master_latency_counter                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|peripheral_bridge_m1_arbitrator:the_peripheral_bridge_m1|internal_peripheral_bridge_m1_latency_counter                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_5_downstream_arbitrator:the_nios2_fpu_burst_5_downstream|internal_nios2_fpu_burst_5_downstream_latency_counter                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_4_downstream_arbitrator:the_nios2_fpu_burst_4_downstream|internal_nios2_fpu_burst_4_downstream_latency_counter                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_3_downstream_arbitrator:the_nios2_fpu_burst_3_downstream|internal_nios2_fpu_burst_3_downstream_latency_counter                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_2_downstream_arbitrator:the_nios2_fpu_burst_2_downstream|internal_nios2_fpu_burst_2_downstream_latency_counter                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1_downstream_arbitrator:the_nios2_fpu_burst_1_downstream|internal_nios2_fpu_burst_1_downstream_latency_counter                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_0_downstream_arbitrator:the_nios2_fpu_burst_0_downstream|internal_nios2_fpu_burst_0_downstream_latency_counter                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_share_counter                                                                 ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|last_cycle_nios2_fpu_clock_2_out_granted_slave_ext_flash_s1                                                     ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|last_cycle_nios2_fpu_clock_1_out_granted_slave_ext_flash_s1                                                     ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_saved_chosen_master_vector[1]                                                     ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_reg_firsttransfer                                                                 ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[2]       ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[3]  ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[3]       ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[5]  ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[5]       ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[9]  ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[9]       ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[11] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[11]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[13] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[13]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[15] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[15]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[16] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[16]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[17] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[17]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[18] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[18]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[19] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[19]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[20] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[20]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[21] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[21]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[22] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[22]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[23] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[23]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[24] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[24]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[25] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[25]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[27] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[27]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[28] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[28]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[29] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[29]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[30] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[30]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[31] ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[31]      ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[1]  ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[1]       ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg|internal_oci_ienable1[26] ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|reg_downstream_byteenable[1]                                                                                                                       ; Merged with nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|reg_downstream_byteenable[0]                                                                                                                  ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|reg_downstream_byteenable[0]                                                                                                                       ; Merged with nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|reg_downstream_byteenable[1]                                                                                                                  ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|reg_downstream_byteenable[0]                                                                                                                       ; Merged with nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|reg_downstream_byteenable[1]                                                                                                                  ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|reg_downstream_byteenable[1]                                                                                                                       ; Merged with nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|reg_downstream_byteenable[2]                                                                                                                  ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|reg_downstream_byteenable[2]                                                                                                                       ; Merged with nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|reg_downstream_byteenable[3]                                                                                                                  ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|reg_downstream_byteenable[0]                                                                                                                       ; Merged with nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|reg_downstream_byteenable[1]                                                                                                                  ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|reg_downstream_byteenable[1]                                                                                                                       ; Merged with nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|reg_downstream_byteenable[2]                                                                                                                  ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|reg_downstream_byteenable[2]                                                                                                                       ; Merged with nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|reg_downstream_byteenable[3]                                                                                                                  ;
; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|clock_ser_reg[3]                                                                                                                                                 ; Merged with dvi_tx_pdiff:inst5|pdiff_transmitter:SER|clock_ser_reg[4]                                                                                                                                            ;
; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|clockp_l_reg                                                                                                                                                     ; Merged with dvi_tx_pdiff:inst5|pdiff_transmitter:SER|clockn_l_reg                                                                                                                                                ;
; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|clockp_h_reg                                                                                                                                                     ; Merged with dvi_tx_pdiff:inst5|pdiff_transmitter:SER|clockn_h_reg                                                                                                                                                ;
; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2p_l_reg                                                                                                                                                     ; Merged with dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2n_l_reg                                                                                                                                                ;
; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2p_h_reg                                                                                                                                                     ; Merged with dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2n_h_reg                                                                                                                                                ;
; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1p_l_reg                                                                                                                                                     ; Merged with dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1n_l_reg                                                                                                                                                ;
; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1p_h_reg                                                                                                                                                     ; Merged with dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1n_h_reg                                                                                                                                                ;
; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0p_l_reg                                                                                                                                                     ; Merged with dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0n_l_reg                                                                                                                                                ;
; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0p_h_reg                                                                                                                                                     ; Merged with dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0n_h_reg                                                                                                                                                ;
; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|de_reg                                                                                                                                                             ; Merged with dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|de_reg                                                                                                                                                        ;
; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|de_reg                                                                                                                                                             ; Merged with dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|de_reg                                                                                                                                                        ;
; nios2_fpu:inst|vga_s1_arbitrator:the_vga_s1|d1_vga_s1_end_xfer                                                                                                                                            ; Merged with nios2_fpu:inst|vga_s1_arbitrator:the_vga_s1|d1_reasons_to_wait                                                                                                                                       ;
; nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|d1_tri_state_bridge_avalon_slave_end_xfer                                                                       ; Merged with nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|d1_reasons_to_wait                                                                                         ;
; nios2_fpu:inst|sysuart:the_sysuart|sysuart_rx:the_sysuart_rx|delayed_unxsync_rxdxx2                                                                                                                       ; Merged with nios2_fpu:inst|sysuart:the_sysuart|sysuart_rx:the_sysuart_rx|delayed_unxsync_rxdxx1                                                                                                                  ;
; nios2_fpu:inst|sysuart_s1_arbitrator:the_sysuart_s1|d1_sysuart_s1_end_xfer                                                                                                                                ; Merged with nios2_fpu:inst|sysuart_s1_arbitrator:the_sysuart_s1|d1_reasons_to_wait                                                                                                                               ;
; nios2_fpu:inst|systimer_s1_arbitrator:the_systimer_s1|d1_systimer_s1_end_xfer                                                                                                                             ; Merged with nios2_fpu:inst|systimer_s1_arbitrator:the_systimer_s1|d1_reasons_to_wait                                                                                                                             ;
; nios2_fpu:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                                                                     ; Merged with nios2_fpu:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                             ;
; nios2_fpu:inst|sdram:the_sdram|i_addr[0..3,6..10]                                                                                                                                                         ; Merged with nios2_fpu:inst|sdram:the_sdram|i_addr[11]                                                                                                                                                            ;
; nios2_fpu:inst|psw_s1_arbitrator:the_psw_s1|d1_psw_s1_end_xfer                                                                                                                                            ; Merged with nios2_fpu:inst|psw_s1_arbitrator:the_psw_s1|d1_reasons_to_wait                                                                                                                                       ;
; nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|readdata[11..15,24..31]                                                                                                           ; Merged with nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|readdata[9]                                                                                                                  ;
; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|registered_read_write_dbs_adjusted_upstream_burstcount[0..2]                                                                                       ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                     ;
; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|write_address_offset[2,6]                                                                                                                          ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|write_address_offset[2]                                                                                                                            ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|write_address_offset[2]                                                                                                                            ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|write_address_offset[0]                                                                                                                            ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|write_address_offset[1]                                                                                                                            ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|write_address_offset[0,8]                                                                                                                          ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|write_address_offset[1]                                                                                                                            ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|write_address_offset[4,9]                                                                                                                          ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|write_address_offset[0]                                                                                                                            ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|write_address_offset[3]                                                                                                                            ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[0,2]                                                                                                                          ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|write_address_offset[0]                                                                                                                            ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_break:the_nios2_fast_fpu_nios2_oci_break|trigger_state                    ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|write_address_offset[3]                                                                                                                            ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|write_address_offset[1]                                                                                                                            ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|write_address_offset[7]                                                                                                                            ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[1]                                                                                                                            ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|write_address_offset[1]                                                                                                                            ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|write_address_offset[1,5]                                                                                                                          ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|write_address_offset[0]                                                                                                                            ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|write_address_offset[2]                                                                                                                            ; Merged with nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                       ;
; nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8|registered_read_write_dbs_adjusted_upstream_burstcount[1]                                                                                          ; Merged with nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8|registered_read_write_dbs_adjusted_upstream_burstcount[2]                                                                                     ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|registered_read_write_dbs_adjusted_upstream_burstcount[0,1]                                                                                        ; Merged with nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|registered_read_write_dbs_adjusted_upstream_burstcount[2]                                                                                     ;
; nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[1]                                                                                          ; Merged with nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[2]                                                                                     ;
; nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5|registered_read_write_dbs_adjusted_upstream_burstcount[1]                                                                                          ; Merged with nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5|registered_read_write_dbs_adjusted_upstream_burstcount[2]                                                                                     ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|registered_read_write_dbs_adjusted_upstream_burstcount[0,1]                                                                                        ; Merged with nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|registered_read_write_dbs_adjusted_upstream_burstcount[2]                                                                                     ;
; nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|registered_read_write_dbs_adjusted_upstream_burstcount[0,2]                                                                                        ; Merged with nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                     ;
; nios2_fpu:inst|nios2_fpu_burst_10:the_nios2_fpu_burst_10|registered_read_write_dbs_adjusted_upstream_burstcount[0,2]                                                                                      ; Merged with nios2_fpu:inst|nios2_fpu_burst_10:the_nios2_fpu_burst_10|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                   ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[0..2]                                                                                       ; Merged with nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                     ;
; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[0,2..8]                                                                                     ; Merged with nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[9]                                                                                     ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|blenda_reg[0]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[0]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|blenda_reg[0]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[0]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|blenda_reg[1]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[1]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|blenda_reg[1]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[1]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|blenda_reg[2]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[2]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|blenda_reg[2]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[2]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|blenda_reg[3]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[3]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|blenda_reg[3]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[3]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|blenda_reg[4]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[4]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|blenda_reg[4]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[4]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|blenda_reg[5]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[5]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|blenda_reg[5]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[5]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|blenda_reg[6]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[6]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|blenda_reg[6]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[6]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|blenda_reg[7]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[7]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|blenda_reg[7]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[7]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_u_reg[0]                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|datab_reg[0]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_u_reg[1]                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|datab_reg[1]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_u_reg[2]                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|datab_reg[2]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_u_reg[3]                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|datab_reg[3]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_u_reg[4]                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|datab_reg[4]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_u_reg[5]                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|datab_reg[5]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_u_reg[6]                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|datab_reg[6]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_u_reg[7]                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|datab_reg[7]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_y0_reg[0]                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|dataa_reg[0]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_y0_reg[1]                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|dataa_reg[1]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_y0_reg[2]                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|dataa_reg[2]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_y0_reg[3]                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|dataa_reg[3]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_y0_reg[4]                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|dataa_reg[4]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_y0_reg[5]                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|dataa_reg[5]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_y0_reg[6]                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|dataa_reg[6]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_y0_reg[7]                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|dataa_reg[7]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_v_reg[0]                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|datab_reg[0]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_v_reg[1]                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|datab_reg[1]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_v_reg[2]                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|datab_reg[2]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_v_reg[3]                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|datab_reg[3]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_v_reg[4]                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|datab_reg[4]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_v_reg[5]                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|datab_reg[5]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_v_reg[6]                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|datab_reg[6]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_v_reg[7]                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|datab_reg[7]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_y1_reg[0]                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|dataa_reg[0]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_y1_reg[1]                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|dataa_reg[1]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_y1_reg[2]                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|dataa_reg[2]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_y1_reg[3]                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|dataa_reg[3]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_y1_reg[4]                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|dataa_reg[4]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_y1_reg[5]                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|dataa_reg[5]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_y1_reg[6]                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|dataa_reg[6]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|data_y1_reg[7]                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|dataa_reg[7]                                       ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[0]                        ; Merged with nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lsb_dffe                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_div_den_is_normalized_sticky                                                                                                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_div_accumulate_quotient_bits                                                                                                                      ;
; nios2_fpu:inst|nios2_fast_fpu_jtag_debug_module_arbitrator:the_nios2_fast_fpu_jtag_debug_module|d1_nios2_fast_fpu_jtag_debug_module_end_xfer                                                              ; Merged with nios2_fpu:inst|nios2_fast_fpu_jtag_debug_module_arbitrator:the_nios2_fast_fpu_jtag_debug_module|d1_reasons_to_wait                                                                                   ;
; nios2_fpu:inst|mmcdma_s1_arbitrator:the_mmcdma_s1|d1_mmcdma_s1_end_xfer                                                                                                                                   ; Merged with nios2_fpu:inst|mmcdma_s1_arbitrator:the_mmcdma_s1|d1_reasons_to_wait                                                                                                                                 ;
; nios2_fpu:inst|led_7seg_s1_arbitrator:the_led_7seg_s1|d1_led_7seg_s1_end_xfer                                                                                                                             ; Merged with nios2_fpu:inst|led_7seg_s1_arbitrator:the_led_7seg_s1|d1_reasons_to_wait                                                                                                                             ;
; nios2_fpu:inst|led_s1_arbitrator:the_led_s1|d1_led_s1_end_xfer                                                                                                                                            ; Merged with nios2_fpu:inst|led_s1_arbitrator:the_led_s1|d1_reasons_to_wait                                                                                                                                       ;
; nios2_fpu:inst|ipl_memory_s1_arbitrator:the_ipl_memory_s1|ipl_memory_s1_arb_addend[0]                                                                                                                     ; Merged with nios2_fpu:inst|ipl_memory_s1_arbitrator:the_ipl_memory_s1|ipl_memory_s1_arb_addend[1]                                                                                                                ;
; nios2_fpu:inst|gpio0_s1_arbitrator:the_gpio0_s1|d1_gpio0_s1_end_xfer                                                                                                                                      ; Merged with nios2_fpu:inst|gpio0_s1_arbitrator:the_gpio0_s1|d1_reasons_to_wait                                                                                                                                   ;
; nios2_fpu:inst|dipsw_s1_arbitrator:the_dipsw_s1|d1_dipsw_s1_end_xfer                                                                                                                                      ; Merged with nios2_fpu:inst|dipsw_s1_arbitrator:the_dipsw_s1|d1_reasons_to_wait                                                                                                                                   ;
; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|clock_ser_reg[2]                                                                                                                                                 ; Merged with dvi_tx_pdiff:inst5|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                                                                            ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[3]                                                                                                      ; Merged with nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|cacheaddr_reg[2]                                                                                               ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|sys_romwait_reg[1..6]                                                                         ; Merged with nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|sys_romwait_reg[0]                                                                       ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|waitcount_reg[0..6]                                                                          ; Merged with nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|slotnum_reg[6]                                                                          ;
; nios2_fpu:inst|sdram:the_sdram|i_next[2]                                                                                                                                                                  ; Merged with nios2_fpu:inst|sdram:the_sdram|i_next[0]                                                                                                                                                             ;
; nios2_fpu:inst|sdram:the_sdram|m_next[2,5,6,8]                                                                                                                                                            ; Merged with nios2_fpu:inst|sdram:the_sdram|m_next[1]                                                                                                                                                             ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1|full_6                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_6                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1|full_6                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_6                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1|full_6                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_6                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1|full_5                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_5                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1|full_5                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_5                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1|full_5                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_5                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1|full_4                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_4                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1|full_4                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_4                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1|full_4                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_4                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1|full_3                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_3                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1|full_3                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_3                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1|full_3                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_3                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1|full_2                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_2                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1|full_2                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_2                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1|full_2                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_2                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1|full_1                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_1                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1|full_1                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_1                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1|full_1                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_1                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1|full_0                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_0                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1|full_0                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_0                            ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1|full_0                                 ; Merged with nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|full_0                            ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|reg_downstream_arbitrationshare[1,2]                                                                                                               ; Merged with nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|reg_downstream_arbitrationshare[0]                                                                                                            ;
; nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|reg_downstream_arbitrationshare[2]                                                                                                                 ; Merged with nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|reg_downstream_arbitrationshare[1]                                                                                                            ;
; nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5|reg_downstream_arbitrationshare[2]                                                                                                                 ; Merged with nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5|reg_downstream_arbitrationshare[1]                                                                                                            ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|reg_downstream_arbitrationshare[1,2]                                                                                                               ; Merged with nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|reg_downstream_arbitrationshare[0]                                                                                                            ;
; nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|reg_downstream_arbitrationshare[2,3]                                                                                                               ; Merged with nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|reg_downstream_arbitrationshare[0]                                                                                                            ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|reg_downstream_arbitrationshare[1..3]                                                                                                              ; Merged with nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|reg_downstream_arbitrationshare[0]                                                                                                            ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|throw_1_reg                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|throw_1_reg                                        ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|throw_1_reg                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|throw_1_reg                                        ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|blendb_reg[0]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[0]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|blendb_reg[0]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[0]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|blendb_reg[1]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[1]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|blendb_reg[1]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[1]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|blendb_reg[2]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[2]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|blendb_reg[2]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[2]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|blendb_reg[3]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[3]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|blendb_reg[3]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[3]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|blendb_reg[4]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[4]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|blendb_reg[4]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[4]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|blendb_reg[5]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[5]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|blendb_reg[5]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[5]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|blendb_reg[6]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[6]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|blendb_reg[6]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[6]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|blendb_reg[7]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[7]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|blendb_reg[7]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[7]                                      ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|throw_0_reg                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|throw_0_reg                                        ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|throw_0_reg                                             ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|throw_0_reg                                        ;
; nios2_fpu:inst|vga_m1_arbitrator:the_vga_m1|vga_m1_dbs_rdv_counter[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|readdata[9]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|write_address_offset[3]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8|registered_read_write_dbs_adjusted_upstream_burstcount[2]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|registered_read_write_dbs_adjusted_upstream_burstcount[2]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[2]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5|registered_read_write_dbs_adjusted_upstream_burstcount[2]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|registered_read_write_dbs_adjusted_upstream_burstcount[2]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_read_write_dbs_adjusted_upstream_burstcount[1]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_10:the_nios2_fpu_burst_10|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[9]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|done_reg[3]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu_instruction_master_arbitrator:the_nios2_fast_fpu_instruction_master|nios2_fast_fpu_instruction_master_dbs_rdv_counter[0]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|internal_nios2_fast_fpu_data_master_dbs_address[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|nios2_fast_fpu_data_master_dbs_rdv_counter[0]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|reg_downstream_arbitrationshare[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|reg_downstream_arbitrationshare[1]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5|reg_downstream_arbitrationshare[1]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|reg_downstream_arbitrationshare[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|reg_downstream_arbitrationshare[1]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|reg_downstream_arbitrationshare[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|reg_downstream_arbitrationshare[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_dbrk:the_nios2_fast_fpu_nios2_oci_dbrk|internal_dbrk_break                ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_slave_FSM:slave_FSM|internal_slave_write_request                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_slave_FSM:slave_FSM|slave_state[2]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_break:the_nios2_fast_fpu_nios2_oci_break|trigbrktype                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blenda_reg[0]                                           ; Merged with nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|blendb_reg[0]                                      ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_slave_FSM:slave_FSM|slave_state[0]                                                                                               ; Merged with nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_slave_FSM:slave_FSM|slave_state[1]                                                                                          ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|slotnum_reg[6]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|extwait_reg                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|sys_romwait_reg[0]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|sys_extwait_reg                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|waitcount_reg[0..6]                                                                           ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|voltmp_reg[8]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_0_downstream_arbitrator:the_nios2_fpu_burst_0_downstream|nios2_fpu_burst_0_downstream_read_but_no_slave_selected                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_3_downstream_arbitrator:the_nios2_fpu_burst_3_downstream|nios2_fpu_burst_3_downstream_read_but_no_slave_selected                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_5_downstream_arbitrator:the_nios2_fpu_burst_5_downstream|nios2_fpu_burst_5_downstream_read_but_no_slave_selected                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_6_downstream_arbitrator:the_nios2_fpu_burst_6_downstream|nios2_fpu_burst_6_downstream_read_but_no_slave_selected                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_2_downstream_arbitrator:the_nios2_fpu_burst_2_downstream|nios2_fpu_burst_2_downstream_read_but_no_slave_selected                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_4_downstream_arbitrator:the_nios2_fpu_burst_4_downstream|nios2_fpu_burst_4_downstream_read_but_no_slave_selected                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_7_downstream_arbitrator:the_nios2_fpu_burst_7_downstream|nios2_fpu_burst_7_downstream_read_but_no_slave_selected                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_1_downstream_arbitrator:the_nios2_fpu_burst_1_downstream|nios2_fpu_burst_1_downstream_read_but_no_slave_selected                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|reg_downstream_byteenable[1]                                                                                                                       ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|registered_read_write_dbs_adjusted_upstream_burstcount[4]                                                                                          ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver~2                                                                                 ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver~3                                                                                 ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                       ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                       ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                       ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                  ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                  ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|avm_state.READ_DONE                                                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|avm_state.WRITE_ISSUE                                                                                                                             ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|avm_state.WRITE_DONE                                                                                                                              ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|env_state.ENV_HALT                                                                            ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_state.WROM_HALT                                                                          ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_state.WROM_START                                                                         ; Merged with nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|env_state.ENV_START                                                                      ;
; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|lineoffs_reg[23..31]                                                                                                                              ; Lost fanout                                                                                                                                                                                                      ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[23..29]                                                                         ; Lost fanout                                                                                                                                                                                                      ;
; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|cnt[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|cnt[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|cnt[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; nios2_fpu:inst|sdram:the_sdram|m_next[1]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; Total Number of Removed Registers = 829                                                                                                                                                                   ;                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|d_burstcount[2]                                                                                                                                        ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|burstcount_fifo_for_nios2_fpu_burst_8_upstream_module:burstcount_fifo_for_nios2_fpu_burst_8_upstream|stage_1[2],    ;
;                                                                                                                                                                                                         ; due to stuck port data_in ; nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|burstcount_fifo_for_nios2_fpu_burst_8_upstream_module:burstcount_fifo_for_nios2_fpu_burst_8_upstream|stage_0[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|burstcount_fifo_for_nios2_fpu_burst_6_upstream_module:burstcount_fifo_for_nios2_fpu_burst_6_upstream|stage_1[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|burstcount_fifo_for_nios2_fpu_burst_6_upstream_module:burstcount_fifo_for_nios2_fpu_burst_6_upstream|stage_0[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_7[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_6[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_5[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_4[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_3[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_2[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_1[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_0[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8|registered_read_write_dbs_adjusted_upstream_burstcount[2],                                                                                       ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[2],                                                                                       ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5|registered_read_write_dbs_adjusted_upstream_burstcount[2],                                                                                       ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|registered_read_write_dbs_adjusted_upstream_burstcount[3],                                                                                       ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_10:the_nios2_fpu_burst_10|registered_read_write_dbs_adjusted_upstream_burstcount[3],                                                                                     ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|reg_downstream_arbitrationshare[0]                                                                                                               ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|d_burstcount[1]                                                                                                                                        ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|burstcount_fifo_for_nios2_fpu_burst_8_upstream_module:burstcount_fifo_for_nios2_fpu_burst_8_upstream|stage_1[1],    ;
;                                                                                                                                                                                                         ; due to stuck port data_in ; nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|burstcount_fifo_for_nios2_fpu_burst_8_upstream_module:burstcount_fifo_for_nios2_fpu_burst_8_upstream|stage_0[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|burstcount_fifo_for_nios2_fpu_burst_6_upstream_module:burstcount_fifo_for_nios2_fpu_burst_6_upstream|stage_1[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|burstcount_fifo_for_nios2_fpu_burst_6_upstream_module:burstcount_fifo_for_nios2_fpu_burst_6_upstream|stage_0[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_7[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_6[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_5[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_4[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_3[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_2[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_1[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream|stage_0[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|reg_downstream_arbitrationshare[1],                                                                                                              ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5|reg_downstream_arbitrationshare[1]                                                                                                               ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus|addr_reg[11]                                                ; Stuck at GND              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|slotnum_reg[6],                                                                            ;
;                                                                                                                                                                                                         ; due to stuck port data_in ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|extwait_reg,                                                                               ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|sys_romwait_reg[0],                                                                         ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|sys_extwait_reg,                                                                            ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|waitcount_reg[6],                                                                           ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|waitcount_reg[5],                                                                           ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|waitcount_reg[4],                                                                           ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|waitcount_reg[3],                                                                           ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|waitcount_reg[2],                                                                           ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|waitcount_reg[1],                                                                           ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|waitcount_reg[0]                                                                            ;
; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|lineoffs_reg[10]                                                                                                                                ; Stuck at GND              ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|topaddr_reg[31],                                                                                                                                ;
;                                                                                                                                                                                                         ; due to stuck port data_in ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|topaddr_reg[30],                                                                                                                                ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|topaddr_reg[29],                                                                                                                                ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|topaddr_reg[28],                                                                                                                                ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|topaddr_reg[27],                                                                                                                                ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|topaddr_reg[26],                                                                                                                                ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|topaddr_reg[25],                                                                                                                                ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|topaddr_reg[24]                                                                                                                                 ;
; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_8[1]     ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_7[1],    ;
;                                                                                                                                                                                                         ; due to stuck port data_in ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_6[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_5[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_4[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_3[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_2[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_1[1],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_0[1]     ;
; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_8[2]     ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_7[2],    ;
;                                                                                                                                                                                                         ; due to stuck port data_in ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_6[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_5[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_4[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_3[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_2[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_1[2],    ;
;                                                                                                                                                                                                         ;                           ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream|stage_0[2]     ;
; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|clock_ser_reg[9]                                                                                                                                               ; Stuck at GND              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|clock_ser_reg[7],                                                                                                                                              ;
;                                                                                                                                                                                                         ; due to stuck port data_in ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|clock_ser_reg[5]                                                                                                                                               ;
; nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|burstcount_fifo_for_nios2_fpu_burst_7_upstream_module:burstcount_fifo_for_nios2_fpu_burst_7_upstream|stage_2[2]     ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|burstcount_fifo_for_nios2_fpu_burst_7_upstream_module:burstcount_fifo_for_nios2_fpu_burst_7_upstream|stage_1[2],    ;
;                                                                                                                                                                                                         ; due to stuck port data_in ; nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|burstcount_fifo_for_nios2_fpu_burst_7_upstream_module:burstcount_fifo_for_nios2_fpu_burst_7_upstream|stage_0[2]     ;
; nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|burstcount_fifo_for_nios2_fpu_burst_7_upstream_module:burstcount_fifo_for_nios2_fpu_burst_7_upstream|stage_2[1]     ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|burstcount_fifo_for_nios2_fpu_burst_7_upstream_module:burstcount_fifo_for_nios2_fpu_burst_7_upstream|stage_1[1],    ;
;                                                                                                                                                                                                         ; due to stuck port data_in ; nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|burstcount_fifo_for_nios2_fpu_burst_7_upstream_module:burstcount_fifo_for_nios2_fpu_burst_7_upstream|stage_0[1]     ;
; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|registered_upstream_write                                                                                                                        ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|atomic_counter,                                                                                                                                  ;
;                                                                                                                                                                                                         ; due to stuck port data_in ; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|registered_read_write_dbs_adjusted_upstream_burstcount[4]                                                                                        ;
; nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|reg_downstream_write                                                                                                                             ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_slave_FSM:slave_FSM|internal_slave_write_request,                                                                              ;
;                                                                                                                                                                                                         ; due to stuck port data_in ; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_slave_FSM:slave_FSM|slave_state[2]                                                                                             ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|reg_downstream_write                                                                                                                             ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|downstream_write_reg,                                                                                                                            ;
;                                                                                                                                                                                                         ; due to stuck port data_in ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|reg_downstream_byteenable[1]                                                                                                                     ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_dbrk:the_nios2_fast_fpu_nios2_oci_dbrk|dbrk_break_pulse                 ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_dbrk:the_nios2_fast_fpu_nios2_oci_dbrk|internal_dbrk_break,             ;
;                                                                                                                                                                                                         ; due to stuck port data_in ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_break:the_nios2_fast_fpu_nios2_oci_break|trigbrktype                    ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_xbrk:the_nios2_fast_fpu_nios2_oci_xbrk|xbrk_break                       ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_xbrk:the_nios2_fast_fpu_nios2_oci_xbrk|M_xbrk_goto0,                    ;
;                                                                                                                                                                                                         ; due to stuck port data_in ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_xbrk:the_nios2_fast_fpu_nios2_oci_xbrk|M_xbrk_goto1                     ;
; nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|burstcount_fifo_for_nios2_fpu_burst_9_upstream_module:burstcount_fifo_for_nios2_fpu_burst_9_upstream|stage_1[2]     ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|burstcount_fifo_for_nios2_fpu_burst_9_upstream_module:burstcount_fifo_for_nios2_fpu_burst_9_upstream|stage_0[2]     ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|burstcount_fifo_for_nios2_fpu_burst_9_upstream_module:burstcount_fifo_for_nios2_fpu_burst_9_upstream|stage_1[1]     ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|burstcount_fifo_for_nios2_fpu_burst_9_upstream_module:burstcount_fifo_for_nios2_fpu_burst_9_upstream|stage_0[1]     ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|registered_upstream_write                                                                                                                        ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|atomic_counter                                                                                                                                   ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|registered_upstream_byteenable[3]                                                                                                                ; Stuck at VCC              ; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|downstream_write_reg                                                                                                                             ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|registered_upstream_write                                                                                                                        ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|atomic_counter                                                                                                                                   ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|registered_upstream_byteenable[3]                                                                                                                ; Stuck at VCC              ; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|downstream_write_reg                                                                                                                             ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|burstcount_fifo_for_nios2_fpu_burst_4_upstream_module:burstcount_fifo_for_nios2_fpu_burst_4_upstream|stage_1[2]     ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|burstcount_fifo_for_nios2_fpu_burst_4_upstream_module:burstcount_fifo_for_nios2_fpu_burst_4_upstream|stage_0[2]     ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|burstcount_fifo_for_nios2_fpu_burst_4_upstream_module:burstcount_fifo_for_nios2_fpu_burst_4_upstream|stage_1[1]     ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|burstcount_fifo_for_nios2_fpu_burst_4_upstream_module:burstcount_fifo_for_nios2_fpu_burst_4_upstream|stage_0[1]     ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_write                                                                                                                        ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|atomic_counter                                                                                                                                   ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_byteenable[1]                                                                                                                ; Stuck at VCC              ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|downstream_write_reg                                                                                                                             ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|registered_upstream_write                                                                                                                        ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|atomic_counter                                                                                                                                   ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|registered_upstream_byteenable[1]                                                                                                                ; Stuck at VCC              ; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|downstream_write_reg                                                                                                                             ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|registered_upstream_write                                                                                                                        ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|atomic_counter                                                                                                                                   ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[31]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[31]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[30]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[30]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[29]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[29]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[28]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[28]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[27]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[27]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[26]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[26]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[25]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[25]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[24]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[24]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[23]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[23]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[22]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[22]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[21]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[21]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[20]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[20]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[19]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[19]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[18]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[18]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[17]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[17]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[16]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[16]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[15]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[15]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[13]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[13]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[11]                                                                                                                               ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[11]                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[9]                                                                                                                                ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[9]                                                                                                                                ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[5]                                                                                                                                ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[5]                                                                                                                                ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[3]                                                                                                                                ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[3]                                                                                                                                ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[2]                                                                                                                                ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[2]                                                                                                                                ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[1]                                                                                                                                ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_control_reg_rddata[1]                                                                                                                                ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_ctrl_br_always_pred_taken                                                                                                                            ; Stuck at GND              ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_ctrl_br_always_pred_taken                                                                                                                            ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|clock_ser_reg[8]                                                                                                                                               ; Stuck at GND              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|clock_ser_reg[6]                                                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|dithena_reg                                                                                                                                 ; Stuck at GND              ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|dither_reg                                                                                                                                  ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|burstcount_fifo_for_nios2_fpu_burst_5_upstream_module:burstcount_fifo_for_nios2_fpu_burst_5_upstream|stage_1[2]     ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|burstcount_fifo_for_nios2_fpu_burst_5_upstream_module:burstcount_fifo_for_nios2_fpu_burst_5_upstream|stage_0[2]     ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|burstcount_fifo_for_nios2_fpu_burst_5_upstream_module:burstcount_fifo_for_nios2_fpu_burst_5_upstream|stage_1[1]     ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|burstcount_fifo_for_nios2_fpu_burst_5_upstream_module:burstcount_fifo_for_nios2_fpu_burst_5_upstream|stage_0[1]     ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|burstcount_fifo_for_nios2_fpu_burst_10_upstream_module:burstcount_fifo_for_nios2_fpu_burst_10_upstream|stage_1[2] ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|burstcount_fifo_for_nios2_fpu_burst_10_upstream_module:burstcount_fifo_for_nios2_fpu_burst_10_upstream|stage_0[2] ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|burstcount_fifo_for_nios2_fpu_burst_10_upstream_module:burstcount_fifo_for_nios2_fpu_burst_10_upstream|stage_1[1] ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|burstcount_fifo_for_nios2_fpu_burst_10_upstream_module:burstcount_fifo_for_nios2_fpu_burst_10_upstream|stage_0[1] ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|control_register[9]                                                                                                             ; Stuck at GND              ; nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|readdata[9]                                                                                                                     ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_slavearbiterlockenable                                                          ; Stuck at GND              ; nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_saved_chosen_master_vector[1]                                                   ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_4_downstream_arbitrator:the_nios2_fpu_burst_4_downstream|internal_nios2_fpu_burst_4_downstream_latency_counter                                                           ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|reg_downstream_arbitrationshare[0]                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_3_downstream_arbitrator:the_nios2_fpu_burst_3_downstream|internal_nios2_fpu_burst_3_downstream_latency_counter                                                           ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_3_downstream_arbitrator:the_nios2_fpu_burst_3_downstream|nios2_fpu_burst_3_downstream_read_but_no_slave_selected                                                         ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_2_downstream_arbitrator:the_nios2_fpu_burst_2_downstream|internal_nios2_fpu_burst_2_downstream_latency_counter                                                           ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_2_downstream_arbitrator:the_nios2_fpu_burst_2_downstream|nios2_fpu_burst_2_downstream_read_but_no_slave_selected                                                         ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_1_downstream_arbitrator:the_nios2_fpu_burst_1_downstream|internal_nios2_fpu_burst_1_downstream_latency_counter                                                           ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_1_downstream_arbitrator:the_nios2_fpu_burst_1_downstream|nios2_fpu_burst_1_downstream_read_but_no_slave_selected                                                         ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_read_write_dbs_adjusted_upstream_burstcount[1]                                                                                        ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|reg_downstream_arbitrationshare[1]                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                        ; Stuck at GND              ; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|reg_downstream_arbitrationshare[0]                                                                                                               ;
;                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7949  ;
; Number of registers using Synchronous Clear  ; 201   ;
; Number of registers using Synchronous Load   ; 753   ;
; Number of registers using Asynchronous Clear ; 6072  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5628  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                         ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios2_fpu:inst|systimer:the_systimer|internal_counter[0]                                                                                                                                                                                                                  ; 3       ;
; nios2_fpu:inst|systimer:the_systimer|internal_counter[1]                                                                                                                                                                                                                  ; 3       ;
; nios2_fpu:inst|systimer:the_systimer|internal_counter[2]                                                                                                                                                                                                                  ; 3       ;
; nios2_fpu:inst|systimer:the_systimer|internal_counter[3]                                                                                                                                                                                                                  ; 3       ;
; nios2_fpu:inst|systimer:the_systimer|internal_counter[4]                                                                                                                                                                                                                  ; 3       ;
; nios2_fpu:inst|systimer:the_systimer|internal_counter[5]                                                                                                                                                                                                                  ; 3       ;
; nios2_fpu:inst|systimer:the_systimer|internal_counter[10]                                                                                                                                                                                                                 ; 3       ;
; nios2_fpu:inst|systimer:the_systimer|internal_counter[11]                                                                                                                                                                                                                 ; 3       ;
; nios2_fpu:inst|systimer:the_systimer|internal_counter[12]                                                                                                                                                                                                                 ; 3       ;
; nios2_fpu:inst|systimer:the_systimer|internal_counter[15]                                                                                                                                                                                                                 ; 3       ;
; nios2_fpu:inst|sdram:the_sdram|m_cmd[3]                                                                                                                                                                                                                                   ; 1       ;
; nios2_fpu:inst|sdram:the_sdram|m_cmd[1]                                                                                                                                                                                                                                   ; 2       ;
; nios2_fpu:inst|sdram:the_sdram|m_cmd[2]                                                                                                                                                                                                                                   ; 2       ;
; nios2_fpu:inst|sdram:the_sdram|m_cmd[0]                                                                                                                                                                                                                                   ; 2       ;
; nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|select_n_to_the_ext_flash                                                                                                                                                       ; 1       ;
; nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|read_n_to_the_ext_flash                                                                                                                                                         ; 1       ;
; nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|write_n_to_the_ext_flash                                                                                                                                                        ; 1       ;
; nios2_fpu:inst|sysuart:the_sysuart|sysuart_tx:the_sysuart_tx|txd                                                                                                                                                                                                          ; 1       ;
; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sck_reg                                                                                                                                                                                      ; 3       ;
; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sdo_reg                                                                                                                                                                                      ; 2       ;
; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|ncs_reg                                                                                                                                                                                      ; 2       ;
; nios2_fpu:inst|led:the_led|data_out[9]                                                                                                                                                                                                                                    ; 2       ;
; nios2_fpu:inst|led:the_led|data_out[8]                                                                                                                                                                                                                                    ; 2       ;
; nios2_fpu:inst|led:the_led|data_out[7]                                                                                                                                                                                                                                    ; 2       ;
; nios2_fpu:inst|led:the_led|data_out[6]                                                                                                                                                                                                                                    ; 2       ;
; nios2_fpu:inst|led:the_led|data_out[5]                                                                                                                                                                                                                                    ; 2       ;
; nios2_fpu:inst|led:the_led|data_out[4]                                                                                                                                                                                                                                    ; 2       ;
; nios2_fpu:inst|led:the_led|data_out[3]                                                                                                                                                                                                                                    ; 2       ;
; nios2_fpu:inst|led:the_led|data_out[2]                                                                                                                                                                                                                                    ; 2       ;
; nios2_fpu:inst|led:the_led|data_out[1]                                                                                                                                                                                                                                    ; 2       ;
; nios2_fpu:inst|led:the_led|data_out[0]                                                                                                                                                                                                                                    ; 2       ;
; nios2_fpu:inst|sdram:the_sdram|m_state[0]                                                                                                                                                                                                                                 ; 51      ;
; nios2_fpu:inst|sdram:the_sdram|i_cmd[3]                                                                                                                                                                                                                                   ; 1       ;
; nios2_fpu:inst|sdram:the_sdram|m_next[0]                                                                                                                                                                                                                                  ; 6       ;
; nios2_fpu:inst|sdram:the_sdram|i_cmd[1]                                                                                                                                                                                                                                   ; 1       ;
; nios2_fpu:inst|sdram:the_sdram|i_cmd[2]                                                                                                                                                                                                                                   ; 1       ;
; nios2_fpu:inst|sdram:the_sdram|i_cmd[0]                                                                                                                                                                                                                                   ; 1       ;
; nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_addend[0]                                                                                                                                     ; 6       ;
; nios2_fpu:inst|sysuart:the_sysuart|sysuart_tx:the_sysuart_tx|pre_txd                                                                                                                                                                                                      ; 2       ;
; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                                                                                                                                       ; 32      ;
; nios2_fpu:inst|sdram:the_sdram|i_addr[11]                                                                                                                                                                                                                                 ; 7       ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|internal_av_waitrequest                                                                                                                                                                                                            ; 7       ;
; nios2_fpu:inst|peripheral_bridge_s1_arbitrator:the_peripheral_bridge_s1|rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1_module:rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1|fifo_contains_ones_n                                                 ; 6       ;
; nios2_fpu:inst|sdram:the_sdram|refresh_counter[14]                                                                                                                                                                                                                        ; 2       ;
; nios2_fpu:inst|sdram:the_sdram|refresh_counter[13]                                                                                                                                                                                                                        ; 2       ;
; nios2_fpu:inst|sdram:the_sdram|refresh_counter[11]                                                                                                                                                                                                                        ; 2       ;
; nios2_fpu:inst|sdram:the_sdram|refresh_counter[5]                                                                                                                                                                                                                         ; 2       ;
; nios2_fpu:inst|sdram:the_sdram|refresh_counter[3]                                                                                                                                                                                                                         ; 2       ;
; nios2_fpu:inst|sdram:the_sdram|refresh_counter[1]                                                                                                                                                                                                                         ; 2       ;
; nios2_fpu:inst|sdram:the_sdram|refresh_counter[0]                                                                                                                                                                                                                         ; 3       ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                                                                                                                                    ; 1       ;
; nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_master_FSM:master_FSM|master_state[0]                                                                                                                                                            ; 7       ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|nios2_fpu_clock_2_master_FSM:master_FSM|master_state[0]                                                                                                                                                            ; 7       ;
; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[0]                                                                                                                                                                                ; 2       ;
; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[1]                                                                                                                                                                                ; 2       ;
; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[2]                                                                                                                                                                                ; 2       ;
; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[3]                                                                                                                                                                                ; 2       ;
; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[4]                                                                                                                                                                                ; 2       ;
; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[5]                                                                                                                                                                                ; 2       ;
; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[6]                                                                                                                                                                                ; 2       ;
; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[7]                                                                                                                                                                                ; 2       ;
; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|exit_reg                                                                                                                                                                                     ; 3       ;
; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frczero_reg                                                                                                                                                                                  ; 1       ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                             ; 11      ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|nios2_fpu_clock_0_master_FSM:master_FSM|master_state[0]                                                                                                                                                            ; 7       ;
; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|state_idle                                                                                                                                                                                                         ; 52      ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_reg_firsttransfer                                                                                                                                                                                                ; 2       ;
; nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream|fifo_contains_ones_n               ; 5       ;
; nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream|fifo_contains_ones_n               ; 2       ;
; nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream|fifo_contains_ones_n           ; 3       ;
; nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream|fifo_contains_ones_n               ; 5       ;
; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|start_reg[0]                                                                                                                                                                                                                     ; 28      ;
; nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|registered_upstream_byteenable[1]                                                                                                                                                                                  ; 1       ;
; nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|registered_upstream_byteenable[0]                                                                                                                                                                                  ; 1       ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|t_dav                                                                                                                                                                                                                              ; 3       ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|hbreak_enabled                                                                                                                                                                                                           ; 39      ;
; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|state_idle                                                                                                                                                                                                         ; 43      ;
; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|state_idle                                                                                                                                                                                                         ; 33      ;
; nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|state_idle                                                                                                                                                                                                         ; 19      ;
; nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream|fifo_contains_ones_n ; 3       ;
; nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream|fifo_contains_ones_n ; 3       ;
; nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream|fifo_contains_ones_n ; 3       ;
; nios2_fpu:inst|nios2_fpu_burst_10:the_nios2_fpu_burst_10|state_idle                                                                                                                                                                                                       ; 11      ;
; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream|fifo_contains_ones_n               ; 3       ;
; nios2_fpu:inst|nios2_fast_fpu_jtag_debug_module_arbitrator:the_nios2_fast_fpu_jtag_debug_module|nios2_fast_fpu_jtag_debug_module_arb_addend[0]                                                                                                                            ; 6       ;
; nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5|state_idle                                                                                                                                                                                                         ; 15      ;
; nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|nios2_fpu_clock_2_slave_FSM:slave_FSM|slave_state[0]                                                                                                                                                               ; 6       ;
; nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|state_idle                                                                                                                                                                                                         ; 22      ;
; nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8|state_idle                                                                                                                                                                                                         ; 16      ;
; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|nios2_fpu_clock_0_slave_FSM:slave_FSM|slave_state[0]                                                                                                                                                               ; 6       ;
; nios2_fpu:inst|sysuart:the_sysuart|sysuart_tx:the_sysuart_tx|internal_tx_ready                                                                                                                                                                                            ; 6       ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[14]                                                                                                                                                                                              ; 2       ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[14]                                                                                                                                                                                              ; 2       ;
; nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                 ; 3       ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_done_reg                                                                                                                                                 ; 2       ;
; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|env_done_reg                                                                                                                                                  ; 2       ;
; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_pipe_flush                                                                                                                                                                                                             ; 55      ;
; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|fifo_contains_ones_n                                                                                   ; 4       ;
; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|state_idle                                                                                                                                                                                                         ; 38      ;
; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream|fifo_contains_ones_n ; 3       ;
; Total number of inverted registers = 211*                                                                                                                                                                                                                                 ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                 ; Megafunction                                                                                                                                                                              ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_res_dffe4                                        ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_res_dffe3                                        ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31                                           ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe4                             ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe3                             ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31                            ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|round_bit_dffe3                                       ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|round_bit_dffe31                                      ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|round_bit_dffe21                                      ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe3                                      ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe31                                     ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe21                                     ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_man_product_msb2                                    ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_man_product_msb                                     ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_man_product_msb_p0                                  ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p1[1..9]                                          ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp3_bias[1..9]                                     ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp2_bias[1..9]                                     ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe21[0..7]                                  ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe2[0..7]                                   ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1[0..7]                                  ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe10 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe9  ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe11 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe13 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe12 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe14 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe16 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe15 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe17 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe19 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe18 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe20 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe22 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe21 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe23 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe25 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe24 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe26 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe28 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe27 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe29 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe31 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe30 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe32 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe34 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe33 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe35 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe37 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe36 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe38 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe40 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe39 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe41 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe43 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe42 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe44 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe46 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe45 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe47 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe49 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe48 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe50 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe52 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe51 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe53 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe55 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe54 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe56 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe58 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe57 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe59 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe61 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe60 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe62 ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_bias_p2[1..8]                                         ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_bias_p1[1..8]                                         ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_add_p1[1..8]                                          ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|addfl_reg[10]                                                                                                                                                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|addfr_reg[20]                                                                                                                                                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|addrl_reg[19]                                                                                                                                                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|addrr_reg[11]                                                                                                                                                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|addaux0_reg[11]                                                                                                                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|addaux1_reg[11]                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|slotcount_reg[2]                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[2]                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[6]                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|data_counter[5]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|data_counter[1]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|data_counter[2]                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[2]                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACL|osvpcm_reg[0]                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACL|osvpcm_reg[4]                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACL|pcma_reg[14]                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACR|pcma_reg[6]                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|read_address_offset[5]                                                                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|transactions_remaining_reg[8]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|transactions_remaining_reg[1]                                                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|internal_d_byteenable[0]                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|d_address_tag_field[13]                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_10:the_nios2_fpu_burst_10|data_counter[3]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_10:the_nios2_fpu_burst_10|data_counter[4]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5|data_counter[2]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5|data_counter[3]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|data_counter[1]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|data_counter[3]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8|data_counter[2]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8|data_counter[3]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|transactions_remaining_reg[2]                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|write_address_offset[0]                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|read_address_offset[1]                                                                                                                                                                                                              ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|lineoffs_reg[11]                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|read_address_offset[2]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|read_address_offset[0]                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|data_counter[2]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|data_counter[1]                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|data_counter[2]                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|transactions_remaining_reg[3]                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|transactions_remaining_reg[3]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|transactions_remaining_reg[1]                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|data_counter[0]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|data_counter[4]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_mem_byte_en[1]                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_10:the_nios2_fpu_burst_10|write_address_offset[3]                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_10:the_nios2_fpu_burst_10|read_address_offset[3]                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|read_address_offset[1]                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|data_counter[1]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_10:the_nios2_fpu_burst_10|transactions_remaining_reg[0]                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_10:the_nios2_fpu_burst_10|transactions_remaining_reg[1]                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5|transactions_remaining_reg[1]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5|transactions_remaining_reg[0]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|transactions_remaining_reg[2]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|transactions_remaining_reg[0]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8|transactions_remaining_reg[2]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8|transactions_remaining_reg[3]                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8|write_address_offset[2]                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8|read_address_offset[2]                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9|transactions_remaining_reg[1]                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5|write_address_offset[0]                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5|read_address_offset[0]                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|read_address_offset[2]                                                                                                                                                                                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|D_iw[30]                                                                                                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_inst_result[21]                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_inst_result[6]                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|transactions_remaining_reg[1]                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|transactions_remaining_reg[1]                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|rgb0_reg[0]                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|rgb1_reg[14]                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|rgb1_reg[7]                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|rgb1_reg[2]                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|rgb0_reg[12]                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|rgb0_reg[7]                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[17]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|read_address_offset[0]                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|write_address_offset[0]                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|read_address_offset[0]                                                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|sysuart:the_sysuart|sysuart_rx:the_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[3]                                                                                                                                                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[8]                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[2]                                                                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|resultpack_reg[19]                                                                                                                                                  ;
; 3:1                ; 45 bits   ; 90 LEs        ; 45 LEs               ; 45 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|incaddr_reg[3]                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|readdara_reg[24]                                                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U|num_reg[0]                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|sdram:the_sdram|i_refs[2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|sysuart:the_sysuart|sysuart_tx:the_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[3]                                                                                                                                                                ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem|internal_MonDReg[7]                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|internal_d_writedata[29]                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|nios2_fpu_burst_10_upstream_current_burst[3]                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|nios2_fpu_burst_10_upstream_current_burst[1]                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|nios2_fpu_burst_5_upstream_current_burst[1]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|nios2_fpu_burst_5_upstream_current_burst[3]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|nios2_fpu_burst_6_upstream_current_burst[2]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|nios2_fpu_burst_6_upstream_current_burst[3]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|nios2_fpu_burst_8_upstream_current_burst[2]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|nios2_fpu_burst_8_upstream_current_burst[3]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|nios2_fpu_burst_4_upstream_current_burst[2]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|nios2_fpu_burst_4_upstream_current_burst[0]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|nios2_fpu_burst_7_upstream_current_burst[1]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|nios2_fpu_burst_7_upstream_current_burst[0]                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|nios2_fpu_burst_9_upstream_current_burst[0]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|nios2_fpu_burst_9_upstream_current_burst[4]                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|nios2_fpu_burst_2_upstream_current_burst[3]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|nios2_fpu_burst_2_upstream_current_burst[1]                                                                                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|ic_tag_wraddress[7]                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|nios2_fpu_burst_1_upstream_current_burst[0]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|nios2_fpu_burst_1_upstream_current_burst[4]                                                                                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_src2[26]                                                                                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_slow_inst_result[24]                                                                                                                                                                                                                    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_control_reg_rddata[14]                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_slow_inst_result[10]                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[19]                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|readdara_reg[7]                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_data_reg[7]                                                                                                                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|readdata[16]                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|readdata[10]                                                                                                                                                                                                       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[3]                                                                                                                        ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[25]                                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|ext_flash_s1_wait_counter[0]                                                                                                                                                                     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem|internal_MonDReg[11]                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_st_data[25]                                                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga|vsynccounter_reg[3]                                                                                                                                                                                                                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|sysuart:the_sysuart|sysuart_rx:the_sysuart_rx|baud_rate_counter[7]                                                                                                                                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[5]                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_tck:the_nios2_fast_fpu_jtag_debug_module_tck|internal_sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_tck:the_nios2_fast_fpu_jtag_debug_module_tck|internal_sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_tck:the_nios2_fast_fpu_jtag_debug_module_tck|internal_sr[12] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_tck:the_nios2_fast_fpu_jtag_debug_module_tck|internal_sr[25] ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|nextaddr_reg[12]                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|idle_counter[2]                                                                                                                                                                      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[4]                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem|MonAReg[2]                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |cineraria|dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|qout_reg[0]                                                                                                                                                                                                                                         ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |cineraria|dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|qout_reg[5]                                                                                                                                                                                                                                         ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |cineraria|dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|cnt[0]                                                                                                                                                                                                                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_src1[16]                                                                                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_slow_inst_result[4]                                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[23]                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|readdara_reg[10]                                                                                                                                                                                                                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|sdram:the_sdram|i_count[2]                                                                                                                                                                                                                                                  ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|datacount[7]                                                                                                                                                                                                                       ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|sdram:the_sdram|i_state[0]                                                                                                                                                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_break:the_nios2_fast_fpu_nios2_oci_break|break_readreg[23]                                                                                                 ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|irq32bit_reg[11]                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|cnt[2]                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|cnt[1]                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|cnt[2]                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_mem_byte_en[3]                                                                                                                                                                                                                          ;
; 6:1                ; 22 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_pipe_flush_waddr[13]                                                                                                                                                                                                                    ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|F_pc[18]                                                                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[24]                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|readdara_reg[8]                                                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wavemul_a_reg[0]                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wavemul_b_reg[0]                                                                                                                                                               ;
; 5:1                ; 30 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[21]                                                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|resultsat_reg[25]                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|resultsat_reg[5]                                                                                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|resultsat_reg[23]                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|resultsat_reg[11]                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|burstaddr_reg[0]                                                                                                                                                                                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[4]                                                                                                                                                                                                    ;
; 7:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|addtmp_reg[16]                                                                                                                                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|irqslotnum_reg[4]                                                                                                                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0]                                                                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|env_level_reg[1]                                                                                                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divcount[1]                                                                                                                                                                                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|voltmp_reg[6]                                                                                                                                                                 ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus|rmdwork_reg[29]                                                                                                                                ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus|rmdwork_reg[5]                                                                                                                                 ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus|rmdwork_reg[22]                                                                                                                                ;
; 258:1              ; 4 bits    ; 688 LEs       ; 4 LEs                ; 684 LEs                ; Yes        ; |cineraria|nios2_fpu:inst|sdram:the_sdram|m_bank[1]                                                                                                                                                                                                                                                   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus|rmdwork_reg[14]                                                                                                                                ;
; 260:1              ; 4 bits    ; 692 LEs       ; 8 LEs                ; 684 LEs                ; Yes        ; |cineraria|nios2_fpu:inst|sdram:the_sdram|m_addr[10]                                                                                                                                                                                                                                                  ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus|rmdwork_reg[10]                                                                                                                                ;
; 261:1              ; 2 bits    ; 348 LEs       ; 4 LEs                ; 344 LEs                ; Yes        ; |cineraria|nios2_fpu:inst|sdram:the_sdram|m_addr[5]                                                                                                                                                                                                                                                   ;
; 261:1              ; 6 bits    ; 1044 LEs      ; 18 LEs               ; 1026 LEs               ; Yes        ; |cineraria|nios2_fpu:inst|sdram:the_sdram|m_addr[0]                                                                                                                                                                                                                                                   ;
; 517:1              ; 2 bits    ; 688 LEs       ; 26 LEs               ; 662 LEs                ; Yes        ; |cineraria|nios2_fpu:inst|sdram:the_sdram|m_state[7]                                                                                                                                                                                                                                                  ;
; 518:1              ; 3 bits    ; 1035 LEs      ; 12 LEs               ; 1023 LEs               ; Yes        ; |cineraria|nios2_fpu:inst|sdram:the_sdram|m_count[2]                                                                                                                                                                                                                                                  ;
; 519:1              ; 8 bits    ; 2768 LEs      ; 0 LEs                ; 2768 LEs               ; Yes        ; |cineraria|nios2_fpu:inst|sdram:the_sdram|active_addr[3]                                                                                                                                                                                                                                              ;
; 518:1              ; 2 bits    ; 690 LEs       ; 54 LEs               ; 636 LEs                ; Yes        ; |cineraria|nios2_fpu:inst|sdram:the_sdram|m_state[2]                                                                                                                                                                                                                                                  ;
; 265:1              ; 2 bits    ; 352 LEs       ; 2 LEs                ; 350 LEs                ; Yes        ; |cineraria|nios2_fpu:inst|sdram:the_sdram|m_next[3]                                                                                                                                                                                                                                                   ;
; 266:1              ; 33 bits   ; 5841 LEs      ; 0 LEs                ; 5841 LEs               ; Yes        ; |cineraria|nios2_fpu:inst|sdram:the_sdram|active_dqm[1]                                                                                                                                                                                                                                               ;
; 521:1              ; 2 bits    ; 694 LEs       ; 12 LEs               ; 682 LEs                ; Yes        ; |cineraria|nios2_fpu:inst|sdram:the_sdram|m_state[4]                                                                                                                                                                                                                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|sdram:the_sdram|i_cmd[0]                                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|cnt[3]                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|cnt[4]                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cineraria|dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|cnt[3]                                                                                                                                                                                                                                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_pipe_flush_waddr[25]                                                                                                                                                                                                                    ;
; 259:1              ; 16 bits   ; 2752 LEs      ; 32 LEs               ; 2720 LEs               ; Yes        ; |cineraria|nios2_fpu:inst|sdram:the_sdram|m_data[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|reg_addr_sig[1]                                                                                                                                                                ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga|Mux23                                                                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga|Mux29                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga|Mux17                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga|Mux30                                                                                                                                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmaread_count                                                                                                                                                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |cineraria|nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_share_counter_next_value[0]                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_jtag_debug_module_arbitrator:the_nios2_fast_fpu_jtag_debug_module|nios2_fast_fpu_jtag_debug_module_byteenable[3]                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|readdata[3]                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_jtag_debug_module_arbitrator:the_nios2_fast_fpu_jtag_debug_module|nios2_fast_fpu_jtag_debug_module_arb_share_counter_next_value[3]                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|ipl_memory_s1_arbitrator:the_ipl_memory_s1|ipl_memory_s1_arb_share_counter_next_value[3]                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_logic_result[21]                                                                                                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|F_iw[5]                                                                                                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|dc_data_rd_port_addr[7]                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|dc_data_wr_port_addr[8]                                                                                                                                                                                                                   ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|dc_data_wr_port_data[28]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|result[8]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|nios2_fpu_burst_2_upstream_byteenable[1]                                                                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|env_rdaddr_sig[3]                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|env_volsel_sig[0]                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|readdata[12]                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|readdata[3]                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |cineraria|nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_writedata[12]                                                                                                                                                                                                                     ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[12]                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |cineraria|nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1|A_WE_StdLogicVector                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |cineraria|nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1|A_WE_StdLogicVector                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |cineraria|nios2_fpu:inst|peripheral_bridge_s1_arbitrator:the_peripheral_bridge_s1|rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1_module:rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1|A_WE_StdLogicVector                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream|A_WE_StdLogicVector                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream|A_WE_StdLogicVector                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream|A_WE_StdLogicVector                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream|A_WE_StdLogicVector                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream|A_WE_StdLogicVector                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream|A_WE_StdLogicVector                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream|A_WE_StdLogicVector                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream|A_WE_StdLogicVector                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream|A_WE_StdLogicVector                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |cineraria|nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1|A_WE_StdLogicVector                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |cineraria|nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1|A_WE_StdLogicVector                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|D_dst_regnum[4]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|dc_data_wr_port_byte_en[3]                                                                                                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|readdata[14]                                                                                                                                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_w2[16]                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|result[6]                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |cineraria|nios2_fpu:inst|sdram:the_sdram|module_input1[17]                                                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wavedata_sig[3]                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wavedata_sig[10]                                                                                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|D_src2_reg[1]                                                                                                                                                                                                                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_wr_data_unfiltered[29]                                                                                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_wr_data_unfiltered[15]                                                                                                                                                                                                                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|Mux4                                                                                                                                                                ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|Mux8                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|result[1]                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_wr_data_unfiltered[6]                                                                                                                                                                                                                   ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |cineraria|nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_WE_StdLogicVector                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|Selector1                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|Selector13                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_state                                                                                                                                                                     ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |cineraria|nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|Selector4                                                                                                                                                                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|Selector6                                                                                                                                                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |cineraria|nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|Selector7                                                                                                                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |cineraria|nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|Selector3                                                                                                                                                                                                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |cineraria|nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|Add0                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|ipl_memory:the_ipl_memory|altsyncram:the_altsyncram|altsyncram_6ec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_g6o1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                      ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                  ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                            ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                            ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                      ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                    ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                            ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0 ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                  ;
+-------------------+-------+------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|nios2_fpu_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                              ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1 ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                  ;
+-------------------+-------+------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                              ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2 ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                  ;
+-------------------+-------+------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|nios2_fpu_clock_2_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                              ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|altsyncram_4ud1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for nios2_fpu:inst|sdram:the_sdram  ;
+----------------------+-------+------+------------------+
; Assignment           ; Value ; From ; To               ;
+----------------------+-------+------+------------------+
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[0]         ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]~reg0  ;
+----------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_areg|altsyncram:\GEN_ALTERA:altsyncram_component|altsyncram_kg52:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_breg|altsyncram:\GEN_ALTERA:altsyncram_component|altsyncram_kg52:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg|altsyncram:altsyncram_component|altsyncram_sho1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder|loreley_simpledpram:\GEN_RAM:U_ramtable|altsyncram:\GEN_ALTERA:altsyncram_component|altsyncram_4cj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|loreley_cacheram:U_mem|altsyncram:altsyncram_component|altsyncram_7nh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for nios2_fpu:inst|sysuart:the_sysuart ;
+-----------------------------+-------+------+--------------+
; Assignment                  ; Value ; From ; To           ;
+-----------------------------+-------+------+--------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -            ;
+-----------------------------+-------+------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|sysuart:the_sysuart|sysuart_rx:the_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave ;
+-----------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------+
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[21]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[20]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[19]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[18]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[17]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[16]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[15]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[14]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[13]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[12]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[11]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[10]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[9]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[8]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[7]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[6]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[5]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[4]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[3]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[2]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[1]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[0]                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_ext_flash                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_ext_flash                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_ext_flash                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_ext_flash~reg0                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ext_flash[15]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ext_flash[14]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ext_flash[13]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ext_flash[12]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ext_flash[11]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ext_flash[10]                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ext_flash[9]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ext_flash[8]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ext_flash[7]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ext_flash[6]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ext_flash[5]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ext_flash[4]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ext_flash[3]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ext_flash[2]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ext_flash[1]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_ext_flash[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ext_flash[15]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ext_flash[14]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ext_flash[13]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ext_flash[12]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ext_flash[11]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ext_flash[10]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ext_flash[9]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ext_flash[8]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ext_flash[7]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ext_flash[6]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ext_flash[5]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ext_flash[4]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ext_flash[3]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ext_flash[2]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ext_flash[1]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_ext_flash[0]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_ext_flash~reg0                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_ext_flash~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[21]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[20]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[19]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[18]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[17]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[16]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[15]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[14]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[13]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[12]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[11]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[10]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[9]~reg0                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[8]~reg0                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[7]~reg0                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[6]~reg0                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[5]~reg0                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[4]~reg0                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[3]~reg0                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[2]~reg0                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[1]~reg0                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_ext_flash[0]~reg0                                    ;
+-----------------------------+-------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component|altsyncram_gjj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                         ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fpu_reset_core_clk_domain_synch_module:nios2_fpu_reset_core_clk_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                         ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_n4n:auto_generated|altsyncram_2861:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syspll:inst_syspll|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=syspll ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 4                        ; Signed Integer               ;
; CLK1_MULTIPLY_BY              ; 8                        ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 8                        ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 5                        ; Signed Integer               ;
; CLK1_DIVIDE_BY                ; 3                        ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 3                        ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 313                      ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III              ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; syspll_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone III              ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|ipl_memory:the_ipl_memory ;
+----------------+---------------------------+------------------------------------------+
; Parameter Name ; Value                     ; Type                                     ;
+----------------+---------------------------+------------------------------------------+
; INIT_FILE      ; ../cineraria_de0_boot.hex ; String                                   ;
+----------------+---------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|ipl_memory:the_ipl_memory|altsyncram:the_altsyncram ;
+------------------------------------+------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                              ;
+------------------------------------+------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                           ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                     ; Signed Integer                                    ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                    ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                           ;
; WIDTH_B                            ; 1                      ; Untyped                                           ;
; WIDTHAD_B                          ; 1                      ; Untyped                                           ;
; NUMWORDS_B                         ; 1                      ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                           ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                           ;
; INIT_FILE                          ; cineraria_de0_boot.hex ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 2048                   ; Signed Integer                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                 ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone III            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_6ec1        ; Untyped                                           ;
+------------------------------------+------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_g6o1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; useDivider     ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                                      ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                             ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                             ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                      ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                             ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                             ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                             ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                             ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; add_sub_omd ; Untyped                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                                                                                      ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                             ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                             ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                      ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                             ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                             ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                             ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                             ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; add_sub_47c ; Untyped                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                                              ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_njg ; Untyped                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25          ; Signed Integer                                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                               ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_gsb ; Untyped                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                         ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                               ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                                                                                               ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                                                                                               ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                                                                                               ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                                                      ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                      ;
; LPM_PIPELINE                                   ; 5           ; Signed Integer                                                                                                                                                               ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                      ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_eit    ; Untyped                                                                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                      ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_8sh ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_8sh ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_uue ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_0ue ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_7rh ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_0ue ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                          ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                                                ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                       ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                       ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                       ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                       ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                       ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                       ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_7kh ; Untyped                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                        ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_c5h ; Untyped                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                        ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_c5h ; Untyped                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                     ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_7kh ; Untyped                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                      ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                      ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_c5h ; Untyped                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                      ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                      ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_c5h ; Untyped                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                  ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_6ef ; Untyped                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_fmf ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6           ; Signed Integer                                                                                                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                   ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                                                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                   ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                        ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; cmpr_jdg    ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                              ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 10          ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 18          ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                           ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_r5n    ; Untyped                                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                           ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                              ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 10          ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 18          ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                           ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_r5n    ; Untyped                                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                           ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                              ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 10          ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 18          ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                           ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_r5n    ; Untyped                                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                           ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                              ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 10          ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 18          ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                           ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                           ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_r5n    ; Untyped                                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                           ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                             ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_jbn    ; Untyped                                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                             ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                             ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_jbn    ; Untyped                                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                             ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                             ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_jbn    ; Untyped                                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                             ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                             ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_jbn    ; Untyped                                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                             ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                             ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_jbn    ; Untyped                                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                             ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                             ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_jbn    ; Untyped                                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                             ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 4040                 ; Signed Integer                                                                                                                   ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                                                                                   ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                                                                                  ;
; CLOCK_CYCLES_FOR_15MS              ; 600000               ; Signed Integer                                                                                                                   ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                                                                                   ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                                                                                  ;
; CLOCK_CYCLES_FOR_2MS               ; 80000                ; Signed Integer                                                                                                                   ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                                                                                   ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                                                                                  ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                                                                                  ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                                                                                  ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                                                                                  ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                                                                                  ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                                                                                  ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                                                                                  ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                                                                                  ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_6v31 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; clock_edge     ; '1'   ; Enumerated                                                                      ;
; reset_level    ; '1'   ; Enumerated                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core ;
+-----------------+-----------+------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                           ;
+-----------------+-----------+------------------------------------------------------------------------------------------------+
; clock_edge      ; '1'       ; Enumerated                                                                                     ;
; reset_level     ; '1'       ; Enumerated                                                                                     ;
; slotnum_width   ; 6         ; Signed Integer                                                                                 ;
; system_id       ; 124059904 ; Signed Integer                                                                                 ;
; cacheline_width ; 3         ; Signed Integer                                                                                 ;
; use_slotirq     ; ON        ; String                                                                                         ;
; use_envelope    ; ON        ; String                                                                                         ;
; use_decodetable ; ON        ; String                                                                                         ;
; force_extfsedge ; '0'       ; Enumerated                                                                                     ;
; force_extwait   ; '1'       ; Enumerated                                                                                     ;
; decode_table    ; RAM       ; String                                                                                         ;
; device_maker    ; ALTERA    ; String                                                                                         ;
; pcm_fl_out      ; ON        ; String                                                                                         ;
; pcm_fr_out      ; ON        ; String                                                                                         ;
; pcm_rl_out      ; OFF       ; String                                                                                         ;
; pcm_rr_out      ; OFF       ; String                                                                                         ;
; pcm_aux0_out    ; OFF       ; String                                                                                         ;
; pcm_aux1_out    ; OFF       ; String                                                                                         ;
+-----------------+-----------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                        ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------+
; clock_edge      ; '1'       ; Enumerated                                                                                                                  ;
; reset_level     ; '1'       ; Enumerated                                                                                                                  ;
; slotnum_width   ; 6         ; Signed Integer                                                                                                              ;
; system_id       ; 124059904 ; Signed Integer                                                                                                              ;
; force_extfsedge ; '0'       ; Enumerated                                                                                                                  ;
; force_extwait   ; '1'       ; Enumerated                                                                                                                  ;
; use_slotirq     ; ON        ; String                                                                                                                      ;
; use_envelope    ; ON        ; String                                                                                                                      ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_edge     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_level    ; '1'   ; Enumerated                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine ;
+-----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value  ; Type                                                                                                                          ;
+-----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; clock_edge      ; '1'    ; Enumerated                                                                                                                    ;
; reset_level     ; '1'    ; Enumerated                                                                                                                    ;
; slotnum_width   ; 6      ; Signed Integer                                                                                                                ;
; cacheline_width ; 3      ; Signed Integer                                                                                                                ;
; use_slotirq     ; ON     ; String                                                                                                                        ;
; use_envelope    ; ON     ; String                                                                                                                        ;
; device_maker    ; ALTERA ; String                                                                                                                        ;
+-----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_edge     ; '1'    ; Enumerated                                                                                                                                                        ;
; reset_level    ; '1'    ; Enumerated                                                                                                                                                        ;
; device_maker   ; ALTERA ; String                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult|multiple_16x9:\GEN_USE_MF:MU|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                  ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
; LPM_WIDTHA                                     ; 16          ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHB                                     ; 9           ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHP                                     ; 25          ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                                                               ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                               ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                               ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_9co    ; Untyped                                                                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                               ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_lfsr:U_lfsr ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_level     ; '1'   ; Enumerated                                                                                                                                         ;
; clock_edge      ; '1'   ; Enumerated                                                                                                                                         ;
; lfsr1_size      ; 17    ; Signed Integer                                                                                                                                     ;
; fibreg1_num     ; 14    ; Signed Integer                                                                                                                                     ;
; lfsr2_size      ; 18    ; Signed Integer                                                                                                                                     ;
; fibreg2_num     ; 11    ; Signed Integer                                                                                                                                     ;
; output_bitwidth ; 16    ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_edge     ; '1'   ; Enumerated                                                                                                                                                         ;
; reset_level    ; '1'   ; Enumerated                                                                                                                                                         ;
; slotnum_width  ; 6     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_edge     ; '1'   ; Enumerated                                                                                                                                                                                      ;
; reset_level    ; '1'   ; Enumerated                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U|loreley_irqencode_8bitenc:U0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_edge     ; '1'   ; Enumerated                                                                                                                                                                                                                   ;
; reset_level    ; '1'   ; Enumerated                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U|loreley_irqencode_8bitenc:U1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_edge     ; '1'   ; Enumerated                                                                                                                                                                                                                   ;
; reset_level    ; '1'   ; Enumerated                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U|loreley_irqencode_8bitenc:U2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_edge     ; '1'   ; Enumerated                                                                                                                                                                                                                   ;
; reset_level    ; '1'   ; Enumerated                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U|loreley_irqencode_8bitenc:U3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_edge     ; '1'   ; Enumerated                                                                                                                                                                                                                   ;
; reset_level    ; '1'   ; Enumerated                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_areg ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_edge     ; '1'    ; Enumerated                                                                                                                                              ;
; reset_level    ; '1'    ; Enumerated                                                                                                                                              ;
; address_width  ; 8      ; Signed Integer                                                                                                                                          ;
; data_width     ; 32     ; Signed Integer                                                                                                                                          ;
; device_maker   ; ALTERA ; String                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_areg|altsyncram:\GEN_ALTERA:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                    ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                                                    ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; CLEAR0               ; Untyped                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_kg52      ; Untyped                                                                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_breg ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_edge     ; '1'    ; Enumerated                                                                                                                                              ;
; reset_level    ; '1'    ; Enumerated                                                                                                                                              ;
; address_width  ; 8      ; Signed Integer                                                                                                                                          ;
; data_width     ; 32     ; Signed Integer                                                                                                                                          ;
; device_maker   ; ALTERA ; String                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_breg|altsyncram:\GEN_ALTERA:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                    ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                                                    ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; CLEAR0               ; Untyped                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_kg52      ; Untyped                                                                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                             ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                                                                             ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                             ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                                                                                             ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                    ;
; INIT_FILE                          ; loreley_envram.mif   ; Untyped                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_sho1      ; Untyped                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder ;
+-----------------+--------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value  ; Type                                                                                                                        ;
+-----------------+--------+-----------------------------------------------------------------------------------------------------------------------------+
; clock_edge      ; '1'    ; Enumerated                                                                                                                  ;
; reset_level     ; '1'    ; Enumerated                                                                                                                  ;
; use_decodetable ; ON     ; String                                                                                                                      ;
; decode_table    ; RAM    ; String                                                                                                                      ;
; device_maker    ; ALTERA ; String                                                                                                                      ;
+-----------------+--------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder|loreley_simpledpram:\GEN_RAM:U_ramtable ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_edge     ; '1'    ; Enumerated                                                                                                                                                           ;
; reset_level    ; '1'    ; Enumerated                                                                                                                                                           ;
; address_width  ; 8      ; Signed Integer                                                                                                                                                       ;
; data_width     ; 16     ; Signed Integer                                                                                                                                                       ;
; device_maker   ; ALTERA ; String                                                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder|loreley_simpledpram:\GEN_RAM:U_ramtable|altsyncram:\GEN_ALTERA:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_4cj1      ; Untyped                                                                                                                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
; clock_edge     ; '1'    ; Enumerated                                                                                                                      ;
; reset_level    ; '1'    ; Enumerated                                                                                                                      ;
; device_maker   ; ALTERA ; String                                                                                                                          ;
; pcm_fl_out     ; ON     ; String                                                                                                                          ;
; pcm_fr_out     ; ON     ; String                                                                                                                          ;
; pcm_rl_out     ; OFF    ; String                                                                                                                          ;
; pcm_rr_out     ; OFF    ; String                                                                                                                          ;
; pcm_aux0_out   ; OFF    ; String                                                                                                                          ;
; pcm_aux1_out   ; OFF    ; String                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|multiple_16x9:\GEN_USE_MF:MU|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                      ;
; LPM_WIDTHA                                     ; 16          ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHB                                     ; 9           ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHP                                     ; 25          ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                             ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                             ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                             ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_9co    ; Untyped                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                             ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_edge     ; '1'   ; Enumerated                                                                                                                                                                ;
; reset_level    ; '1'   ; Enumerated                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_edge     ; '1'   ; Enumerated                                                                                                                                                                ;
; reset_level    ; '1'   ; Enumerated                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; reset_level    ; '1'   ; Enumerated                                                                                                ;
; clock_edge     ; '1'   ; Enumerated                                                                                                ;
; slotnum_width  ; 6     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|loreley_cacheram:U_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                                ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                                                ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_7nh1      ; Untyped                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; reset_level    ; '1'   ; Enumerated                                                                                                     ;
; clock_edge     ; '1'   ; Enumerated                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|multiple_16x16:multiple_16x16_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                    ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                          ;
; LPM_WIDTHA                                     ; 16          ; Signed Integer                                                                                                                          ;
; LPM_WIDTHB                                     ; 16          ; Signed Integer                                                                                                                          ;
; LPM_WIDTHP                                     ; 32          ; Signed Integer                                                                                                                          ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_c7n    ; Untyped                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                 ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACL ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; clock_edge     ; '1'   ; Enumerated                                                                                                                      ;
; reset_level    ; '1'   ; Enumerated                                                                                                                      ;
; mute_level     ; '1'   ; Enumerated                                                                                                                      ;
; pcmbitwidth    ; 16    ; Signed Integer                                                                                                                  ;
; mlfp_stage     ; OFF   ; String                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACR ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; clock_edge     ; '1'   ; Enumerated                                                                                                                      ;
; reset_level    ; '1'   ; Enumerated                                                                                                                      ;
; mute_level     ; '1'   ; Enumerated                                                                                                                      ;
; pcmbitwidth    ; 16    ; Signed Integer                                                                                                                  ;
; mlfp_stage     ; OFF   ; String                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_spdiftx:U_SPDIF ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; reset_level    ; '1'   ; Enumerated                                                                                                                         ;
; clock_edge     ; '1'   ; Enumerated                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_spdiftx:U_SPDIF|spdif_subframe_enc:U ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_level    ; '1'   ; Enumerated                                                                                                                                              ;
; clock_edge     ; '1'   ; Enumerated                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|sysuart:the_sysuart|sysuart_rx:the_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|vga:the_vga|vga_component:vga ;
+-----------------+-------+-----------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                            ;
+-----------------+-------+-----------------------------------------------------------------+
; lineoffsetbytes ; 2048  ; Signed Integer                                                  ;
; h_total         ; 1344  ; Signed Integer                                                  ;
; h_sync          ; 17    ; Signed Integer                                                  ;
; h_backp         ; 20    ; Signed Integer                                                  ;
; h_active        ; 1024  ; Signed Integer                                                  ;
; v_total         ; 806   ; Signed Integer                                                  ;
; v_sync          ; 6     ; Signed Integer                                                  ;
; v_backp         ; 29    ; Signed Integer                                                  ;
; v_active        ; 768   ; Signed Integer                                                  ;
+-----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; h_total        ; 1344  ; Signed Integer                                                                  ;
; h_sync         ; 17    ; Signed Integer                                                                  ;
; h_backp        ; 20    ; Signed Integer                                                                  ;
; h_active       ; 1024  ; Signed Integer                                                                  ;
; v_total        ; 806   ; Signed Integer                                                                  ;
; v_sync         ; 6     ; Signed Integer                                                                  ;
; v_backp        ; 29    ; Signed Integer                                                                  ;
; v_active       ; 768   ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1 ;
+-----------------+-------+----------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------+
; burstcycle      ; 512   ; Signed Integer                                                             ;
; lineoffsetbytes ; 2048  ; Signed Integer                                                             ;
+-----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_gjj1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avpll_xga:inst_avpll|altpll:altpll_component ;
+-------------------------------+-----------------------------+-----------------------------+
; Parameter Name                ; Value                       ; Type                        ;
+-------------------------------+-----------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                     ;
; PLL_TYPE                      ; AUTO                        ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=avpll_xga ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                     ;
; LOCK_HIGH                     ; 1                           ; Untyped                     ;
; LOCK_LOW                      ; 1                           ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                     ;
; SKIP_VCO                      ; OFF                         ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                     ;
; BANDWIDTH                     ; 0                           ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                     ;
; DOWN_SPREAD                   ; 0                           ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 247                         ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 13                          ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 2190                        ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 10                          ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                     ;
; DPA_DIVIDER                   ; 0                           ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                     ;
; VCO_MIN                       ; 0                           ; Untyped                     ;
; VCO_MAX                       ; 0                           ; Untyped                     ;
; VCO_CENTER                    ; 0                           ; Untyped                     ;
; PFD_MIN                       ; 0                           ; Untyped                     ;
; PFD_MAX                       ; 0                           ; Untyped                     ;
; M_INITIAL                     ; 0                           ; Untyped                     ;
; M                             ; 0                           ; Untyped                     ;
; N                             ; 1                           ; Untyped                     ;
; M2                            ; 1                           ; Untyped                     ;
; N2                            ; 1                           ; Untyped                     ;
; SS                            ; 1                           ; Untyped                     ;
; C0_HIGH                       ; 0                           ; Untyped                     ;
; C1_HIGH                       ; 0                           ; Untyped                     ;
; C2_HIGH                       ; 0                           ; Untyped                     ;
; C3_HIGH                       ; 0                           ; Untyped                     ;
; C4_HIGH                       ; 0                           ; Untyped                     ;
; C5_HIGH                       ; 0                           ; Untyped                     ;
; C6_HIGH                       ; 0                           ; Untyped                     ;
; C7_HIGH                       ; 0                           ; Untyped                     ;
; C8_HIGH                       ; 0                           ; Untyped                     ;
; C9_HIGH                       ; 0                           ; Untyped                     ;
; C0_LOW                        ; 0                           ; Untyped                     ;
; C1_LOW                        ; 0                           ; Untyped                     ;
; C2_LOW                        ; 0                           ; Untyped                     ;
; C3_LOW                        ; 0                           ; Untyped                     ;
; C4_LOW                        ; 0                           ; Untyped                     ;
; C5_LOW                        ; 0                           ; Untyped                     ;
; C6_LOW                        ; 0                           ; Untyped                     ;
; C7_LOW                        ; 0                           ; Untyped                     ;
; C8_LOW                        ; 0                           ; Untyped                     ;
; C9_LOW                        ; 0                           ; Untyped                     ;
; C0_INITIAL                    ; 0                           ; Untyped                     ;
; C1_INITIAL                    ; 0                           ; Untyped                     ;
; C2_INITIAL                    ; 0                           ; Untyped                     ;
; C3_INITIAL                    ; 0                           ; Untyped                     ;
; C4_INITIAL                    ; 0                           ; Untyped                     ;
; C5_INITIAL                    ; 0                           ; Untyped                     ;
; C6_INITIAL                    ; 0                           ; Untyped                     ;
; C7_INITIAL                    ; 0                           ; Untyped                     ;
; C8_INITIAL                    ; 0                           ; Untyped                     ;
; C9_INITIAL                    ; 0                           ; Untyped                     ;
; C0_MODE                       ; BYPASS                      ; Untyped                     ;
; C1_MODE                       ; BYPASS                      ; Untyped                     ;
; C2_MODE                       ; BYPASS                      ; Untyped                     ;
; C3_MODE                       ; BYPASS                      ; Untyped                     ;
; C4_MODE                       ; BYPASS                      ; Untyped                     ;
; C5_MODE                       ; BYPASS                      ; Untyped                     ;
; C6_MODE                       ; BYPASS                      ; Untyped                     ;
; C7_MODE                       ; BYPASS                      ; Untyped                     ;
; C8_MODE                       ; BYPASS                      ; Untyped                     ;
; C9_MODE                       ; BYPASS                      ; Untyped                     ;
; C0_PH                         ; 0                           ; Untyped                     ;
; C1_PH                         ; 0                           ; Untyped                     ;
; C2_PH                         ; 0                           ; Untyped                     ;
; C3_PH                         ; 0                           ; Untyped                     ;
; C4_PH                         ; 0                           ; Untyped                     ;
; C5_PH                         ; 0                           ; Untyped                     ;
; C6_PH                         ; 0                           ; Untyped                     ;
; C7_PH                         ; 0                           ; Untyped                     ;
; C8_PH                         ; 0                           ; Untyped                     ;
; C9_PH                         ; 0                           ; Untyped                     ;
; L0_HIGH                       ; 1                           ; Untyped                     ;
; L1_HIGH                       ; 1                           ; Untyped                     ;
; G0_HIGH                       ; 1                           ; Untyped                     ;
; G1_HIGH                       ; 1                           ; Untyped                     ;
; G2_HIGH                       ; 1                           ; Untyped                     ;
; G3_HIGH                       ; 1                           ; Untyped                     ;
; E0_HIGH                       ; 1                           ; Untyped                     ;
; E1_HIGH                       ; 1                           ; Untyped                     ;
; E2_HIGH                       ; 1                           ; Untyped                     ;
; E3_HIGH                       ; 1                           ; Untyped                     ;
; L0_LOW                        ; 1                           ; Untyped                     ;
; L1_LOW                        ; 1                           ; Untyped                     ;
; G0_LOW                        ; 1                           ; Untyped                     ;
; G1_LOW                        ; 1                           ; Untyped                     ;
; G2_LOW                        ; 1                           ; Untyped                     ;
; G3_LOW                        ; 1                           ; Untyped                     ;
; E0_LOW                        ; 1                           ; Untyped                     ;
; E1_LOW                        ; 1                           ; Untyped                     ;
; E2_LOW                        ; 1                           ; Untyped                     ;
; E3_LOW                        ; 1                           ; Untyped                     ;
; L0_INITIAL                    ; 1                           ; Untyped                     ;
; L1_INITIAL                    ; 1                           ; Untyped                     ;
; G0_INITIAL                    ; 1                           ; Untyped                     ;
; G1_INITIAL                    ; 1                           ; Untyped                     ;
; G2_INITIAL                    ; 1                           ; Untyped                     ;
; G3_INITIAL                    ; 1                           ; Untyped                     ;
; E0_INITIAL                    ; 1                           ; Untyped                     ;
; E1_INITIAL                    ; 1                           ; Untyped                     ;
; E2_INITIAL                    ; 1                           ; Untyped                     ;
; E3_INITIAL                    ; 1                           ; Untyped                     ;
; L0_MODE                       ; BYPASS                      ; Untyped                     ;
; L1_MODE                       ; BYPASS                      ; Untyped                     ;
; G0_MODE                       ; BYPASS                      ; Untyped                     ;
; G1_MODE                       ; BYPASS                      ; Untyped                     ;
; G2_MODE                       ; BYPASS                      ; Untyped                     ;
; G3_MODE                       ; BYPASS                      ; Untyped                     ;
; E0_MODE                       ; BYPASS                      ; Untyped                     ;
; E1_MODE                       ; BYPASS                      ; Untyped                     ;
; E2_MODE                       ; BYPASS                      ; Untyped                     ;
; E3_MODE                       ; BYPASS                      ; Untyped                     ;
; L0_PH                         ; 0                           ; Untyped                     ;
; L1_PH                         ; 0                           ; Untyped                     ;
; G0_PH                         ; 0                           ; Untyped                     ;
; G1_PH                         ; 0                           ; Untyped                     ;
; G2_PH                         ; 0                           ; Untyped                     ;
; G3_PH                         ; 0                           ; Untyped                     ;
; E0_PH                         ; 0                           ; Untyped                     ;
; E1_PH                         ; 0                           ; Untyped                     ;
; E2_PH                         ; 0                           ; Untyped                     ;
; E3_PH                         ; 0                           ; Untyped                     ;
; M_PH                          ; 0                           ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; CLK0_COUNTER                  ; G0                          ; Untyped                     ;
; CLK1_COUNTER                  ; G0                          ; Untyped                     ;
; CLK2_COUNTER                  ; G0                          ; Untyped                     ;
; CLK3_COUNTER                  ; G0                          ; Untyped                     ;
; CLK4_COUNTER                  ; G0                          ; Untyped                     ;
; CLK5_COUNTER                  ; G0                          ; Untyped                     ;
; CLK6_COUNTER                  ; E0                          ; Untyped                     ;
; CLK7_COUNTER                  ; E1                          ; Untyped                     ;
; CLK8_COUNTER                  ; E2                          ; Untyped                     ;
; CLK9_COUNTER                  ; E3                          ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                     ;
; M_TIME_DELAY                  ; 0                           ; Untyped                     ;
; N_TIME_DELAY                  ; 0                           ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                     ;
; VCO_POST_SCALE                ; 0                           ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                 ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                     ;
; CBXI_PARAMETER                ; avpll_xga_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone III                 ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE              ;
+-------------------------------+-----------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; reset_level    ; '1'   ; Enumerated                             ;
; resolution     ; XGA   ; String                                 ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; reset_level    ; '1'   ; Enumerated                                                 ;
; clock_edge     ; '1'   ; Enumerated                                                 ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; reset_level    ; '1'   ; Enumerated                                                 ;
; clock_edge     ; '1'   ; Enumerated                                                 ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; reset_level    ; '1'   ; Enumerated                                                 ;
; clock_edge     ; '1'   ; Enumerated                                                 ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; reset_level    ; '1'   ; Enumerated                                                   ;
; resolution     ; XGA   ; String                                                       ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component ;
+-------------------------------+---------------------------------------+-------------------------------------------------------------------------+
; Parameter Name                ; Value                                 ; Type                                                                    ;
+-------------------------------+---------------------------------------+-------------------------------------------------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS                    ; Untyped                                                                 ;
; PLL_TYPE                      ; AUTO                                  ; Untyped                                                                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_tx_cyclone3_xga ; Untyped                                                                 ;
; QUALIFY_CONF_DONE             ; OFF                                   ; Untyped                                                                 ;
; COMPENSATE_CLOCK              ; CLK0                                  ; Untyped                                                                 ;
; SCAN_CHAIN                    ; LONG                                  ; Untyped                                                                 ;
; PRIMARY_CLOCK                 ; INCLK0                                ; Untyped                                                                 ;
; INCLK0_INPUT_FREQUENCY        ; 15384                                 ; Signed Integer                                                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                                     ; Untyped                                                                 ;
; GATE_LOCK_SIGNAL              ; NO                                    ; Untyped                                                                 ;
; GATE_LOCK_COUNTER             ; 0                                     ; Untyped                                                                 ;
; LOCK_HIGH                     ; 1                                     ; Untyped                                                                 ;
; LOCK_LOW                      ; 1                                     ; Untyped                                                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                                     ; Untyped                                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                                     ; Untyped                                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                   ; Untyped                                                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                   ; Untyped                                                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                   ; Untyped                                                                 ;
; SKIP_VCO                      ; OFF                                   ; Untyped                                                                 ;
; SWITCH_OVER_COUNTER           ; 0                                     ; Untyped                                                                 ;
; SWITCH_OVER_TYPE              ; AUTO                                  ; Untyped                                                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                               ; Untyped                                                                 ;
; BANDWIDTH                     ; 0                                     ; Untyped                                                                 ;
; BANDWIDTH_TYPE                ; AUTO                                  ; Untyped                                                                 ;
; SPREAD_FREQUENCY              ; 0                                     ; Untyped                                                                 ;
; DOWN_SPREAD                   ; 0                                     ; Untyped                                                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                   ; Untyped                                                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                   ; Untyped                                                                 ;
; CLK9_MULTIPLY_BY              ; 0                                     ; Untyped                                                                 ;
; CLK8_MULTIPLY_BY              ; 0                                     ; Untyped                                                                 ;
; CLK7_MULTIPLY_BY              ; 0                                     ; Untyped                                                                 ;
; CLK6_MULTIPLY_BY              ; 0                                     ; Untyped                                                                 ;
; CLK5_MULTIPLY_BY              ; 1                                     ; Untyped                                                                 ;
; CLK4_MULTIPLY_BY              ; 1                                     ; Untyped                                                                 ;
; CLK3_MULTIPLY_BY              ; 1                                     ; Untyped                                                                 ;
; CLK2_MULTIPLY_BY              ; 1                                     ; Untyped                                                                 ;
; CLK1_MULTIPLY_BY              ; 5                                     ; Signed Integer                                                          ;
; CLK0_MULTIPLY_BY              ; 1                                     ; Signed Integer                                                          ;
; CLK9_DIVIDE_BY                ; 0                                     ; Untyped                                                                 ;
; CLK8_DIVIDE_BY                ; 0                                     ; Untyped                                                                 ;
; CLK7_DIVIDE_BY                ; 0                                     ; Untyped                                                                 ;
; CLK6_DIVIDE_BY                ; 0                                     ; Untyped                                                                 ;
; CLK5_DIVIDE_BY                ; 1                                     ; Untyped                                                                 ;
; CLK4_DIVIDE_BY                ; 1                                     ; Untyped                                                                 ;
; CLK3_DIVIDE_BY                ; 1                                     ; Untyped                                                                 ;
; CLK2_DIVIDE_BY                ; 1                                     ; Untyped                                                                 ;
; CLK1_DIVIDE_BY                ; 1                                     ; Signed Integer                                                          ;
; CLK0_DIVIDE_BY                ; 1                                     ; Signed Integer                                                          ;
; CLK9_PHASE_SHIFT              ; 0                                     ; Untyped                                                                 ;
; CLK8_PHASE_SHIFT              ; 0                                     ; Untyped                                                                 ;
; CLK7_PHASE_SHIFT              ; 0                                     ; Untyped                                                                 ;
; CLK6_PHASE_SHIFT              ; 0                                     ; Untyped                                                                 ;
; CLK5_PHASE_SHIFT              ; 0                                     ; Untyped                                                                 ;
; CLK4_PHASE_SHIFT              ; 0                                     ; Untyped                                                                 ;
; CLK3_PHASE_SHIFT              ; 0                                     ; Untyped                                                                 ;
; CLK2_PHASE_SHIFT              ; 0                                     ; Untyped                                                                 ;
; CLK1_PHASE_SHIFT              ; 0                                     ; Untyped                                                                 ;
; CLK0_PHASE_SHIFT              ; 0                                     ; Untyped                                                                 ;
; CLK5_TIME_DELAY               ; 0                                     ; Untyped                                                                 ;
; CLK4_TIME_DELAY               ; 0                                     ; Untyped                                                                 ;
; CLK3_TIME_DELAY               ; 0                                     ; Untyped                                                                 ;
; CLK2_TIME_DELAY               ; 0                                     ; Untyped                                                                 ;
; CLK1_TIME_DELAY               ; 0                                     ; Untyped                                                                 ;
; CLK0_TIME_DELAY               ; 0                                     ; Untyped                                                                 ;
; CLK9_DUTY_CYCLE               ; 50                                    ; Untyped                                                                 ;
; CLK8_DUTY_CYCLE               ; 50                                    ; Untyped                                                                 ;
; CLK7_DUTY_CYCLE               ; 50                                    ; Untyped                                                                 ;
; CLK6_DUTY_CYCLE               ; 50                                    ; Untyped                                                                 ;
; CLK5_DUTY_CYCLE               ; 50                                    ; Untyped                                                                 ;
; CLK4_DUTY_CYCLE               ; 50                                    ; Untyped                                                                 ;
; CLK3_DUTY_CYCLE               ; 50                                    ; Untyped                                                                 ;
; CLK2_DUTY_CYCLE               ; 50                                    ; Untyped                                                                 ;
; CLK1_DUTY_CYCLE               ; 50                                    ; Signed Integer                                                          ;
; CLK0_DUTY_CYCLE               ; 50                                    ; Signed Integer                                                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                 ;
; LOCK_WINDOW_UI                ;  0.05                                 ; Untyped                                                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                ; Untyped                                                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                ; Untyped                                                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                ; Untyped                                                                 ;
; DPA_MULTIPLY_BY               ; 0                                     ; Untyped                                                                 ;
; DPA_DIVIDE_BY                 ; 1                                     ; Untyped                                                                 ;
; DPA_DIVIDER                   ; 0                                     ; Untyped                                                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                                     ; Untyped                                                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                                     ; Untyped                                                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                                     ; Untyped                                                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                                     ; Untyped                                                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                                     ; Untyped                                                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                                     ; Untyped                                                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                                     ; Untyped                                                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                                     ; Untyped                                                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                                     ; Untyped                                                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                                     ; Untyped                                                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                                     ; Untyped                                                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                                     ; Untyped                                                                 ;
; EXTCLK3_TIME_DELAY            ; 0                                     ; Untyped                                                                 ;
; EXTCLK2_TIME_DELAY            ; 0                                     ; Untyped                                                                 ;
; EXTCLK1_TIME_DELAY            ; 0                                     ; Untyped                                                                 ;
; EXTCLK0_TIME_DELAY            ; 0                                     ; Untyped                                                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                                    ; Untyped                                                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                                    ; Untyped                                                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                                    ; Untyped                                                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                                    ; Untyped                                                                 ;
; VCO_MULTIPLY_BY               ; 0                                     ; Untyped                                                                 ;
; VCO_DIVIDE_BY                 ; 0                                     ; Untyped                                                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                     ; Untyped                                                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                     ; Untyped                                                                 ;
; VCO_MIN                       ; 0                                     ; Untyped                                                                 ;
; VCO_MAX                       ; 0                                     ; Untyped                                                                 ;
; VCO_CENTER                    ; 0                                     ; Untyped                                                                 ;
; PFD_MIN                       ; 0                                     ; Untyped                                                                 ;
; PFD_MAX                       ; 0                                     ; Untyped                                                                 ;
; M_INITIAL                     ; 0                                     ; Untyped                                                                 ;
; M                             ; 0                                     ; Untyped                                                                 ;
; N                             ; 1                                     ; Untyped                                                                 ;
; M2                            ; 1                                     ; Untyped                                                                 ;
; N2                            ; 1                                     ; Untyped                                                                 ;
; SS                            ; 1                                     ; Untyped                                                                 ;
; C0_HIGH                       ; 0                                     ; Untyped                                                                 ;
; C1_HIGH                       ; 0                                     ; Untyped                                                                 ;
; C2_HIGH                       ; 0                                     ; Untyped                                                                 ;
; C3_HIGH                       ; 0                                     ; Untyped                                                                 ;
; C4_HIGH                       ; 0                                     ; Untyped                                                                 ;
; C5_HIGH                       ; 0                                     ; Untyped                                                                 ;
; C6_HIGH                       ; 0                                     ; Untyped                                                                 ;
; C7_HIGH                       ; 0                                     ; Untyped                                                                 ;
; C8_HIGH                       ; 0                                     ; Untyped                                                                 ;
; C9_HIGH                       ; 0                                     ; Untyped                                                                 ;
; C0_LOW                        ; 0                                     ; Untyped                                                                 ;
; C1_LOW                        ; 0                                     ; Untyped                                                                 ;
; C2_LOW                        ; 0                                     ; Untyped                                                                 ;
; C3_LOW                        ; 0                                     ; Untyped                                                                 ;
; C4_LOW                        ; 0                                     ; Untyped                                                                 ;
; C5_LOW                        ; 0                                     ; Untyped                                                                 ;
; C6_LOW                        ; 0                                     ; Untyped                                                                 ;
; C7_LOW                        ; 0                                     ; Untyped                                                                 ;
; C8_LOW                        ; 0                                     ; Untyped                                                                 ;
; C9_LOW                        ; 0                                     ; Untyped                                                                 ;
; C0_INITIAL                    ; 0                                     ; Untyped                                                                 ;
; C1_INITIAL                    ; 0                                     ; Untyped                                                                 ;
; C2_INITIAL                    ; 0                                     ; Untyped                                                                 ;
; C3_INITIAL                    ; 0                                     ; Untyped                                                                 ;
; C4_INITIAL                    ; 0                                     ; Untyped                                                                 ;
; C5_INITIAL                    ; 0                                     ; Untyped                                                                 ;
; C6_INITIAL                    ; 0                                     ; Untyped                                                                 ;
; C7_INITIAL                    ; 0                                     ; Untyped                                                                 ;
; C8_INITIAL                    ; 0                                     ; Untyped                                                                 ;
; C9_INITIAL                    ; 0                                     ; Untyped                                                                 ;
; C0_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; C1_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; C2_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; C3_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; C4_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; C5_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; C6_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; C7_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; C8_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; C9_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; C0_PH                         ; 0                                     ; Untyped                                                                 ;
; C1_PH                         ; 0                                     ; Untyped                                                                 ;
; C2_PH                         ; 0                                     ; Untyped                                                                 ;
; C3_PH                         ; 0                                     ; Untyped                                                                 ;
; C4_PH                         ; 0                                     ; Untyped                                                                 ;
; C5_PH                         ; 0                                     ; Untyped                                                                 ;
; C6_PH                         ; 0                                     ; Untyped                                                                 ;
; C7_PH                         ; 0                                     ; Untyped                                                                 ;
; C8_PH                         ; 0                                     ; Untyped                                                                 ;
; C9_PH                         ; 0                                     ; Untyped                                                                 ;
; L0_HIGH                       ; 1                                     ; Untyped                                                                 ;
; L1_HIGH                       ; 1                                     ; Untyped                                                                 ;
; G0_HIGH                       ; 1                                     ; Untyped                                                                 ;
; G1_HIGH                       ; 1                                     ; Untyped                                                                 ;
; G2_HIGH                       ; 1                                     ; Untyped                                                                 ;
; G3_HIGH                       ; 1                                     ; Untyped                                                                 ;
; E0_HIGH                       ; 1                                     ; Untyped                                                                 ;
; E1_HIGH                       ; 1                                     ; Untyped                                                                 ;
; E2_HIGH                       ; 1                                     ; Untyped                                                                 ;
; E3_HIGH                       ; 1                                     ; Untyped                                                                 ;
; L0_LOW                        ; 1                                     ; Untyped                                                                 ;
; L1_LOW                        ; 1                                     ; Untyped                                                                 ;
; G0_LOW                        ; 1                                     ; Untyped                                                                 ;
; G1_LOW                        ; 1                                     ; Untyped                                                                 ;
; G2_LOW                        ; 1                                     ; Untyped                                                                 ;
; G3_LOW                        ; 1                                     ; Untyped                                                                 ;
; E0_LOW                        ; 1                                     ; Untyped                                                                 ;
; E1_LOW                        ; 1                                     ; Untyped                                                                 ;
; E2_LOW                        ; 1                                     ; Untyped                                                                 ;
; E3_LOW                        ; 1                                     ; Untyped                                                                 ;
; L0_INITIAL                    ; 1                                     ; Untyped                                                                 ;
; L1_INITIAL                    ; 1                                     ; Untyped                                                                 ;
; G0_INITIAL                    ; 1                                     ; Untyped                                                                 ;
; G1_INITIAL                    ; 1                                     ; Untyped                                                                 ;
; G2_INITIAL                    ; 1                                     ; Untyped                                                                 ;
; G3_INITIAL                    ; 1                                     ; Untyped                                                                 ;
; E0_INITIAL                    ; 1                                     ; Untyped                                                                 ;
; E1_INITIAL                    ; 1                                     ; Untyped                                                                 ;
; E2_INITIAL                    ; 1                                     ; Untyped                                                                 ;
; E3_INITIAL                    ; 1                                     ; Untyped                                                                 ;
; L0_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; L1_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; G0_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; G1_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; G2_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; G3_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; E0_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; E1_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; E2_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; E3_MODE                       ; BYPASS                                ; Untyped                                                                 ;
; L0_PH                         ; 0                                     ; Untyped                                                                 ;
; L1_PH                         ; 0                                     ; Untyped                                                                 ;
; G0_PH                         ; 0                                     ; Untyped                                                                 ;
; G1_PH                         ; 0                                     ; Untyped                                                                 ;
; G2_PH                         ; 0                                     ; Untyped                                                                 ;
; G3_PH                         ; 0                                     ; Untyped                                                                 ;
; E0_PH                         ; 0                                     ; Untyped                                                                 ;
; E1_PH                         ; 0                                     ; Untyped                                                                 ;
; E2_PH                         ; 0                                     ; Untyped                                                                 ;
; E3_PH                         ; 0                                     ; Untyped                                                                 ;
; M_PH                          ; 0                                     ; Untyped                                                                 ;
; C1_USE_CASC_IN                ; OFF                                   ; Untyped                                                                 ;
; C2_USE_CASC_IN                ; OFF                                   ; Untyped                                                                 ;
; C3_USE_CASC_IN                ; OFF                                   ; Untyped                                                                 ;
; C4_USE_CASC_IN                ; OFF                                   ; Untyped                                                                 ;
; C5_USE_CASC_IN                ; OFF                                   ; Untyped                                                                 ;
; C6_USE_CASC_IN                ; OFF                                   ; Untyped                                                                 ;
; C7_USE_CASC_IN                ; OFF                                   ; Untyped                                                                 ;
; C8_USE_CASC_IN                ; OFF                                   ; Untyped                                                                 ;
; C9_USE_CASC_IN                ; OFF                                   ; Untyped                                                                 ;
; CLK0_COUNTER                  ; G0                                    ; Untyped                                                                 ;
; CLK1_COUNTER                  ; G0                                    ; Untyped                                                                 ;
; CLK2_COUNTER                  ; G0                                    ; Untyped                                                                 ;
; CLK3_COUNTER                  ; G0                                    ; Untyped                                                                 ;
; CLK4_COUNTER                  ; G0                                    ; Untyped                                                                 ;
; CLK5_COUNTER                  ; G0                                    ; Untyped                                                                 ;
; CLK6_COUNTER                  ; E0                                    ; Untyped                                                                 ;
; CLK7_COUNTER                  ; E1                                    ; Untyped                                                                 ;
; CLK8_COUNTER                  ; E2                                    ; Untyped                                                                 ;
; CLK9_COUNTER                  ; E3                                    ; Untyped                                                                 ;
; L0_TIME_DELAY                 ; 0                                     ; Untyped                                                                 ;
; L1_TIME_DELAY                 ; 0                                     ; Untyped                                                                 ;
; G0_TIME_DELAY                 ; 0                                     ; Untyped                                                                 ;
; G1_TIME_DELAY                 ; 0                                     ; Untyped                                                                 ;
; G2_TIME_DELAY                 ; 0                                     ; Untyped                                                                 ;
; G3_TIME_DELAY                 ; 0                                     ; Untyped                                                                 ;
; E0_TIME_DELAY                 ; 0                                     ; Untyped                                                                 ;
; E1_TIME_DELAY                 ; 0                                     ; Untyped                                                                 ;
; E2_TIME_DELAY                 ; 0                                     ; Untyped                                                                 ;
; E3_TIME_DELAY                 ; 0                                     ; Untyped                                                                 ;
; M_TIME_DELAY                  ; 0                                     ; Untyped                                                                 ;
; N_TIME_DELAY                  ; 0                                     ; Untyped                                                                 ;
; EXTCLK3_COUNTER               ; E3                                    ; Untyped                                                                 ;
; EXTCLK2_COUNTER               ; E2                                    ; Untyped                                                                 ;
; EXTCLK1_COUNTER               ; E1                                    ; Untyped                                                                 ;
; EXTCLK0_COUNTER               ; E0                                    ; Untyped                                                                 ;
; ENABLE0_COUNTER               ; L0                                    ; Untyped                                                                 ;
; ENABLE1_COUNTER               ; L0                                    ; Untyped                                                                 ;
; CHARGE_PUMP_CURRENT           ; 2                                     ; Untyped                                                                 ;
; LOOP_FILTER_R                 ;  1.000000                             ; Untyped                                                                 ;
; LOOP_FILTER_C                 ; 5                                     ; Untyped                                                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                  ; Untyped                                                                 ;
; LOOP_FILTER_R_BITS            ; 9999                                  ; Untyped                                                                 ;
; LOOP_FILTER_C_BITS            ; 9999                                  ; Untyped                                                                 ;
; VCO_POST_SCALE                ; 0                                     ; Untyped                                                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                     ; Untyped                                                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                     ; Untyped                                                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                     ; Untyped                                                                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                           ; Untyped                                                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                     ; Untyped                                                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                     ; Untyped                                                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                     ; Untyped                                                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                     ; Untyped                                                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLK0                     ; PORT_USED                             ; Untyped                                                                 ;
; PORT_CLK1                     ; PORT_USED                             ; Untyped                                                                 ;
; PORT_CLK2                     ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLK3                     ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLK4                     ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLK5                     ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLK6                     ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLK7                     ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLK8                     ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLK9                     ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                     ; Untyped                                                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                     ; Untyped                                                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_INCLK1                   ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_INCLK0                   ; PORT_USED                             ; Untyped                                                                 ;
; PORT_FBIN                     ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_PLLENA                   ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_ARESET                   ; PORT_USED                             ; Untyped                                                                 ;
; PORT_PFDENA                   ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                     ; Untyped                                                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                     ; Untyped                                                                 ;
; PORT_LOCKED                   ; PORT_USED                             ; Untyped                                                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                     ; Untyped                                                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                           ; Untyped                                                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                     ; Untyped                                                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                     ; Untyped                                                                 ;
; M_TEST_SOURCE                 ; 5                                     ; Untyped                                                                 ;
; C0_TEST_SOURCE                ; 5                                     ; Untyped                                                                 ;
; C1_TEST_SOURCE                ; 5                                     ; Untyped                                                                 ;
; C2_TEST_SOURCE                ; 5                                     ; Untyped                                                                 ;
; C3_TEST_SOURCE                ; 5                                     ; Untyped                                                                 ;
; C4_TEST_SOURCE                ; 5                                     ; Untyped                                                                 ;
; C5_TEST_SOURCE                ; 5                                     ; Untyped                                                                 ;
; C6_TEST_SOURCE                ; 5                                     ; Untyped                                                                 ;
; C7_TEST_SOURCE                ; 5                                     ; Untyped                                                                 ;
; C8_TEST_SOURCE                ; 5                                     ; Untyped                                                                 ;
; C9_TEST_SOURCE                ; 5                                     ; Untyped                                                                 ;
; CBXI_PARAMETER                ; pll_tx_cyclone3_xga_altpll            ; Untyped                                                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                  ; Untyped                                                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                                     ; Untyped                                                                 ;
; WIDTH_CLOCK                   ; 5                                     ; Signed Integer                                                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                     ; Untyped                                                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                   ; Untyped                                                                 ;
; DEVICE_FAMILY                 ; Cyclone III                           ; Untyped                                                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                ; Untyped                                                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS             ; ON                                    ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS          ; OFF                                   ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS           ; ON                                    ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                   ; IGNORE_CASCADE                                                          ;
+-------------------------------+---------------------------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_31f ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_31f ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_31f ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_31f ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_31f ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_31f ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_31f ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_31f ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                   ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                                                                                ;
; WIDTH          ; 48             ; Untyped                                                                                                                                                                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                ;
; CBXI_PARAMETER ; shift_taps_n4n ; Untyped                                                                                                                                                                                                                ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                       ;
+-------------------------------+----------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                              ;
+-------------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 3                                                                                                  ;
; Entity Instance               ; syspll:inst_syspll|altpll:altpll_component                                                         ;
;     -- OPERATION_MODE         ; NORMAL                                                                                             ;
;     -- PLL_TYPE               ; AUTO                                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                  ;
; Entity Instance               ; avpll_xga:inst_avpll|altpll:altpll_component                                                       ;
;     -- OPERATION_MODE         ; NORMAL                                                                                             ;
;     -- PLL_TYPE               ; AUTO                                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                  ;
; Entity Instance               ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 15384                                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                  ;
+-------------------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                                                                                                                             ;
; Entity Instance                           ; nios2_fpu:inst|ipl_memory:the_ipl_memory|altsyncram:the_altsyncram                                                                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                     ;
; Entity Instance                           ; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                     ;
; Entity Instance                           ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_areg|altsyncram:\GEN_ALTERA:altsyncram_component              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                     ;
; Entity Instance                           ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_breg|altsyncram:\GEN_ALTERA:altsyncram_component              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                     ;
; Entity Instance                           ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                     ;
; Entity Instance                           ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder|loreley_simpledpram:\GEN_RAM:U_ramtable|altsyncram:\GEN_ALTERA:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                     ;
; Entity Instance                           ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|loreley_cacheram:U_mem|altsyncram:altsyncram_component                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                     ;
; Entity Instance                           ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                 ;
; Entity Instance            ; nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo     ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo     ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                                  ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                                   ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 14                                                                                                                                                                                                      ;
; Entity Instance                       ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult          ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
; Entity Instance                       ; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component     ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 18                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
; Entity Instance                       ; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component     ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 18                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
; Entity Instance                       ; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component     ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 18                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
; Entity Instance                       ; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component     ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 18                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
; Entity Instance                       ; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component   ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
; Entity Instance                       ; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component   ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
; Entity Instance                       ; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component   ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
; Entity Instance                       ; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component   ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
; Entity Instance                       ; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component   ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
; Entity Instance                       ; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component   ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                                                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
; Entity Instance                       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult|multiple_16x9:\GEN_USE_MF:MU|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 25                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
; Entity Instance                       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|multiple_16x9:\GEN_USE_MF:MU|lpm_mult:lpm_mult_component                                   ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                       ;
;     -- LPM_WIDTHP                     ; 25                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
; Entity Instance                       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|multiple_16x16:multiple_16x16_inst|lpm_mult:lpm_mult_component                                               ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                      ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                       ;
; Entity Instance            ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                       ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                                                                       ;
;     -- WIDTH               ; 48                                                                                                                                                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_tx_pdiff:inst5|pdiff_transmitter:SER"                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; pll_locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_reset_core_clk_domain_synch_module:nios2_fpu_reset_core_clk_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0"           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; q[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1"                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ready            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video_pixelvalid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0" ;
+------------+-------+----------+---------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                 ;
+------------+-------+----------+---------------------------------------------------------+
; dither_ena ; Input ; Info     ; Stuck at GND                                            ;
+------------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|sysuart:the_sysuart|sysuart_regs:the_sysuart_regs" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|sysuart:the_sysuart|sysuart_rx:the_sysuart_rx" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|sysuart:the_sysuart|sysuart_tx:the_sysuart_tx" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|sysuart_s1_arbitrator:the_sysuart_s1"                                                            ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                             ; Type   ; Severity ; Details                                                                             ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; sysuart_s1_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sysuart_s1_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|sysid:the_sysid" ;
+-------+-------+----------+---------------------------------+
; Port  ; Type  ; Severity ; Details                         ;
+-------+-------+----------+---------------------------------+
; clock ; Input ; Info     ; Stuck at GND                    ;
+-------+-------+----------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_spdiftx:U_SPDIF|spdif_subframe_enc:U" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                          ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; valid_bit ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_spdiftx:U_SPDIF" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; first_frame     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
; end_frame       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
; pcmdata_l[7..0] ; Input  ; Info     ; Stuck at GND                                                                                         ;
; pcmdata_r[7..0] ; Input  ; Info     ; Stuck at GND                                                                                         ;
; empha_ena       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; copy_ena        ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; copy_gen        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; freq_code       ; Input  ; Info     ; Stuck at GND                                                                                         ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACR" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                               ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; fs128_timing ; Input ; Info     ; Stuck at VCC                                                                                          ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACL" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                               ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; fs128_timing ; Input ; Info     ; Stuck at VCC                                                                                          ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|multiple_16x16:multiple_16x16_inst" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; datab[15]      ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; result[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
; result[13..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                                              ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|multiple_16x9:\GEN_USE_MF:MU" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; result[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg" ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                          ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress[8..7] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult|multiple_16x9:\GEN_USE_MF:MU" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datab[8]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; result[24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core"                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ignition              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; address[11]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; rom_slotnum[6]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rom_bank[1]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rom_address[29..25]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcmout_rl             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcmout_rr             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcmout_aux0           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcmout_aux1           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aclink_wrdata[31..23] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4"                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; test_fs_sync ; Input  ; Info     ; Stuck at GND                                                                        ;
; ext_address  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ext_read_n   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fs_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dac_mute     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_waitrequest_adapter:the_peripheral_bridge_waitrequest_adapter" ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                      ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; s1_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_upstream_adapter:the_peripheral_bridge_upstream_adapter" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                        ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; s1_flush ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_downstream_adapter:the_peripheral_bridge_downstream_adapter" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                   ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m1_arbiterlock   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; m1_arbiterlock2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; m1_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge"                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; m1_endofpacket ; Input  ; Info     ; Stuck at GND                                                                        ;
; m1_debugaccess ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|peripheral_bridge_s1_arbitrator:the_peripheral_bridge_s1|rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1_module:rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2"                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_clock_2_in_arbitrator:the_nios2_fpu_clock_2_in"                                                ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                     ; Type   ; Severity ; Details                                                                             ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_fpu_clock_2_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1"                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_clock_1_in_arbitrator:the_nios2_fpu_clock_1_in"                                                ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                     ; Type   ; Severity ; Details                                                                             ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_fpu_clock_1_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_clock_0_in_arbitrator:the_nios2_fpu_clock_0_in"                                                ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                     ; Type   ; Severity ; Details                                                                             ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_fpu_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9"                                                   ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; upstream_writedata         ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_downstream_debugaccess ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|burstcount_fifo_for_nios2_fpu_burst_9_upstream_module:burstcount_fifo_for_nios2_fpu_burst_9_upstream" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; data_in[4]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; data_out[4]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; fifo_contains_ones_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; full                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8"                                                   ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_downstream_debugaccess ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|burstcount_fifo_for_nios2_fpu_burst_8_upstream_module:burstcount_fifo_for_nios2_fpu_burst_8_upstream" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; fifo_contains_ones_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; full                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7"                                                     ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; upstream_writedata           ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_downstream_debugaccess   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_downstream_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|burstcount_fifo_for_nios2_fpu_burst_7_upstream_module:burstcount_fifo_for_nios2_fpu_burst_7_upstream" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; fifo_contains_ones_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; full                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6"                                                     ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_downstream_debugaccess   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_downstream_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|burstcount_fifo_for_nios2_fpu_burst_6_upstream_module:burstcount_fifo_for_nios2_fpu_burst_6_upstream" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; fifo_contains_ones_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; full                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5"                                                     ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_downstream_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|burstcount_fifo_for_nios2_fpu_burst_5_upstream_module:burstcount_fifo_for_nios2_fpu_burst_5_upstream" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; fifo_contains_ones_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; full                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4"                                                     ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; upstream_writedata           ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_downstream_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|burstcount_fifo_for_nios2_fpu_burst_4_upstream_module:burstcount_fifo_for_nios2_fpu_burst_4_upstream" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; fifo_contains_ones_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; full                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3"                                                     ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; upstream_writedata           ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_downstream_debugaccess   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_downstream_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_3_upstream_arbitrator:the_nios2_fpu_burst_3_upstream|rdv_fifo_for_spu_m1_to_nios2_fpu_burst_3_upstream_module:rdv_fifo_for_spu_m1_to_nios2_fpu_burst_3_upstream" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_3_upstream_arbitrator:the_nios2_fpu_burst_3_upstream|burstcount_fifo_for_nios2_fpu_burst_3_upstream_module:burstcount_fifo_for_nios2_fpu_burst_3_upstream" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; fifo_contains_ones_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; full                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2"                                                     ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_downstream_debugaccess   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_downstream_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; data_in[4]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; data_out[4]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; fifo_contains_ones_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; full                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_10:the_nios2_fpu_burst_10"                                                 ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_downstream_debugaccess ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                               ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                          ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                          ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                   ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                   ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                   ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|burstcount_fifo_for_nios2_fpu_burst_10_upstream_module:burstcount_fifo_for_nios2_fpu_burst_10_upstream" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; data_in[4]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; data_out[4]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; fifo_contains_ones_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; full                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1"                                                     ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; upstream_writedata           ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_downstream_debugaccess   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_downstream_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; data_in[4]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; data_out[4]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; fifo_contains_ones_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; full                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0"                                                 ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; upstream_writedata       ; Input  ; Info     ; Stuck at GND                                                                        ;
; downstream_debugaccess   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; downstream_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_0_upstream_arbitrator:the_nios2_fpu_burst_0_upstream|rdv_fifo_for_vga_m1_to_nios2_fpu_burst_0_upstream_module:rdv_fifo_for_vga_m1_to_nios2_fpu_burst_0_upstream" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fpu_burst_0_upstream_arbitrator:the_nios2_fpu_burst_0_upstream|burstcount_fifo_for_nios2_fpu_burst_0_upstream_module:burstcount_fifo_for_nios2_fpu_burst_0_upstream" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; data_in[10]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; data_out[10]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; fifo_contains_ones_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; full                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1" ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                            ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datab[9..8] ; Input ; Info     ; Stuck at VCC                                                                                                                                                       ;
; datab[5..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                       ;
; datab[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                       ;
; datab[7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                       ;
; datab[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                       ;
; datab[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                       ;
; datab[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                       ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1" ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                            ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datab[9..7] ; Input ; Info     ; Stuck at VCC                                                                                                                                                       ;
; datab[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                       ;
; datab[6]    ; Input ; Info     ; Stuck at GND                                                                                                                                                       ;
; datab[5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                       ;
; datab[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                       ;
; datab[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                       ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datab[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; datab[2..0]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; datab[4..3]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; datab[9]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; datab[8]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; datab[7]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; result[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datab[8..6]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; datab[2..1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; datab[5..3]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; datab[9]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; datab[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; result[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt" ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                                                                                ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[31..23] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                           ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                                                                                  ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[5..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                             ;
; data[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                             ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift" ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                                                                         ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                    ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu"                                                  ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_ci_multi_a        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_b        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_c        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_clock    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_estatus  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_ipending ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_readra   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_readrb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_reset    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_status   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_writerc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif" ;
+------------+-------+----------+--------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                  ;
+------------+-------+----------+--------------------------------------------------------------------------+
; chipselect ; Input ; Info     ; Stuck at VCC                                                             ;
; read       ; Input ; Info     ; Stuck at VCC                                                             ;
+------------+-------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_fpu:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                                           ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 03 13:17:39 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cineraria -c cineraria
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file dvi_tx_pdiff/tmds_encoder.vhd
    Info (12022): Found design unit 1: tmds_encoder-RTL
    Info (12023): Found entity 1: tmds_encoder
Info (12021): Found 2 design units, including 1 entities, in source file dvi_tx_pdiff/pll_tx_cyclone3_xga.vhd
    Info (12022): Found design unit 1: pll_tx_cyclone3_xga-SYN
    Info (12023): Found entity 1: pll_tx_cyclone3_xga
Info (12021): Found 2 design units, including 1 entities, in source file dvi_tx_pdiff/pll_tx_cyclone3_vga.vhd
    Info (12022): Found design unit 1: pll_tx_cyclone3_vga-SYN
    Info (12023): Found entity 1: pll_tx_cyclone3_vga
Info (12021): Found 2 design units, including 1 entities, in source file dvi_tx_pdiff/pll_tx_cyclone3_svga.vhd
    Info (12022): Found design unit 1: pll_tx_cyclone3_svga-SYN
    Info (12023): Found entity 1: pll_tx_cyclone3_svga
Info (12021): Found 2 design units, including 1 entities, in source file dvi_tx_pdiff/pdiff_transmitter.vhd
    Info (12022): Found design unit 1: pdiff_transmitter-RTL
    Info (12023): Found entity 1: pdiff_transmitter
Info (12021): Found 2 design units, including 1 entities, in source file dvi_tx_pdiff/dvi_tx_pdiff.vhd
    Info (12022): Found design unit 1: dvi_tx_pdiff-RTL
    Info (12023): Found entity 1: dvi_tx_pdiff
Info (12021): Found 2 design units, including 1 entities, in source file dvi_tx_pdiff/ddio_out_cyclone3.vhd
    Info (12022): Found design unit 1: ddio_out_cyclone3-SYN
    Info (12023): Found entity 1: ddio_out_cyclone3
Info (12021): Found 1 design units, including 1 entities, in source file cineraria.bdf
    Info (12023): Found entity 1: cineraria
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2/ps2_component.v
    Info (12023): Found entity 1: ps2_component
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2/altera_up_ps2.v
    Info (12023): Found entity 1: Altera_UP_PS2
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In
Info (12021): Found 1 design units, including 1 entities, in source file ps2_keyboard.v
    Info (12023): Found entity 1: ps2_keyboard
Info (12021): Found 2 design units, including 1 entities, in source file vga_component/vga_component.vhd
    Info (12022): Found design unit 1: vga_component-RTL
    Info (12023): Found entity 1: vga_component
Info (12021): Found 2 design units, including 1 entities, in source file vga_component/vga_avm.vhd
    Info (12022): Found design unit 1: vga_avm-RTL
    Info (12023): Found entity 1: vga_avm
Info (12021): Found 2 design units, including 1 entities, in source file vga_component/vga_linebuffer.vhd
    Info (12022): Found design unit 1: vga_linebuffer-SYN
    Info (12023): Found entity 1: vga_linebuffer
Info (12021): Found 2 design units, including 1 entities, in source file vga_component/vga_syncgen.vhd
    Info (12022): Found design unit 1: vga_syncgen-RTL
    Info (12023): Found entity 1: vga_syncgen
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: vga-rtl
    Info (12023): Found entity 1: vga
Info (12021): Found 2 design units, including 1 entities, in source file custom_intsr_pixel/pixelsimd.vhd
    Info (12022): Found design unit 1: pixelsimd-RTL
    Info (12023): Found entity 1: pixelsimd
Info (12021): Found 2 design units, including 1 entities, in source file custom_intsr_pixel/pixelsimd_blend_u8.vhd
    Info (12022): Found design unit 1: pixelsimd_blend_u8-RTL
    Info (12023): Found entity 1: pixelsimd_blend_u8
Info (12021): Found 2 design units, including 1 entities, in source file custom_intsr_pixel/pixelsimd_mult_s8xs10.vhd
    Info (12022): Found design unit 1: pixelsimd_mult_s8xs10-SYN
    Info (12023): Found entity 1: pixelsimd_mult_s8xs10
Info (12021): Found 2 design units, including 1 entities, in source file custom_intsr_pixel/pixelsimd_mult_u8xu8.vhd
    Info (12022): Found design unit 1: pixelsimd_mult_u8xu8-SYN
    Info (12023): Found entity 1: pixelsimd_mult_u8xu8
Info (12021): Found 2 design units, including 1 entities, in source file custom_intsr_pixel/pixelsimd_sat_u8.vhd
    Info (12022): Found design unit 1: pixelsimd_sat_u8-RTL
    Info (12023): Found entity 1: pixelsimd_sat_u8
Info (12021): Found 2 design units, including 1 entities, in source file custom_intsr_pixel/pixelsimd_yuvdec.vhd
    Info (12022): Found design unit 1: pixelsimd_yuvdec-RTL
    Info (12023): Found entity 1: pixelsimd_yuvdec
Info (12021): Found 2 design units, including 1 entities, in source file nios2_fast_fpu_pixelsimd_inst.vhd
    Info (12022): Found design unit 1: nios2_fast_fpu_pixelsimd_inst-rtl
    Info (12023): Found entity 1: nios2_fast_fpu_pixelsimd_inst
Info (12021): Found 1 design units, including 1 entities, in source file c:/develop/altera/12.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v
    Info (12023): Found entity 1: fpoint_wrapper
Info (12021): Found 23 design units, including 23 entities, in source file c:/develop/altera/12.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v
    Info (12023): Found entity 1: fpoint_qsys_mult_single
    Info (12023): Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg
    Info (12023): Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e
    Info (12023): Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b
    Info (12023): Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b
    Info (12023): Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b
    Info (12023): Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha
    Info (12023): Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha
    Info (12023): Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha
    Info (12023): Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja
    Info (12023): Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b
    Info (12023): Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8
    Info (12023): Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b
    Info (12023): Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b
    Info (12023): Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b
    Info (12023): Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b
    Info (12023): Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la
    Info (12023): Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la
    Info (12023): Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela
    Info (12023): Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma
    Info (12023): Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma
    Info (12023): Found entity 22: fpoint_qsys_addsub_single
    Info (12023): Found entity 23: fpoint_qsys
Info (12021): Found 36 design units, including 36 entities, in source file c:/develop/altera/12.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v
    Info (12023): Found entity 1: fpoint_hw_qsys_mult_single
    Info (12023): Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg
    Info (12023): Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e
    Info (12023): Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b
    Info (12023): Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b
    Info (12023): Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b
    Info (12023): Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha
    Info (12023): Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha
    Info (12023): Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha
    Info (12023): Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja
    Info (12023): Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b
    Info (12023): Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8
    Info (12023): Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b
    Info (12023): Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b
    Info (12023): Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b
    Info (12023): Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b
    Info (12023): Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la
    Info (12023): Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la
    Info (12023): Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela
    Info (12023): Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma
    Info (12023): Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma
    Info (12023): Found entity 22: fpoint_hw_qsys_addsub_single
    Info (12023): Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf
    Info (12023): Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke
    Info (12023): Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh
    Info (12023): Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle
    Info (12023): Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke
    Info (12023): Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle
    Info (12023): Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab
    Info (12023): Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n
    Info (12023): Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9
    Info (12023): Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n
    Info (12023): Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum
    Info (12023): Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh
    Info (12023): Found entity 35: fpoint_hw_qsys_div_single
    Info (12023): Found entity 36: fpoint_hw_qsys
Info (12021): Found 2 design units, including 1 entities, in source file nios2_fast_fpu_fpoint.vhd
    Info (12022): Found design unit 1: nios2_fast_fpu_fpoint-rtl
    Info (12023): Found entity 1: nios2_fast_fpu_fpoint
Info (12021): Found 2 design units, including 1 entities, in source file mmcdma/avalonif_mmcdma.vhd
    Info (12022): Found design unit 1: avalonif_mmcdma-RTL
    Info (12023): Found entity 1: avalonif_mmcdma
Info (12021): Found 2 design units, including 1 entities, in source file mmcdma/avalonif_mmc.vhd
    Info (12022): Found design unit 1: avalonif_mmc-RTL
    Info (12023): Found entity 1: avalonif_mmc
Info (12021): Found 2 design units, including 1 entities, in source file mmcdma/dmamem.vhd
    Info (12022): Found design unit 1: dmamem-SYN
    Info (12023): Found entity 1: dmamem
Info (12021): Found 2 design units, including 1 entities, in source file mmcdma.vhd
    Info (12022): Found design unit 1: mmcdma-rtl
    Info (12023): Found entity 1: mmcdma
Info (12021): Found 2 design units, including 1 entities, in source file loreley/avalonif_spu.vhd
    Info (12022): Found design unit 1: avalonif_spu-RTL
    Info (12023): Found entity 1: avalonif_spu
Info (12021): Found 4 design units, including 2 entities, in source file loreley/loreley_businterface.vhd
    Info (12022): Found design unit 1: loreley_businterface-RTL
    Info (12022): Found design unit 2: loreley_businterface_rmw-RTL
    Info (12023): Found entity 1: loreley_businterface
    Info (12023): Found entity 2: loreley_businterface_rmw
Info (12021): Found 2 design units, including 1 entities, in source file loreley/loreley_cacheram.vhd
    Info (12022): Found design unit 1: loreley_cacheram-SYN
    Info (12023): Found entity 1: loreley_cacheram
Info (12021): Found 2 design units, including 1 entities, in source file loreley/loreley_core.vhd
    Info (12022): Found design unit 1: loreley_core-RTL
    Info (12023): Found entity 1: loreley_core
Info (12021): Found 2 design units, including 1 entities, in source file loreley/loreley_dacif_bu9480f_ds.vhd
    Info (12022): Found design unit 1: loreley_dacif_bu9480f_ds-RTL
    Info (12023): Found entity 1: loreley_dacif_bu9480f_ds
Info (12021): Found 2 design units, including 1 entities, in source file loreley/loreley_decoder.vhd
    Info (12022): Found design unit 1: loreley_decoder-RTL
    Info (12023): Found entity 1: loreley_decoder
Info (12021): Found 4 design units, including 2 entities, in source file loreley/loreley_dpram.vhd
    Info (12022): Found design unit 1: loreley_simpledpram-RTL
    Info (12022): Found design unit 2: loreley_turedpram-RTL
    Info (12023): Found entity 1: loreley_simpledpram
    Info (12023): Found entity 2: loreley_turedpram
Info (12021): Found 2 design units, including 1 entities, in source file loreley/loreley_envram.vhd
    Info (12022): Found design unit 1: loreley_envram-SYN
    Info (12023): Found entity 1: loreley_envram
Info (12021): Found 6 design units, including 3 entities, in source file loreley/loreley_irqencode.vhd
    Info (12022): Found design unit 1: loreley_irqencode-RTL
    Info (12022): Found design unit 2: loreley_irqencode_32bitenc-RTL
    Info (12022): Found design unit 3: loreley_irqencode_8bitenc-RTL
    Info (12023): Found entity 1: loreley_irqencode
    Info (12023): Found entity 2: loreley_irqencode_32bitenc
    Info (12023): Found entity 3: loreley_irqencode_8bitenc
Info (12021): Found 2 design units, including 1 entities, in source file loreley/loreley_lfsr.vhd
    Info (12022): Found design unit 1: loreley_lfsr-RTL
    Info (12023): Found entity 1: loreley_lfsr
Info (12021): Found 4 design units, including 2 entities, in source file loreley/loreley_slotengine.vhd
    Info (12022): Found design unit 1: loreley_slotengine-RTL
    Info (12022): Found design unit 2: loreley_slotengine_multiple-RTL
    Info (12023): Found entity 1: loreley_slotengine
    Info (12023): Found entity 2: loreley_slotengine_multiple
Info (12021): Found 4 design units, including 2 entities, in source file loreley/loreley_waveadder.vhd
    Info (12022): Found design unit 1: loreley_waveadder-RTL
    Info (12022): Found design unit 2: loreley_waveadder_sats16reg-RTL
    Info (12023): Found entity 1: loreley_waveadder
    Info (12023): Found entity 2: loreley_waveadder_sats16reg
Info (12021): Found 2 design units, including 1 entities, in source file loreley/loreley_wromcache.vhd
    Info (12022): Found design unit 1: loreley_wromcache-RTL
    Info (12023): Found entity 1: loreley_wromcache
Info (12021): Found 2 design units, including 1 entities, in source file loreley/multiple_16x16.vhd
    Info (12022): Found design unit 1: multiple_16x16-SYN
    Info (12023): Found entity 1: multiple_16x16
Info (12021): Found 2 design units, including 1 entities, in source file loreley/multiple_16x9.vhd
    Info (12022): Found design unit 1: multiple_16x9-SYN
    Info (12023): Found entity 1: multiple_16x9
Info (12021): Found 2 design units, including 1 entities, in source file loreley/starrose_spu.vhd
    Info (12022): Found design unit 1: STARROSE_SPU-RTL
    Info (12023): Found entity 1: STARROSE_SPU
Info (12021): Found 2 design units, including 1 entities, in source file loreley/wavebuffer.vhd
    Info (12022): Found design unit 1: wavebuffer-SYN
    Info (12023): Found entity 1: wavebuffer
Info (12021): Found 2 design units, including 1 entities, in source file loreley/wsg_dsdac8.vhd
    Info (12022): Found design unit 1: wsg_dsdac-RTL
    Info (12023): Found entity 1: wsg_dsdac
Info (12021): Found 4 design units, including 2 entities, in source file loreley/wsg_spdif.vhd
    Info (12022): Found design unit 1: wsg_spdiftx-RTL
    Info (12022): Found design unit 2: spdif_subframe_enc-RTL
    Info (12023): Found entity 1: wsg_spdiftx
    Info (12023): Found entity 2: spdif_subframe_enc
Info (12021): Found 2 design units, including 1 entities, in source file spu.vhd
    Info (12022): Found design unit 1: spu-rtl
    Info (12023): Found entity 1: spu
Info (12021): Found 2 design units, including 1 entities, in source file syspll.vhd
    Info (12022): Found design unit 1: syspll-SYN
    Info (12023): Found entity 1: syspll
Info (12021): Found 2 design units, including 1 entities, in source file avpll.vhd
    Info (12022): Found design unit 1: avpll-SYN
    Info (12023): Found entity 1: avpll
Info (12021): Found 2 design units, including 1 entities, in source file avpll_xga.vhd
    Info (12022): Found design unit 1: avpll_xga-SYN
    Info (12023): Found entity 1: avpll_xga
Info (12127): Elaborating entity "cineraria" for the top level hierarchy
Warning (275009): Pin "FL_RY" not connected
Warning (275009): Pin "PS2_MSCLK" not connected
Warning (275009): Pin "PS2_MSDAT" not connected
Info (12128): Elaborating entity "syspll" for hierarchy "syspll:inst_syspll"
Info (12128): Elaborating entity "altpll" for hierarchy "syspll:inst_syspll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "syspll:inst_syspll|altpll:altpll_component"
Info (12133): Instantiated megafunction "syspll:inst_syspll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "313"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "8"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=syspll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/syspll_altpll.v
    Info (12023): Found entity 1: syspll_altpll
Info (12128): Elaborating entity "syspll_altpll" for hierarchy "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated"
Warning (12125): Using design file nios2_fpu.vhd, which is not specified as a design file for the current project, but contains definitions for 194 design units and 97 entities in project
    Info (12022): Found design unit 1: dipsw_s1_arbitrator-europa
    Info (12022): Found design unit 2: gpio0_s1_arbitrator-europa
    Info (12022): Found design unit 3: ipl_memory_s1_arbitrator-europa
    Info (12022): Found design unit 4: jtag_uart_avalon_jtag_slave_arbitrator-europa
    Info (12022): Found design unit 5: led_s1_arbitrator-europa
    Info (12022): Found design unit 6: led_7seg_s1_arbitrator-europa
    Info (12022): Found design unit 7: mmcdma_s1_arbitrator-europa
    Info (12022): Found design unit 8: nios2_fast_fpu_jtag_debug_module_arbitrator-europa
    Info (12022): Found design unit 9: nios2_fast_fpu_custom_instruction_master_arbitrator-europa
    Info (12022): Found design unit 10: jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module-europa
    Info (12022): Found design unit 11: mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module-europa
    Info (12022): Found design unit 12: ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module-europa
    Info (12022): Found design unit 13: psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module-europa
    Info (12022): Found design unit 14: spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module-europa
    Info (12022): Found design unit 15: systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module-europa
    Info (12022): Found design unit 16: sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module-europa
    Info (12022): Found design unit 17: vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module-europa
    Info (12022): Found design unit 18: nios2_fast_fpu_data_master_arbitrator-europa
    Info (12022): Found design unit 19: nios2_fast_fpu_instruction_master_arbitrator-europa
    Info (12022): Found design unit 20: nios2_fast_fpu_fpoint_s1_arbitrator-europa
    Info (12022): Found design unit 21: nios2_fast_fpu_pixelsimd_inst_nios_custom_instruction_slave_0_arbitrator-europa
    Info (12022): Found design unit 22: burstcount_fifo_for_nios2_fpu_burst_0_upstream_module-europa
    Info (12022): Found design unit 23: rdv_fifo_for_vga_m1_to_nios2_fpu_burst_0_upstream_module-europa
    Info (12022): Found design unit 24: nios2_fpu_burst_0_upstream_arbitrator-europa
    Info (12022): Found design unit 25: nios2_fpu_burst_0_downstream_arbitrator-europa
    Info (12022): Found design unit 26: burstcount_fifo_for_nios2_fpu_burst_1_upstream_module-europa
    Info (12022): Found design unit 27: rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream_module-europa
    Info (12022): Found design unit 28: nios2_fpu_burst_1_upstream_arbitrator-europa
    Info (12022): Found design unit 29: nios2_fpu_burst_1_downstream_arbitrator-europa
    Info (12022): Found design unit 30: burstcount_fifo_for_nios2_fpu_burst_10_upstream_module-europa
    Info (12022): Found design unit 31: rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream_module-europa
    Info (12022): Found design unit 32: nios2_fpu_burst_10_upstream_arbitrator-europa
    Info (12022): Found design unit 33: nios2_fpu_burst_10_downstream_arbitrator-europa
    Info (12022): Found design unit 34: burstcount_fifo_for_nios2_fpu_burst_2_upstream_module-europa
    Info (12022): Found design unit 35: rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream_module-europa
    Info (12022): Found design unit 36: nios2_fpu_burst_2_upstream_arbitrator-europa
    Info (12022): Found design unit 37: nios2_fpu_burst_2_downstream_arbitrator-europa
    Info (12022): Found design unit 38: burstcount_fifo_for_nios2_fpu_burst_3_upstream_module-europa
    Info (12022): Found design unit 39: rdv_fifo_for_spu_m1_to_nios2_fpu_burst_3_upstream_module-europa
    Info (12022): Found design unit 40: nios2_fpu_burst_3_upstream_arbitrator-europa
    Info (12022): Found design unit 41: nios2_fpu_burst_3_downstream_arbitrator-europa
    Info (12022): Found design unit 42: burstcount_fifo_for_nios2_fpu_burst_4_upstream_module-europa
    Info (12022): Found design unit 43: rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream_module-europa
    Info (12022): Found design unit 44: nios2_fpu_burst_4_upstream_arbitrator-europa
    Info (12022): Found design unit 45: nios2_fpu_burst_4_downstream_arbitrator-europa
    Info (12022): Found design unit 46: burstcount_fifo_for_nios2_fpu_burst_5_upstream_module-europa
    Info (12022): Found design unit 47: rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream_module-europa
    Info (12022): Found design unit 48: nios2_fpu_burst_5_upstream_arbitrator-europa
    Info (12022): Found design unit 49: nios2_fpu_burst_5_downstream_arbitrator-europa
    Info (12022): Found design unit 50: burstcount_fifo_for_nios2_fpu_burst_6_upstream_module-europa
    Info (12022): Found design unit 51: rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream_module-europa
    Info (12022): Found design unit 52: nios2_fpu_burst_6_upstream_arbitrator-europa
    Info (12022): Found design unit 53: nios2_fpu_burst_6_downstream_arbitrator-europa
    Info (12022): Found design unit 54: burstcount_fifo_for_nios2_fpu_burst_7_upstream_module-europa
    Info (12022): Found design unit 55: rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream_module-europa
    Info (12022): Found design unit 56: nios2_fpu_burst_7_upstream_arbitrator-europa
    Info (12022): Found design unit 57: nios2_fpu_burst_7_downstream_arbitrator-europa
    Info (12022): Found design unit 58: burstcount_fifo_for_nios2_fpu_burst_8_upstream_module-europa
    Info (12022): Found design unit 59: rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream_module-europa
    Info (12022): Found design unit 60: nios2_fpu_burst_8_upstream_arbitrator-europa
    Info (12022): Found design unit 61: nios2_fpu_burst_8_downstream_arbitrator-europa
    Info (12022): Found design unit 62: burstcount_fifo_for_nios2_fpu_burst_9_upstream_module-europa
    Info (12022): Found design unit 63: rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream_module-europa
    Info (12022): Found design unit 64: nios2_fpu_burst_9_upstream_arbitrator-europa
    Info (12022): Found design unit 65: nios2_fpu_burst_9_downstream_arbitrator-europa
    Info (12022): Found design unit 66: nios2_fpu_clock_0_in_arbitrator-europa
    Info (12022): Found design unit 67: nios2_fpu_clock_0_out_arbitrator-europa
    Info (12022): Found design unit 68: nios2_fpu_clock_1_in_arbitrator-europa
    Info (12022): Found design unit 69: nios2_fpu_clock_1_out_arbitrator-europa
    Info (12022): Found design unit 70: nios2_fpu_clock_2_in_arbitrator-europa
    Info (12022): Found design unit 71: nios2_fpu_clock_2_out_arbitrator-europa
    Info (12022): Found design unit 72: rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1_module-europa
    Info (12022): Found design unit 73: peripheral_bridge_s1_arbitrator-europa
    Info (12022): Found design unit 74: peripheral_bridge_m1_arbitrator-europa
    Info (12022): Found design unit 75: peripheral_bridge_bridge_arbitrator-europa
    Info (12022): Found design unit 76: ps2_keyboard_avalon_slave_arbitrator-europa
    Info (12022): Found design unit 77: psw_s1_arbitrator-europa
    Info (12022): Found design unit 78: rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module-europa
    Info (12022): Found design unit 79: rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1_module-europa
    Info (12022): Found design unit 80: rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1_module-europa
    Info (12022): Found design unit 81: rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1_module-europa
    Info (12022): Found design unit 82: sdram_s1_arbitrator-europa
    Info (12022): Found design unit 83: spu_s1_arbitrator-europa
    Info (12022): Found design unit 84: spu_m1_arbitrator-europa
    Info (12022): Found design unit 85: sysid_control_slave_arbitrator-europa
    Info (12022): Found design unit 86: systimer_s1_arbitrator-europa
    Info (12022): Found design unit 87: sysuart_s1_arbitrator-europa
    Info (12022): Found design unit 88: tri_state_bridge_avalon_slave_arbitrator-europa
    Info (12022): Found design unit 89: tri_state_bridge_bridge_arbitrator-europa
    Info (12022): Found design unit 90: vga_s1_arbitrator-europa
    Info (12022): Found design unit 91: vga_m1_arbitrator-europa
    Info (12022): Found design unit 92: nios2_fpu_reset_peri_clk_domain_synch_module-europa
    Info (12022): Found design unit 93: nios2_fpu_reset_core_clk_domain_synch_module-europa
    Info (12022): Found design unit 94: nios2_fpu-europa
    Info (12022): Found design unit 95: ext_flash_lane0_module-europa
    Info (12022): Found design unit 96: ext_flash_lane1_module-europa
    Info (12022): Found design unit 97: ext_flash-europa
    Info (12023): Found entity 1: dipsw_s1_arbitrator
    Info (12023): Found entity 2: gpio0_s1_arbitrator
    Info (12023): Found entity 3: ipl_memory_s1_arbitrator
    Info (12023): Found entity 4: jtag_uart_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 5: led_s1_arbitrator
    Info (12023): Found entity 6: led_7seg_s1_arbitrator
    Info (12023): Found entity 7: mmcdma_s1_arbitrator
    Info (12023): Found entity 8: nios2_fast_fpu_jtag_debug_module_arbitrator
    Info (12023): Found entity 9: nios2_fast_fpu_custom_instruction_master_arbitrator
    Info (12023): Found entity 10: jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module
    Info (12023): Found entity 11: mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module
    Info (12023): Found entity 12: ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module
    Info (12023): Found entity 13: psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module
    Info (12023): Found entity 14: spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module
    Info (12023): Found entity 15: systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module
    Info (12023): Found entity 16: sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module
    Info (12023): Found entity 17: vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module
    Info (12023): Found entity 18: nios2_fast_fpu_data_master_arbitrator
    Info (12023): Found entity 19: nios2_fast_fpu_instruction_master_arbitrator
    Info (12023): Found entity 20: nios2_fast_fpu_fpoint_s1_arbitrator
    Info (12023): Found entity 21: nios2_fast_fpu_pixelsimd_inst_nios_custom_instruction_slave_0_arbitrator
    Info (12023): Found entity 22: burstcount_fifo_for_nios2_fpu_burst_0_upstream_module
    Info (12023): Found entity 23: rdv_fifo_for_vga_m1_to_nios2_fpu_burst_0_upstream_module
    Info (12023): Found entity 24: nios2_fpu_burst_0_upstream_arbitrator
    Info (12023): Found entity 25: nios2_fpu_burst_0_downstream_arbitrator
    Info (12023): Found entity 26: burstcount_fifo_for_nios2_fpu_burst_1_upstream_module
    Info (12023): Found entity 27: rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream_module
    Info (12023): Found entity 28: nios2_fpu_burst_1_upstream_arbitrator
    Info (12023): Found entity 29: nios2_fpu_burst_1_downstream_arbitrator
    Info (12023): Found entity 30: burstcount_fifo_for_nios2_fpu_burst_10_upstream_module
    Info (12023): Found entity 31: rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream_module
    Info (12023): Found entity 32: nios2_fpu_burst_10_upstream_arbitrator
    Info (12023): Found entity 33: nios2_fpu_burst_10_downstream_arbitrator
    Info (12023): Found entity 34: burstcount_fifo_for_nios2_fpu_burst_2_upstream_module
    Info (12023): Found entity 35: rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream_module
    Info (12023): Found entity 36: nios2_fpu_burst_2_upstream_arbitrator
    Info (12023): Found entity 37: nios2_fpu_burst_2_downstream_arbitrator
    Info (12023): Found entity 38: burstcount_fifo_for_nios2_fpu_burst_3_upstream_module
    Info (12023): Found entity 39: rdv_fifo_for_spu_m1_to_nios2_fpu_burst_3_upstream_module
    Info (12023): Found entity 40: nios2_fpu_burst_3_upstream_arbitrator
    Info (12023): Found entity 41: nios2_fpu_burst_3_downstream_arbitrator
    Info (12023): Found entity 42: burstcount_fifo_for_nios2_fpu_burst_4_upstream_module
    Info (12023): Found entity 43: rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream_module
    Info (12023): Found entity 44: nios2_fpu_burst_4_upstream_arbitrator
    Info (12023): Found entity 45: nios2_fpu_burst_4_downstream_arbitrator
    Info (12023): Found entity 46: burstcount_fifo_for_nios2_fpu_burst_5_upstream_module
    Info (12023): Found entity 47: rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream_module
    Info (12023): Found entity 48: nios2_fpu_burst_5_upstream_arbitrator
    Info (12023): Found entity 49: nios2_fpu_burst_5_downstream_arbitrator
    Info (12023): Found entity 50: burstcount_fifo_for_nios2_fpu_burst_6_upstream_module
    Info (12023): Found entity 51: rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream_module
    Info (12023): Found entity 52: nios2_fpu_burst_6_upstream_arbitrator
    Info (12023): Found entity 53: nios2_fpu_burst_6_downstream_arbitrator
    Info (12023): Found entity 54: burstcount_fifo_for_nios2_fpu_burst_7_upstream_module
    Info (12023): Found entity 55: rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream_module
    Info (12023): Found entity 56: nios2_fpu_burst_7_upstream_arbitrator
    Info (12023): Found entity 57: nios2_fpu_burst_7_downstream_arbitrator
    Info (12023): Found entity 58: burstcount_fifo_for_nios2_fpu_burst_8_upstream_module
    Info (12023): Found entity 59: rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream_module
    Info (12023): Found entity 60: nios2_fpu_burst_8_upstream_arbitrator
    Info (12023): Found entity 61: nios2_fpu_burst_8_downstream_arbitrator
    Info (12023): Found entity 62: burstcount_fifo_for_nios2_fpu_burst_9_upstream_module
    Info (12023): Found entity 63: rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream_module
    Info (12023): Found entity 64: nios2_fpu_burst_9_upstream_arbitrator
    Info (12023): Found entity 65: nios2_fpu_burst_9_downstream_arbitrator
    Info (12023): Found entity 66: nios2_fpu_clock_0_in_arbitrator
    Info (12023): Found entity 67: nios2_fpu_clock_0_out_arbitrator
    Info (12023): Found entity 68: nios2_fpu_clock_1_in_arbitrator
    Info (12023): Found entity 69: nios2_fpu_clock_1_out_arbitrator
    Info (12023): Found entity 70: nios2_fpu_clock_2_in_arbitrator
    Info (12023): Found entity 71: nios2_fpu_clock_2_out_arbitrator
    Info (12023): Found entity 72: rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1_module
    Info (12023): Found entity 73: peripheral_bridge_s1_arbitrator
    Info (12023): Found entity 74: peripheral_bridge_m1_arbitrator
    Info (12023): Found entity 75: peripheral_bridge_bridge_arbitrator
    Info (12023): Found entity 76: ps2_keyboard_avalon_slave_arbitrator
    Info (12023): Found entity 77: psw_s1_arbitrator
    Info (12023): Found entity 78: rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module
    Info (12023): Found entity 79: rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1_module
    Info (12023): Found entity 80: rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1_module
    Info (12023): Found entity 81: rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1_module
    Info (12023): Found entity 82: sdram_s1_arbitrator
    Info (12023): Found entity 83: spu_s1_arbitrator
    Info (12023): Found entity 84: spu_m1_arbitrator
    Info (12023): Found entity 85: sysid_control_slave_arbitrator
    Info (12023): Found entity 86: systimer_s1_arbitrator
    Info (12023): Found entity 87: sysuart_s1_arbitrator
    Info (12023): Found entity 88: tri_state_bridge_avalon_slave_arbitrator
    Info (12023): Found entity 89: tri_state_bridge_bridge_arbitrator
    Info (12023): Found entity 90: vga_s1_arbitrator
    Info (12023): Found entity 91: vga_m1_arbitrator
    Info (12023): Found entity 92: nios2_fpu_reset_peri_clk_domain_synch_module
    Info (12023): Found entity 93: nios2_fpu_reset_core_clk_domain_synch_module
    Info (12023): Found entity 94: nios2_fpu
    Info (12023): Found entity 95: ext_flash_lane0_module
    Info (12023): Found entity 96: ext_flash_lane1_module
    Info (12023): Found entity 97: ext_flash
Info (12128): Elaborating entity "nios2_fpu" for hierarchy "nios2_fpu:inst"
Info (12128): Elaborating entity "dipsw_s1_arbitrator" for hierarchy "nios2_fpu:inst|dipsw_s1_arbitrator:the_dipsw_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file dipsw.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: dipsw-europa
    Info (12023): Found entity 1: dipsw
Info (12128): Elaborating entity "dipsw" for hierarchy "nios2_fpu:inst|dipsw:the_dipsw"
Info (12128): Elaborating entity "gpio0_s1_arbitrator" for hierarchy "nios2_fpu:inst|gpio0_s1_arbitrator:the_gpio0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file gpio0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: gpio0-europa
    Info (12023): Found entity 1: gpio0
Info (12128): Elaborating entity "gpio0" for hierarchy "nios2_fpu:inst|gpio0:the_gpio0"
Info (12128): Elaborating entity "ipl_memory_s1_arbitrator" for hierarchy "nios2_fpu:inst|ipl_memory_s1_arbitrator:the_ipl_memory_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file ipl_memory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ipl_memory-europa
    Info (12023): Found entity 1: ipl_memory
Info (12128): Elaborating entity "ipl_memory" for hierarchy "nios2_fpu:inst|ipl_memory:the_ipl_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|ipl_memory:the_ipl_memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|ipl_memory:the_ipl_memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios2_fpu:inst|ipl_memory:the_ipl_memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "cineraria_de0_boot.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ec1.tdf
    Info (12023): Found entity 1: altsyncram_6ec1
Info (12128): Elaborating entity "altsyncram_6ec1" for hierarchy "nios2_fpu:inst|ipl_memory:the_ipl_memory|altsyncram:the_altsyncram|altsyncram_6ec1:auto_generated"
Info (12128): Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "nios2_fpu:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning (12125): Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info (12022): Found design unit 1: jtag_uart_log_module-europa
    Info (12022): Found design unit 2: jtag_uart_sim_scfifo_w-europa
    Info (12022): Found design unit 3: jtag_uart_scfifo_w-europa
    Info (12022): Found design unit 4: jtag_uart_drom_module-europa
    Info (12022): Found design unit 5: jtag_uart_sim_scfifo_r-europa
    Info (12022): Found design unit 6: jtag_uart_scfifo_r-europa
    Info (12022): Found design unit 7: jtag_uart-europa
    Info (12023): Found entity 1: jtag_uart_log_module
    Info (12023): Found entity 2: jtag_uart_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_scfifo_w
    Info (12023): Found entity 4: jtag_uart_drom_module
    Info (12023): Found entity 5: jtag_uart_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_scfifo_r
    Info (12023): Found entity 7: jtag_uart
Info (12128): Elaborating entity "jtag_uart" for hierarchy "nios2_fpu:inst|jtag_uart:the_jtag_uart"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "jtag_uart_scfifo_w" for hierarchy "nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf
    Info (12023): Found entity 1: scfifo_aq21
Info (12128): Elaborating entity "scfifo_aq21" for hierarchy "nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf
    Info (12023): Found entity 1: a_dpfifo_h031
Info (12128): Elaborating entity "a_dpfifo_h031" for hierarchy "nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info (12023): Found entity 1: cntr_4n7
Info (12128): Elaborating entity "cntr_4n7" for hierarchy "nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf
    Info (12023): Found entity 1: dpram_ek21
Info (12128): Elaborating entity "dpram_ek21" for hierarchy "nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf
    Info (12023): Found entity 1: altsyncram_i0m1
Info (12128): Elaborating entity "altsyncram_i0m1" for hierarchy "nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info (12023): Found entity 1: cntr_omb
Info (12128): Elaborating entity "cntr_omb" for hierarchy "nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count"
Info (12128): Elaborating entity "jtag_uart_scfifo_r" for hierarchy "nios2_fpu:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "nios2_fpu:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "led_s1_arbitrator" for hierarchy "nios2_fpu:inst|led_s1_arbitrator:the_led_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file led.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: led-europa
    Info (12023): Found entity 1: led
Info (12128): Elaborating entity "led" for hierarchy "nios2_fpu:inst|led:the_led"
Info (12128): Elaborating entity "led_7seg_s1_arbitrator" for hierarchy "nios2_fpu:inst|led_7seg_s1_arbitrator:the_led_7seg_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file led_7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: led_7seg-europa
    Info (12023): Found entity 1: led_7seg
Info (12128): Elaborating entity "led_7seg" for hierarchy "nios2_fpu:inst|led_7seg:the_led_7seg"
Info (12128): Elaborating entity "mmcdma_s1_arbitrator" for hierarchy "nios2_fpu:inst|mmcdma_s1_arbitrator:the_mmcdma_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "mmcdma" for hierarchy "nios2_fpu:inst|mmcdma:the_mmcdma"
Info (12128): Elaborating entity "avalonif_mmcdma" for hierarchy "nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma"
Info (12128): Elaborating entity "avalonif_mmc" for hierarchy "nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif"
Info (12128): Elaborating entity "dmamem" for hierarchy "nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmamem:U_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g6o1.tdf
    Info (12023): Found entity 1: altsyncram_g6o1
Info (12128): Elaborating entity "altsyncram_g6o1" for hierarchy "nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_g6o1:auto_generated"
Info (12128): Elaborating entity "nios2_fast_fpu_jtag_debug_module_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_jtag_debug_module_arbitrator:the_nios2_fast_fpu_jtag_debug_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fast_fpu_custom_instruction_master_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_custom_instruction_master_arbitrator:the_nios2_fast_fpu_custom_instruction_master"
Info (12128): Elaborating entity "nios2_fast_fpu_data_master_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master"
Info (12128): Elaborating entity "mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master"
Info (12128): Elaborating entity "ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:ps2_keyboard_avalon_slave_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master"
Info (12128): Elaborating entity "psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master"
Info (12128): Elaborating entity "spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master"
Info (12128): Elaborating entity "systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master"
Info (12128): Elaborating entity "sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:sysuart_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master"
Info (12128): Elaborating entity "vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master"
Info (12128): Elaborating entity "nios2_fast_fpu_instruction_master_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_instruction_master_arbitrator:the_nios2_fast_fpu_instruction_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12021): Found 56 design units, including 28 entities, in source file nios2_fast_fpu.vhd
    Info (12022): Found design unit 1: nios2_fast_fpu_ic_data_module-europa
    Info (12022): Found design unit 2: nios2_fast_fpu_ic_tag_module-europa
    Info (12022): Found design unit 3: nios2_fast_fpu_bht_module-europa
    Info (12022): Found design unit 4: nios2_fast_fpu_register_bank_a_module-europa
    Info (12022): Found design unit 5: nios2_fast_fpu_register_bank_b_module-europa
    Info (12022): Found design unit 6: nios2_fast_fpu_dc_tag_module-europa
    Info (12022): Found design unit 7: nios2_fast_fpu_dc_data_module-europa
    Info (12022): Found design unit 8: nios2_fast_fpu_dc_victim_module-europa
    Info (12022): Found design unit 9: nios2_fast_fpu_nios2_oci_debug-europa
    Info (12022): Found design unit 10: nios2_fast_fpu_ociram_lpm_dram_bdp_component_module-europa
    Info (12022): Found design unit 11: nios2_fast_fpu_nios2_ocimem-europa
    Info (12022): Found design unit 12: nios2_fast_fpu_nios2_avalon_reg-europa
    Info (12022): Found design unit 13: nios2_fast_fpu_nios2_oci_break-europa
    Info (12022): Found design unit 14: nios2_fast_fpu_nios2_oci_xbrk-europa
    Info (12022): Found design unit 15: nios2_fast_fpu_nios2_oci_dbrk-europa
    Info (12022): Found design unit 16: nios2_fast_fpu_nios2_oci_itrace-europa
    Info (12022): Found design unit 17: nios2_fast_fpu_nios2_oci_td_mode-europa
    Info (12022): Found design unit 18: nios2_fast_fpu_nios2_oci_dtrace-europa
    Info (12022): Found design unit 19: nios2_fast_fpu_nios2_oci_compute_tm_count-europa
    Info (12022): Found design unit 20: nios2_fast_fpu_nios2_oci_fifowp_inc-europa
    Info (12022): Found design unit 21: nios2_fast_fpu_nios2_oci_fifocount_inc-europa
    Info (12022): Found design unit 22: nios2_fast_fpu_nios2_oci_fifo-europa
    Info (12022): Found design unit 23: nios2_fast_fpu_nios2_oci_pib-europa
    Info (12022): Found design unit 24: nios2_fast_fpu_traceram_lpm_dram_bdp_component_module-europa
    Info (12022): Found design unit 25: nios2_fast_fpu_nios2_oci_im-europa
    Info (12022): Found design unit 26: nios2_fast_fpu_nios2_performance_monitors-europa
    Info (12022): Found design unit 27: nios2_fast_fpu_nios2_oci-europa
    Info (12022): Found design unit 28: nios2_fast_fpu-europa
    Info (12023): Found entity 1: nios2_fast_fpu_ic_data_module
    Info (12023): Found entity 2: nios2_fast_fpu_ic_tag_module
    Info (12023): Found entity 3: nios2_fast_fpu_bht_module
    Info (12023): Found entity 4: nios2_fast_fpu_register_bank_a_module
    Info (12023): Found entity 5: nios2_fast_fpu_register_bank_b_module
    Info (12023): Found entity 6: nios2_fast_fpu_dc_tag_module
    Info (12023): Found entity 7: nios2_fast_fpu_dc_data_module
    Info (12023): Found entity 8: nios2_fast_fpu_dc_victim_module
    Info (12023): Found entity 9: nios2_fast_fpu_nios2_oci_debug
    Info (12023): Found entity 10: nios2_fast_fpu_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 11: nios2_fast_fpu_nios2_ocimem
    Info (12023): Found entity 12: nios2_fast_fpu_nios2_avalon_reg
    Info (12023): Found entity 13: nios2_fast_fpu_nios2_oci_break
    Info (12023): Found entity 14: nios2_fast_fpu_nios2_oci_xbrk
    Info (12023): Found entity 15: nios2_fast_fpu_nios2_oci_dbrk
    Info (12023): Found entity 16: nios2_fast_fpu_nios2_oci_itrace
    Info (12023): Found entity 17: nios2_fast_fpu_nios2_oci_td_mode
    Info (12023): Found entity 18: nios2_fast_fpu_nios2_oci_dtrace
    Info (12023): Found entity 19: nios2_fast_fpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 20: nios2_fast_fpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 21: nios2_fast_fpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 22: nios2_fast_fpu_nios2_oci_fifo
    Info (12023): Found entity 23: nios2_fast_fpu_nios2_oci_pib
    Info (12023): Found entity 24: nios2_fast_fpu_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 25: nios2_fast_fpu_nios2_oci_im
    Info (12023): Found entity 26: nios2_fast_fpu_nios2_performance_monitors
    Info (12023): Found entity 27: nios2_fast_fpu_nios2_oci
    Info (12023): Found entity 28: nios2_fast_fpu
Info (12128): Elaborating entity "nios2_fast_fpu" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu"
Warning (12125): Using design file nios2_fast_fpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fast_fpu_test_bench-europa
    Info (12023): Found entity 1: nios2_fast_fpu_test_bench
Info (12128): Elaborating entity "nios2_fast_fpu_test_bench" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_test_bench:the_nios2_fast_fpu_test_bench"
Info (12128): Elaborating entity "nios2_fast_fpu_ic_data_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_data_module:nios2_fast_fpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_data_module:nios2_fast_fpu_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_data_module:nios2_fast_fpu_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_data_module:nios2_fast_fpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vid1.tdf
    Info (12023): Found entity 1: altsyncram_vid1
Info (12128): Elaborating entity "altsyncram_vid1" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_data_module:nios2_fast_fpu_ic_data|altsyncram:the_altsyncram|altsyncram_vid1:auto_generated"
Info (12128): Elaborating entity "nios2_fast_fpu_ic_tag_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_tag_module:nios2_fast_fpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_tag_module:nios2_fast_fpu_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_tag_module:nios2_fast_fpu_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_tag_module:nios2_fast_fpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "nios2_fast_fpu_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "22"
    Info (12134): Parameter "width_b" = "22"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_17h1.tdf
    Info (12023): Found entity 1: altsyncram_17h1
Info (12128): Elaborating entity "altsyncram_17h1" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_ic_tag_module:nios2_fast_fpu_ic_tag|altsyncram:the_altsyncram|altsyncram_17h1:auto_generated"
Info (12128): Elaborating entity "nios2_fast_fpu_bht_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_bht_module:nios2_fast_fpu_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_bht_module:nios2_fast_fpu_bht|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_bht_module:nios2_fast_fpu_bht|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_bht_module:nios2_fast_fpu_bht|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "nios2_fast_fpu_bht_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sqg1.tdf
    Info (12023): Found entity 1: altsyncram_sqg1
Info (12128): Elaborating entity "altsyncram_sqg1" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_bht_module:nios2_fast_fpu_bht|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated"
Info (12128): Elaborating entity "nios2_fast_fpu_register_bank_a_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_a_module:nios2_fast_fpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_a_module:nios2_fast_fpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_a_module:nios2_fast_fpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_a_module:nios2_fast_fpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "nios2_fast_fpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s8g1.tdf
    Info (12023): Found entity 1: altsyncram_s8g1
Info (12128): Elaborating entity "altsyncram_s8g1" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_a_module:nios2_fast_fpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s8g1:auto_generated"
Info (12128): Elaborating entity "nios2_fast_fpu_register_bank_b_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_b_module:nios2_fast_fpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_b_module:nios2_fast_fpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_b_module:nios2_fast_fpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_b_module:nios2_fast_fpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "nios2_fast_fpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t8g1.tdf
    Info (12023): Found entity 1: altsyncram_t8g1
Info (12128): Elaborating entity "altsyncram_t8g1" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_register_bank_b_module:nios2_fast_fpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_t8g1:auto_generated"
Info (12128): Elaborating entity "nios2_fast_fpu_dc_tag_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_tag_module:nios2_fast_fpu_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_tag_module:nios2_fast_fpu_dc_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_tag_module:nios2_fast_fpu_dc_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_tag_module:nios2_fast_fpu_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "nios2_fast_fpu_dc_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4jg1.tdf
    Info (12023): Found entity 1: altsyncram_4jg1
Info (12128): Elaborating entity "altsyncram_4jg1" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_tag_module:nios2_fast_fpu_dc_tag|altsyncram:the_altsyncram|altsyncram_4jg1:auto_generated"
Info (12128): Elaborating entity "nios2_fast_fpu_dc_data_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_data_module:nios2_fast_fpu_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_data_module:nios2_fast_fpu_dc_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_data_module:nios2_fast_fpu_dc_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_data_module:nios2_fast_fpu_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9if1.tdf
    Info (12023): Found entity 1: altsyncram_9if1
Info (12128): Elaborating entity "altsyncram_9if1" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_data_module:nios2_fast_fpu_dc_data|altsyncram:the_altsyncram|altsyncram_9if1:auto_generated"
Info (12128): Elaborating entity "nios2_fast_fpu_dc_victim_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_victim_module:nios2_fast_fpu_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_victim_module:nios2_fast_fpu_dc_victim|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_victim_module:nios2_fast_fpu_dc_victim|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_victim_module:nios2_fast_fpu_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i2d1.tdf
    Info (12023): Found entity 1: altsyncram_i2d1
Info (12128): Elaborating entity "altsyncram_i2d1" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_dc_victim_module:nios2_fast_fpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated"
Warning (12125): Using design file nios2_fast_fpu_mult_cell.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fast_fpu_mult_cell-europa
    Info (12023): Found entity 1: nios2_fast_fpu_mult_cell
Info (12128): Elaborating entity "nios2_fast_fpu_mult_cell" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "altmult_add" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_u3u2.tdf
    Info (12023): Found entity 1: mult_add_u3u2
Info (12128): Elaborating entity "mult_add_u3u2" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_u3u2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_br81.tdf
    Info (12023): Found entity 1: ded_mult_br81
Info (12128): Elaborating entity "ded_mult_br81" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_u3u2:auto_generated|ded_mult_br81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_u3u2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result"
Info (12128): Elaborating entity "altmult_add" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_04u2.tdf
    Info (12023): Found entity 1: mult_add_04u2
Info (12128): Elaborating entity "mult_add_04u2" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_mult_cell:the_nios2_fast_fpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_04u2:auto_generated"
Info (12128): Elaborating entity "nios2_fast_fpu_nios2_oci" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci"
Info (12128): Elaborating entity "nios2_fast_fpu_nios2_oci_debug" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_debug:the_nios2_fast_fpu_nios2_oci_debug"
Info (12128): Elaborating entity "nios2_fast_fpu_nios2_ocimem" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem"
Info (12128): Elaborating entity "nios2_fast_fpu_ociram_lpm_dram_bdp_component_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem|nios2_fast_fpu_ociram_lpm_dram_bdp_component_module:nios2_fast_fpu_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem|nios2_fast_fpu_ociram_lpm_dram_bdp_component_module:nios2_fast_fpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem|nios2_fast_fpu_ociram_lpm_dram_bdp_component_module:nios2_fast_fpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem|nios2_fast_fpu_ociram_lpm_dram_bdp_component_module:nios2_fast_fpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "nios2_fast_fpu_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0782.tdf
    Info (12023): Found entity 1: altsyncram_0782
Info (12128): Elaborating entity "altsyncram_0782" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem|nios2_fast_fpu_ociram_lpm_dram_bdp_component_module:nios2_fast_fpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0782:auto_generated"
Info (12128): Elaborating entity "nios2_fast_fpu_nios2_avalon_reg" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_avalon_reg:the_nios2_fast_fpu_nios2_avalon_reg"
Info (12128): Elaborating entity "nios2_fast_fpu_nios2_oci_break" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_break:the_nios2_fast_fpu_nios2_oci_break"
Info (12128): Elaborating entity "nios2_fast_fpu_nios2_oci_xbrk" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_xbrk:the_nios2_fast_fpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "nios2_fast_fpu_nios2_oci_dbrk" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_dbrk:the_nios2_fast_fpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "nios2_fast_fpu_nios2_oci_itrace" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_itrace:the_nios2_fast_fpu_nios2_oci_itrace"
Info (12128): Elaborating entity "nios2_fast_fpu_nios2_oci_dtrace" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_dtrace:the_nios2_fast_fpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "nios2_fast_fpu_nios2_oci_td_mode" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_dtrace:the_nios2_fast_fpu_nios2_oci_dtrace|nios2_fast_fpu_nios2_oci_td_mode:nios2_fast_fpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "nios2_fast_fpu_nios2_oci_fifo" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_fifo:the_nios2_fast_fpu_nios2_oci_fifo"
Info (12128): Elaborating entity "nios2_fast_fpu_nios2_oci_compute_tm_count" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_fifo:the_nios2_fast_fpu_nios2_oci_fifo|nios2_fast_fpu_nios2_oci_compute_tm_count:nios2_fast_fpu_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "nios2_fast_fpu_nios2_oci_fifowp_inc" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_fifo:the_nios2_fast_fpu_nios2_oci_fifo|nios2_fast_fpu_nios2_oci_fifowp_inc:nios2_fast_fpu_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "nios2_fast_fpu_nios2_oci_fifocount_inc" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_fifo:the_nios2_fast_fpu_nios2_oci_fifo|nios2_fast_fpu_nios2_oci_fifocount_inc:nios2_fast_fpu_nios2_oci_fifocount_inc_fifocount"
Warning (12125): Using design file nios2_fast_fpu_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fast_fpu_oci_test_bench-europa
    Info (12023): Found entity 1: nios2_fast_fpu_oci_test_bench
Info (12128): Elaborating entity "nios2_fast_fpu_oci_test_bench" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_fifo:the_nios2_fast_fpu_nios2_oci_fifo|nios2_fast_fpu_oci_test_bench:the_nios2_fast_fpu_oci_test_bench"
Info (12128): Elaborating entity "nios2_fast_fpu_nios2_oci_pib" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_pib:the_nios2_fast_fpu_nios2_oci_pib"
Info (12128): Elaborating entity "nios2_fast_fpu_nios2_oci_im" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im"
Info (12128): Elaborating entity "nios2_fast_fpu_traceram_lpm_dram_bdp_component_module" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf
    Info (12023): Found entity 1: altsyncram_n802
Info (12128): Elaborating entity "altsyncram_n802" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated"
Warning (12125): Using design file nios2_fast_fpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fast_fpu_jtag_debug_module_wrapper-europa
    Info (12023): Found entity 1: nios2_fast_fpu_jtag_debug_module_wrapper
Info (12128): Elaborating entity "nios2_fast_fpu_jtag_debug_module_wrapper" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper"
Warning (10296): VHDL warning at nios2_fast_fpu_jtag_debug_module_wrapper.vhd(313): ignored assignment of value to null range
Warning (12125): Using design file nios2_fast_fpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fast_fpu_jtag_debug_module_tck-europa
    Info (12023): Found entity 1: nios2_fast_fpu_jtag_debug_module_tck
Info (12128): Elaborating entity "nios2_fast_fpu_jtag_debug_module_tck" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_tck:the_nios2_fast_fpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_tck:the_nios2_fast_fpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_tck:the_nios2_fast_fpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_tck:the_nios2_fast_fpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Warning (12125): Using design file nios2_fast_fpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fast_fpu_jtag_debug_module_sysclk-europa
    Info (12023): Found entity 1: nios2_fast_fpu_jtag_debug_module_sysclk
Info (12128): Elaborating entity "nios2_fast_fpu_jtag_debug_module_sysclk" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_fast_fpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_fast_fpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_fast_fpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_fast_fpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_fast_fpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_fast_fpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "nios2_fast_fpu_fpoint_s1_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint_s1_arbitrator:the_nios2_fast_fpu_fpoint_s1"
Info (12128): Elaborating entity "nios2_fast_fpu_fpoint" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint"
Info (12128): Elaborating entity "fpoint_wrapper" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint"
Info (12128): Elaborating entity "fpoint_qsys" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance"
Info (12128): Elaborating entity "fpoint_qsys_mult_single" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_omd.tdf
    Info (12023): Found entity 1: add_sub_omd
Info (12128): Elaborating entity "add_sub_omd" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_omd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_47c.tdf
    Info (12023): Found entity 1: add_sub_47c
Info (12128): Elaborating entity "add_sub_47c" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder|add_sub_47c:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_njg.tdf
    Info (12023): Found entity 1: add_sub_njg
Info (12128): Elaborating entity "add_sub_njg" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr|add_sub_njg:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gsb.tdf
    Info (12023): Found entity 1: add_sub_gsb
Info (12128): Elaborating entity "add_sub_gsb" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder|add_sub_gsb:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "48"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_eit.tdf
    Info (12023): Found entity 1: mult_eit
Info (12128): Elaborating entity "mult_eit" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altbarrel_shift_fjg" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altbarrel_shift_44e" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_9u8" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_aja" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_q0b" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_l0b" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_i0b" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_qha" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_lha" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_iha" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_a2b" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_tma" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_u5b" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_e4b" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_94b" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_64b" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_uma" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_ela" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_9la" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_6la" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8sh.tdf
    Info (12023): Found entity 1: add_sub_8sh
Info (12128): Elaborating entity "add_sub_8sh" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_8sh:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uue.tdf
    Info (12023): Found entity 1: add_sub_uue
Info (12128): Elaborating entity "add_sub_uue" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_uue:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0ue.tdf
    Info (12023): Found entity 1: add_sub_0ue
Info (12128): Elaborating entity "add_sub_0ue" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4|add_sub_0ue:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7rh.tdf
    Info (12023): Found entity 1: add_sub_7rh
Info (12128): Elaborating entity "add_sub_7rh" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_7rh:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7kh.tdf
    Info (12023): Found entity 1: add_sub_7kh
Info (12128): Elaborating entity "add_sub_7kh" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_7kh:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_c5h.tdf
    Info (12023): Found entity 1: add_sub_c5h
Info (12128): Elaborating entity "add_sub_c5h" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_c5h:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6ef.tdf
    Info (12023): Found entity 1: add_sub_6ef
Info (12128): Elaborating entity "add_sub_6ef" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_6ef:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fmf.tdf
    Info (12023): Found entity 1: add_sub_fmf
Info (12128): Elaborating entity "add_sub_fmf" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_fmf:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jdg.tdf
    Info (12023): Found entity 1: cmpr_jdg
Info (12128): Elaborating entity "cmpr_jdg" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_jdg:auto_generated"
Info (12128): Elaborating entity "nios2_fast_fpu_pixelsimd_inst_nios_custom_instruction_slave_0_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst_nios_custom_instruction_slave_0_arbitrator:the_nios2_fast_fpu_pixelsimd_inst_nios_custom_instruction_slave_0"
Info (12128): Elaborating entity "nios2_fast_fpu_pixelsimd_inst" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst"
Info (12128): Elaborating entity "pixelsimd" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst"
Info (12128): Elaborating entity "pixelsimd_sat_u8" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_sat_u8:sat_u0"
Info (12128): Elaborating entity "pixelsimd_yuvdec" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec"
Info (12128): Elaborating entity "pixelsimd_mult_s8xs10" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "10"
    Info (12134): Parameter "lpm_widthp" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_r5n.tdf
    Info (12023): Found entity 1: mult_r5n
Info (12128): Elaborating entity "mult_r5n" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_r5n:auto_generated"
Info (12128): Elaborating entity "pixelsimd_blend_u8" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r"
Info (12128): Elaborating entity "pixelsimd_mult_u8xu8" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jbn.tdf
    Info (12023): Found entity 1: mult_jbn
Info (12128): Elaborating entity "mult_jbn" for hierarchy "nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_jbn:auto_generated"
Info (12128): Elaborating entity "nios2_fpu_burst_0_upstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_0_upstream_arbitrator:the_nios2_fpu_burst_0_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "burstcount_fifo_for_nios2_fpu_burst_0_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_0_upstream_arbitrator:the_nios2_fpu_burst_0_upstream|burstcount_fifo_for_nios2_fpu_burst_0_upstream_module:burstcount_fifo_for_nios2_fpu_burst_0_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_vga_m1_to_nios2_fpu_burst_0_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_0_upstream_arbitrator:the_nios2_fpu_burst_0_upstream|rdv_fifo_for_vga_m1_to_nios2_fpu_burst_0_upstream_module:rdv_fifo_for_vga_m1_to_nios2_fpu_burst_0_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_0_downstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_0_downstream_arbitrator:the_nios2_fpu_burst_0_downstream"
Warning (12125): Using design file nios2_fpu_burst_0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fpu_burst_0-europa
    Info (12023): Found entity 1: nios2_fpu_burst_0
Info (12128): Elaborating entity "nios2_fpu_burst_0" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_1_upstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "burstcount_fifo_for_nios2_fpu_burst_1_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|burstcount_fifo_for_nios2_fpu_burst_1_upstream_module:burstcount_fifo_for_nios2_fpu_burst_1_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_1_downstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_1_downstream_arbitrator:the_nios2_fpu_burst_1_downstream"
Warning (12125): Using design file nios2_fpu_burst_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fpu_burst_1-europa
    Info (12023): Found entity 1: nios2_fpu_burst_1
Info (12128): Elaborating entity "nios2_fpu_burst_1" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_10_upstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "burstcount_fifo_for_nios2_fpu_burst_10_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|burstcount_fifo_for_nios2_fpu_burst_10_upstream_module:burstcount_fifo_for_nios2_fpu_burst_10_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_10_upstream_arbitrator:the_nios2_fpu_burst_10_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_10_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_10_downstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_10_downstream_arbitrator:the_nios2_fpu_burst_10_downstream"
Warning (12125): Using design file nios2_fpu_burst_10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fpu_burst_10-europa
    Info (12023): Found entity 1: nios2_fpu_burst_10
Info (12128): Elaborating entity "nios2_fpu_burst_10" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_10:the_nios2_fpu_burst_10"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_2_upstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "burstcount_fifo_for_nios2_fpu_burst_2_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|burstcount_fifo_for_nios2_fpu_burst_2_upstream_module:burstcount_fifo_for_nios2_fpu_burst_2_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_2_downstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_2_downstream_arbitrator:the_nios2_fpu_burst_2_downstream"
Warning (12125): Using design file nios2_fpu_burst_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fpu_burst_2-europa
    Info (12023): Found entity 1: nios2_fpu_burst_2
Info (12128): Elaborating entity "nios2_fpu_burst_2" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_3_upstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_3_upstream_arbitrator:the_nios2_fpu_burst_3_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "burstcount_fifo_for_nios2_fpu_burst_3_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_3_upstream_arbitrator:the_nios2_fpu_burst_3_upstream|burstcount_fifo_for_nios2_fpu_burst_3_upstream_module:burstcount_fifo_for_nios2_fpu_burst_3_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_spu_m1_to_nios2_fpu_burst_3_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_3_upstream_arbitrator:the_nios2_fpu_burst_3_upstream|rdv_fifo_for_spu_m1_to_nios2_fpu_burst_3_upstream_module:rdv_fifo_for_spu_m1_to_nios2_fpu_burst_3_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_3_downstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_3_downstream_arbitrator:the_nios2_fpu_burst_3_downstream"
Warning (12125): Using design file nios2_fpu_burst_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fpu_burst_3-europa
    Info (12023): Found entity 1: nios2_fpu_burst_3
Info (12128): Elaborating entity "nios2_fpu_burst_3" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_4_upstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "burstcount_fifo_for_nios2_fpu_burst_4_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|burstcount_fifo_for_nios2_fpu_burst_4_upstream_module:burstcount_fifo_for_nios2_fpu_burst_4_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_4_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_4_downstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_4_downstream_arbitrator:the_nios2_fpu_burst_4_downstream"
Warning (12125): Using design file nios2_fpu_burst_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fpu_burst_4-europa
    Info (12023): Found entity 1: nios2_fpu_burst_4
Info (12128): Elaborating entity "nios2_fpu_burst_4" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_5_upstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "burstcount_fifo_for_nios2_fpu_burst_5_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|burstcount_fifo_for_nios2_fpu_burst_5_upstream_module:burstcount_fifo_for_nios2_fpu_burst_5_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_5_downstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_5_downstream_arbitrator:the_nios2_fpu_burst_5_downstream"
Warning (12125): Using design file nios2_fpu_burst_5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fpu_burst_5-europa
    Info (12023): Found entity 1: nios2_fpu_burst_5
Info (12128): Elaborating entity "nios2_fpu_burst_5" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_5:the_nios2_fpu_burst_5"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_6_upstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "burstcount_fifo_for_nios2_fpu_burst_6_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|burstcount_fifo_for_nios2_fpu_burst_6_upstream_module:burstcount_fifo_for_nios2_fpu_burst_6_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_6_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_6_downstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_6_downstream_arbitrator:the_nios2_fpu_burst_6_downstream"
Warning (12125): Using design file nios2_fpu_burst_6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fpu_burst_6-europa
    Info (12023): Found entity 1: nios2_fpu_burst_6
Info (12128): Elaborating entity "nios2_fpu_burst_6" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_7_upstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "burstcount_fifo_for_nios2_fpu_burst_7_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|burstcount_fifo_for_nios2_fpu_burst_7_upstream_module:burstcount_fifo_for_nios2_fpu_burst_7_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_7_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_7_downstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_7_downstream_arbitrator:the_nios2_fpu_burst_7_downstream"
Warning (12125): Using design file nios2_fpu_burst_7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fpu_burst_7-europa
    Info (12023): Found entity 1: nios2_fpu_burst_7
Info (12128): Elaborating entity "nios2_fpu_burst_7" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_8_upstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "burstcount_fifo_for_nios2_fpu_burst_8_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|burstcount_fifo_for_nios2_fpu_burst_8_upstream_module:burstcount_fifo_for_nios2_fpu_burst_8_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_8_downstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_8_downstream_arbitrator:the_nios2_fpu_burst_8_downstream"
Warning (12125): Using design file nios2_fpu_burst_8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fpu_burst_8-europa
    Info (12023): Found entity 1: nios2_fpu_burst_8
Info (12128): Elaborating entity "nios2_fpu_burst_8" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_9_upstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "burstcount_fifo_for_nios2_fpu_burst_9_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|burstcount_fifo_for_nios2_fpu_burst_9_upstream_module:burstcount_fifo_for_nios2_fpu_burst_9_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream_module" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_9_upstream_arbitrator:the_nios2_fpu_burst_9_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_9_upstream"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_burst_9_downstream_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_9_downstream_arbitrator:the_nios2_fpu_burst_9_downstream"
Warning (12125): Using design file nios2_fpu_burst_9.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: nios2_fpu_burst_9-europa
    Info (12023): Found entity 1: nios2_fpu_burst_9
Info (12128): Elaborating entity "nios2_fpu_burst_9" for hierarchy "nios2_fpu:inst|nios2_fpu_burst_9:the_nios2_fpu_burst_9"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_clock_0_in_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_0_in_arbitrator:the_nios2_fpu_clock_0_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_clock_0_out_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_0_out_arbitrator:the_nios2_fpu_clock_0_out"
Warning (12125): Using design file nios2_fpu_clock_0.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info (12022): Found design unit 1: nios2_fpu_clock_0_edge_to_pulse-europa
    Info (12022): Found design unit 2: nios2_fpu_clock_0_slave_FSM-europa
    Info (12022): Found design unit 3: nios2_fpu_clock_0_master_FSM-europa
    Info (12022): Found design unit 4: nios2_fpu_clock_0_bit_pipe-europa
    Info (12022): Found design unit 5: nios2_fpu_clock_0-europa
    Info (12023): Found entity 1: nios2_fpu_clock_0_edge_to_pulse
    Info (12023): Found entity 2: nios2_fpu_clock_0_slave_FSM
    Info (12023): Found entity 3: nios2_fpu_clock_0_master_FSM
    Info (12023): Found entity 4: nios2_fpu_clock_0_bit_pipe
    Info (12023): Found entity 5: nios2_fpu_clock_0
Info (12128): Elaborating entity "nios2_fpu_clock_0" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0"
Info (12128): Elaborating entity "nios2_fpu_clock_0_edge_to_pulse" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|nios2_fpu_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "nios2_fpu_clock_0_slave_FSM" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|nios2_fpu_clock_0_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "nios2_fpu_clock_0_master_FSM" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|nios2_fpu_clock_0_master_FSM:master_FSM"
Info (12128): Elaborating entity "nios2_fpu_clock_0_bit_pipe" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|nios2_fpu_clock_0_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "nios2_fpu_clock_1_in_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_1_in_arbitrator:the_nios2_fpu_clock_1_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_clock_1_out_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_1_out_arbitrator:the_nios2_fpu_clock_1_out"
Warning (12125): Using design file nios2_fpu_clock_1.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info (12022): Found design unit 1: nios2_fpu_clock_1_edge_to_pulse-europa
    Info (12022): Found design unit 2: nios2_fpu_clock_1_slave_FSM-europa
    Info (12022): Found design unit 3: nios2_fpu_clock_1_master_FSM-europa
    Info (12022): Found design unit 4: nios2_fpu_clock_1_bit_pipe-europa
    Info (12022): Found design unit 5: nios2_fpu_clock_1-europa
    Info (12023): Found entity 1: nios2_fpu_clock_1_edge_to_pulse
    Info (12023): Found entity 2: nios2_fpu_clock_1_slave_FSM
    Info (12023): Found entity 3: nios2_fpu_clock_1_master_FSM
    Info (12023): Found entity 4: nios2_fpu_clock_1_bit_pipe
    Info (12023): Found entity 5: nios2_fpu_clock_1
Info (12128): Elaborating entity "nios2_fpu_clock_1" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1"
Info (12128): Elaborating entity "nios2_fpu_clock_1_edge_to_pulse" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "nios2_fpu_clock_1_slave_FSM" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "nios2_fpu_clock_1_master_FSM" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_master_FSM:master_FSM"
Info (12128): Elaborating entity "nios2_fpu_clock_1_bit_pipe" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_1:the_nios2_fpu_clock_1|nios2_fpu_clock_1_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "nios2_fpu_clock_2_in_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_2_in_arbitrator:the_nios2_fpu_clock_2_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "nios2_fpu_clock_2_out_arbitrator" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_2_out_arbitrator:the_nios2_fpu_clock_2_out"
Warning (12125): Using design file nios2_fpu_clock_2.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info (12022): Found design unit 1: nios2_fpu_clock_2_edge_to_pulse-europa
    Info (12022): Found design unit 2: nios2_fpu_clock_2_slave_FSM-europa
    Info (12022): Found design unit 3: nios2_fpu_clock_2_master_FSM-europa
    Info (12022): Found design unit 4: nios2_fpu_clock_2_bit_pipe-europa
    Info (12022): Found design unit 5: nios2_fpu_clock_2-europa
    Info (12023): Found entity 1: nios2_fpu_clock_2_edge_to_pulse
    Info (12023): Found entity 2: nios2_fpu_clock_2_slave_FSM
    Info (12023): Found entity 3: nios2_fpu_clock_2_master_FSM
    Info (12023): Found entity 4: nios2_fpu_clock_2_bit_pipe
    Info (12023): Found entity 5: nios2_fpu_clock_2
Info (12128): Elaborating entity "nios2_fpu_clock_2" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2"
Info (12128): Elaborating entity "nios2_fpu_clock_2_edge_to_pulse" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|nios2_fpu_clock_2_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "nios2_fpu_clock_2_slave_FSM" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|nios2_fpu_clock_2_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "nios2_fpu_clock_2_master_FSM" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|nios2_fpu_clock_2_master_FSM:master_FSM"
Info (12128): Elaborating entity "nios2_fpu_clock_2_bit_pipe" for hierarchy "nios2_fpu:inst|nios2_fpu_clock_2:the_nios2_fpu_clock_2|nios2_fpu_clock_2_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "peripheral_bridge_s1_arbitrator" for hierarchy "nios2_fpu:inst|peripheral_bridge_s1_arbitrator:the_peripheral_bridge_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1_module" for hierarchy "nios2_fpu:inst|peripheral_bridge_s1_arbitrator:the_peripheral_bridge_s1|rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1_module:rdv_fifo_for_nios2_fpu_clock_0_out_to_peripheral_bridge_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "peripheral_bridge_m1_arbitrator" for hierarchy "nios2_fpu:inst|peripheral_bridge_m1_arbitrator:the_peripheral_bridge_m1"
Warning (12125): Using design file peripheral_bridge.vhd, which is not specified as a design file for the current project, but contains definitions for 8 design units and 4 entities in project
    Info (12022): Found design unit 1: peripheral_bridge_downstream_adapter-europa
    Info (12022): Found design unit 2: peripheral_bridge_upstream_adapter-europa
    Info (12022): Found design unit 3: peripheral_bridge_waitrequest_adapter-europa
    Info (12022): Found design unit 4: peripheral_bridge-europa
    Info (12023): Found entity 1: peripheral_bridge_downstream_adapter
    Info (12023): Found entity 2: peripheral_bridge_upstream_adapter
    Info (12023): Found entity 3: peripheral_bridge_waitrequest_adapter
    Info (12023): Found entity 4: peripheral_bridge
Info (12128): Elaborating entity "peripheral_bridge" for hierarchy "nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge"
Info (12128): Elaborating entity "peripheral_bridge_downstream_adapter" for hierarchy "nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_downstream_adapter:the_peripheral_bridge_downstream_adapter"
Info (12128): Elaborating entity "peripheral_bridge_upstream_adapter" for hierarchy "nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_upstream_adapter:the_peripheral_bridge_upstream_adapter"
Info (12128): Elaborating entity "peripheral_bridge_waitrequest_adapter" for hierarchy "nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_waitrequest_adapter:the_peripheral_bridge_waitrequest_adapter"
Info (12128): Elaborating entity "ps2_keyboard_avalon_slave_arbitrator" for hierarchy "nios2_fpu:inst|ps2_keyboard_avalon_slave_arbitrator:the_ps2_keyboard_avalon_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard"
Info (12128): Elaborating entity "ps2_component" for hierarchy "nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard"
Info (12128): Elaborating entity "Altera_UP_PS2" for hierarchy "nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port"
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In"
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out"
Info (12128): Elaborating entity "scfifo" for hierarchy "nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO"
Info (12133): Instantiated megafunction "nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_6v31.tdf
    Info (12023): Found entity 1: scfifo_6v31
Info (12128): Elaborating entity "scfifo_6v31" for hierarchy "nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_pm31.tdf
    Info (12023): Found entity 1: a_dpfifo_pm31
Info (12128): Elaborating entity "a_dpfifo_pm31" for hierarchy "nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ud1.tdf
    Info (12023): Found entity 1: altsyncram_4ud1
Info (12128): Elaborating entity "altsyncram_4ud1" for hierarchy "nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|altsyncram_4ud1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_cr8.tdf
    Info (12023): Found entity 1: cmpr_cr8
Info (12128): Elaborating entity "cmpr_cr8" for hierarchy "nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|cmpr_cr8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_cr8" for hierarchy "nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|cmpr_cr8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n8b.tdf
    Info (12023): Found entity 1: cntr_n8b
Info (12128): Elaborating entity "cntr_n8b" for hierarchy "nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|cntr_n8b:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_497.tdf
    Info (12023): Found entity 1: cntr_497
Info (12128): Elaborating entity "cntr_497" for hierarchy "nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|cntr_497:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o8b.tdf
    Info (12023): Found entity 1: cntr_o8b
Info (12128): Elaborating entity "cntr_o8b" for hierarchy "nios2_fpu:inst|ps2_keyboard:the_ps2_keyboard|ps2_component:ps2_keyboard|scfifo:Incoming_Data_FIFO|scfifo_6v31:auto_generated|a_dpfifo_pm31:dpfifo|cntr_o8b:wr_ptr"
Info (12128): Elaborating entity "psw_s1_arbitrator" for hierarchy "nios2_fpu:inst|psw_s1_arbitrator:the_psw_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file psw.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: psw-europa
    Info (12023): Found entity 1: psw
Info (12128): Elaborating entity "psw" for hierarchy "nios2_fpu:inst|psw:the_psw"
Info (12128): Elaborating entity "sdram_s1_arbitrator" for hierarchy "nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module" for hierarchy "nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_0_downstream_to_sdram_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1_module" for hierarchy "nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_1_downstream_to_sdram_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1_module" for hierarchy "nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_2_downstream_to_sdram_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1_module" for hierarchy "nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1_module:rdv_fifo_for_nios2_fpu_burst_3_downstream_to_sdram_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file sdram.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info (12022): Found design unit 1: sdram_input_efifo_module-europa
    Info (12022): Found design unit 2: sdram-europa
    Info (12023): Found entity 1: sdram_input_efifo_module
    Info (12023): Found entity 2: sdram
Info (12128): Elaborating entity "sdram" for hierarchy "nios2_fpu:inst|sdram:the_sdram"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "sdram_input_efifo_module" for hierarchy "nios2_fpu:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "spu_s1_arbitrator" for hierarchy "nios2_fpu:inst|spu_s1_arbitrator:the_spu_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "spu_m1_arbitrator" for hierarchy "nios2_fpu:inst|spu_m1_arbitrator:the_spu_m1"
Info (12128): Elaborating entity "spu" for hierarchy "nios2_fpu:inst|spu:the_spu"
Info (12128): Elaborating entity "avalonif_spu" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu"
Info (12128): Elaborating entity "STARROSE_SPU" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4"
Info (12128): Elaborating entity "loreley_core" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core"
Info (12128): Elaborating entity "loreley_businterface" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif"
Info (12128): Elaborating entity "loreley_businterface_rmw" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus"
Info (12128): Elaborating entity "loreley_slotengine" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine"
Info (12128): Elaborating entity "loreley_slotengine_multiple" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult"
Info (12128): Elaborating entity "multiple_16x9" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult|multiple_16x9:\GEN_USE_MF:MU"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult|multiple_16x9:\GEN_USE_MF:MU|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult|multiple_16x9:\GEN_USE_MF:MU|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult|multiple_16x9:\GEN_USE_MF:MU|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "9"
    Info (12134): Parameter "lpm_widthp" = "25"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9co.tdf
    Info (12023): Found entity 1: mult_9co
Info (12128): Elaborating entity "mult_9co" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_slotengine_multiple:U_mult|multiple_16x9:\GEN_USE_MF:MU|lpm_mult:lpm_mult_component|mult_9co:auto_generated"
Info (12128): Elaborating entity "loreley_lfsr" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_lfsr:U_lfsr"
Info (12128): Elaborating entity "loreley_irqencode" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq"
Info (12128): Elaborating entity "loreley_irqencode_32bitenc" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U"
Info (12128): Elaborating entity "loreley_irqencode_8bitenc" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|loreley_irqencode_32bitenc:U|loreley_irqencode_8bitenc:U0"
Info (12128): Elaborating entity "loreley_turedpram" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_areg"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_areg|altsyncram:\GEN_ALTERA:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_areg|altsyncram:\GEN_ALTERA:altsyncram_component"
Info (12133): Instantiated megafunction "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_areg|altsyncram:\GEN_ALTERA:altsyncram_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "CLEAR0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
Warning (287001): Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone III of altsyncram megafunction cannot use input registers with clear signals
Warning (287001): Assertion warning: Ignoring parameter WRCONTROL_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone III of altsyncram megafunction cannot use input registers with clear signals
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kg52.tdf
    Info (12023): Found entity 1: altsyncram_kg52
Info (12128): Elaborating entity "altsyncram_kg52" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_turedpram:U_areg|altsyncram:\GEN_ALTERA:altsyncram_component|altsyncram_kg52:auto_generated"
Warning (287013): Variable or input pin "aclr0" is defined but never used.
Info (12128): Elaborating entity "loreley_envram" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "init_file" = "loreley_envram.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sho1.tdf
    Info (12023): Found entity 1: altsyncram_sho1
Info (12128): Elaborating entity "altsyncram_sho1" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_envram:\GEN_ENVON:GEN_USE_MF:U_envreg|altsyncram:altsyncram_component|altsyncram_sho1:auto_generated"
Info (12128): Elaborating entity "loreley_decoder" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder"
Info (12128): Elaborating entity "loreley_simpledpram" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder|loreley_simpledpram:\GEN_RAM:U_ramtable"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder|loreley_simpledpram:\GEN_RAM:U_ramtable|altsyncram:\GEN_ALTERA:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder|loreley_simpledpram:\GEN_RAM:U_ramtable|altsyncram:\GEN_ALTERA:altsyncram_component"
Info (12133): Instantiated megafunction "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder|loreley_simpledpram:\GEN_RAM:U_ramtable|altsyncram:\GEN_ALTERA:altsyncram_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "CLEAR0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
Warning (287001): Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone III of altsyncram megafunction cannot use input registers with clear signals
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4cj1.tdf
    Info (12023): Found entity 1: altsyncram_4cj1
Info (12128): Elaborating entity "altsyncram_4cj1" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_decoder:U_decoder|loreley_simpledpram:\GEN_RAM:U_ramtable|altsyncram:\GEN_ALTERA:altsyncram_component|altsyncram_4cj1:auto_generated"
Warning (287013): Variable or input pin "aclr0" is defined but never used.
Info (12128): Elaborating entity "loreley_waveadder" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr"
Info (12128): Elaborating entity "loreley_waveadder_sats16reg" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl"
Info (12128): Elaborating entity "loreley_wromcache" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache"
Info (12128): Elaborating entity "loreley_cacheram" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|loreley_cacheram:U_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|loreley_cacheram:U_mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|loreley_cacheram:U_mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|loreley_cacheram:U_mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7nh1.tdf
    Info (12023): Found entity 1: altsyncram_7nh1
Info (12128): Elaborating entity "altsyncram_7nh1" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|loreley_cacheram:U_mem|altsyncram:altsyncram_component|altsyncram_7nh1:auto_generated"
Info (12128): Elaborating entity "loreley_dacif_bu9480f_ds" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac"
Info (12128): Elaborating entity "multiple_16x16" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|multiple_16x16:multiple_16x16_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|multiple_16x16:multiple_16x16_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|multiple_16x16:multiple_16x16_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|multiple_16x16:multiple_16x16_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "16"
    Info (12134): Parameter "lpm_widthp" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_c7n.tdf
    Info (12023): Found entity 1: mult_c7n
Info (12128): Elaborating entity "mult_c7n" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|multiple_16x16:multiple_16x16_inst|lpm_mult:lpm_mult_component|mult_c7n:auto_generated"
Info (12128): Elaborating entity "wsg_dsdac" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACL"
Warning (10036): Verilog HDL or VHDL warning at wsg_dsdac8.vhd(73): object "pcmb_reg" assigned a value but never read
Info (12128): Elaborating entity "wsg_spdiftx" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_spdiftx:U_SPDIF"
Info (12128): Elaborating entity "spdif_subframe_enc" for hierarchy "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_spdiftx:U_SPDIF|spdif_subframe_enc:U"
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "nios2_fpu:inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (12125): Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sysid-europa
    Info (12023): Found entity 1: sysid
Info (12128): Elaborating entity "sysid" for hierarchy "nios2_fpu:inst|sysid:the_sysid"
Info (12128): Elaborating entity "systimer_s1_arbitrator" for hierarchy "nios2_fpu:inst|systimer_s1_arbitrator:the_systimer_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file systimer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: systimer-europa
    Info (12023): Found entity 1: systimer
Info (12128): Elaborating entity "systimer" for hierarchy "nios2_fpu:inst|systimer:the_systimer"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "sysuart_s1_arbitrator" for hierarchy "nios2_fpu:inst|sysuart_s1_arbitrator:the_sysuart_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file sysuart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info (12022): Found design unit 1: sysuart_log_module-europa
    Info (12022): Found design unit 2: sysuart_tx-europa
    Info (12022): Found design unit 3: sysuart_rx_stimulus_source_character_source_rom_module-europa
    Info (12022): Found design unit 4: sysuart_rx_stimulus_source-europa
    Info (12022): Found design unit 5: sysuart_rx-europa
    Info (12022): Found design unit 6: sysuart_regs-europa
    Info (12022): Found design unit 7: sysuart-europa
    Info (12023): Found entity 1: sysuart_log_module
    Info (12023): Found entity 2: sysuart_tx
    Info (12023): Found entity 3: sysuart_rx_stimulus_source_character_source_rom_module
    Info (12023): Found entity 4: sysuart_rx_stimulus_source
    Info (12023): Found entity 5: sysuart_rx
    Info (12023): Found entity 6: sysuart_regs
    Info (12023): Found entity 7: sysuart
Info (12128): Elaborating entity "sysuart" for hierarchy "nios2_fpu:inst|sysuart:the_sysuart"
Info (12128): Elaborating entity "sysuart_tx" for hierarchy "nios2_fpu:inst|sysuart:the_sysuart|sysuart_tx:the_sysuart_tx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "sysuart_rx" for hierarchy "nios2_fpu:inst|sysuart:the_sysuart|sysuart_rx:the_sysuart_rx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "sysuart_rx_stimulus_source" for hierarchy "nios2_fpu:inst|sysuart:the_sysuart|sysuart_rx:the_sysuart_rx|sysuart_rx_stimulus_source:the_sysuart_rx_stimulus_source"
Info (12128): Elaborating entity "sysuart_regs" for hierarchy "nios2_fpu:inst|sysuart:the_sysuart|sysuart_regs:the_sysuart_regs"
Warning (10492): VHDL Process Statement warning at sysuart.vhd(1383): signal "divisor_constant" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "tri_state_bridge_avalon_slave_arbitrator" for hierarchy "nios2_fpu:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "vga_s1_arbitrator" for hierarchy "nios2_fpu:inst|vga_s1_arbitrator:the_vga_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "vga_m1_arbitrator" for hierarchy "nios2_fpu:inst|vga_m1_arbitrator:the_vga_m1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "vga" for hierarchy "nios2_fpu:inst|vga:the_vga"
Info (12128): Elaborating entity "vga_component" for hierarchy "nios2_fpu:inst|vga:the_vga|vga_component:vga"
Info (12128): Elaborating entity "vga_syncgen" for hierarchy "nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0"
Info (12128): Elaborating entity "vga_avm" for hierarchy "nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1"
Warning (10036): Verilog HDL or VHDL warning at vga_avm.vhd(62): object "write_reg" assigned a value but never read
Info (12128): Elaborating entity "vga_linebuffer" for hierarchy "nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gjj1.tdf
    Info (12023): Found entity 1: altsyncram_gjj1
Info (12128): Elaborating entity "altsyncram_gjj1" for hierarchy "nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component|altsyncram_gjj1:auto_generated"
Info (12128): Elaborating entity "nios2_fpu_reset_peri_clk_domain_synch_module" for hierarchy "nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch"
Info (12128): Elaborating entity "nios2_fpu_reset_core_clk_domain_synch_module" for hierarchy "nios2_fpu:inst|nios2_fpu_reset_core_clk_domain_synch_module:nios2_fpu_reset_core_clk_domain_synch"
Info (12128): Elaborating entity "avpll_xga" for hierarchy "avpll_xga:inst_avpll"
Info (12128): Elaborating entity "altpll" for hierarchy "avpll_xga:inst_avpll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "avpll_xga:inst_avpll|altpll:altpll_component"
Info (12133): Instantiated megafunction "avpll_xga:inst_avpll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2190"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "247"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=avpll_xga"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/avpll_xga_altpll.v
    Info (12023): Found entity 1: avpll_xga_altpll
Info (12128): Elaborating entity "avpll_xga_altpll" for hierarchy "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated"
Info (12128): Elaborating entity "dvi_tx_pdiff" for hierarchy "dvi_tx_pdiff:inst5"
Warning (10036): Verilog HDL or VHDL warning at dvi_tx_pdiff.vhd(103): object "plllocked_sig" assigned a value but never read
Info (12128): Elaborating entity "tmds_encoder" for hierarchy "dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B"
Info (12128): Elaborating entity "pdiff_transmitter" for hierarchy "dvi_tx_pdiff:inst5|pdiff_transmitter:SER"
Info (12128): Elaborating entity "pll_tx_cyclone3_xga" for hierarchy "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL"
Info (12128): Elaborating entity "altpll" for hierarchy "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component"
Info (12133): Instantiated megafunction "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "15384"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_tx_cyclone3_xga"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_tx_cyclone3_xga_altpll.v
    Info (12023): Found entity 1: pll_tx_cyclone3_xga_altpll
Info (12128): Elaborating entity "pll_tx_cyclone3_xga_altpll" for hierarchy "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated"
Info (12128): Elaborating entity "ddio_out_cyclone3" for hierarchy "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P"
Info (12128): Elaborating entity "altddio_out" for hierarchy "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component"
Info (12130): Elaborated megafunction instantiation "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component"
Info (12133): Instantiated megafunction "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_31f.tdf
    Info (12023): Found entity 1: ddio_out_31f
Info (12128): Elaborating entity "ddio_out_31f" for hierarchy "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_31f:auto_generated"
Warning (12030): Port "usedw" on the entity instantiation of "Incoming_Data_FIFO" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component|altsyncram_gjj1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_oci_im:the_nios2_fast_fpu_nios2_oci_im|nios2_fast_fpu_traceram_lpm_dram_bdp_component_module:nios2_fast_fpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[35]"
Info (13014): Ignored 158 buffer(s)
    Info (13019): Ignored 158 SOFT buffer(s)
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 48
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|Add20"
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "48"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_n4n.tdf
    Info (12023): Found entity 1: shift_taps_n4n
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2861.tdf
    Info (12023): Found entity 1: altsyncram_2861
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_p2e.tdf
    Info (12023): Found entity 1: add_sub_p2e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnf.tdf
    Info (12023): Found entity 1: cntr_tnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf
    Info (12023): Found entity 1: cmpr_ffc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g7h.tdf
    Info (12023): Found entity 1: cntr_g7h
Info (12130): Elaborated megafunction instantiation "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|lpm_add_sub:Add20"
Info (12133): Instantiated megafunction "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|lpm_add_sub:Add20" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hui.tdf
    Info (12023): Found entity 1: add_sub_hui
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "FL_BYTE_N" is stuck at VCC
    Warning (13410): Pin "FL_WP_N" is stuck at VCC
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|cnt[4] will power up to Low
    Critical Warning (18010): Register dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|cnt[3] will power up to Low
    Critical Warning (18010): Register dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|cnt[4] will power up to Low
    Critical Warning (18010): Register dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|cnt[3] will power up to Low
    Critical Warning (18010): Register dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|cnt[4] will power up to Low
    Critical Warning (18010): Register dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|cnt[3] will power up to Low
    Critical Warning (18010): Register nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[10] will power up to High
    Critical Warning (18010): Register nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[8] will power up to High
    Critical Warning (18010): Register nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[4] will power up to High
    Critical Warning (18010): Register nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[3] will power up to High
    Critical Warning (18010): Register nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[1] will power up to High
    Critical Warning (18010): Register nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[0] will power up to High
    Critical Warning (18010): Register nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[5] will power up to High
    Critical Warning (18010): Register nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[2] will power up to High
    Critical Warning (18010): Register nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|vcount[2] will power up to High
    Critical Warning (18010): Register nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|vcount[0] will power up to High
    Critical Warning (18010): Register nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|vcount[5] will power up to High
    Critical Warning (18010): Register nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|vcount[9] will power up to High
    Critical Warning (18010): Register nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|vcount[8] will power up to High
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 127 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "PS2_MSCLK"
    Warning (15610): No output dependent on input pin "PS2_MSDAT"
Info (21057): Implemented 14807 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 108 output pins
    Info (21060): Implemented 66 bidirectional pins
    Info (21061): Implemented 14100 logic cells
    Info (21064): Implemented 465 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 31 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 272 warnings
    Info: Peak virtual memory: 798 megabytes
    Info: Processing ended: Wed Apr 03 13:19:29 2013
    Info: Elapsed time: 00:01:50
    Info: Total CPU time (on all processors): 00:01:49


