INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadoproject/RISC_V_Memory/RISC_V_Memory.srcs/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadoproject/RISC_V_Memory/RISC_V_Memory.srcs/sim_1/new/RISC_V_Memory_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Memory_sim
