
*** Running vivado
    with args -log control_matr_mult.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_matr_mult.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source control_matr_mult.tcl -notrace
Command: synth_design -top control_matr_mult -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6504 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 562.543 ; gain = 184.648
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'control_matr_mult' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:55]
WARNING: [Synth 8-5640] Port 'counter' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:56]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/controller.vhd:7' bound to instance 'ctl' of component 'controller' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:243]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/controller.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'controller' (1#1) [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/controller.vhd:46]
WARNING: [Synth 8-5640] Port 'r1_out' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r2_out' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r3_out' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r4_out' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r5_out' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r6_out' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r7_out' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r8_out' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r9_out' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r10_out' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r11_out' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r12_out' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r1_en' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r2_en' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r3_en' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r4_en' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r5_en' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r6_en' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r7_en' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r8_en' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r9_en' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r10_en' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r11_en' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'r12_en' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c11_aen' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c12_aen' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c13_aen' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c21_aen' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c22_aen' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c23_aen' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c31_aen' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c32_aen' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c33_aen' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c11_ben' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c12_ben' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c13_ben' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c21_ben' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c22_ben' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c23_ben' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c31_ben' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c32_ben' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
WARNING: [Synth 8-5640] Port 'c33_ben' is missing in component declaration [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:92]
INFO: [Synth 8-3491] module 'MACC_to_register' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:4' bound to instance 'sys_array_mat_mult' of component 'MACC_to_register' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:273]
INFO: [Synth 8-638] synthesizing module 'MACC_to_register' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:111]
INFO: [Synth 8-3491] module 'processing_elementTL' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:5' bound to instance 'PE11' of component 'processing_elementTL' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:236]
INFO: [Synth 8-638] synthesizing module 'processing_elementTL' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:37]
WARNING: [Synth 8-614] signal 'sum' is read in the process but is not in the sensitivity list [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:77]
INFO: [Synth 8-4471] merging register 'a_en_sim_reg' into 'a_enable_out_reg' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:56]
INFO: [Synth 8-4471] merging register 'b_en_sim_reg' into 'b_enable_out_reg' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element a_en_sim_reg was removed.  [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element b_en_sim_reg was removed.  [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:57]
WARNING: [Synth 8-3848] Net sum_out in module/entity processing_elementTL does not have driver. [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'processing_elementTL' (2#1) [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:37]
INFO: [Synth 8-3491] module 'my_register' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/my_register.vhd:4' bound to instance 'R1' of component 'my_register' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:255]
INFO: [Synth 8-638] synthesizing module 'my_register' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/my_register.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'my_register' (3#1) [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/my_register.vhd:17]
INFO: [Synth 8-3491] module 'my_register' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/my_register.vhd:4' bound to instance 'R3' of component 'my_register' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:268]
INFO: [Synth 8-3491] module 'processing_elementTL' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:5' bound to instance 'PE12' of component 'processing_elementTL' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:281]
INFO: [Synth 8-3491] module 'my_register' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/my_register.vhd:4' bound to instance 'R2' of component 'my_register' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:300]
INFO: [Synth 8-3491] module 'my_register' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/my_register.vhd:4' bound to instance 'R4' of component 'my_register' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:312]
INFO: [Synth 8-3491] module 'processing_elementTL' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:5' bound to instance 'PE13' of component 'processing_elementTL' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:324]
INFO: [Synth 8-3491] module 'my_register' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/my_register.vhd:4' bound to instance 'R5' of component 'my_register' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:342]
INFO: [Synth 8-3491] module 'processing_elementTL' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:5' bound to instance 'PE21' of component 'processing_elementTL' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:359]
INFO: [Synth 8-3491] module 'my_register' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/my_register.vhd:4' bound to instance 'R6' of component 'my_register' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:378]
INFO: [Synth 8-3491] module 'my_register' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/my_register.vhd:4' bound to instance 'R8' of component 'my_register' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:391]
INFO: [Synth 8-3491] module 'processing_elementTL' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:5' bound to instance 'PE22' of component 'processing_elementTL' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:404]
INFO: [Synth 8-3491] module 'my_register' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/my_register.vhd:4' bound to instance 'R7' of component 'my_register' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:423]
INFO: [Synth 8-3491] module 'my_register' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/my_register.vhd:4' bound to instance 'R9' of component 'my_register' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:436]
INFO: [Synth 8-3491] module 'processing_elementTL' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:5' bound to instance 'PE23' of component 'processing_elementTL' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:450]
INFO: [Synth 8-3491] module 'my_register' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/my_register.vhd:4' bound to instance 'R10' of component 'my_register' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:468]
INFO: [Synth 8-3491] module 'processing_elementTL' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:5' bound to instance 'PE31' of component 'processing_elementTL' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:485]
INFO: [Synth 8-3491] module 'my_register' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/my_register.vhd:4' bound to instance 'R11' of component 'my_register' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:504]
INFO: [Synth 8-3491] module 'processing_elementTL' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:5' bound to instance 'PE32' of component 'processing_elementTL' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:518]
INFO: [Synth 8-3491] module 'my_register' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/my_register.vhd:4' bound to instance 'R12' of component 'my_register' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:537]
INFO: [Synth 8-3491] module 'processing_elementTL' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:5' bound to instance 'PE33' of component 'processing_elementTL' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:550]
INFO: [Synth 8-256] done synthesizing module 'MACC_to_register' (4#1) [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/MACC_to_register.vhd:111]
INFO: [Synth 8-3491] module 'delayControl' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:5' bound to instance 'DC' of component 'delayControl' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:354]
INFO: [Synth 8-638] synthesizing module 'delayControl' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:42]
INFO: [Synth 8-3491] module 'delay_1' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_1.vhd:6' bound to instance 'D1' of component 'delay_1' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:218]
INFO: [Synth 8-638] synthesizing module 'delay_1' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'delay_1' (5#1) [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_1.vhd:17]
INFO: [Synth 8-3491] module 'delay_1' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_1.vhd:6' bound to instance 'D1_2' of component 'delay_1' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:229]
INFO: [Synth 8-3491] module 'delay_2' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_2.vhd:6' bound to instance 'D2' of component 'delay_2' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:240]
INFO: [Synth 8-638] synthesizing module 'delay_2' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_2.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'delay_2' (6#1) [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_2.vhd:17]
INFO: [Synth 8-3491] module 'delay_2' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_2.vhd:6' bound to instance 'D22' of component 'delay_2' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:251]
INFO: [Synth 8-3491] module 'delay_3' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_3.vhd:6' bound to instance 'D3' of component 'delay_3' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:262]
INFO: [Synth 8-638] synthesizing module 'delay_3' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_3.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'delay_3' (7#1) [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_3.vhd:17]
INFO: [Synth 8-3491] module 'delay_3' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_3.vhd:6' bound to instance 'D32' of component 'delay_3' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:273]
INFO: [Synth 8-3491] module 'delay_4' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_4.vhd:6' bound to instance 'D4' of component 'delay_4' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:284]
INFO: [Synth 8-638] synthesizing module 'delay_4' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_4.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'delay_4' (8#1) [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_4.vhd:17]
INFO: [Synth 8-3491] module 'delay_4' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_4.vhd:6' bound to instance 'D42' of component 'delay_4' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:295]
INFO: [Synth 8-3491] module 'delay_5' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_5.vhd:6' bound to instance 'D5' of component 'delay_5' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:306]
INFO: [Synth 8-638] synthesizing module 'delay_5' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_5.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'delay_5' (9#1) [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_5.vhd:17]
INFO: [Synth 8-3491] module 'delay_5' declared at 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_5.vhd:6' bound to instance 'D52' of component 'delay_5' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:317]
WARNING: [Synth 8-6014] Unused sequential element none_en_reg was removed.  [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:340]
WARNING: [Synth 8-3848] Net five_addr in module/entity delayControl does not have driver. [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:139]
WARNING: [Synth 8-3848] Net five_data in module/entity delayControl does not have driver. [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:140]
WARNING: [Synth 8-3848] Net four2_addr in module/entity delayControl does not have driver. [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:161]
WARNING: [Synth 8-3848] Net four2_data in module/entity delayControl does not have driver. [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:162]
WARNING: [Synth 8-3848] Net two2_addr in module/entity delayControl does not have driver. [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:190]
WARNING: [Synth 8-3848] Net two2_data in module/entity delayControl does not have driver. [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'delayControl' (10#1) [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delayControl.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'control_matr_mult' (11#1) [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/control_matr_mult.vhd:55]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[31]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[30]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[29]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[28]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[27]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[26]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[25]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[24]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[23]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[22]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[21]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[20]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[19]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[18]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[17]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[16]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[15]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[14]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[13]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[12]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[11]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[10]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[9]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[8]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[7]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[6]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[5]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[4]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[3]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[2]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[1]
WARNING: [Synth 8-3331] design processing_elementTL has unconnected port sum_out[0]
WARNING: [Synth 8-3331] design my_register has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 626.945 ; gain = 249.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 626.945 ; gain = 249.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 626.945 ; gain = 249.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-4471] merging register 'to_B_en_reg[0:2]' into 'to_A_en_reg[0:2]' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/controller.vhd:108]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 664.473 ; gain = 286.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 166   
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 65    
+---Multipliers : 
	                32x32  Multipliers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 63    
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module processing_elementTL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delay_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module delay_2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module delay_3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 3     
Module delay_4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 4     
Module delay_5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 5     
Module delayControl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'D42/END1_reg' into 'D22/END1_reg' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_4.vhd:53]
INFO: [Synth 8-4471] merging register 'D5/END1_reg' into 'D22/END1_reg' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_5.vhd:57]
INFO: [Synth 8-4471] merging register 'D5/END2_reg' into 'D42/END2_reg' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_5.vhd:53]
INFO: [Synth 8-4471] merging register 'D5/END3_reg' into 'D42/END3_reg' [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/delay_5.vhd:49]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:69]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:69]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:69]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:69]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:69]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:69]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:69]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:69]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.srcs/sources_1/new/processing_elementTL.vhd:69]
DSP Report: Generating DSP sys_array_mat_mult/PE11/sum1, operation Mode is: A*B.
DSP Report: operator sys_array_mat_mult/PE11/sum1 is absorbed into DSP sys_array_mat_mult/PE11/sum1.
DSP Report: operator sys_array_mat_mult/PE11/sum1 is absorbed into DSP sys_array_mat_mult/PE11/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE11/sum1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sys_array_mat_mult/PE11/sum1 is absorbed into DSP sys_array_mat_mult/PE11/sum1.
DSP Report: operator sys_array_mat_mult/PE11/sum1 is absorbed into DSP sys_array_mat_mult/PE11/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE11/sum1, operation Mode is: A*B.
DSP Report: operator sys_array_mat_mult/PE11/sum1 is absorbed into DSP sys_array_mat_mult/PE11/sum1.
DSP Report: operator sys_array_mat_mult/PE11/sum1 is absorbed into DSP sys_array_mat_mult/PE11/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE11/sum1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sys_array_mat_mult/PE11/sum1 is absorbed into DSP sys_array_mat_mult/PE11/sum1.
DSP Report: operator sys_array_mat_mult/PE11/sum1 is absorbed into DSP sys_array_mat_mult/PE11/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE12/sum1, operation Mode is: A*B.
DSP Report: operator sys_array_mat_mult/PE12/sum1 is absorbed into DSP sys_array_mat_mult/PE12/sum1.
DSP Report: operator sys_array_mat_mult/PE12/sum1 is absorbed into DSP sys_array_mat_mult/PE12/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE12/sum1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sys_array_mat_mult/PE12/sum1 is absorbed into DSP sys_array_mat_mult/PE12/sum1.
DSP Report: operator sys_array_mat_mult/PE12/sum1 is absorbed into DSP sys_array_mat_mult/PE12/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE12/sum1, operation Mode is: A2*B.
DSP Report: register sys_array_mat_mult/PE12/sum1 is absorbed into DSP sys_array_mat_mult/PE12/sum1.
DSP Report: operator sys_array_mat_mult/PE12/sum1 is absorbed into DSP sys_array_mat_mult/PE12/sum1.
DSP Report: operator sys_array_mat_mult/PE12/sum1 is absorbed into DSP sys_array_mat_mult/PE12/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE12/sum1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register sys_array_mat_mult/PE12/sum1 is absorbed into DSP sys_array_mat_mult/PE12/sum1.
DSP Report: operator sys_array_mat_mult/PE12/sum1 is absorbed into DSP sys_array_mat_mult/PE12/sum1.
DSP Report: operator sys_array_mat_mult/PE12/sum1 is absorbed into DSP sys_array_mat_mult/PE12/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE13/sum1, operation Mode is: A*B2.
DSP Report: register sys_array_mat_mult/PE12/a_out_reg is absorbed into DSP sys_array_mat_mult/PE13/sum1.
DSP Report: operator sys_array_mat_mult/PE13/sum1 is absorbed into DSP sys_array_mat_mult/PE13/sum1.
DSP Report: operator sys_array_mat_mult/PE13/sum1 is absorbed into DSP sys_array_mat_mult/PE13/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE13/sum1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register sys_array_mat_mult/PE12/a_out_reg is absorbed into DSP sys_array_mat_mult/PE13/sum1.
DSP Report: operator sys_array_mat_mult/PE13/sum1 is absorbed into DSP sys_array_mat_mult/PE13/sum1.
DSP Report: operator sys_array_mat_mult/PE13/sum1 is absorbed into DSP sys_array_mat_mult/PE13/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE13/sum1, operation Mode is: A''*B.
DSP Report: register sys_array_mat_mult/PE13/sum1 is absorbed into DSP sys_array_mat_mult/PE13/sum1.
DSP Report: register sys_array_mat_mult/PE13/sum1 is absorbed into DSP sys_array_mat_mult/PE13/sum1.
DSP Report: operator sys_array_mat_mult/PE13/sum1 is absorbed into DSP sys_array_mat_mult/PE13/sum1.
DSP Report: operator sys_array_mat_mult/PE13/sum1 is absorbed into DSP sys_array_mat_mult/PE13/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE13/sum1, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register sys_array_mat_mult/PE13/sum1 is absorbed into DSP sys_array_mat_mult/PE13/sum1.
DSP Report: register sys_array_mat_mult/PE13/sum1 is absorbed into DSP sys_array_mat_mult/PE13/sum1.
DSP Report: operator sys_array_mat_mult/PE13/sum1 is absorbed into DSP sys_array_mat_mult/PE13/sum1.
DSP Report: operator sys_array_mat_mult/PE13/sum1 is absorbed into DSP sys_array_mat_mult/PE13/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE21/sum1, operation Mode is: A2*B.
DSP Report: register sys_array_mat_mult/PE21/sum1 is absorbed into DSP sys_array_mat_mult/PE21/sum1.
DSP Report: operator sys_array_mat_mult/PE21/sum1 is absorbed into DSP sys_array_mat_mult/PE21/sum1.
DSP Report: operator sys_array_mat_mult/PE21/sum1 is absorbed into DSP sys_array_mat_mult/PE21/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE21/sum1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sys_array_mat_mult/PE21/sum1 is absorbed into DSP sys_array_mat_mult/PE21/sum1.
DSP Report: operator sys_array_mat_mult/PE21/sum1 is absorbed into DSP sys_array_mat_mult/PE21/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE21/sum1, operation Mode is: A*B2.
DSP Report: register sys_array_mat_mult/PE21/sum1 is absorbed into DSP sys_array_mat_mult/PE21/sum1.
DSP Report: operator sys_array_mat_mult/PE21/sum1 is absorbed into DSP sys_array_mat_mult/PE21/sum1.
DSP Report: operator sys_array_mat_mult/PE21/sum1 is absorbed into DSP sys_array_mat_mult/PE21/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE21/sum1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sys_array_mat_mult/PE21/sum1 is absorbed into DSP sys_array_mat_mult/PE21/sum1.
DSP Report: operator sys_array_mat_mult/PE21/sum1 is absorbed into DSP sys_array_mat_mult/PE21/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE22/sum1, operation Mode is: A2*B.
DSP Report: register sys_array_mat_mult/PE22/sum1 is absorbed into DSP sys_array_mat_mult/PE22/sum1.
DSP Report: operator sys_array_mat_mult/PE22/sum1 is absorbed into DSP sys_array_mat_mult/PE22/sum1.
DSP Report: operator sys_array_mat_mult/PE22/sum1 is absorbed into DSP sys_array_mat_mult/PE22/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE22/sum1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sys_array_mat_mult/PE22/sum1 is absorbed into DSP sys_array_mat_mult/PE22/sum1.
DSP Report: operator sys_array_mat_mult/PE22/sum1 is absorbed into DSP sys_array_mat_mult/PE22/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE22/sum1, operation Mode is: A2*B2.
DSP Report: register sys_array_mat_mult/PE22/sum1 is absorbed into DSP sys_array_mat_mult/PE22/sum1.
DSP Report: register sys_array_mat_mult/PE22/sum1 is absorbed into DSP sys_array_mat_mult/PE22/sum1.
DSP Report: operator sys_array_mat_mult/PE22/sum1 is absorbed into DSP sys_array_mat_mult/PE22/sum1.
DSP Report: operator sys_array_mat_mult/PE22/sum1 is absorbed into DSP sys_array_mat_mult/PE22/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE22/sum1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register sys_array_mat_mult/PE22/sum1 is absorbed into DSP sys_array_mat_mult/PE22/sum1.
DSP Report: operator sys_array_mat_mult/PE22/sum1 is absorbed into DSP sys_array_mat_mult/PE22/sum1.
DSP Report: operator sys_array_mat_mult/PE22/sum1 is absorbed into DSP sys_array_mat_mult/PE22/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE23/sum1, operation Mode is: A2*B2.
DSP Report: register sys_array_mat_mult/PE22/a_out_reg is absorbed into DSP sys_array_mat_mult/PE23/sum1.
DSP Report: register sys_array_mat_mult/PE23/sum1 is absorbed into DSP sys_array_mat_mult/PE23/sum1.
DSP Report: operator sys_array_mat_mult/PE23/sum1 is absorbed into DSP sys_array_mat_mult/PE23/sum1.
DSP Report: operator sys_array_mat_mult/PE23/sum1 is absorbed into DSP sys_array_mat_mult/PE23/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE23/sum1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register sys_array_mat_mult/PE22/a_out_reg is absorbed into DSP sys_array_mat_mult/PE23/sum1.
DSP Report: operator sys_array_mat_mult/PE23/sum1 is absorbed into DSP sys_array_mat_mult/PE23/sum1.
DSP Report: operator sys_array_mat_mult/PE23/sum1 is absorbed into DSP sys_array_mat_mult/PE23/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE23/sum1, operation Mode is: A''*B2.
DSP Report: register sys_array_mat_mult/PE23/sum1 is absorbed into DSP sys_array_mat_mult/PE23/sum1.
DSP Report: register sys_array_mat_mult/PE23/sum1 is absorbed into DSP sys_array_mat_mult/PE23/sum1.
DSP Report: register sys_array_mat_mult/PE23/sum1 is absorbed into DSP sys_array_mat_mult/PE23/sum1.
DSP Report: operator sys_array_mat_mult/PE23/sum1 is absorbed into DSP sys_array_mat_mult/PE23/sum1.
DSP Report: operator sys_array_mat_mult/PE23/sum1 is absorbed into DSP sys_array_mat_mult/PE23/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE23/sum1, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register sys_array_mat_mult/PE23/sum1 is absorbed into DSP sys_array_mat_mult/PE23/sum1.
DSP Report: register sys_array_mat_mult/PE23/sum1 is absorbed into DSP sys_array_mat_mult/PE23/sum1.
DSP Report: operator sys_array_mat_mult/PE23/sum1 is absorbed into DSP sys_array_mat_mult/PE23/sum1.
DSP Report: operator sys_array_mat_mult/PE23/sum1 is absorbed into DSP sys_array_mat_mult/PE23/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE31/sum1, operation Mode is: A''*B.
DSP Report: register sys_array_mat_mult/PE31/sum1 is absorbed into DSP sys_array_mat_mult/PE31/sum1.
DSP Report: register sys_array_mat_mult/PE31/sum1 is absorbed into DSP sys_array_mat_mult/PE31/sum1.
DSP Report: operator sys_array_mat_mult/PE31/sum1 is absorbed into DSP sys_array_mat_mult/PE31/sum1.
DSP Report: operator sys_array_mat_mult/PE31/sum1 is absorbed into DSP sys_array_mat_mult/PE31/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE31/sum1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sys_array_mat_mult/PE21/b_out_reg is absorbed into DSP sys_array_mat_mult/PE31/sum1.
DSP Report: operator sys_array_mat_mult/PE31/sum1 is absorbed into DSP sys_array_mat_mult/PE31/sum1.
DSP Report: operator sys_array_mat_mult/PE31/sum1 is absorbed into DSP sys_array_mat_mult/PE31/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE31/sum1, operation Mode is: A*B''.
DSP Report: register sys_array_mat_mult/PE31/sum1 is absorbed into DSP sys_array_mat_mult/PE31/sum1.
DSP Report: register sys_array_mat_mult/PE31/sum1 is absorbed into DSP sys_array_mat_mult/PE31/sum1.
DSP Report: operator sys_array_mat_mult/PE31/sum1 is absorbed into DSP sys_array_mat_mult/PE31/sum1.
DSP Report: operator sys_array_mat_mult/PE31/sum1 is absorbed into DSP sys_array_mat_mult/PE31/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE31/sum1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sys_array_mat_mult/PE21/b_out_reg is absorbed into DSP sys_array_mat_mult/PE31/sum1.
DSP Report: operator sys_array_mat_mult/PE31/sum1 is absorbed into DSP sys_array_mat_mult/PE31/sum1.
DSP Report: operator sys_array_mat_mult/PE31/sum1 is absorbed into DSP sys_array_mat_mult/PE31/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE32/sum1, operation Mode is: A''*B.
DSP Report: register sys_array_mat_mult/PE32/sum1 is absorbed into DSP sys_array_mat_mult/PE32/sum1.
DSP Report: register sys_array_mat_mult/PE32/sum1 is absorbed into DSP sys_array_mat_mult/PE32/sum1.
DSP Report: operator sys_array_mat_mult/PE32/sum1 is absorbed into DSP sys_array_mat_mult/PE32/sum1.
DSP Report: operator sys_array_mat_mult/PE32/sum1 is absorbed into DSP sys_array_mat_mult/PE32/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE32/sum1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sys_array_mat_mult/PE22/b_out_reg is absorbed into DSP sys_array_mat_mult/PE32/sum1.
DSP Report: operator sys_array_mat_mult/PE32/sum1 is absorbed into DSP sys_array_mat_mult/PE32/sum1.
DSP Report: operator sys_array_mat_mult/PE32/sum1 is absorbed into DSP sys_array_mat_mult/PE32/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE32/sum1, operation Mode is: A2*B''.
DSP Report: register sys_array_mat_mult/PE32/sum1 is absorbed into DSP sys_array_mat_mult/PE32/sum1.
DSP Report: register sys_array_mat_mult/PE32/sum1 is absorbed into DSP sys_array_mat_mult/PE32/sum1.
DSP Report: register sys_array_mat_mult/PE32/sum1 is absorbed into DSP sys_array_mat_mult/PE32/sum1.
DSP Report: operator sys_array_mat_mult/PE32/sum1 is absorbed into DSP sys_array_mat_mult/PE32/sum1.
DSP Report: operator sys_array_mat_mult/PE32/sum1 is absorbed into DSP sys_array_mat_mult/PE32/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE32/sum1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sys_array_mat_mult/PE22/b_out_reg is absorbed into DSP sys_array_mat_mult/PE32/sum1.
DSP Report: register sys_array_mat_mult/PE32/sum1 is absorbed into DSP sys_array_mat_mult/PE32/sum1.
DSP Report: operator sys_array_mat_mult/PE32/sum1 is absorbed into DSP sys_array_mat_mult/PE32/sum1.
DSP Report: operator sys_array_mat_mult/PE32/sum1 is absorbed into DSP sys_array_mat_mult/PE32/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE33/sum1, operation Mode is: A''*B2.
DSP Report: register sys_array_mat_mult/PE32/a_out_reg is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: register sys_array_mat_mult/PE33/sum1 is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: register sys_array_mat_mult/PE33/sum1 is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: operator sys_array_mat_mult/PE33/sum1 is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: operator sys_array_mat_mult/PE33/sum1 is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE33/sum1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sys_array_mat_mult/PE23/b_out_reg is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: register sys_array_mat_mult/PE32/a_out_reg is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: operator sys_array_mat_mult/PE33/sum1 is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: operator sys_array_mat_mult/PE33/sum1 is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE33/sum1, operation Mode is: A''*B''.
DSP Report: register sys_array_mat_mult/PE33/sum1 is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: register sys_array_mat_mult/PE33/sum1 is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: register sys_array_mat_mult/PE33/sum1 is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: register sys_array_mat_mult/PE33/sum1 is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: operator sys_array_mat_mult/PE33/sum1 is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: operator sys_array_mat_mult/PE33/sum1 is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: Generating DSP sys_array_mat_mult/PE33/sum1, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register sys_array_mat_mult/PE23/b_out_reg is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: register sys_array_mat_mult/PE33/sum1 is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: register sys_array_mat_mult/PE33/sum1 is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: operator sys_array_mat_mult/PE33/sum1 is absorbed into DSP sys_array_mat_mult/PE33/sum1.
DSP Report: operator sys_array_mat_mult/PE33/sum1 is absorbed into DSP sys_array_mat_mult/PE33/sum1.
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[0]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[1]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[2]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[3]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[4]' (FDSE) to 'DC/five2_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[5]' (FDSE) to 'DC/five2_addr_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/five2_addr_reg[6] )
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[7]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[8]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[9]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[10]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[11]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[12]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[13]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[14]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[15]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[16]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[17]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[18]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[19]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[20]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[21]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[22]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[23]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[24]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[25]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[26]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[27]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[28]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[29]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/five2_addr_reg[30]' (FDRE) to 'DC/five2_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/five2_addr_reg[31] )
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[0]' (FDSE) to 'DC/four_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[1]' (FDSE) to 'DC/four_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[2]' (FDSE) to 'DC/four_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[3]' (FDSE) to 'DC/four_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[4]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[5]' (FDSE) to 'DC/four_addr_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/four_addr_reg[6] )
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[7]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[8]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[9]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[10]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[11]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[12]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[13]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[14]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[15]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[16]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[17]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[18]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[19]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[20]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[21]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[22]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[23]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[24]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[25]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[26]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[27]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[28]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[29]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/four_addr_reg[30]' (FDRE) to 'DC/four_addr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/four_addr_reg[31] )
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[0]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[0]' (FDRE) to 'DC/three_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[1]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[1]' (FDSE) to 'DC/three_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[2]' (FDSE) to 'DC/three2_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[2]' (FDSE) to 'DC/three_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[3]' (FDSE) to 'DC/three2_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[3]' (FDSE) to 'DC/three_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[4]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[4]' (FDRE) to 'DC/three_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[5]' (FDSE) to 'DC/three2_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[5]' (FDSE) to 'DC/three_addr_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/three2_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/three_addr_reg[6] )
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[7]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[7]' (FDRE) to 'DC/three_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[8]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[8]' (FDRE) to 'DC/three_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[9]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[9]' (FDRE) to 'DC/three_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[10]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[10]' (FDRE) to 'DC/three_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[11]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[11]' (FDRE) to 'DC/three_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[12]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[12]' (FDRE) to 'DC/three_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[13]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[13]' (FDRE) to 'DC/three_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[14]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[14]' (FDRE) to 'DC/three_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[15]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[15]' (FDRE) to 'DC/three_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[16]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[16]' (FDRE) to 'DC/three_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[17]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[17]' (FDRE) to 'DC/three_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[18]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[18]' (FDRE) to 'DC/three_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[19]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[19]' (FDRE) to 'DC/three_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three2_addr_reg[20]' (FDRE) to 'DC/three2_addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'DC/three_addr_reg[20]' (FDRE) to 'DC/three_addr_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/three2_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/three_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/two_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/two_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/one_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/one_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/one2_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/one2_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/c_final_en_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D52/ADDRD1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D52/ADDRD1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D52/ADDRD1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D52/ADDRD1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D4/ADDRD1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D4/ADDRD1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D4/ADDRD1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D4/ADDRD1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D4/ADDRD1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D4/ADDRD1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D4/ADDRD1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D32/ADDRD1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D3/ADDRD1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D32/ADDRD1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D3/ADDRD1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D32/ADDRD1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D3/ADDRD1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D32/ADDRD1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D3/ADDRD1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D32/ADDRD1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D3/ADDRD1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D32/ADDRD1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D3/ADDRD1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D32/ADDRD1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DC/D3/ADDRD1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D32/ADDRD1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D3/ADDRD1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D32/ADDRD1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D3/ADDRD1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D32/ADDRD1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D3/ADDRD1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DC/D32/ADDRD1_reg[10] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 1006.754 ; gain = 628.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|control_matr_mult | A*B               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A*B    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A*B               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A*B    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A*B               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A*B    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A2*B              | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A2*B   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A*B2              | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A2*B   | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A''*B             | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A''*B  | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A2*B              | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A*B    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A*B2              | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A*B    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A2*B              | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A*B    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A2*B   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A2*B2             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A2*B   | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A''*B  | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A''*B             | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A*B2   | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A*B''             | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A*B2   | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A''*B             | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A*B2   | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A2*B2  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|control_matr_mult | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
+------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1006.754 ; gain = 628.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1006.754 ; gain = 628.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 1006.754 ; gain = 628.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 1006.754 ; gain = 628.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 1006.754 ; gain = 628.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 1006.754 ; gain = 628.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 1006.754 ; gain = 628.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 1006.754 ; gain = 628.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|control_matr_mult | DC/D52/enable_OUT_reg   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|control_matr_mult | DC/D4/enable_OUT_reg    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|control_matr_mult | DC/D32/enable_OUT_reg   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|control_matr_mult | DC/D3/enable_OUT_reg    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|control_matr_mult | DC/D3/DATA_OUT_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|control_matr_mult | DC/D32/DATA_OUT_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|control_matr_mult | DC/D4/DATA_OUT_reg[31]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|control_matr_mult | DC/D52/DATA_OUT_reg[31] | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
+------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   287|
|3     |DSP48E1 |    27|
|4     |LUT1    |    43|
|5     |LUT2    |  1070|
|6     |LUT3    |   208|
|7     |LUT4    |   257|
|8     |LUT5    |    32|
|9     |LUT6    |  3195|
|10    |MUXF7   |  1152|
|11    |MUXF8   |   576|
|12    |SRL16E  |   132|
|13    |FDRE    |  3159|
|14    |IBUF    |     1|
|15    |OBUF    |   650|
+------+--------+------+

Report Instance Areas: 
+------+---------------------+-----------------------+------+
|      |Instance             |Module                 |Cells |
+------+---------------------+-----------------------+------+
|1     |top                  |                       | 10790|
|2     |  DC                 |delayControl           |   904|
|3     |    D1               |delay_1                |    35|
|4     |    D1_2             |delay_1_8              |    64|
|5     |    D2               |delay_2                |    98|
|6     |    D3               |delay_3                |   134|
|7     |    D32              |delay_3_9              |    66|
|8     |    D4               |delay_4                |    67|
|9     |    D52              |delay_5                |    71|
|10    |  ctl                |controller             |  6977|
|11    |  sys_array_mat_mult |MACC_to_register       |  2193|
|12    |    PE11             |processing_elementTL   |   241|
|13    |    PE12             |processing_elementTL_0 |   271|
|14    |    PE13             |processing_elementTL_1 |   240|
|15    |    PE21             |processing_elementTL_2 |   241|
|16    |    PE22             |processing_elementTL_3 |   243|
|17    |    PE23             |processing_elementTL_4 |   240|
|18    |    PE31             |processing_elementTL_5 |   239|
|19    |    PE32             |processing_elementTL_6 |   239|
|20    |    PE33             |processing_elementTL_7 |   239|
+------+---------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 1006.754 ; gain = 628.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 87 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 1006.754 ; gain = 628.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 1006.754 ; gain = 628.859
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2042 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1006.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
283 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1006.754 ; gain = 652.707
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1006.754 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ahmet/Desktop/prezentasyonda kullanacaklarin/SA/sys_array.runs/synth_1/control_matr_mult.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file control_matr_mult_utilization_synth.rpt -pb control_matr_mult_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 15:24:48 2019...
