// Seed: 3453428656
module module_0;
  parameter id_1 = 1;
  id_2 :
  assert property (@(posedge 1) 1'b0) begin : LABEL_0
    if (-1 - id_2 << id_2) $display(id_2, id_2, id_2);
    id_1 <= id_1;
    if (id_1) begin : LABEL_0
      if (id_1) $display(id_2, id_1);
      if (-1'b0)
        if (-1) id_1 <= -1 - -1;
        else @(posedge id_1) #1 id_1 <= id_2;
    end
    @(1) id_1 <= id_2 >> 1'd0;
  end
  assign id_1 = id_1;
  bit id_3 = id_2;
  assign module_1.type_0 = 0;
  wire id_4;
  assign id_3 = id_1 == id_2;
  assign id_3 = -1;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output wor id_2,
    input wire id_3,
    input supply0 id_4
);
  assign id_1 = id_3;
  module_0 modCall_1 ();
  wand id_6 = -1, id_7, id_8;
endmodule
