From 9d88fc39e5e27184a5ab527f816ef9ce8077c752 Mon Sep 17 00:00:00 2001
From: Heinz Wrobel <Heinz.Wrobel@nxp.com>
Date: Thu, 26 Oct 2017 08:19:30 +0200
Subject: [PATCH] rcw: Added BlueBox PCIe Gen3 RCWs to permit specific testing
 of PCIe cards

---
 .../rcw_ffffpphh_0x2a_0x43_1800_700_1867_1600.rcw  | 42 ++++++++++++++++++++
 ..._ffffpphh_0x2a_0x43_SDHC_1800_700_1867_1600.rcw | 45 ++++++++++++++++++++++
 ls2084abbmini/a008851.rcw                          | 22 +++++++++++
 ls2084abbmini/a010477.rcw                          | 11 ++++++
 .../rcw_ffffpphh_0x2a_0x43_1800_700_1867_1600.rcw  | 42 ++++++++++++++++++++
 ls2084abluebox/a008851.rcw                         | 22 +++++++++++
 ls2084abluebox/a010477.rcw                         | 11 ++++++
 7 files changed, 195 insertions(+)
 create mode 100644 ls2084abbmini/FFFFPPHH_0x2a_0x43/rcw_ffffpphh_0x2a_0x43_1800_700_1867_1600.rcw
 create mode 100644 ls2084abbmini/FFFFPPHH_0x2a_0x43/rcw_ffffpphh_0x2a_0x43_SDHC_1800_700_1867_1600.rcw
 create mode 100644 ls2084abbmini/a008851.rcw
 create mode 100644 ls2084abbmini/a010477.rcw
 create mode 100644 ls2084abluebox/FFFFPPHH_0x2a_0x43/rcw_ffffpphh_0x2a_0x43_1800_700_1867_1600.rcw
 create mode 100644 ls2084abluebox/a008851.rcw
 create mode 100644 ls2084abluebox/a010477.rcw

diff --git a/ls2084abbmini/FFFFPPHH_0x2a_0x43/rcw_ffffpphh_0x2a_0x43_1800_700_1867_1600.rcw b/ls2084abbmini/FFFFPPHH_0x2a_0x43/rcw_ffffpphh_0x2a_0x43_1800_700_1867_1600.rcw
new file mode 100644
index 0000000..5d7b7e4
--- /dev/null
+++ b/ls2084abbmini/FFFFPPHH_0x2a_0x43/rcw_ffffpphh_0x2a_0x43_1800_700_1867_1600.rcw
@@ -0,0 +1,42 @@
+/*
+ * RCW for 4x XFI + 4 lane PCIe + no link to S32V + two SATA
+ * SerDes 1 option 2ah (four XFI)
+ * SerDes 2 option 43h (four lane PCIe @8/5/2.5G, no link to S32V, Two SATA)
+ *
+ *
+ * Frequencies :
+ * Core A72	: 1800 MHz
+ * DDR		: 1867 MHz
+ * Platform	: 700 MHz
+ *
+ */
+
+#include <ls2088a.rcwi>
+
+SYS_PLL_RAT=14
+MEM_PLL_RAT=14
+CGA_PLL1_RAT=18
+CGA_PLL2_RAT=18
+CGB_PLL1_RAT=18
+CGB_PLL2_RAT=18
+DRAM_LAT=1
+BOOT_LOC=24
+FLASH_MODE=2
+SDBGEN=1
+SYSCLK_FREQ=600
+UART_BASE=3
+IIC2_BASE=2
+SPI_PCS_BASE=1
+USB3_CLK_FSEL=0x27
+SRDS_PRTCL_S1=42
+SRDS_PRTCL_S2=67
+#include <a010679.rcw>
+
+/* PBI LENGTH will be filled automagically if not set manually! */
+/* PBI_LENGTH=0 */
+#include <markscratchrw1.rcw>
+#include <bootlocptr_nor.rcw>
+#include <a009102.rcw>
+#include <a010554.rcw>
+#include <a008851.rcw>
+#include <a010477.rcw>
diff --git a/ls2084abbmini/FFFFPPHH_0x2a_0x43/rcw_ffffpphh_0x2a_0x43_SDHC_1800_700_1867_1600.rcw b/ls2084abbmini/FFFFPPHH_0x2a_0x43/rcw_ffffpphh_0x2a_0x43_SDHC_1800_700_1867_1600.rcw
new file mode 100644
index 0000000..5e86896
--- /dev/null
+++ b/ls2084abbmini/FFFFPPHH_0x2a_0x43/rcw_ffffpphh_0x2a_0x43_SDHC_1800_700_1867_1600.rcw
@@ -0,0 +1,45 @@
+/*
+ * RCW for 4x XFI + 4 lane PCIe + no link to S32V + two SATA
+ * SerDes 1 option 2ah (four XFI)
+ * SerDes 2 option 43h (four lane PCIe @8/5/2.5G, no link to S32V, Two SATA)
+ * Boot from SDHC
+ *
+ * Frequencies :
+ * Core A72	: 1800 MHz
+ * DDR		: 1867 MHz
+ * Platform	: 700 MHz
+ *
+ */
+
+#include <ls2088a.rcwi>
+
+SYS_PLL_RAT=14
+MEM_PLL_RAT=14
+CGA_PLL1_RAT=18
+CGA_PLL2_RAT=18
+CGB_PLL1_RAT=18
+CGB_PLL2_RAT=18
+DRAM_LAT=1
+BOOT_LOC=21
+FLASH_MODE=2
+SDBGEN=1
+SYSCLK_FREQ=600
+UART_BASE=3
+IIC2_BASE=2
+SPI_PCS_BASE=3
+USB3_CLK_FSEL=0x27
+SRDS_PRTCL_S1=42
+SRDS_PRTCL_S2=67
+#include <a010679.rcw>
+
+/* PBI LENGTH will be filled automagically if not set manually! */
+/* PBI_LENGTH=0 */
+#include <markscratchrw1.rcw>
+.pbi
+blockcopy 0x40,0x00100000,0x1800a000,0x00015000
+.end
+#include <bootlocptr_sdhc.rcw>
+#include <a009102.rcw>
+#include <a010554.rcw>
+#include <a008851.rcw>
+#include <a010477.rcw>
diff --git a/ls2084abbmini/a008851.rcw b/ls2084abbmini/a008851.rcw
new file mode 100644
index 0000000..6148024
--- /dev/null
+++ b/ls2084abbmini/a008851.rcw
@@ -0,0 +1,22 @@
+
+/*
+ * Errata workaround for A-008851 on LS2088A:
+ *      - PCIe Gen 3 training settings are not ok for RC
+ *
+ * NOTE: This only sets values for the PCIe controllers on the RDB
+ *       and would work for four lines each on PCIe3 and PCIe4.
+ *       Note also the different offsets between PCIe3 and PCIe4!
+ */
+
+.pbi
+write 0x036008bc,0x00000001
+write 0x03600164,0x47474747
+write 0x03600168,0x47474747
+
+write 0x037008bc,0x00000001
+write 0x03700154,0x47474747
+write 0x03700158,0x47474747
+
+write 0x036008bc,0x00000000
+write 0x037008bc,0x00000000
+.end
diff --git a/ls2084abbmini/a010477.rcw b/ls2084abbmini/a010477.rcw
new file mode 100644
index 0000000..d38a086
--- /dev/null
+++ b/ls2084abbmini/a010477.rcw
@@ -0,0 +1,11 @@
+
+/*
+ * Errata workaround for A-010477 on LS2088A:
+ *      - PCIe Gen 3 training settings are not ok
+ *
+ */
+
+.pbi
+write 0x03600890,0x00800401
+write 0x03700890,0x00800401
+.end
diff --git a/ls2084abluebox/FFFFPPHH_0x2a_0x43/rcw_ffffpphh_0x2a_0x43_1800_700_1867_1600.rcw b/ls2084abluebox/FFFFPPHH_0x2a_0x43/rcw_ffffpphh_0x2a_0x43_1800_700_1867_1600.rcw
new file mode 100644
index 0000000..269da88
--- /dev/null
+++ b/ls2084abluebox/FFFFPPHH_0x2a_0x43/rcw_ffffpphh_0x2a_0x43_1800_700_1867_1600.rcw
@@ -0,0 +1,42 @@
+/*
+ * RCW for 4x XFI + 4 lane PCIe Gen3 + two SATA
+ * SerDes 1 option 2ah (four XFI)
+ * SerDes 2 option 43h (four lane PCIe @8/5/2.5G, Two SATA)
+ *
+ *
+ * Frequencies :
+ * Core A72	: 1800 MHz
+ * DDR		: 1867 MHz
+ * Platform	: 700 MHz
+ *
+ */
+
+#include <ls2088a.rcwi>
+
+SYS_PLL_RAT=14
+MEM_PLL_RAT=14
+CGA_PLL1_RAT=18
+CGA_PLL2_RAT=18
+CGB_PLL1_RAT=18
+CGB_PLL2_RAT=18
+DRAM_LAT=1
+BOOT_LOC=24
+FLASH_MODE=2
+SDBGEN=1
+SYSCLK_FREQ=600
+UART_BASE=3
+IIC2_BASE=2
+SPI_PCS_BASE=3
+USB3_CLK_FSEL=0x27
+SRDS_PRTCL_S1=42
+SRDS_PRTCL_S2=67
+#include <a010679.rcw>
+
+/* PBI LENGTH will be filled automagically if not set manually! */
+/* PBI_LENGTH=0 */
+#include <markscratchrw1.rcw>
+#include <bootlocptr_nor.rcw>
+#include <a009102.rcw>
+#include <a010554.rcw>
+#include <a008851.rcw>
+#include <a010477.rcw>
diff --git a/ls2084abluebox/a008851.rcw b/ls2084abluebox/a008851.rcw
new file mode 100644
index 0000000..6148024
--- /dev/null
+++ b/ls2084abluebox/a008851.rcw
@@ -0,0 +1,22 @@
+
+/*
+ * Errata workaround for A-008851 on LS2088A:
+ *      - PCIe Gen 3 training settings are not ok for RC
+ *
+ * NOTE: This only sets values for the PCIe controllers on the RDB
+ *       and would work for four lines each on PCIe3 and PCIe4.
+ *       Note also the different offsets between PCIe3 and PCIe4!
+ */
+
+.pbi
+write 0x036008bc,0x00000001
+write 0x03600164,0x47474747
+write 0x03600168,0x47474747
+
+write 0x037008bc,0x00000001
+write 0x03700154,0x47474747
+write 0x03700158,0x47474747
+
+write 0x036008bc,0x00000000
+write 0x037008bc,0x00000000
+.end
diff --git a/ls2084abluebox/a010477.rcw b/ls2084abluebox/a010477.rcw
new file mode 100644
index 0000000..d38a086
--- /dev/null
+++ b/ls2084abluebox/a010477.rcw
@@ -0,0 +1,11 @@
+
+/*
+ * Errata workaround for A-010477 on LS2088A:
+ *      - PCIe Gen 3 training settings are not ok
+ *
+ */
+
+.pbi
+write 0x03600890,0x00800401
+write 0x03700890,0x00800401
+.end
-- 
1.7.12.4

