participant_id,symbolic_sequence
P01_M01,Start → FIX R_1_2 (start) [PD_+5%] +MS → SAC R_1_1 → FIX R_1_1 (468ms) [PD_+6%] → REG R_1_2 (304ms) [PD_+10%] → REG R_1_1 (41ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (107ms) [PD_+10%] → REG R_1_1 (63ms) [PD_+9%] → SAC R_1_0 → FIX R_1_0 (630ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (24ms) [PD_-44%] → REG R_1_2 (0ms) [PD_-100%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-70%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-46%] → REG R_1_2 (0ms) [PD_+11%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_2 (12532ms) [PD_+10%] +MS → REG R_1_1 (356ms) [PD_+8%] → REG R_1_2 (2056ms) [PD_+6%] → REG R_1_1 (309ms) [PD_+10%] → REG R_1_2 (5082ms) [PD_+10%] → BLINK → FIX R_1_2 (start) [PD_-0%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (446ms) [PD_+6%] → REG R_1_1 (581ms) [PD_+17%] → REG R_1_2 (5366ms) [PD_+14%] → BLINK → FIX R_1_2 (start) [PD_-8%] → SAC R_1_3 → FIX R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-55%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-25%] → SAC R_2_3 → FIX R_2_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+4%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+26%] → End
P01_M02,Start → FIX R_1_2 (start) [PD_+4%] +MS → SAC R_1_1 → FIX R_1_1 (124ms) [PD_+5%] → REG R_1_2 (24487ms) [PD_+8%] +MS → End
P01_M03,Start → FIX R_1_2 (start) [PD_+14%] → BLINK → FIX R_1_2 (start) [PD_+7%] → SAC R_1_3 → FIX R_1_3 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_3 (0ms) [PD_+16%] → JMP R_1_1 → FIX R_1_1 (0ms) [PD_+2%] → REG R_1_3 (0ms) [PD_+16%] → JMP R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+21%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+21%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → SAC R_2_3 → FIX R_2_3 (10ms) [PD_-45%] → REG R_1_2 (254ms) [PD_+22%] → REG R_1_3 (860ms) [PD_+14%] → BLINK → FIX R_1_3 (start) [PD_-11%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (12ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → SAC R_0_3 → FIX R_0_3 (0ms) [PD_-51%] → REG R_1_2 (3246ms) [PD_+9%] → BLINK → FIX R_1_2 (start) [PD_+4%] → REG R_1_3 (0ms) [PD_+3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+5%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+10%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+8%] → REG R_0_3 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_2 (0ms) [PD_-70%] → REG R_1_2 (4571ms) [PD_+12%] → REG R_1_1 (198ms) [PD_+14%] → REG R_1_2 (1158ms) [PD_+14%] +MS → BLINK → FIX R_1_2 (start) [PD_+6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (8ms) [PD_-82%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+14%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (25ms) [PD_-9%] → REG R_1_1 (7ms) [PD_-2%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-49%] → REG R_1_1 (7ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_3_1 (0ms) [PD_-42%] → REG R_1_3 (0ms) [PD_-12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+9%] → REG R_1_3 (223ms) [PD_+15%] → BLINK → FIX R_1_3 (start) [PD_-11%] → REG R_0_3 (0ms) [PD_+20%] → REG R_1_3 (0ms) [PD_+19%] → REG R_1_2 (844ms) [PD_+13%] → REG R_1_3 (1928ms) [PD_+13%] → BLINK → FIX R_1_3 (start) [PD_-12%] → REG R_2_3 (0ms) [PD_+23%] → REG R_1_3 (4ms) [PD_-40%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-24%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-37%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+28%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+28%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-37%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+29%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-35%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_+19%] → REG R_3_1 (9ms) [PD_-100%] → REG R_1_2 (904ms) [PD_+16%] → BLINK → FIX R_1_2 (start) [PD_+3%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-65%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_2 (4830ms) [PD_+19%] → BLINK → FIX R_1_2 (start) [PD_+15%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (691ms) [PD_+17%] → BLINK → FIX R_1_2 (start) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_3 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_3 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+26%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+22%] → REG R_0_1 (8ms) [PD_+17%] → REG R_1_2 (9022ms) [PD_+10%] +MS → BLINK → FIX R_1_2 (start) [PD_-7%] → REG R_1_3 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-62%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (14ms) [PD_-50%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-0%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-33%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+6%] → REG R_3_1 (0ms) [PD_+68%] → REG R_1_1 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+2%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_3 (8ms) [PD_+0%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-70%] → REG R_1_3 (8ms) [PD_-1%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (6ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (345ms) [PD_+8%] → BLINK → FIX R_1_3 (start) [PD_-8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+6%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_+16%] → REG R_1_3 (8ms) [PD_+6%] → REG R_0_3 (4ms) [PD_-41%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+6%] → REG R_0_3 (8ms) [PD_-41%] → REG R_1_3 (120ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_3 (194ms) [PD_+10%] → REG R_1_2 (10662ms) [PD_+12%] → REG R_1_3 (212ms) [PD_+10%] → BLINK → FIX R_1_3 (start) [PD_-32%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (776ms) [PD_+13%] → REG R_1_3 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_3 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_3 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_3 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-1%] → REG R_1_2 (38ms) [PD_-5%] → REG R_1_3 (0ms) [PD_+5%] → REG R_1_2 (2ms) [PD_-1%] → REG R_1_3 (0ms) [PD_+5%] → REG R_1_2 (14ms) [PD_+3%] → REG R_1_3 (0ms) [PD_+6%] → REG R_1_2 (11ms) [PD_+0%] → REG R_1_3 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_3 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_3 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_3 (8ms) [PD_+8%] → REG R_1_2 (8ms) [PD_+14%] → REG R_1_3 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_3 (8ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_3 (0ms) [PD_+6%] → REG R_1_2 (11ms) [PD_+15%] → REG R_1_3 (12ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_3 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_3 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_3 (4ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_3 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_3 (0ms) [PD_+7%] → REG R_1_2 (8ms) [PD_-6%] → REG R_1_3 (0ms) [PD_+7%] → REG R_1_2 (8ms) [PD_+13%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (13ms) [PD_+11%] → REG R_1_3 (0ms) [PD_+8%] → REG R_1_2 (34ms) [PD_+11%] → REG R_1_3 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_3 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (10ms) [PD_+3%] → REG R_1_3 (9ms) [PD_+8%] → REG R_1_2 (19ms) [PD_+9%] → REG R_1_3 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_3 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_3 (4ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_3 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_3 (8ms) [PD_+9%] → REG R_1_2 (46ms) [PD_+1%] → REG R_1_3 (9ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+8%] → REG R_1_2 (10ms) [PD_-44%] → REG R_1_3 (5ms) [PD_+10%] → REG R_1_2 (5ms) [PD_-44%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+10%] → REG R_1_2 (16ms) [PD_-26%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (10ms) [PD_+6%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-67%] → REG R_1_3 (0ms) [PD_+11%] → REG R_1_2 (18ms) [PD_-33%] → REG R_1_3 (0ms) [PD_+13%] → REG R_1_2 (10ms) [PD_-25%] → REG R_1_3 (0ms) [PD_+11%] → REG R_1_2 (2ms) [PD_-44%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_3 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_3 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_3 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_3 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_+12%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-12%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+18%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-33%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+9%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+9%] → REG R_0_3 (0ms) [PD_+12%] → REG R_1_3 (15ms) [PD_-12%] → REG R_0_3 (0ms) [PD_+12%] → REG R_1_3 (0ms) [PD_+8%] → REG R_0_3 (0ms) [PD_+10%] → REG R_1_3 (8ms) [PD_-6%] → REG R_0_3 (0ms) [PD_+12%] → REG R_1_3 (24ms) [PD_-64%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+8%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+8%] → REG R_0_4 (0ms) [PD_+9%] → REG R_2_2 (0ms) [PD_-28%] → REG R_0_4 (0ms) [PD_-27%] → REG R_2_3 (0ms) [PD_-38%] → REG R_0_3 (8ms) [PD_+11%] → REG R_2_3 (0ms) [PD_+14%] → REG R_0_3 (0ms) [PD_+13%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_+13%] → REG R_2_3 (0ms) [PD_+13%] → REG R_0_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-62%] → REG R_2_3 (0ms) [PD_+14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-1%] → REG R_0_3 (0ms) [PD_+16%] → REG R_2_3 (0ms) [PD_+11%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-0%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-1%] → REG R_0_3 (0ms) [PD_+15%] → REG R_1_3 (0ms) [PD_-1%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+3%] → REG R_0_3 (0ms) [PD_+15%] → REG R_1_3 (0ms) [PD_+5%] → REG R_0_3 (0ms) [PD_+14%] → REG R_1_3 (0ms) [PD_+2%] → REG R_0_3 (0ms) [PD_+15%] → REG R_1_3 (0ms) [PD_+1%] → REG R_0_3 (0ms) [PD_-49%] → REG R_1_3 (0ms) [PD_+1%] → REG R_0_3 (0ms) [PD_+15%] → REG R_1_3 (0ms) [PD_+1%] → REG R_0_3 (0ms) [PD_+12%] → REG R_1_3 (0ms) [PD_+1%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-0%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+4%] → REG R_0_3 (0ms) [PD_+12%] → REG R_1_3 (0ms) [PD_+5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+7%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+4%] → REG R_0_3 (0ms) [PD_+10%] → REG R_1_3 (0ms) [PD_+9%] → REG R_0_3 (0ms) [PD_+13%] → REG R_1_3 (0ms) [PD_+11%] → REG R_0_3 (0ms) [PD_+17%] → REG R_1_3 (0ms) [PD_+12%] → REG R_0_3 (0ms) [PD_+11%] → REG R_1_3 (0ms) [PD_+5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+12%] → REG R_3_1 (11ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-47%] → REG R_0_3 (0ms) [PD_-18%] → REG R_1_3 (8ms) [PD_-65%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (7ms) [PD_-13%] → REG R_0_3 (0ms) [PD_+13%] → REG R_1_3 (40ms) [PD_-33%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+9%] → REG R_0_3 (0ms) [PD_+12%] → REG R_1_3 (0ms) [PD_+7%] → REG R_0_3 (0ms) [PD_+10%] → REG R_1_3 (304ms) [PD_+3%] → BLINK → FIX R_1_3 (start) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (31ms) [PD_-45%] → SAC R_1_4 → FIX R_1_4 (8ms) [PD_-50%] → REG R_1_2 (8ms) [PD_-45%] → REG R_1_3 (9ms) [PD_-14%] → REG R_1_2 (7ms) [PD_+1%] → REG R_1_4 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_4 (8ms) [PD_-8%] → REG R_1_2 (444ms) [PD_+3%] → REG R_1_3 (0ms) [PD_-10%] → REG R_1_2 (8ms) [PD_+10%] → REG R_1_3 (8ms) [PD_+0%] → REG R_1_2 (8ms) [PD_+12%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (40ms) [PD_+6%] → REG R_1_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_2 (8ms) [PD_+7%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_3 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_3 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_3 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_3 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_3 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_3 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_3 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_3 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_3 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_3 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_3 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_3 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_3 (8ms) [PD_-5%] → REG R_1_2 (10ms) [PD_+1%] → REG R_1_3 (10ms) [PD_+3%] → REG R_1_2 (7ms) [PD_+2%] → REG R_1_3 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_3 (8ms) [PD_-6%] → REG R_1_2 (8ms) [PD_-2%] → REG R_1_3 (8ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_3 (0ms) [PD_+3%] → REG R_1_2 (4ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_3 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_3 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_3 (0ms) [PD_-3%] → REG R_1_2 (18ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_3 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_3 (8ms) [PD_-13%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_3 (0ms) [PD_-1%] → REG R_1_2 (8ms) [PD_-7%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_3 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_3 (56ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-1%] → REG R_1_2 (17ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (0ms) [PD_-1%] → REG R_1_2 (8ms) [PD_-9%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (24ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_3 (0ms) [PD_-2%] → REG R_1_2 (24ms) [PD_+0%] → REG R_1_3 (16ms) [PD_-18%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_3 (9ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_3 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_3 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_3 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_3 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_3 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_3 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_3 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_3 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_3 (0ms) [PD_-1%] → REG R_1_2 (231ms) [PD_-11%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (5465ms) [PD_+7%] → BLINK → FIX R_1_2 (start) [PD_+6%] → End
P01_M04,Start → FIX R_1_2 (start) [PD_+15%] +MS → BLINK → FIX R_1_2 (start) [PD_+17%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-40%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+24%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+29%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_3 (292ms) [PD_-15%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+20%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+13%] → REG R_1_2 (526ms) [PD_+25%] → BLINK → FIX R_1_2 (start) [PD_-2%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_+39%] → REG R_1_2 (0ms) [PD_+17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-75%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+31%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+20%] → REG R_0_0 (0ms) [PD_+31%] → REG R_1_2 (0ms) [PD_+21%] → REG R_0_0 (0ms) [PD_+31%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_+17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+70%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_3_1 (0ms) [PD_+36%] → REG R_0_0 (0ms) [PD_+18%] → REG R_3_1 (0ms) [PD_+36%] → REG R_0_0 (0ms) [PD_+21%] → REG R_3_1 (0ms) [PD_+36%] → REG R_1_2 (0ms) [PD_+14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+16%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_2 (23272ms) [PD_+14%] → End
P02_M01,Start → FIX R_1_1 (start) [PD_-25%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-24%] → REG R_1_1 (24ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (16ms) [PD_-24%] → REG R_1_1 (24ms) [PD_-24%] → REG R_1_2 (49ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (31ms) [PD_-23%] → REG R_1_1 (9868ms) [PD_-22%] → REG R_1_2 (7ms) [PD_-19%] → REG R_1_1 (36ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (82ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (34ms) [PD_-20%] → REG R_1_2 (10ms) [PD_-20%] → REG R_1_1 (29ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (23ms) [PD_-20%] → REG R_1_2 (4ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_2 (4ms) [PD_-21%] → REG R_1_1 (4ms) [PD_-21%] → REG R_1_2 (12ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (16ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_2 (9ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (665ms) [PD_-22%] → REG R_1_1 (6326ms) [PD_-18%] → REG R_1_2 (109ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (28ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (4ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (541ms) [PD_-23%] → REG R_1_1 (354ms) [PD_-26%] → REG R_1_2 (319ms) [PD_-24%] → REG R_1_1 (6077ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (4ms) [PD_-21%] → REG R_1_1 (12ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (61ms) [PD_-21%] → REG R_1_2 (4ms) [PD_-21%] → REG R_1_1 (4ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (4ms) [PD_-21%] → REG R_1_1 (4ms) [PD_-21%] → REG R_1_2 (4ms) [PD_-20%] → REG R_1_1 (20ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (608ms) [PD_-22%] → REG R_1_1 (393ms) [PD_-20%] → REG R_1_2 (750ms) [PD_-21%] → REG R_1_1 (5688ms) [PD_-23%] +MS → REG R_1_2 (196ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (144ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (584ms) [PD_-24%] → REG R_1_1 (7220ms) [PD_-20%] → End
P02_M02,Start → FIX R_1_1 (start) [PD_-17%] +MS → End
P02_M03,Start → FIX R_1_1 (start) [PD_-18%] → SAC R_1_2 → FIX R_1_2 (4ms) [PD_-17%] → BLINK → FIX R_1_2 (start) [PD_-21%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-24%] → REG R_2_2 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-24%] → REG R_2_2 (246ms) [PD_-37%] → REG R_1_2 (5ms) [PD_-62%] → REG R_2_2 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-21%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (816ms) [PD_-15%] → REG R_1_2 (4ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (266ms) [PD_-17%] → SAC R_1_3 → FIX R_1_3 (4ms) [PD_-28%] → SAC R_2_3 → FIX R_2_3 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_3 (52ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (52ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-23%] → BLINK → FIX R_2_3 (start) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (252ms) [PD_-29%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (8ms) [PD_-70%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (8ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (9ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-54%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-49%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-18%] → REG R_1_1 (4ms) [PD_-79%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-71%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (5ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (123ms) [PD_-10%] → REG R_1_1 (33ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (296ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (64ms) [PD_-10%] → REG R_1_1 (4ms) [PD_-10%] → REG R_1_2 (8ms) [PD_-11%] → REG R_1_1 (4328ms) [PD_-13%] → BLINK → FIX R_1_2 (start) [PD_-16%] → REG R_2_2 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-41%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-48%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-69%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (8ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (8ms) [PD_-12%] → REG R_1_3 (8ms) [PD_-59%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (5ms) [PD_-10%] → REG R_1_2 (8ms) [PD_-59%] → REG R_2_3 (8ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-49%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-49%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (8ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (8ms) [PD_-59%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_+0%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (8ms) [PD_-9%] → REG R_1_3 (4ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-47%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (6ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (8ms) [PD_-59%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (368ms) [PD_-3%] → REG R_1_1 (498ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (250ms) [PD_-12%] → REG R_1_1 (352ms) [PD_-10%] → REG R_1_2 (1405ms) [PD_-9%] → REG R_1_1 (5052ms) [PD_-13%] → REG R_1_2 (134ms) [PD_-18%] → REG R_1_1 (1776ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_2 (3ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (16ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-50%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-39%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-37%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_2 (8ms) [PD_-13%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (8ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (9ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-19%] → BLINK → FIX R_2_3 (start) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (9ms) [PD_-58%] → REG R_1_2 (5ms) [PD_-59%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_3 (0ms) [PD_-47%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-20%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-32%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (30ms) [PD_-29%] → SAC R_0_3 → FIX R_0_3 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-17%] → REG R_1_3 (6ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-17%] → REG R_1_3 (8ms) [PD_-30%] → REG R_0_3 (0ms) [PD_-17%] → REG R_1_3 (32ms) [PD_-66%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-18%] → REG R_1_3 (8ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (120ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_+2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (2767ms) [PD_-14%] → REG R_1_1 (2445ms) [PD_-16%] → REG R_1_2 (62ms) [PD_-22%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-48%] → REG R_2_2 (19ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-26%] → BLINK → FIX R_2_2 (start) [PD_-17%] → REG R_1_2 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-28%] → REG R_2_2 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-28%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-29%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-27%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-27%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-25%] → REG R_2_3 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_-29%] → REG R_2_3 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_-28%] → REG R_2_3 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-27%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-25%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-27%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-27%] → REG R_2_3 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-61%] → REG R_2_3 (0ms) [PD_-16%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_+65%] → REG R_1_2 (0ms) [PD_-52%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (225ms) [PD_-18%] → REG R_1_1 (464ms) [PD_-17%] → REG R_1_2 (1440ms) [PD_-18%] → REG R_1_1 (1479ms) [PD_-16%] → REG R_1_2 (65ms) [PD_-30%] → REG R_2_2 (14ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (9ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (8ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (8ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (8ms) [PD_-55%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-27%] → REG R_1_1 (1051ms) [PD_-12%] → REG R_1_2 (12ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (153ms) [PD_-15%] → REG R_1_1 (363ms) [PD_-17%] → REG R_1_2 (824ms) [PD_-14%] → REG R_1_1 (85ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (11ms) [PD_-13%] → REG R_1_2 (37ms) [PD_-14%] → REG R_1_1 (2490ms) [PD_-16%] → REG R_1_2 (781ms) [PD_-21%] → REG R_1_1 (3630ms) [PD_-18%] → REG R_1_2 (91ms) [PD_-18%] → REG R_2_2 (10ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (8ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-13%] → REG R_1_2 (8ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-25%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-25%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-25%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-25%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (11ms) [PD_-11%] → REG R_1_3 (21ms) [PD_-82%] → End
P02_M04,Start → FIX R_1_1 (start) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-25%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_1 (397ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (14ms) [PD_-56%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (30ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (511ms) [PD_-9%] → REG R_1_2 (32ms) [PD_-10%] → REG R_1_1 (44ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (119ms) [PD_-11%] → REG R_1_2 (4ms) [PD_-12%] → REG R_1_1 (35ms) [PD_-13%] → REG R_1_2 (4ms) [PD_-12%] → REG R_1_1 (26ms) [PD_-12%] → REG R_1_2 (212ms) [PD_-13%] → REG R_1_1 (11ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (12ms) [PD_-12%] → REG R_1_2 (8ms) [PD_-14%] → REG R_1_1 (9ms) [PD_-15%] → REG R_1_2 (331ms) [PD_-13%] → REG R_1_1 (148ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (35ms) [PD_-10%] → REG R_1_1 (12ms) [PD_-10%] → REG R_1_2 (4ms) [PD_-11%] → REG R_1_1 (82ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (17ms) [PD_-10%] → REG R_1_2 (3ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (265ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (118ms) [PD_-12%] → REG R_1_1 (1983ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (5ms) [PD_-10%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (8ms) [PD_-52%] → REG R_1_1 (2832ms) [PD_-10%] → REG R_1_2 (210ms) [PD_-10%] → REG R_1_1 (3372ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (6ms) [PD_-42%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (4ms) [PD_-54%] → REG R_1_2 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-20%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (65ms) [PD_-22%] → SAC R_2_3 → FIX R_2_3 (0ms) [PD_-21%] → REG R_2_2 (11ms) [PD_-6%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_2_3 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_-7%] → REG R_2_3 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-7%] → SAC R_1_3 → FIX R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (32ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (8ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_3 (8ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (8ms) [PD_-7%] → REG R_1_1 (8ms) [PD_-53%] → REG R_2_2 (8ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_2 (8ms) [PD_-6%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_2 (269ms) [PD_-30%] → BLINK → FIX R_2_2 (start) [PD_-37%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-58%] → REG R_3_1 (7ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-59%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-20%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-72%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-41%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-35%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_2 (8ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-37%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-2%] → REG R_1_2 (6ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-2%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-2%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-2%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-2%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-2%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (8ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (8ms) [PD_-60%] → REG R_2_3 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (8ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (10ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (7ms) [PD_-59%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (7ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (8ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-12%] → REG R_0_3 (0ms) [PD_-12%] → REG R_2_3 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_0_3 (0ms) [PD_-13%] → REG R_2_3 (0ms) [PD_-11%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-11%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-13%] → REG R_2_3 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-12%] → REG R_2_3 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-73%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-12%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-60%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-12%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (8ms) [PD_-85%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-64%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (8ms) [PD_-56%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-49%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-65%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-61%] → REG R_0_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-67%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-18%] → REG R_0_3 (8ms) [PD_-57%] → REG R_1_3 (8ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (8ms) [PD_-57%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-51%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-72%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-65%] → REG R_0_3 (0ms) [PD_-75%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-72%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-69%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+7%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-64%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-32%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-12%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-63%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-61%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-65%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-74%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-75%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-76%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-72%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-64%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-66%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-76%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-70%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-72%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_+175%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-69%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-71%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-67%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-72%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (7ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-73%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-72%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (8ms) [PD_-56%] → REG R_2_3 (0ms) [PD_-71%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-73%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-75%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-73%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-73%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-1%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-1%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-70%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-69%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-1%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_3 (8ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-3%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-52%] → REG R_1_3 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-8%] → REG R_1_3 (8ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-7%] → REG R_1_2 (68ms) [PD_+1%] → REG R_1_3 (30ms) [PD_-8%] → BLINK → FIX R_1_3 (start) [PD_-39%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_3 (3ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-58%] → REG R_0_3 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_3_1 (6ms) [PD_-100%] → REG R_1_1 (1763ms) [PD_-4%] → REG R_1_2 (139ms) [PD_-6%] → REG R_1_1 (10912ms) [PD_-12%] +MS → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_2 (203ms) [PD_-16%] → REG R_1_1 (668ms) [PD_-16%] → REG R_1_2 (4ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (4ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (141ms) [PD_-19%] → REG R_1_1 (4776ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-63%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_51_52 → FIX R_51_52 (0ms) [PD_-70%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_23_22 → FIX R_23_22 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_21_17 → FIX R_21_17 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_22_17 → FIX R_22_17 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_10_7 → FIX R_10_7 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-6_-3 → FIX R_-6_-3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-11_-6 → FIX R_-11_-6 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_-12_-6 → FIX R_-12_-6 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-18_-8 → FIX R_-18_-8 (0ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-7_-3 → FIX R_-7_-3 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-2_0 → FIX R_-2_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-18%] → REG R_-2_0 (0ms) [PD_-22%] → SAC R_-3_0 → FIX R_-3_0 (0ms) [PD_-22%] → REG R_1_2 (12ms) [PD_-21%] → REG R_1_1 (1594ms) [PD_-14%] → REG R_1_2 (65ms) [PD_-20%] → BLINK → FIX R_1_2 (start) [PD_-19%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (340ms) [PD_-34%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (16ms) [PD_-38%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-49%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-42%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (176ms) [PD_-15%] → REG R_1_1 (13ms) [PD_-12%] → REG R_1_2 (8ms) [PD_-12%] → REG R_1_1 (484ms) [PD_-11%] → REG R_1_2 (56ms) [PD_-12%] → REG R_1_1 (15ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (8ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (167ms) [PD_-14%] → REG R_1_1 (560ms) [PD_-11%] → REG R_1_2 (206ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-16%] → REG R_2_3 (9ms) [PD_-14%] → REG R_1_3 (63ms) [PD_-14%] → BLINK → FIX R_1_3 (start) [PD_-12%] → REG R_2_3 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-15%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-13%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-14%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (10ms) [PD_-81%] → REG R_1_2 (132ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-10%] → REG R_1_2 (7ms) [PD_-11%] → REG R_1_1 (5340ms) [PD_-14%] → End
P03_M01,Start → FIX R_1_1 (start) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-26%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-35%] → REG R_2_1 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-52%] → REG R_2_0 (0ms) [PD_-36%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_1 (6ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-33%] → REG R_1_1 (7764ms) [PD_-23%] → REG R_1_0 (28ms) [PD_-23%] → BLINK → FIX R_1_0 (start) [PD_-36%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-72%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-72%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (33ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (24ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (8ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (8ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-74%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (12ms) [PD_-31%] → REG R_0_0 (17ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (1567ms) [PD_-18%] +MS → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-39%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-61%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-46%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-66%] → REG R_0_-1 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (8ms) [PD_-69%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_1 (7ms) [PD_-100%] → REG R_1_1 (8221ms) [PD_-22%] +MS → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_1_2 → FIX R_1_2 (0ms) [PD_-75%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-69%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-72%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (5800ms) [PD_-20%] +MS → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-73%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-37%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (9050ms) [PD_-20%] +MS → BLINK → FIX R_1_1 (start) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (25ms) [PD_-78%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (9ms) [PD_-69%] → REG R_1_1 (7491ms) [PD_-25%] → End
P03_M02,Start → FIX R_1_1 (start) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-16%] → SAC R_1_0 → FIX R_1_0 (68ms) [PD_-47%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-54%] → REG R_0_0 (36ms) [PD_-48%] → REG R_1_0 (3ms) [PD_-41%] → REG R_0_0 (10ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (8ms) [PD_-46%] → REG R_0_0 (5ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-47%] → REG R_0_0 (16ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-43%] → REG R_0_0 (13ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_0 (10ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (4ms) [PD_-34%] → REG R_1_0 (11ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8406ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (226ms) [PD_-30%] → REG R_1_1 (1939ms) [PD_-22%] +MS → BLINK → FIX R_1_1 (start) [PD_-26%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_-46%] → REG R_0_1 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (11ms) [PD_-48%] → REG R_0_1 (9ms) [PD_-21%] → REG R_1_1 (20108ms) [PD_-22%] +MS → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-42%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (5288ms) [PD_-21%] → End
P03_M03,Start → FIX R_1_1 (start) [PD_-21%] +MS → BLINK → FIX R_1_1 (start) [PD_-21%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-44%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+10%] → REG R_2_0 (0ms) [PD_-38%] → REG R_0_1 (0ms) [PD_-56%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-55%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-12%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_1_1 (5347ms) [PD_-19%] +MS → REG R_1_2 (72ms) [PD_-29%] → SAC R_1_3 → FIX R_1_3 (7ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-39%] → REG R_1_3 (140ms) [PD_-19%] → REG R_1_2 (16ms) [PD_-22%] → REG R_1_3 (31ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (982ms) [PD_-12%] → REG R_1_2 (54ms) [PD_-10%] → REG R_1_1 (1695ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-53%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_1 (8ms) [PD_-53%] → REG R_1_1 (4531ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_2_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (44ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_+0%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (7350ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (149ms) [PD_-35%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (7ms) [PD_+2%] → REG R_1_0 (4ms) [PD_-59%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (37ms) [PD_-34%] → REG R_1_0 (7ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-49%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_1 (1994ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (1669ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → SAC R_0_-1 → FIX R_0_-1 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (4ms) [PD_-46%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (2567ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (14ms) [PD_-62%] → REG R_0_1 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-52%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (2513ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_1 (6ms) [PD_-100%] → REG R_1_1 (3754ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (262ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-43%] → REG R_0_0 (32ms) [PD_-20%] → REG R_1_0 (5ms) [PD_-71%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-61%] → REG R_1_0 (6ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (8ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-26%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (2578ms) [PD_-10%] → REG R_1_0 (359ms) [PD_-31%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (32ms) [PD_-38%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (80ms) [PD_-31%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-24%] → REG R_1_1 (4323ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-69%] → REG R_1_0 (0ms) [PD_-65%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-64%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (10ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (1009ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (1654ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-43%] → REG R_2_1 (8ms) [PD_-71%] → REG R_1_0 (9ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+80%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-49%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-47%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-51%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_1 (684ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-72%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (3450ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-64%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_1 (8ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (8157ms) [PD_-16%] +MS → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (56ms) [PD_-43%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (8ms) [PD_-10%] → REG R_1_1 (1112ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_2_1 (16ms) [PD_-100%] → REG R_2_0 (6ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-71%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → SAC R_3_0 → FIX R_3_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-37%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-19%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-16%] → REG R_1_1 (3773ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-43%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_+8%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-50%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-48%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-72%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_-1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (5283ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_2_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-71%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-73%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+44%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-43%] → REG R_1_1 (6ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_1 (2308ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_1_1 (4206ms) [PD_-21%] +MS → BLINK → FIX R_1_1 (start) [PD_-39%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (3638ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-42%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-63%] → REG R_2_1 (0ms) [PD_-66%] → REG R_2_-1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_2_-2 → FIX R_2_-2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-47%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_3_-1 → FIX R_3_-1 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-39%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-53%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (3859ms) [PD_-18%] → REG R_1_0 (278ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-5%] → REG R_1_0 (4ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (16ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (16ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-60%] → REG R_1_0 (40ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_0 (5ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (75ms) [PD_-20%] → End
P03_M04,Start → FIX R_1_1 (start) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-17%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-50%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_0_-1 → FIX R_0_-1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (8ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-63%] → REG R_0_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (10568ms) [PD_-13%] +MS → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-50%] → REG R_2_1 (16ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-32%] → REG R_2_1 (8ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-49%] → REG R_2_1 (0ms) [PD_-39%] → REG R_1_1 (8ms) [PD_-62%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (2272ms) [PD_-15%] → SAC R_1_2 → FIX R_1_2 (154ms) [PD_-13%] → SAC R_1_3 → FIX R_1_3 (140ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (108ms) [PD_-16%] → SAC R_2_3 → FIX R_2_3 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (8ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (8ms) [PD_-18%] → REG R_2_3 (8ms) [PD_-18%] → REG R_1_3 (40ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (47ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-17%] → REG R_1_3 (830ms) [PD_-11%] → REG R_1_2 (45ms) [PD_-9%] → REG R_1_1 (5773ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-73%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (7ms) [PD_-11%] → REG R_1_1 (4556ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-62%] → REG R_1_1 (9045ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-40%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (582ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-70%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (9264ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_-1 (8ms) [PD_-15%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-9%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_2_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-34%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (7268ms) [PD_-18%] → End
P04_M01,Start → FIX R_1_2 (start) [PD_-31%] → SAC R_1_1 → FIX R_1_1 (192ms) [PD_-30%] → REG R_1_2 (1345ms) [PD_-28%] → REG R_1_1 (4196ms) [PD_-25%] +MS → REG R_1_2 (898ms) [PD_-28%] → BLINK → FIX R_1_2 (start) [PD_-30%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (8ms) [PD_-32%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_2 (16ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-41%] → REG R_1_2 (8ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-49%] → REG R_1_1 (6ms) [PD_-40%] → REG R_1_2 (83ms) [PD_-30%] → REG R_1_1 (1805ms) [PD_-25%] +MS → REG R_1_2 (759ms) [PD_-25%] → REG R_1_1 (1748ms) [PD_-23%] → REG R_1_2 (712ms) [PD_-25%] → REG R_1_1 (2729ms) [PD_-22%] +MS → REG R_1_2 (464ms) [PD_-22%] → REG R_1_1 (2748ms) [PD_-21%] → End
P04_M02,Start → FIX R_1_2 (start) [PD_-34%] → SAC R_1_1 → FIX R_1_1 (320ms) [PD_-32%] → REG R_1_2 (50ms) [PD_-31%] → REG R_1_1 (8ms) [PD_-29%] → REG R_1_2 (1028ms) [PD_-32%] → REG R_1_1 (5418ms) [PD_-27%] → REG R_1_2 (648ms) [PD_-27%] → REG R_1_1 (3166ms) [PD_-25%] +MS → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-32%] → REG R_3_1 (6ms) [PD_+25%] → REG R_0_3 (0ms) [PD_-42%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-56%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-21%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (57ms) [PD_-49%] → REG R_3_1 (0ms) [PD_-61%] → REG R_1_0 (8ms) [PD_-61%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_1 (32ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (80ms) [PD_-34%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-68%] → REG R_3_1 (6ms) [PD_-45%] → REG R_0_1 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (692ms) [PD_-24%] → REG R_1_2 (1145ms) [PD_-28%] → REG R_1_1 (371ms) [PD_-27%] → REG R_1_2 (525ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_2 (7ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (26ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (37ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (18ms) [PD_-27%] → REG R_1_1 (12ms) [PD_-28%] → REG R_1_2 (4ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (12ms) [PD_-28%] → REG R_1_1 (12ms) [PD_-27%] → REG R_1_2 (15ms) [PD_-27%] → REG R_1_1 (639ms) [PD_-28%] → REG R_1_2 (365ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (4ms) [PD_-30%] → REG R_1_1 (57ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (3ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (4ms) [PD_-29%] → REG R_1_1 (12ms) [PD_-29%] → REG R_1_2 (67ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (68ms) [PD_-29%] → REG R_1_1 (768ms) [PD_-27%] → REG R_1_2 (422ms) [PD_-26%] → REG R_1_1 (1045ms) [PD_-27%] → REG R_1_2 (615ms) [PD_-31%] → REG R_1_1 (9ms) [PD_-55%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (96ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (2944ms) [PD_-28%] +MS → REG R_1_2 (582ms) [PD_-30%] → REG R_1_1 (2022ms) [PD_-32%] → End
P04_M03,Start → FIX R_1_1 (start) [PD_-22%] → SAC R_1_2 → FIX R_1_2 (568ms) [PD_-24%] → REG R_1_1 (2942ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-36%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_1 (14ms) [PD_-85%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (242ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_1_1 (5ms) [PD_-62%] → REG R_1_0 (6ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-31%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (8ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-33%] → REG R_2_0 (10ms) [PD_-36%] → REG R_0_1 (6ms) [PD_-67%] → REG R_2_0 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-31%] → REG R_1_2 (14ms) [PD_-44%] → REG R_1_1 (92ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (72ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-62%] → REG R_0_0 (8ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (68ms) [PD_-27%] → BLINK → FIX R_1_1 (start) [PD_-47%] → REG R_3_1 (87ms) [PD_-97%] → REG R_1_1 (1902ms) [PD_-19%] → REG R_1_2 (182ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (4ms) [PD_-19%] → REG R_1_1 (6ms) [PD_-21%] → REG R_1_2 (224ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (2093ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_3_1 (16ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-34%] → REG R_1_1 (1557ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (88ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (622ms) [PD_-20%] → REG R_1_2 (451ms) [PD_-24%] → REG R_1_1 (1697ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_3_1 (40ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-49%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-45%] → REG R_1_1 (3567ms) [PD_-22%] → REG R_1_2 (525ms) [PD_-26%] → REG R_1_1 (317ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_3_1 (112ms) [PD_-93%] → REG R_2_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-50%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-38%] → REG R_2_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-24%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-74%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-14%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-14%] → JMP R_3_0 → FIX R_3_0 (8ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (86ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_0_0 (0ms) [PD_-42%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-57%] → REG R_3_1 (4ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-57%] → REG R_0_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-54%] → REG R_3_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-44%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-39%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (82ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (24ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-43%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-44%] → REG R_2_-1 (8ms) [PD_-21%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_2_-1 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-60%] → REG R_1_0 (0ms) [PD_-50%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-13%] → REG R_2_0 (8ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-71%] → REG R_0_1 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-51%] → REG R_3_0 (7ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-45%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-18%] → REG R_1_1 (40ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_3_1 (132ms) [PD_-95%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-45%] → REG R_1_1 (31ms) [PD_-50%] → REG R_3_1 (47ms) [PD_-100%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-35%] → REG R_3_1 (64ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-73%] → REG R_1_1 (0ms) [PD_-73%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (12ms) [PD_-26%] → REG R_2_1 (0ms) [PD_+47%] → REG R_1_1 (5ms) [PD_-41%] → REG R_2_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-35%] → REG R_2_1 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_1 (8ms) [PD_-25%] → REG R_1_1 (48ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_3_1 (36ms) [PD_-100%] → JMP R_0_-4 → FIX R_0_-4 (0ms) [PD_-70%] → REG R_3_1 (20ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_1 (4ms) [PD_-100%] → JMP R_2_4 → FIX R_2_4 (0ms) [PD_-23%] → REG R_3_1 (8ms) [PD_-78%] → REG R_2_1 (0ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-47%] → REG R_1_2 (204ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (848ms) [PD_-19%] → REG R_1_2 (583ms) [PD_-22%] → REG R_1_1 (3088ms) [PD_-21%] → REG R_1_0 (330ms) [PD_-21%] → BLINK → FIX R_1_0 (start) [PD_-21%] → REG R_1_1 (7ms) [PD_-22%] → REG R_1_0 (15ms) [PD_-67%] → REG R_2_0 (0ms) [PD_-60%] → REG R_1_0 (8ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-59%] → REG R_0_0 (40ms) [PD_-49%] → REG R_2_-1 (0ms) [PD_-17%] → SAC R_3_-1 → FIX R_3_-1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-66%] → JMP R_3_-2 → FIX R_3_-2 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-60%] → JMP R_3_-3 → FIX R_3_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → JMP R_4_-2 → FIX R_4_-2 (0ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-58%] → REG R_4_-2 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_4_-2 (8ms) [PD_-59%] → REG R_3_1 (8ms) [PD_-100%] → JMP R_4_-1 → FIX R_4_-1 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-19%] → REG R_2_0 (8ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-25%] → REG R_1_1 (191ms) [PD_-20%] → REG R_0_1 (132ms) [PD_-21%] → BLINK → FIX R_0_1 (start) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-65%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (1ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-24%] → REG R_3_1 (32ms) [PD_-97%] → REG R_0_2 (0ms) [PD_-69%] → REG R_3_1 (48ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-42%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (56ms) [PD_-72%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-47%] → REG R_0_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-28%] → REG R_1_1 (548ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (128ms) [PD_-92%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-8%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (16ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (67ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_3_1 (61ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-68%] → REG R_3_1 (18ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-58%] → REG R_3_1 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-14%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-56%] → REG R_0_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-14%] → REG R_0_1 (8ms) [PD_-66%] → REG R_0_0 (8ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-56%] → REG R_0_1 (8ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-57%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-37%] → REG R_0_0 (17ms) [PD_-62%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-57%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+60%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-57%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-11%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-79%] → REG R_3_1 (9ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-56%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (132ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-82%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (8ms) [PD_-59%] → REG R_1_1 (16ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-29%] → REG R_2_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-14%] → REG R_1_2 (532ms) [PD_-22%] → REG R_0_2 (116ms) [PD_-25%] → REG R_1_2 (21ms) [PD_-30%] → REG R_0_2 (200ms) [PD_-23%] → REG R_1_2 (340ms) [PD_-20%] → REG R_1_1 (1362ms) [PD_-20%] → REG R_1_2 (510ms) [PD_-28%] → REG R_1_1 (676ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_3_1 (145ms) [PD_-96%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (44ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-29%] → JMP R_2_-2 → FIX R_2_-2 (0ms) [PD_-38%] → REG R_3_1 (48ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-57%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (56ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-77%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-55%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-31%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-65%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-32%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-31%] → REG R_2_-1 (0ms) [PD_-37%] → REG R_0_1 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-36%] → REG R_0_1 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-34%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-48%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (956ms) [PD_-19%] → REG R_1_2 (240ms) [PD_-24%] → REG R_1_1 (4228ms) [PD_-26%] → REG R_1_2 (20ms) [PD_-27%] → REG R_1_1 (4ms) [PD_-28%] → REG R_1_2 (676ms) [PD_-29%] → REG R_1_1 (3113ms) [PD_-26%] → End
P04_M04,Start → FIX R_1_2 (start) [PD_-28%] → SAC R_1_1 → FIX R_1_1 (176ms) [PD_-27%] → REG R_1_2 (432ms) [PD_-27%] → REG R_1_1 (3304ms) [PD_-22%] → REG R_1_2 (292ms) [PD_-24%] → REG R_1_1 (2212ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-22%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-17%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_1 (9ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_3_1 (0ms) [PD_-60%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_+11%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-69%] → REG R_3_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-19%] → REG R_0_0 (7ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-21%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (56ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_3_1 (64ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-59%] → REG R_1_1 (8ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-65%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-15%] → REG R_1_1 (68ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-37%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-40%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-81%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-59%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-57%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (32ms) [PD_-18%] → REG R_3_1 (5ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_3_1 (8ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (274ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_3_1 (20ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-68%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-17%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-69%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_0_-1 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (8ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (9ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-47%] → REG R_1_1 (580ms) [PD_-16%] → REG R_1_2 (332ms) [PD_-21%] → REG R_1_1 (2853ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_1_4 → FIX R_1_4 (0ms) [PD_-7%] → REG R_3_1 (16ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-48%] → REG R_3_1 (24ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-50%] → JMP R_3_-4 → FIX R_3_-4 (8ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-61%] → JMP R_2_-2 → FIX R_2_-2 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-48%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → JMP R_3_-2 → FIX R_3_-2 (0ms) [PD_-100%] → SAC R_3_-3 → FIX R_3_-3 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-49%] → JMP R_4_-3 → FIX R_4_-3 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-15%] → JMP R_4_-4 → FIX R_4_-4 (0ms) [PD_-100%] → JMP R_9_-13 → FIX R_9_-13 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → JMP R_9_-10 → FIX R_9_-10 (0ms) [PD_-46%] → REG R_0_0 (8ms) [PD_-15%] → JMP R_3_-1 → FIX R_3_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_-1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-38%] → JMP R_4_0 → FIX R_4_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-33%] → REG R_4_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-30%] → REG R_4_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-63%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_-2 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_4_-5 → FIX R_4_-5 (0ms) [PD_-21%] → REG R_3_-2 (0ms) [PD_-21%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_-2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_-2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-54%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_3_-3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-21%] → REG R_3_-3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-54%] → REG R_3_-3 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-21%] → REG R_3_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_3_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-59%] → REG R_2_0 (8ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-77%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-58%] → REG R_3_0 (7ms) [PD_-59%] → REG R_0_0 (8ms) [PD_-30%] → REG R_3_0 (9ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_3_0 (0ms) [PD_-18%] → REG R_1_1 (43ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-61%] → REG R_3_1 (80ms) [PD_-97%] → REG R_1_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-72%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_0_1 (8ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (10ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (856ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_0_0 (0ms) [PD_-71%] → JMP R_2_4 → FIX R_2_4 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-71%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-46%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-57%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_3_1 (8ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-55%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_3_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (674ms) [PD_-19%] → REG R_1_2 (353ms) [PD_-23%] → REG R_1_1 (2159ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-40%] → REG R_1_0 (8ms) [PD_-85%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-62%] → REG R_3_1 (16ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (64ms) [PD_-31%] → BLINK → FIX R_0_0 (start) [PD_-15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-58%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (10ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-23%] → REG R_0_0 (6ms) [PD_-16%] → REG R_1_1 (229ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_1 (44ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_3_1 (16ms) [PD_-60%] → REG R_0_1 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-46%] → REG R_2_0 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-18%] → REG R_1_1 (156ms) [PD_-24%] +MS → BLINK → FIX R_1_1 (start) [PD_-35%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_1 (9ms) [PD_-64%] → REG R_0_2 (0ms) [PD_-18%] → REG R_3_1 (36ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (678ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_1_0 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-71%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-31%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-69%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-72%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (54ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (0ms) [PD_-11%] → REG R_3_1 (48ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_1 (721ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-23%] → REG R_3_1 (32ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-24%] → REG R_3_1 (16ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-58%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (8ms) [PD_-35%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (508ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (24ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-33%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-66%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-56%] → REG R_3_1 (8ms) [PD_-78%] → REG R_0_0 (8ms) [PD_-33%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_1 (656ms) [PD_-19%] → REG R_1_2 (417ms) [PD_-21%] +MS → REG R_1_1 (770ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (525ms) [PD_-26%] → REG R_1_2 (4ms) [PD_-27%] → REG R_1_1 (16ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (20ms) [PD_-26%] → REG R_1_2 (28ms) [PD_-25%] → REG R_1_1 (12ms) [PD_-25%] → REG R_1_2 (37ms) [PD_-25%] → REG R_1_1 (306ms) [PD_-24%] → SAC R_2_1 → FIX R_2_1 (318ms) [PD_-23%] → REG R_1_1 (1236ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-29%] → REG R_3_1 (32ms) [PD_-79%] → REG R_0_0 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-70%] → REG R_1_1 (528ms) [PD_-22%] → REG R_1_2 (680ms) [PD_-25%] → REG R_1_1 (2552ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_3_1 (64ms) [PD_-95%] → REG R_0_2 (0ms) [PD_-38%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_3_1 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (96ms) [PD_-33%] → BLINK → FIX R_1_1 (start) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-69%] → REG R_3_1 (8ms) [PD_-85%] → REG R_0_0 (8ms) [PD_-16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_3_1 (6ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (6ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-14%] → REG R_3_1 (6ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (1780ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_3_1 (16ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-11%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (8ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (444ms) [PD_-19%] → End
P05_M01,Start → FIX R_1_1 (start) [PD_-21%] +MS → End
P05_M02,Start → FIX R_1_1 (start) [PD_-17%] → SAC R_1_0 → FIX R_1_0 (244ms) [PD_-13%] → REG R_1_1 (5754ms) [PD_-14%] +MS → BLINK → FIX R_1_1 (start) [PD_-19%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → SAC R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-2_4 → FIX R_-2_4 (0ms) [PD_-67%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (28140ms) [PD_-15%] +MS → End
P05_M03,Start → FIX R_1_1 (start) [PD_-15%] → SAC R_0_1 → FIX R_0_1 (1530ms) [PD_-13%] → BLINK → FIX R_0_1 (start) [PD_-16%] → JMP R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → SAC R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-41%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-45%] → REG R_1_1 (4734ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-77%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (2285ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-14%] → SAC R_1_2 → FIX R_1_2 (7ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-54%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (293ms) [PD_-16%] → REG R_1_1 (277ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-58%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (8ms) [PD_-62%] → REG R_1_1 (7732ms) [PD_-8%] +MS → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+41%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-91%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-41%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (1208ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_0_0 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-19%] → REG R_0_1 (145ms) [PD_-20%] → REG R_1_1 (46ms) [PD_-8%] → REG R_0_1 (1661ms) [PD_-9%] → BLINK → FIX R_0_1 (start) [PD_-15%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+68%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_-4_7 → FIX R_-4_7 (0ms) [PD_-70%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-45%] → REG R_0_1 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-53%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_2 (16ms) [PD_-100%] → REG R_1_1 (103ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-42%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-62%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (7ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (12ms) [PD_-9%] → REG R_0_0 (24ms) [PD_-35%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (4ms) [PD_-54%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (8ms) [PD_-56%] → REG R_1_1 (248ms) [PD_-6%] → REG R_1_0 (38ms) [PD_-7%] → REG R_1_1 (6526ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (1503ms) [PD_-16%] +MS → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_2_1 (8ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8109ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-49%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (667ms) [PD_-8%] +MS → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (1410ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-3%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_1 (540ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (5892ms) [PD_-10%] → End
P05_M04,Start → FIX R_1_1 (start) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-8%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (272ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_+28%] → REG R_1_1 (1038ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (1846ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (3694ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_2_1 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_+19%] → REG R_3_0 (5ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_+0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-38%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (8ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_1 (295ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (5ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (11ms) [PD_-100%] → JMP R_1_2 → FIX R_1_2 (7ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (8ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (1518ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_-1_2 → FIX R_-1_2 (0ms) [PD_-66%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (2131ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_2 (0ms) [PD_+0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (12ms) [PD_-60%] → SAC R_1_3 → FIX R_1_3 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-7%] → REG R_1_1 (316ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (9ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (2ms) [PD_-100%] → REG R_1_2 (12ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (224ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (12ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (1788ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_1 (672ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (24ms) [PD_-53%] → REG R_1_1 (356ms) [PD_-7%] → REG R_0_1 (60ms) [PD_-5%] → REG R_1_1 (1677ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (485ms) [PD_-12%] +MS → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-22%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (4112ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-51%] → REG R_1_1 (377ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-35%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-50%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (843ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-44%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-37%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_3_-2 → FIX R_3_-2 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-10%] → JMP R_4_-5 → FIX R_4_-5 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-8%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_2_-1 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_+25%] → REG R_1_1 (1753ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (759ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (1659ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (484ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (628ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (3ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (586ms) [PD_-7%] → REG R_0_1 (154ms) [PD_-7%] → BLINK → FIX R_0_1 (start) [PD_-7%] → REG R_1_1 (0ms) [PD_-12%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_2 (0ms) [PD_+47%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-3%] → REG R_0_1 (5ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (259ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (11ms) [PD_-9%] → REG R_0_2 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-33%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-79%] → REG R_1_2 (8ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (1094ms) [PD_-6%] → BLINK → FIX R_1_2 (start) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (1056ms) [PD_-4%] → BLINK → FIX R_1_2 (start) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_1_2 (20ms) [PD_-41%] → REG R_1_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_3 (8ms) [PD_-53%] → REG R_1_2 (1500ms) [PD_+2%] → BLINK → FIX R_1_2 (start) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-8%] → REG R_0_4 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-3%] → JMP R_0_5 → FIX R_0_5 (8ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (8ms) [PD_-1%] → REG R_1_1 (9ms) [PD_+6%] → REG R_1_2 (9ms) [PD_-2%] → REG R_1_1 (1040ms) [PD_+0%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (514ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-38%] → REG R_2_1 (10ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (6ms) [PD_-35%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-52%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (16ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (2032ms) [PD_-3%] → REG R_0_1 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_1 (534ms) [PD_-5%] → BLINK → FIX R_0_1 (start) [PD_-4%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (214ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (13ms) [PD_-6%] → REG R_1_1 (91ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-2%] → REG R_1_2 (40ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (314ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (116ms) [PD_-16%] → BLINK → FIX R_1_2 (start) [PD_-7%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (9ms) [PD_-35%] → REG R_1_1 (0ms) [PD_+3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (5ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+42%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-51%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-45_8 → FIX R_-45_8 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_+120%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-61%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-59%] → REG R_2_1 (7ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-59%] → REG R_2_1 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-59%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-59%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-47%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_+71%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (8ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (4ms) [PD_-6%] → REG R_1_0 (25ms) [PD_-1%] → REG R_1_1 (8ms) [PD_-8%] → REG R_1_0 (8ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (6ms) [PD_-4%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (4006ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_2_1 (8ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (1142ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-54%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-41%] → REG R_1_1 (8ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (8ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (8ms) [PD_-11%] → REG R_1_1 (8ms) [PD_-3%] → REG R_1_3 (8ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_1 (1650ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (1969ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (2889ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (3828ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-58%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (5ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (406ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (1610ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_1_0 (18ms) [PD_-46%] → REG R_0_0 (7ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_0 (8ms) [PD_-11%] → REG R_1_1 (638ms) [PD_-3%] → REG R_1_2 (1004ms) [PD_-6%] → BLINK → FIX R_1_2 (start) [PD_-14%] → REG R_2_1 (8ms) [PD_-55%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (1882ms) [PD_-4%] → REG R_0_2 (69ms) [PD_-2%] → BLINK → FIX R_0_2 (start) [PD_-1%] → REG R_1_2 (10ms) [PD_-2%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-45%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (12ms) [PD_-28%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (189ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (246ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_+0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+68%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-70%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-2_0 → FIX R_-2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-3%] → REG R_3_0 (9ms) [PD_-53%] → REG R_1_1 (233ms) [PD_+0%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (9ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (16ms) [PD_-36%] → REG R_0_1 (10ms) [PD_-1%] → REG R_1_1 (8ms) [PD_-4%] → REG R_0_1 (32ms) [PD_-1%] → REG R_1_1 (148ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (339ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_+0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-51%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-51%] → REG R_1_1 (292ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_+2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+69%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (4638ms) [PD_-5%] +MS → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (7ms) [PD_-68%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_1 (3834ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (1488ms) [PD_-10%] +MS → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-34%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (1099ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (407ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (348ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (440ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (11ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (1398ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (287ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (250ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (240ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-54%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_2 (10ms) [PD_-11%] → REG R_1_1 (258ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_3_0 (0ms) [PD_-42%] → REG R_2_1 (8ms) [PD_-71%] → REG R_3_0 (8ms) [PD_-75%] → REG R_2_1 (11ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (577ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (558ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-64%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (1194ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (1291ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-34%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (484ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (8ms) [PD_-12%] → REG R_1_1 (573ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+134%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (6ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (547ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_3_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_-6_2 → FIX R_-6_2 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_-4_1 → FIX R_-4_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-8_0 → FIX R_-8_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-47_-14 → FIX R_-47_-14 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_-8_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_-35_-14 → FIX R_-35_-14 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-7%] → JMP R_3_2 → FIX R_3_2 (0ms) [PD_-4%] → REG R_1_1 (10515ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (458ms) [PD_-16%] +MS → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (1572ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (424ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (462ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (311ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-51%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (350ms) [PD_-6%] → REG R_0_1 (329ms) [PD_-4%] → BLINK → FIX R_0_1 (start) [PD_-6%] → REG R_3_0 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-61%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-31%] → REG R_0_1 (8ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (277ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (136ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (96ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (16ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (28ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (186ms) [PD_-3%] → BLINK → FIX R_0_1 (start) [PD_-12%] → REG R_0_2 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-7%] → REG R_0_2 (0ms) [PD_+1%] → REG R_3_0 (0ms) [PD_-37%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+0%] → REG R_0_1 (12ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-2%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (596ms) [PD_-2%] → BLINK → FIX R_0_1 (start) [PD_+3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-4%] → REG R_0_0 (8ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_2 (8ms) [PD_-5%] → REG R_1_1 (566ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (12ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (571ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_3 (8ms) [PD_-11%] → REG R_1_1 (856ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-37%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-39%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (550ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-69%] → REG R_2_1 (0ms) [PD_-63%] → REG R_0_0 (8ms) [PD_-61%] → REG R_2_1 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-59%] → REG R_2_1 (8ms) [PD_-75%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (8ms) [PD_-58%] → REG R_1_1 (8ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_2 (14ms) [PD_-15%] → REG R_1_1 (816ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-68%] → REG R_0_1 (8ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_2 (8ms) [PD_-7%] → REG R_1_1 (27ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (9ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (518ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-54%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (238ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-60%] → REG R_1_1 (2138ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-67%] → REG R_2_1 (0ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-12%] → REG R_2_1 (15ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-57%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (6ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-56%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+9%] → REG R_0_0 (8ms) [PD_-57%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-48%] → REG R_2_1 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-47%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-49%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-52%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-52%] → REG R_0_0 (14ms) [PD_-54%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_+0%] → REG R_0_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_2 (8ms) [PD_-10%] → REG R_1_1 (46ms) [PD_-0%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_2_1 (5ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-43%] → REG R_2_1 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (142ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (239ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_+1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (521ms) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (668ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-10%] → JMP R_-11_3 → FIX R_-11_3 (0ms) [PD_-72%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+43%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (854ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-67%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (475ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (524ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_1 (2747ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-57%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (1176ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (470ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_3_0 (6ms) [PD_-100%] → REG R_2_1 (5ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_1 (894ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (608ms) [PD_-7%] → REG R_0_1 (1198ms) [PD_-6%] → REG R_1_1 (218ms) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-67%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-58%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (11ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (80ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-100%] → REG R_2_1 (5ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (9ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (10ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (9ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-38%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-72%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-30%] → REG R_0_0 (8ms) [PD_-60%] → REG R_1_2 (7ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_+8%] → REG R_0_1 (8ms) [PD_-23%] → REG R_1_0 (67ms) [PD_+3%] → BLINK → FIX R_1_0 (start) [PD_-2%] → REG R_1_1 (4ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (4ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (5ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (60ms) [PD_-33%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (10ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (19ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (16ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (25ms) [PD_-13%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (3306ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (7ms) [PD_-40%] → REG R_1_1 (238ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (150ms) [PD_-11%] → REG R_1_0 (222ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (97ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (551ms) [PD_-9%] → REG R_1_1 (204ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (58ms) [PD_-5%] → REG R_1_0 (68ms) [PD_-8%] → REG R_1_1 (460ms) [PD_-7%] → REG R_1_0 (1615ms) [PD_-5%] → REG R_1_1 (230ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (254ms) [PD_-3%] → REG R_1_0 (205ms) [PD_-4%] → REG R_1_1 (32ms) [PD_-3%] → REG R_1_0 (164ms) [PD_-5%] → REG R_1_1 (358ms) [PD_-5%] → End
P06_M01,Start → FIX R_1_1 (start) [PD_-26%] → SAC R_1_0 → FIX R_1_0 (218ms) [PD_-25%] → BLINK → FIX R_1_0 (start) [PD_-22%] → REG R_1_1 (32ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-64%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_1 → FIX R_2_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-28%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-21%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-30%] → REG R_2_2 (0ms) [PD_-25%] → REG R_0_0 (8ms) [PD_-32%] → REG R_1_1 (6716ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_0_0 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (9ms) [PD_-75%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-47%] → JMP R_1_2 → FIX R_1_2 (0ms) [PD_-23%] → REG R_0_0 (9ms) [PD_-39%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_1 (16947ms) [PD_-24%] +MS → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_2 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-57%] → REG R_2_2 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (11376ms) [PD_-25%] +MS → End
P06_M02,Start → FIX R_1_1 (start) [PD_-25%] → SAC R_1_0 → FIX R_1_0 (93ms) [PD_-30%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (7ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (8ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-43%] → REG R_0_0 (8ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-24%] → REG R_0_0 (8ms) [PD_-44%] → REG R_1_0 (8ms) [PD_-21%] → REG R_0_0 (9ms) [PD_-21%] → REG R_1_0 (14ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (6ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-64%] → BLINK → FIX R_1_0 (start) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-18%] → SAC R_2_-1 → FIX R_2_-1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-19%] → REG R_2_0 (2ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (1630ms) [PD_-25%] → REG R_1_0 (3194ms) [PD_-24%] → REG R_1_1 (484ms) [PD_-27%] → REG R_1_0 (632ms) [PD_-25%] → REG R_1_1 (3142ms) [PD_-24%] → REG R_1_0 (258ms) [PD_-20%] → REG R_1_1 (1917ms) [PD_-24%] +MS → REG R_1_0 (238ms) [PD_-23%] → REG R_1_1 (1611ms) [PD_-22%] → REG R_1_0 (2505ms) [PD_-23%] → BLINK → FIX R_1_0 (start) [PD_-23%] → REG R_1_1 (9ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_1 → FIX R_2_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_1 (4ms) [PD_-43%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (5332ms) [PD_-24%] +MS → REG R_1_0 (186ms) [PD_-21%] → REG R_1_1 (336ms) [PD_-21%] → End
P06_M03,Start → FIX R_1_1 (start) [PD_-33%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (157ms) [PD_-24%] → JMP R_2_4 → FIX R_2_4 (0ms) [PD_-23%] → REG R_0_0 (25ms) [PD_-24%] → REG R_1_1 (398ms) [PD_-27%] → SAC R_1_0 → FIX R_1_0 (14ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (170ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (1196ms) [PD_-27%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-62%] → REG R_0_1 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (101ms) [PD_-28%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-5%] → REG R_2_0 (7ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-64%] → REG R_2_0 (8ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (9ms) [PD_-27%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-16%] → SAC R_0_-1 → FIX R_0_-1 (0ms) [PD_-29%] → REG R_1_-1 (0ms) [PD_-19%] → REG R_0_-1 (0ms) [PD_-30%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_-1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_-1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_-1 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-28%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_-1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_-1 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-49%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-49%] → REG R_2_0 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-47%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (8ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-36%] → REG R_2_-1 (0ms) [PD_-20%] → REG R_0_0 (6ms) [PD_-100%] → REG R_2_-1 (6ms) [PD_-18%] → REG R_0_-1 (0ms) [PD_-63%] → REG R_2_-1 (0ms) [PD_-19%] → REG R_0_-1 (0ms) [PD_-30%] → REG R_2_-1 (0ms) [PD_-60%] → REG R_0_-1 (0ms) [PD_-60%] → REG R_2_-1 (0ms) [PD_-57%] → REG R_0_-1 (0ms) [PD_-30%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_-1 (0ms) [PD_-60%] → REG R_2_-1 (8ms) [PD_-63%] → REG R_0_-1 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_-1 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-65%] → REG R_2_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → SAC R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_1 (884ms) [PD_-27%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_1 (8ms) [PD_-30%] → REG R_1_1 (1153ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_2 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (4ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-46%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (8ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-28%] → REG R_0_0 (8ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_0 (8ms) [PD_-63%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-87%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-51%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-18%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-26%] → REG R_2_-1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_-1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_-1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-61%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-47%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (402ms) [PD_-25%] → REG R_1_2 (4ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_+12%] → REG R_2_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (8ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-53%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-23%] → REG R_2_0 (8ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-61%] → REG R_0_0 (10ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-62%] → REG R_2_0 (8ms) [PD_-53%] → REG R_0_0 (8ms) [PD_-25%] → REG R_2_0 (8ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-43%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (8ms) [PD_-15%] → REG R_0_0 (8ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-65%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-48%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (8ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (8ms) [PD_-61%] → REG R_0_0 (8ms) [PD_-62%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-56%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-45%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_0 (8ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-52%] → REG R_2_0 (8ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-62%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-24%] → REG R_2_0 (8ms) [PD_-60%] → REG R_0_0 (8ms) [PD_-62%] → REG R_2_0 (8ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-50%] → REG R_0_0 (13ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (5ms) [PD_-80%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-70%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-42%] → REG R_2_0 (8ms) [PD_-60%] → REG R_0_0 (8ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-70%] → REG R_2_0 (8ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-45%] → REG R_2_0 (0ms) [PD_-29%] → REG R_0_0 (8ms) [PD_-65%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_1 (8ms) [PD_-14%] → REG R_1_1 (621ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (6ms) [PD_-73%] → REG R_2_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-68%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-35%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_2_0 (8ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-77%] → REG R_2_1 (10ms) [PD_-38%] → REG R_0_0 (12ms) [PD_-29%] → REG R_2_2 (10ms) [PD_-71%] → REG R_0_0 (5ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-35%] → REG R_2_1 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_2 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (766ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-40%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-57%] → REG R_2_1 (0ms) [PD_-49%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-46%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-43%] → REG R_2_1 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-17%] → REG R_1_1 (2539ms) [PD_-22%] → REG R_0_0 (46ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (194ms) [PD_-24%] → JMP R_3_7 → FIX R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (8ms) [PD_-16%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-9%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-7%] → REG R_3_7 (8ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-12%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-11%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_7 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-16%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_7 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (6ms) [PD_+632%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (8ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-21%] → REG R_3_7 (8ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-21%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_7 (8ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-21%] → REG R_3_7 (8ms) [PD_+632%] → REG R_1_1 (8ms) [PD_-20%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_7 (10ms) [PD_+631%] → REG R_1_1 (8ms) [PD_-21%] → REG R_3_7 (12ms) [PD_+631%] → REG R_1_1 (4ms) [PD_-21%] → REG R_3_7 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_7 (7ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_7 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_7 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_7 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_7 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_7 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (0ms) [PD_+1286%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_7 (8ms) [PD_+593%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-49%] → REG R_1_1 (1126ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_2_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_1 (94ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (13ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (122ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → SAC R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-56%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-19%] → JMP R_-4_0 → FIX R_-4_0 (8ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-18%] → JMP R_-2_1 → FIX R_-2_1 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_-1_1 → FIX R_-1_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-50%] → REG R_-1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-1_0 → FIX R_-1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_-1_0 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-19%] → JMP R_-3_0 → FIX R_-3_0 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-20%] → REG R_-1_0 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-20%] → REG R_-1_1 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_-20%] → REG R_-1_1 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-20%] → JMP R_-2_0 → FIX R_-2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-20%] → REG R_-1_0 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_-19_-4 → FIX R_-19_-4 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-18%] → REG R_-2_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-51%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-20%] → REG R_0_0 (28ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (136ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (94ms) [PD_-16%] → BLINK → FIX R_1_0 (start) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-41%] → REG R_2_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (149ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-52%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-73%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-48%] → REG R_0_0 (8ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (8ms) [PD_-54%] → REG R_0_0 (8ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (8ms) [PD_-52%] → REG R_0_0 (8ms) [PD_-20%] → REG R_2_0 (8ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (8ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-63%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-62%] → REG R_2_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-52%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_-1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (8ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-42%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (8ms) [PD_-74%] → REG R_2_0 (8ms) [PD_-74%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-56%] → REG R_0_0 (8ms) [PD_-53%] → REG R_2_0 (8ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-10%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-10%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (12ms) [PD_-37%] → REG R_2_0 (9ms) [PD_-34%] → REG R_0_0 (5ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-47%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-48%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (7ms) [PD_-10%] → REG R_0_0 (8ms) [PD_-20%] → REG R_2_0 (8ms) [PD_-55%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_+37%] → REG R_0_0 (0ms) [PD_-72%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (8ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-10%] → REG R_2_0 (8ms) [PD_-11%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-10%] → REG R_2_0 (8ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (13ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-38%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+14%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-39%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (313ms) [PD_-13%] → JMP R_7_23 → FIX R_7_23 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-12%] → REG R_7_23 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-14%] → JMP R_20_49 → FIX R_20_49 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-18%] → REG R_3_7 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_7 (0ms) [PD_+210%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_7 (0ms) [PD_+208%] → REG R_1_1 (0ms) [PD_-12%] → JMP R_3_8 → FIX R_3_8 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_2_6 → FIX R_2_6 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_4 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_3_4 → FIX R_3_4 (0ms) [PD_+193%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_4 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_4 (0ms) [PD_+172%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_2_5 → FIX R_2_5 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_3_5 → FIX R_3_5 (0ms) [PD_+229%] → REG R_3_4 (0ms) [PD_+190%] → REG R_0_0 (19ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (77ms) [PD_-21%] → JMP R_7_22 → FIX R_7_22 (0ms) [PD_-23%] → JMP R_6_20 → FIX R_6_20 (0ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-15%] → REG R_0_0 (361ms) [PD_-21%] → REG R_6_20 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_7_21 → FIX R_7_21 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_5_16 → FIX R_5_16 (0ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_0 (223ms) [PD_-22%] → JMP R_10_31 → FIX R_10_31 (0ms) [PD_-21%] → REG R_0_0 (9ms) [PD_-23%] → JMP R_10_33 → FIX R_10_33 (0ms) [PD_-6%] → REG R_0_0 (15ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → JMP R_8_26 → FIX R_8_26 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-24%] → REG R_6_20 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-24%] → JMP R_7_24 → FIX R_7_24 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_11_36 → FIX R_11_36 (0ms) [PD_-7%] → REG R_7_21 (0ms) [PD_-11%] → REG R_0_0 (13ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (19ms) [PD_-22%] → JMP R_10_32 → FIX R_10_32 (0ms) [PD_-21%] → REG R_0_0 (9ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_7_22 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-24%] → REG R_6_20 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-20%] → REG R_7_21 (0ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-22%] → JMP R_8_25 → FIX R_8_25 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-19%] → REG R_8_26 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_9_29 → FIX R_9_29 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-26%] → REG R_8_26 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_10_33 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-18%] → REG R_9_29 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_26_78 → FIX R_26_78 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-19%] → REG R_10_32 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_9_30 → FIX R_9_30 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-19%] → REG R_10_32 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-19%] → REG R_9_29 (0ms) [PD_-11%] → REG R_1_1 (6ms) [PD_-19%] → JMP R_23_71 → FIX R_23_71 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_9_31 → FIX R_9_31 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_11_34 → FIX R_11_34 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-19%] → REG R_9_31 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-19%] → REG R_9_29 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_8_27 → FIX R_8_27 (0ms) [PD_-25%] → JMP R_21_67 → FIX R_21_67 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-19%] → REG R_9_31 (0ms) [PD_-11%] → REG R_1_1 (8ms) [PD_-18%] → REG R_9_29 (0ms) [PD_-18%] → REG R_10_32 (0ms) [PD_-10%] → REG R_1_1 (8ms) [PD_-18%] → REG R_9_29 (0ms) [PD_-11%] → REG R_8_27 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-17%] → JMP R_22_70 → FIX R_22_70 (0ms) [PD_-8%] → REG R_9_31 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-18%] → REG R_9_30 (0ms) [PD_-23%] → REG R_10_33 (0ms) [PD_-9%] → REG R_1_1 (9ms) [PD_-17%] → REG R_9_30 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_8_28 → FIX R_8_28 (0ms) [PD_-10%] → JMP R_24_74 → FIX R_24_74 (0ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-18%] → JMP R_18_59 → FIX R_18_59 (0ms) [PD_-21%] → REG R_9_31 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-17%] → REG R_9_31 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_9_29 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-17%] → REG R_10_32 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-17%] → REG R_9_30 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_8_28 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-16%] → REG R_8_26 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_23_70 → FIX R_23_70 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-17%] → REG R_10_32 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_9_31 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_9_29 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_10_33 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-16%] → REG R_9_31 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-17%] → REG R_9_29 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_8_28 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-16%] → REG R_8_27 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_23_71 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-16%] → REG R_10_33 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-17%] → REG R_10_32 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-16%] → REG R_9_31 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_49_118 → FIX R_49_118 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-16%] → REG R_10_32 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-14%] → REG R_10_32 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-15%] → REG R_9_31 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-13%] → REG R_9_30 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-14%] → JMP R_9_28 → FIX R_9_28 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_13_42 → FIX R_13_42 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_11_38 → FIX R_11_38 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-14%] → REG R_11_36 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_10_35 → FIX R_10_35 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_33_93 → FIX R_33_93 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_16_49 → FIX R_16_49 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-14%] → JMP R_24_72 → FIX R_24_72 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_9_29 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_-3_-17 → FIX R_-3_-17 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-12%] → JMP R_-4_-20 → FIX R_-4_-20 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-13%] → REG R_9_29 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-13%] → REG R_10_33 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_10_32 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_9_31 (0ms) [PD_-9%] → REG R_1_1 (14ms) [PD_-13%] → JMP R_44_109 → FIX R_44_109 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_-43_-300 → FIX R_-43_-300 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-14%] → JMP R_77_150 → FIX R_77_150 (0ms) [PD_-7%] → JMP R_-48_-300 → FIX R_-48_-300 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → JMP R_-38_-300 → FIX R_-38_-300 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_61_132 → FIX R_61_132 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_-34_-300 → FIX R_-34_-300 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_11_37 → FIX R_11_37 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_12_39 → FIX R_12_39 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-15%] → REG R_11_38 (8ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-12%] → JMP R_220_-300 → FIX R_220_-300 (0ms) [PD_-8%] → JMP R_10_34 → FIX R_10_34 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_11_36 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_11_35 → FIX R_11_35 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_10_35 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_10_34 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_10_34 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_-17%] → REG R_10_33 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-16%] → REG R_10_33 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_10_32 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_9_32 → FIX R_9_32 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_9_32 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_9_31 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_25_75 → FIX R_25_75 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_21_66 → FIX R_21_66 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_21_66 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_21_65 → FIX R_21_65 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-14%] → REG R_21_65 (7ms) [PD_-65%] → REG R_1_1 (9ms) [PD_-15%] → REG R_11_35 (0ms) [PD_-13%] → JMP R_300_-300 → FIX R_300_-300 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_10_34 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-14%] → REG R_300_-300 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-17%] → REG R_10_34 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_-3_-17 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-15%] → REG R_-3_-17 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-16%] → REG R_9_30 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-16%] → REG R_24_72 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-14%] → JMP R_15_46 → FIX R_15_46 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_22_68 → FIX R_22_68 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-14%] → REG R_21_65 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_14_45 → FIX R_14_45 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-11%] → REG R_21_66 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-17%] → BLINK → FIX R_20_64 (start) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_20_64 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_41_106 → FIX R_41_106 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_300_-51 → FIX R_300_-51 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_5 (0ms) [PD_-55%] → REG R_2_1 (0ms) [PD_-14%] → REG R_2_5 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_2_4 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_+12%] → REG R_2_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_2_5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_2_5 (0ms) [PD_-29%] → REG R_2_0 (8ms) [PD_-12%] → REG R_2_5 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-13%] → JMP R_3_6 → FIX R_3_6 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-13%] → REG R_2_5 (8ms) [PD_-28%] → REG R_2_1 (8ms) [PD_-56%] → REG R_2_5 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-16%] → REG R_3_6 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-16%] → REG R_3_6 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_2_5 (0ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-57%] → REG R_3_1 (8ms) [PD_-57%] → REG R_0_0 (0ms) [PD_+33%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-16%] → REG R_2_5 (0ms) [PD_-16%] → REG R_3_7 (0ms) [PD_-16%] → REG R_3_1 (8ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_5 (0ms) [PD_+6%] → REG R_2_4 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_4 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_4 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_4 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_4 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_4 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_4 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_4 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_4 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_4 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_4 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_4 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_4 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_4 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_4 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_4 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_4 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_4 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_4 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_4 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_4 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_4 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_4 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_4 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_4 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_4 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_4 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-37%] → REG R_1_1 (8ms) [PD_-23%] → REG R_2_4 (8ms) [PD_-31%] → REG R_1_1 (8ms) [PD_-20%] → REG R_2_4 (8ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-13%] → REG R_2_4 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-26%] → REG R_2_5 (0ms) [PD_-26%] → REG R_2_4 (0ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-13%] → REG R_2_4 (8ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_4 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-11%] → REG R_2_4 (8ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_4 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_4 (0ms) [PD_-32%] → REG R_1_1 (8ms) [PD_-10%] → REG R_2_4 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_4 (8ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_4 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_4 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_4 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_4 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_4 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_4 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_4 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_4 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_4 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_4 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_5 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_4 (8ms) [PD_-28%] → REG R_1_0 (4ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_10_33 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-14%] → REG R_10_34 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_8_26 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_8_28 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_9_31 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-14%] → REG R_7_24 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_8_26 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_8_29 → FIX R_8_29 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_9_31 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-14%] → REG R_10_35 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_11_38 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → JMP R_6_18 → FIX R_6_18 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_8_27 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_13_43 → FIX R_13_43 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_14_47 → FIX R_14_47 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-14%] → REG R_7_24 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_5_15 → FIX R_5_15 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-12%] → JMP R_-5_-25 → FIX R_-5_-25 (0ms) [PD_-69%] → REG R_1_1 (8ms) [PD_-12%] → JMP R_-2_-13 → FIX R_-2_-13 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-13%] → REG R_-2_-13 (0ms) [PD_-74%] → REG R_1_1 (0ms) [PD_-12%] → JMP R_-2_-15 → FIX R_-2_-15 (0ms) [PD_-12%] → JMP R_-1_-13 → FIX R_-1_-13 (0ms) [PD_-75%] → REG R_1_1 (0ms) [PD_-75%] → JMP R_0_-10 → FIX R_0_-10 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-18%] → JMP R_-1_-12 → FIX R_-1_-12 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-13%] → REG R_-1_-12 (8ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-12%] → JMP R_-1_-11 → FIX R_-1_-11 (0ms) [PD_-22%] → REG R_1_0 (4ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_-7_-47 → FIX R_-7_-47 (0ms) [PD_-73%] → REG R_1_1 (6ms) [PD_-12%] → JMP R_-1_-14 → FIX R_-1_-14 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_-1_-14 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_-14%] → REG R_-1_-13 (0ms) [PD_-21%] → SAC R_-2_-14 → FIX R_-2_-14 (0ms) [PD_-73%] → REG R_1_1 (8ms) [PD_-14%] → JMP R_-3_-19 → FIX R_-3_-19 (0ms) [PD_-73%] → REG R_-3_-17 (0ms) [PD_-22%] → REG R_-1_-13 (0ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_18_68 → FIX R_18_68 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_0_-11 → FIX R_0_-11 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_-1_-15 → FIX R_-1_-15 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_17_63 → FIX R_17_63 (0ms) [PD_-21%] → JMP R_6_26 → FIX R_6_26 (0ms) [PD_-20%] → REG R_1_0 (7ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-14%] → JMP R_7_28 → FIX R_7_28 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_8_32 → FIX R_8_32 (0ms) [PD_-73%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_8_34 → FIX R_8_34 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-12%] → JMP R_-2_-20 → FIX R_-2_-20 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-13%] → REG R_-1_-14 (0ms) [PD_-70%] → REG R_1_1 (0ms) [PD_-14%] → REG R_-1_-13 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-13%] → REG R_-1_-14 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-12%] → REG R_-1_-13 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-12%] → REG R_-1_-14 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-13%] → REG R_-2_-14 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-13%] → REG R_-2_-15 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-13%] → REG R_-2_-14 (0ms) [PD_-70%] → REG R_1_1 (0ms) [PD_-11%] → JMP R_-2_-16 → FIX R_-2_-16 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-12%] → REG R_-1_-14 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-11%] → JMP R_-3_-18 → FIX R_-3_-18 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-11%] → JMP R_-2_-17 → FIX R_-2_-17 (0ms) [PD_-22%] → REG R_-2_-16 (0ms) [PD_-21%] → REG R_1_0 (7ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-14%] → REG R_-1_-12 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-13%] → REG R_-1_-13 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-13%] → REG R_-1_-13 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-13%] → REG R_-2_-15 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-14%] → REG R_-1_-13 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-12%] → REG R_-3_-18 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-12%] → REG R_-2_-16 (0ms) [PD_-68%] → REG R_-2_-15 (0ms) [PD_-68%] → REG R_1_0 (15ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-14%] → JMP R_-19_-137 → FIX R_-19_-137 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-12%] → REG R_-2_-20 (0ms) [PD_-65%] → REG R_1_1 (0ms) [PD_-14%] → REG R_-1_-15 (0ms) [PD_-65%] → REG R_1_1 (0ms) [PD_-14%] → REG R_-1_-13 (0ms) [PD_-66%] → REG R_1_1 (0ms) [PD_-14%] → REG R_-1_-12 (0ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-19%] → REG R_-2_-15 (0ms) [PD_-65%] → REG R_1_0 (16ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_-21_-157 → FIX R_-21_-157 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-14%] → REG R_-2_-20 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-16%] → JMP R_-3_-22 → FIX R_-3_-22 (0ms) [PD_-61%] → JMP R_-4_-24 → FIX R_-4_-24 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-13%] → JMP R_-4_-26 → FIX R_-4_-26 (0ms) [PD_-100%] → JMP R_230_144 → FIX R_230_144 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (24ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-19%] → REG R_6_20 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_4_12 → FIX R_4_12 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-20%] → REG R_4_12 (0ms) [PD_-59%] → REG R_5_16 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-19%] → REG R_4_12 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-21_-140 → FIX R_-21_-140 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-11_-61 → FIX R_-11_-61 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_-10_-55 → FIX R_-10_-55 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_-15_-76 → FIX R_-15_-76 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_-12_-61 → FIX R_-12_-61 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-10_-53 → FIX R_-10_-53 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-9_-46 → FIX R_-9_-46 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-20_-106 → FIX R_-20_-106 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-9_-50 → FIX R_-9_-50 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_-8_-45 → FIX R_-8_-45 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-11_-57 → FIX R_-11_-57 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-10_-49 → FIX R_-10_-49 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-8_-43 → FIX R_-8_-43 (0ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-41_-283 → FIX R_-41_-283 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_24_66 → FIX R_24_66 (0ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_-18_-89 → FIX R_-18_-89 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_-17_-86 → FIX R_-17_-86 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_-9_-47 → FIX R_-9_-47 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_-9_-43 → FIX R_-9_-43 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_-18_-95 → FIX R_-18_-95 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_-14_-72 → FIX R_-14_-72 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_-12_-61 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_-18_-91 → FIX R_-18_-91 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-26_-143 → FIX R_-26_-143 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_-45_-300 → FIX R_-45_-300 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_-16_-78 → FIX R_-16_-78 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-15_-73 → FIX R_-15_-73 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_-25_-128 → FIX R_-25_-128 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_19_54 → FIX R_19_54 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-21%] → REG R_24_66 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_12_36 → FIX R_12_36 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_-40_-255 → FIX R_-40_-255 (0ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_32_83 → FIX R_32_83 (0ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_-15_-74 → FIX R_-15_-74 (8ms) [PD_-38%] → REG R_0_0 (8ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-21%] → REG R_11_37 (0ms) [PD_-22%] → REG R_10_31 (0ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-22%] → JMP R_212_142 → FIX R_212_142 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-23%] → JMP R_133_169 → FIX R_133_169 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_300_-4 → FIX R_300_-4 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_-28_-161 → FIX R_-28_-161 (0ms) [PD_-53%] → JMP R_99_-300 → FIX R_99_-300 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-50_-300 → FIX R_-50_-300 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_-41_-279 → FIX R_-41_-279 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_40_100 → FIX R_40_100 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_61_130 → FIX R_61_130 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-20%] → JMP R_10_29 → FIX R_10_29 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-20%] → REG R_300_-300 (0ms) [PD_-57%] → JMP R_-35_-225 → FIX R_-35_-225 (0ms) [PD_-55%] → REG R_1_1 (10ms) [PD_-100%] → REG R_300_-300 (0ms) [PD_-55%] → REG R_-48_-300 (0ms) [PD_-26%] → REG R_-43_-300 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-19%] → JMP R_-36_-247 → FIX R_-36_-247 (0ms) [PD_-56%] → REG R_0_0 (65ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-21%] → REG R_7_21 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_10_29 (0ms) [PD_-47%] → JMP R_17_49 → FIX R_17_49 (0ms) [PD_-48%] → REG R_0_0 (24ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_8_24 → FIX R_8_24 (0ms) [PD_-17%] → JMP R_7_20 → FIX R_7_20 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-44%] → JMP R_10_30 → FIX R_10_30 (0ms) [PD_-17%] → REG R_0_0 (7ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_4_13 → FIX R_4_13 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-16%] → REG R_4_13 (8ms) [PD_-30%] → REG R_0_0 (8ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-17%] → REG R_11_37 (0ms) [PD_-43%] → JMP R_15_45 → FIX R_15_45 (0ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-18%] → JMP R_9_27 → FIX R_9_27 (0ms) [PD_-19%] → REG R_0_0 (16ms) [PD_-17%] → REG R_10_32 (0ms) [PD_-18%] → REG R_0_0 (49ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_11_33 → FIX R_11_33 (0ms) [PD_-21%] → REG R_10_32 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_11_34 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-16%] → REG R_11_34 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_11_35 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-17%] → REG R_9_28 (0ms) [PD_-19%] → REG R_9_29 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-35%] → REG R_9_30 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-17%] → REG R_9_30 (0ms) [PD_-36%] → REG R_8_25 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-16%] → REG R_5_15 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_5_16 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_6_18 (0ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-17%] → REG R_6_18 (11ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-19%] → REG R_6_18 (0ms) [PD_-20%] → REG R_0_0 (6ms) [PD_-25%] → REG R_6_18 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_6_18 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-20%] → REG R_6_18 (0ms) [PD_-36%] → REG R_0_0 (3ms) [PD_-22%] → JMP R_6_19 → FIX R_6_19 (0ms) [PD_-20%] → REG R_0_0 (10ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_6_19 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-17%] → REG R_6_19 (0ms) [PD_-18%] → SAC R_7_19 → FIX R_7_19 (0ms) [PD_-19%] → REG R_0_0 (6ms) [PD_-23%] → REG R_7_20 (0ms) [PD_-21%] → REG R_0_0 (49ms) [PD_-21%] → REG R_6_19 (0ms) [PD_-21%] → REG R_0_0 (64ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-22%] → REG R_5_15 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_5_13 → FIX R_5_13 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_5_13 (0ms) [PD_-20%] → REG R_0_0 (12ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_4_11 → FIX R_4_11 (8ms) [PD_-24%] → REG R_0_0 (13ms) [PD_-19%] → JMP R_5_12 → FIX R_5_12 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_0 (158ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (43ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (24ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (9ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (615ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_8 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_8 (8ms) [PD_-24%] → REG R_0_0 (39ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (16ms) [PD_-21%] → REG R_1_0 (4ms) [PD_-22%] → REG R_1_1 (49ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (12ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-20%] → REG R_1_1 (12ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (19ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (431ms) [PD_-23%] → REG R_1_0 (492ms) [PD_-25%] → REG R_1_1 (318ms) [PD_-23%] → REG R_1_0 (4ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (6ms) [PD_-51%] → REG R_0_0 (8ms) [PD_-51%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-52%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_2 (8ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (158ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-52%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-46%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_-1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_-1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-61%] → REG R_0_0 (8ms) [PD_-43%] → REG R_2_0 (8ms) [PD_-61%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (8ms) [PD_-38%] → REG R_0_0 (8ms) [PD_-24%] → REG R_2_0 (8ms) [PD_-38%] → REG R_0_0 (8ms) [PD_-61%] → REG R_2_0 (8ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (8ms) [PD_-24%] → REG R_2_0 (8ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-62%] → REG R_2_0 (8ms) [PD_-38%] → REG R_0_0 (8ms) [PD_-62%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-24%] → REG R_1_-1 (0ms) [PD_-73%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-62%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_-1 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-74%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_-1 (0ms) [PD_-75%] → REG R_0_0 (192ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-77%] → REG R_0_0 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-77%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-77%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-77%] → REG R_0_0 (8ms) [PD_-41%] → REG R_1_0 (8ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-77%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-78%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-88%] → REG R_1_0 (0ms) [PD_-75%] → REG R_0_0 (16ms) [PD_-82%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-70%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_4 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-52%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_-3 → FIX R_2_-3 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-24%] → JMP R_1_4 → FIX R_1_4 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_4 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-23%] → JMP R_2_-2 → FIX R_2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_-2 (0ms) [PD_-77%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → JMP R_5_7 → FIX R_5_7 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-53%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → JMP R_0_-4 → FIX R_0_-4 (0ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_3 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-53%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-67%] → REG R_0_0 (8ms) [PD_-37%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-81%] → REG R_0_0 (8ms) [PD_-62%] → REG R_1_-1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-80%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-79%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-79%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-80%] → REG R_0_1 (15ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-90%] → REG R_0_1 (7ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-19%] → REG R_1_0 (8ms) [PD_-81%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-81%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-80%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-80%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-82%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-82%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-80%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-81%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-80%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-80%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-80%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-82%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-79%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-82%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-83%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-81%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-81%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-80%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-82%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-81%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-81%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-83%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-81%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-85%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_-1 (0ms) [PD_-82%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_0 (10ms) [PD_-80%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (7ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-81%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-82%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-51%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-81%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-81%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-82%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-81%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-81%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-82%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-82%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-81%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-83%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-83%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-82%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-80%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-82%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-79%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (8ms) [PD_-53%] → REG R_1_1 (72ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (62ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (7ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-58%] → REG R_1_1 (8ms) [PD_-43%] → REG R_1_0 (8ms) [PD_-43%] → REG R_1_1 (8ms) [PD_-28%] → REG R_1_0 (16ms) [PD_-48%] → REG R_1_1 (24ms) [PD_-36%] → REG R_1_0 (8ms) [PD_-58%] → REG R_1_1 (8ms) [PD_-28%] → REG R_1_0 (8ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (8ms) [PD_-57%] → REG R_1_1 (4ms) [PD_-43%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_3_-4 → FIX R_3_-4 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (48ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-56%] → REG R_1_1 (28ms) [PD_-39%] → REG R_2_2 (0ms) [PD_-24%] → REG R_1_1 (16ms) [PD_-30%] → REG R_2_2 (0ms) [PD_-53%] → REG R_1_1 (176ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (13ms) [PD_-28%] → BLINK → FIX R_1_2 (start) [PD_-26%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_2 (13ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (32ms) [PD_-86%] → REG R_0_-1 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_-1_-1 → FIX R_-1_-1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-61%] → REG R_2_3 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_1_-2 → FIX R_1_-2 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_-1 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_-1 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_-1 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_-1 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-38%] → REG R_0_0 (8ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (8ms) [PD_-69%] → REG R_0_0 (8ms) [PD_-62%] → REG R_2_1 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-40%] → REG R_2_2 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_2 (8ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-39%] → REG R_2_2 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-41%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_3 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-52%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_-1 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-46%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-50%] → REG R_1_-1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_3 (7ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_3 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_3 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-35%] → REG R_0_0 (9ms) [PD_-63%] → REG R_1_3 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-51%] → REG R_0_0 (5ms) [PD_-28%] → REG R_1_3 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (4ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-64%] → REG R_1_3 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_3 (8ms) [PD_-74%] → REG R_0_0 (8ms) [PD_-74%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-53%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_3 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_3 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_3 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_4 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_4 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_4 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_4 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_4 (0ms) [PD_-37%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_4 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_4 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_4 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_4 (8ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_4 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_4 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_4 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_4 (0ms) [PD_-100%] → REG R_0_0 (10ms) [PD_-100%] → REG R_1_4 (14ms) [PD_-71%] → REG R_0_0 (10ms) [PD_-80%] → REG R_1_4 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_4 (0ms) [PD_-44%] → REG R_0_0 (7ms) [PD_-27%] → REG R_1_4 (7ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_4 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_4 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-26%] → JMP R_1_5 → FIX R_1_5 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_4 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_-1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_-1 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_-1 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_-2 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_-3 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_1_-3 → FIX R_1_-3 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-73%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_-1 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_-1 (0ms) [PD_-36%] → REG R_0_0 (8ms) [PD_-64%] → REG R_0_1 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-41%] → REG R_0_0 (257ms) [PD_-58%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (16ms) [PD_-45%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-2_1 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-26%] → JMP R_4_0 → FIX R_4_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_4 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_-1 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-39%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-34%] → REG R_0_1 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (8ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-66%] → REG R_2_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_1 (9ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-17%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-16%] → REG R_300_-300 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-24%] → REG R_300_-300 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-19%] → JMP R_4_15 → FIX R_4_15 (0ms) [PD_+798%] → REG R_1_2 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_+63%] → REG R_1_2 (0ms) [PD_-23%] → REG R_300_-300 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-24%] → REG R_300_-300 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-25%] → REG R_300_-300 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-27%] → REG R_300_-300 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_2 (8ms) [PD_-24%] → REG R_1_0 (7ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-61%] → REG R_1_0 (21ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (4ms) [PD_+223%] → REG R_1_1 (0ms) [PD_-28%] → JMP R_4_14 → FIX R_4_14 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_+472%] → JMP R_8_30 → FIX R_8_30 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (4ms) [PD_-27%] → REG R_6_20 (0ms) [PD_-26%] → REG R_0_0 (4ms) [PD_-27%] → REG R_1_0 (138ms) [PD_+32%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (921ms) [PD_-14%] → REG R_300_-300 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-25%] → REG R_300_-300 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-23%] → REG R_300_-300 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-25%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-23%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-25%] → REG R_300_-300 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-25%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-24%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_1_2 (8ms) [PD_-24%] → REG R_1_0 (4ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_300_-300 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-21%] → REG R_300_-300 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-20%] → REG R_300_-300 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-22%] → REG R_300_-300 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-22%] → REG R_300_-300 (0ms) [PD_-28%] → REG R_2_2 (0ms) [PD_-22%] → REG R_300_-300 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-23%] → REG R_300_-300 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-22%] → REG R_300_-300 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-23%] → REG R_300_-300 (0ms) [PD_-28%] → REG R_2_2 (0ms) [PD_-25%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-22%] → REG R_300_-300 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_-24%] → REG R_300_-300 (0ms) [PD_-27%] → REG R_2_2 (8ms) [PD_-24%] → REG R_300_-300 (8ms) [PD_-25%] → REG R_2_2 (8ms) [PD_-24%] → REG R_300_-300 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-25%] → REG R_300_-300 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-25%] → REG R_300_-300 (8ms) [PD_-27%] → REG R_2_2 (8ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-27%] → REG R_300_-300 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-22%] → REG R_300_-300 (8ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-27%] → REG R_2_2 (9ms) [PD_-25%] → REG R_300_-300 (7ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-21%] → REG R_300_-300 (8ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-21%] → REG R_300_-300 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-22%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-22%] → REG R_300_-300 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-27%] → REG R_300_-300 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_-22%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-21%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-22%] → REG R_300_-300 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_-21%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-25%] → REG R_300_-300 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-22%] → REG R_300_-300 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-23%] → REG R_300_-300 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-22%] → REG R_300_-300 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-21%] → REG R_300_-300 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-22%] → REG R_300_-300 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-22%] → REG R_300_-300 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-22%] → REG R_300_-300 (0ms) [PD_-22%] → REG R_2_1 (8ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-23%] → REG R_300_-300 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-24%] → REG R_300_-300 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-21%] → REG R_300_-300 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-25%] → REG R_300_-300 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-21%] → REG R_300_-300 (0ms) [PD_-22%] → REG R_2_1 (9ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-22%] → REG R_300_-300 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-20%] → REG R_300_-300 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-21%] → REG R_300_-300 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-20%] → REG R_300_-300 (8ms) [PD_-20%] → REG R_2_1 (4ms) [PD_-23%] → REG R_300_-300 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-20%] → REG R_300_-300 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-25%] → REG R_300_-300 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-26%] → REG R_300_-300 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-25%] → REG R_300_-300 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-19%] → REG R_300_-300 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-19%] → REG R_300_-300 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-25%] → REG R_300_-300 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-19%] → REG R_1_0 (6ms) [PD_-23%] → REG R_300_-300 (0ms) [PD_-21%] → REG R_2_1 (8ms) [PD_-24%] → REG R_300_-300 (7ms) [PD_-22%] → REG R_2_1 (8ms) [PD_-24%] → REG R_300_-300 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-18%] → REG R_300_-300 (8ms) [PD_-21%] → REG R_2_1 (8ms) [PD_-19%] → REG R_300_-300 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-24%] → REG R_300_-300 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-18%] → REG R_300_-300 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (25ms) [PD_-18%] → REG R_1_1 (129ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-20%] → REG R_2_1 (21ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (8ms) [PD_-15%] → REG R_2_1 (8ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-15%] → REG R_2_1 (16ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (8ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-20%] → REG R_2_0 (8ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_1 (4ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_0 (8ms) [PD_-18%] → REG R_2_0 (8ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-20%] → REG R_2_0 (8ms) [PD_-19%] → REG R_1_1 (59ms) [PD_-21%] +MS → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (20ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_1_0 (10ms) [PD_-20%] → REG R_1_1 (16ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_3 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (230ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (16ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (97ms) [PD_-18%] → REG R_1_1 (18ms) [PD_-18%] → REG R_1_2 (4ms) [PD_-20%] → REG R_1_1 (13ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (28ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (5ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-25%] → SAC R_0_2 → FIX R_0_2 (7ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (8ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-22%] +MS → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (21ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (18ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (9ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-22%] → REG R_0_2 (9ms) [PD_-21%] → REG R_1_1 (18ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_+116%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_+115%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (8ms) [PD_+122%] → REG R_1_1 (784ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-30%] → REG R_1_1 (7ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_1 (8ms) [PD_-25%] → REG R_1_1 (687ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_2_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-58%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-6%] → REG R_1_1 (633ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-16%] → JMP R_7_5 → FIX R_7_5 (0ms) [PD_-72%] → JMP R_32_15 → FIX R_32_15 (0ms) [PD_-15%] → REG R_2_0 (8ms) [PD_-58%] → JMP R_11_6 → FIX R_11_6 (0ms) [PD_-60%] → JMP R_4_2 → FIX R_4_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_4_2 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → JMP R_4_3 → FIX R_4_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-33%] → REG R_4_3 (0ms) [PD_-33%] → JMP R_7_6 → FIX R_7_6 (0ms) [PD_-29%] → REG R_2_0 (8ms) [PD_-100%] → JMP R_5_4 → FIX R_5_4 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-14%] → JMP R_4_4 → FIX R_4_4 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-100%] → REG R_4_3 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-48%] → REG R_4_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_4_3 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_3_2 → FIX R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_3_2 (0ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-54%] → JMP R_3_3 → FIX R_3_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-45%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_4 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-16%] → REG R_3_4 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-17%] → REG R_3_5 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-18%] → REG R_3_5 (0ms) [PD_-29%] → REG R_2_-1 (0ms) [PD_-16%] → REG R_3_5 (0ms) [PD_-31%] → REG R_2_-1 (0ms) [PD_-100%] → JMP R_6_10 → FIX R_6_10 (0ms) [PD_-10%] → REG R_2_0 (0ms) [PD_-45%] → JMP R_4_7 → FIX R_4_7 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-40%] → JMP R_4_6 → FIX R_4_6 (0ms) [PD_-30%] → REG R_2_-1 (0ms) [PD_-17%] → REG R_3_4 (0ms) [PD_-31%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_3_4 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_3_4 (0ms) [PD_-30%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_3_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_4_5 → FIX R_4_5 (0ms) [PD_-27%] → REG R_2_-1 (0ms) [PD_-44%] → REG R_3_4 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-17%] → REG R_3_4 (0ms) [PD_-45%] → REG R_2_-1 (0ms) [PD_-16%] → REG R_3_4 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-17%] → REG R_3_4 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_4 (0ms) [PD_-55%] → REG R_2_0 (0ms) [PD_+58%] → REG R_4_4 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-48%] → REG R_3_4 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-44%] → REG R_3_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_3_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_3_3 (0ms) [PD_-69%] → REG R_2_0 (0ms) [PD_-47%] → JMP R_5_5 → FIX R_5_5 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_-16%] → REG R_4_4 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-18%] → REG R_4_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_4_3 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-17%] → REG R_-1_-1 (0ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-51%] → REG R_-1_-1 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-56%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → JMP R_-1_-2 → FIX R_-1_-2 (0ms) [PD_-29%] → REG R_2_0 (8ms) [PD_-18%] → REG R_-1_-2 (0ms) [PD_-29%] → SAC R_0_-2 → FIX R_0_-2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-48%] → JMP R_-2_-2 → FIX R_-2_-2 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-39%] → JMP R_-5_-3 → FIX R_-5_-3 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-21%] → REG R_-5_-3 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-29%] → REG R_2_0 (8ms) [PD_-60%] → REG R_-1_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → JMP R_36_19 → FIX R_36_19 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_89_33 → FIX R_89_33 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-71%] → REG R_-1_-1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_-1_-1 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-21%] → REG R_-1_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-50%] → REG R_-1_0 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-43%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-22%] → JMP R_-6_-2 → FIX R_-6_-2 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-20%] → JMP R_-7_-2 → FIX R_-7_-2 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-43%] → REG R_0_1 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-59%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-55%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-47%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-47%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-67%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-50%] → REG R_2_0 (8ms) [PD_-32%] → REG R_0_0 (8ms) [PD_-70%] → REG R_2_0 (8ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-53%] → REG R_2_-1 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-50%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-81%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (8ms) [PD_-77%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-44%] → REG R_2_0 (0ms) [PD_-41%] → REG R_0_0 (8ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-27%] → REG R_2_0 (8ms) [PD_-36%] → REG R_0_0 (8ms) [PD_-37%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-42%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-44%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-42%] → REG R_0_1 (0ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_1 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-68%] → REG R_-1_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-21%] → REG R_-1_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_-1_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_0 (8ms) [PD_-61%] → REG R_0_1 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_-2_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-30%] → REG R_2_0 (11ms) [PD_-22%] → REG R_-1_0 (5ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-30%] → REG R_2_0 (5ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-65%] → REG R_2_0 (9ms) [PD_-61%] → REG R_-1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-31%] → REG R_-2_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-22%] → REG R_-2_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-21%] → REG R_-1_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-20%] → REG R_-1_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-47%] → REG R_-2_0 (0ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-20%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-42%] → JMP R_-40_-25 → FIX R_-40_-25 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-67%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-46%] → REG R_-3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_-2_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_-2_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-70%] → REG R_-2_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-53%] → REG R_-1_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-21%] → REG R_-1_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-22%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-67%] → REG R_2_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_0 (5ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-31%] → REG R_-1_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-20%] → REG R_-2_0 (8ms) [PD_-66%] → REG R_2_0 (8ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-61%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-80%] → REG R_0_1 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-62%] → REG R_0_1 (9ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (7ms) [PD_-61%] → REG R_0_0 (8ms) [PD_-40%] → REG R_2_0 (9ms) [PD_-37%] → REG R_0_0 (9ms) [PD_-65%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-41%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-46%] → REG R_2_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-69%] → REG R_0_1 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-45%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-26%] → REG R_2_0 (6ms) [PD_-61%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-64%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-65%] → REG R_0_1 (0ms) [PD_-65%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (8ms) [PD_-63%] → REG R_2_0 (8ms) [PD_-61%] → REG R_0_1 (8ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-49%] → REG R_2_0 (7ms) [PD_-75%] → REG R_0_1 (9ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-32%] → REG R_0_2 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-27%] → REG R_2_0 (5ms) [PD_-20%] → REG R_0_0 (7ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-53%] → REG R_2_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-58%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-48%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-51%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-49%] → REG R_0_1 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-45%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-44%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (9ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-49%] → REG R_0_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-29%] → REG R_2_1 (8ms) [PD_-35%] → REG R_0_2 (8ms) [PD_-64%] → REG R_2_1 (0ms) [PD_-48%] → REG R_0_2 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-47%] → REG R_0_2 (0ms) [PD_-29%] → REG R_2_1 (6ms) [PD_-47%] → REG R_0_2 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (9ms) [PD_-61%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-53%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-44%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+11%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (11ms) [PD_-76%] → REG R_-2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (8ms) [PD_-69%] → REG R_-1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-83%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-39%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_-1 (8ms) [PD_-57%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-38%] → REG R_2_0 (8ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-73%] → REG R_0_-1 (8ms) [PD_-73%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+16%] → REG R_-1_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-60%] → REG R_-1_0 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_+70%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_+15%] → REG R_-1_-1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+364%] → REG R_0_0 (0ms) [PD_-72%] → REG R_2_0 (8ms) [PD_-43%] → REG R_0_0 (6ms) [PD_-32%] → REG R_2_0 (0ms) [PD_+13%] → REG R_2_1 (0ms) [PD_+14%] → REG R_0_0 (4ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_+14%] → REG R_2_0 (8ms) [PD_+14%] → REG R_0_0 (8ms) [PD_-66%] → REG R_2_1 (0ms) [PD_-33%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-43%] → REG R_-1_0 (0ms) [PD_+14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_-14_-6 → FIX R_-14_-6 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+14%] → REG R_-1_0 (8ms) [PD_-83%] → REG R_2_1 (8ms) [PD_+13%] → JMP R_-14_-5 → FIX R_-14_-5 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-57%] → REG R_2_1 (0ms) [PD_-57%] → REG R_-1_0 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_-28%] → REG R_-1_0 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-48%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_-31_-13 → FIX R_-31_-13 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_+13%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+13%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+13%] → REG R_-2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_+13%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+13%] → REG R_-1_0 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_-47%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-46%] → JMP R_-8_-1 → FIX R_-8_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+15%] → REG R_-1_0 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_+14%] → REG R_-1_0 (0ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-11%] → REG R_-1_0 (0ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-34%] → REG R_2_1 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-32%] → REG R_0_-1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_-1 (0ms) [PD_+18%] → REG R_2_0 (9ms) [PD_+18%] → REG R_0_-1 (0ms) [PD_-55%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+19%] → REG R_0_-1 (5ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+18%] → REG R_0_-1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_-1 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-38%] → REG R_0_-1 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_-1 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_+18%] → JMP R_-2_-3 → FIX R_-2_-3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-50%] → JMP R_-3_-4 → FIX R_-3_-4 (0ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_-2 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_+16%] → JMP R_-6_-6 → FIX R_-6_-6 (0ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-58%] → JMP R_-10_-11 → FIX R_-10_-11 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+17%] → REG R_-1_-1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_+16%] → REG R_-1_-1 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_+16%] → JMP R_-3_-2 → FIX R_-3_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-7%] → JMP R_-2_-1 → FIX R_-2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-69%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_-1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_-1 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (6ms) [PD_+18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+18%] → REG R_0_0 (8ms) [PD_-41%] → REG R_2_0 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-64%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-41%] → REG R_0_0 (8ms) [PD_-77%] → REG R_2_0 (0ms) [PD_+19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (6ms) [PD_-41%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (9ms) [PD_+19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (8ms) [PD_-76%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-46%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-49%] → REG R_2_0 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-48%] → REG R_2_0 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_+16%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-65%] → REG R_2_0 (7ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (8ms) [PD_+24%] → REG R_2_0 (8ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-44%] → REG R_0_1 (8ms) [PD_-70%] → REG R_2_0 (8ms) [PD_-12%] → REG R_0_1 (8ms) [PD_-65%] → REG R_2_0 (8ms) [PD_-68%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_-46%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_+19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_1 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_+7%] → JMP R_-3_1 → FIX R_-3_1 (0ms) [PD_-35%] → REG R_2_1 (0ms) [PD_+15%] → JMP R_-6_0 → FIX R_-6_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-54%] → REG R_-3_1 (0ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-1_2 → FIX R_-1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → JMP R_-1_3 → FIX R_-1_3 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_+3%] → JMP R_-5_7 → FIX R_-5_7 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_+4%] → JMP R_-4_8 → FIX R_-4_8 (0ms) [PD_+7%] → REG R_2_1 (136ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+9%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_1 (6ms) [PD_-45%] → REG R_2_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (8ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (8ms) [PD_-15%] → REG R_1_1 (9ms) [PD_-4%] → REG R_2_1 (8ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-18%] → REG R_1_1 (74ms) [PD_-11%] → REG R_2_1 (7ms) [PD_-15%] → REG R_1_1 (81ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-15%] → REG R_2_1 (16ms) [PD_-45%] → REG R_1_1 (8ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_1 (8ms) [PD_-21%] → REG R_1_1 (24ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_2_1 (0ms) [PD_-18%] → REG R_1_1 (32ms) [PD_-35%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-73%] → REG R_2_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+8%] → JMP R_-1_-3 → FIX R_-1_-3 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_+7%] → REG R_0_-2 (0ms) [PD_-55%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_+8%] → REG R_0_-2 (0ms) [PD_-41%] → REG R_2_0 (0ms) [PD_+8%] → REG R_0_-2 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_-2 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_+7%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-48%] → REG R_0_-2 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_+8%] → REG R_0_-1 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-48%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-44%] → REG R_0_-2 (0ms) [PD_-21%] → REG R_2_0 (9ms) [PD_-7%] → REG R_0_-2 (7ms) [PD_-45%] → REG R_2_0 (0ms) [PD_+9%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-42%] → REG R_0_-2 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-44%] → REG R_0_-2 (0ms) [PD_-21%] → REG R_2_0 (9ms) [PD_-49%] → REG R_0_-2 (0ms) [PD_-21%] → SAC R_0_-3 → FIX R_0_-3 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+6%] → REG R_0_-2 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-55%] → REG R_0_-2 (0ms) [PD_-20%] → REG R_2_0 (8ms) [PD_+9%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-2 (5ms) [PD_-22%] → REG R_2_0 (0ms) [PD_+8%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+7%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-24%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+8%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-8%] → REG R_1_1 (696ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-68%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-48%] → REG R_0_0 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+31%] → REG R_0_0 (6ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-72%] → REG R_2_0 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_-1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-3_4 → FIX R_-3_4 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-48%] → REG R_-1_3 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → JMP R_-1_4 → FIX R_-1_4 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-1_5 → FIX R_-1_5 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-4%] → JMP R_-1_6 → FIX R_-1_6 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-1_8 → FIX R_-1_8 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_-15_40 → FIX R_-15_40 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → JMP R_4_-2 → FIX R_4_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_3_-2 → FIX R_3_-2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_4_-6 → FIX R_4_-6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (2913ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-66%] → REG R_0_0 (8ms) [PD_-62%] → REG R_2_1 (0ms) [PD_+22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+20%] → REG R_1_1 (852ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (48ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (862ms) [PD_-32%] → REG R_1_0 (2ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (53ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_-1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_-1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-29%] → REG R_1_0 (8ms) [PD_-66%] → REG R_2_-1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_-1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_-1 (0ms) [PD_-30%] → REG R_1_0 (8ms) [PD_-52%] → REG R_2_-1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_-1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-55%] → REG R_2_-1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_-1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_-1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-27%] → REG R_1_0 (8ms) [PD_-16%] → REG R_2_0 (8ms) [PD_-26%] → REG R_1_0 (9ms) [PD_-41%] → REG R_2_0 (9ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_0 (4ms) [PD_-26%] → REG R_1_0 (29ms) [PD_-15%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_-1 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-10%] → REG R_1_-1 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-11%] → REG R_1_-1 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-11%] → REG R_1_-1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-11%] → REG R_1_-1 (9ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-12%] → REG R_1_-1 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-12%] → REG R_1_-1 (8ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-11%] → REG R_1_-1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-74%] → REG R_1_-1 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_-1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-11%] → REG R_1_-1 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_-1 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-14%] → REG R_1_-1 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_-1 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_-1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-10%] → REG R_1_-1 (0ms) [PD_-35%] → BLINK → FIX R_2_0 (start) [PD_-9%] → REG R_1_0 (20ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_-1 (0ms) [PD_-37%] → REG R_2_0 (0ms) [PD_-8%] → REG R_0_-1 (0ms) [PD_-39%] → REG R_2_0 (0ms) [PD_-8%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-46%] → REG R_0_-1 (0ms) [PD_-45%] → REG R_2_0 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (1405ms) [PD_-24%] +MS → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (8ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (8ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-53%] → REG R_0_0 (9ms) [PD_-53%] → REG R_1_0 (8ms) [PD_-24%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-48%] → REG R_2_0 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-49%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-38%] → REG R_2_1 (0ms) [PD_-52%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-65%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (9ms) [PD_-28%] → REG R_1_0 (7ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-65%] → REG R_1_0 (8ms) [PD_-56%] → REG R_0_0 (8ms) [PD_-43%] → REG R_1_0 (8ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (8ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-72%] → REG R_0_0 (8ms) [PD_-83%] → REG R_2_0 (0ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-52%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-65%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-44%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_+43%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-64%] → REG R_0_1 (8ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-46%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (804ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-37%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-37%] → REG R_1_0 (8ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-69%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-40%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-72%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_+19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-73%] → REG R_2_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-51%] → REG R_1_1 (8ms) [PD_-57%] → REG R_0_0 (8ms) [PD_-41%] → REG R_2_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_1 (8ms) [PD_-57%] → REG R_0_0 (8ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-61%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-32%] → REG R_2_1 (8ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] +MS → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-73%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_1_1 (8ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-61%] → REG R_0_0 (8ms) [PD_-66%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-58%] → REG R_0_0 (8ms) [PD_-65%] → REG R_1_0 (8ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-64%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_+488%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+420%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+396%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+378%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_+399%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_+481%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+430%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_+387%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+493%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+421%] → REG R_0_0 (0ms) [PD_-63%] → REG R_1_1 (8ms) [PD_+178%] → REG R_0_0 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_+417%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+401%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+400%] → REG R_0_0 (8ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (8ms) [PD_+176%] → REG R_0_0 (8ms) [PD_-31%] → REG R_1_0 (8ms) [PD_-75%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+390%] → REG R_0_0 (8ms) [PD_-32%] → REG R_1_0 (0ms) [PD_+503%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_+485%] → REG R_0_1 (0ms) [PD_+390%] → REG R_1_1 (0ms) [PD_+390%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (8ms) [PD_-75%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_+465%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+492%] → REG R_0_0 (9ms) [PD_+229%] → REG R_1_1 (0ms) [PD_+392%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+376%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_+501%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_+448%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_+453%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+477%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+397%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+490%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+377%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_+469%] → REG R_0_0 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_+411%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_+494%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+386%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_+495%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+409%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+428%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+390%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (9ms) [PD_+144%] → REG R_0_0 (9ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-66%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_+437%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+497%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_1 (6ms) [PD_+156%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+367%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-55%] → REG R_0_0 (8ms) [PD_-77%] → REG R_1_1 (0ms) [PD_+386%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_+384%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_+463%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_+464%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+412%] → REG R_0_0 (8ms) [PD_-65%] → REG R_1_1 (0ms) [PD_+405%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_+418%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_+392%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_+383%] → REG R_0_0 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_+409%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-68%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_+466%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (50ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+323%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+386%] → REG R_1_0 (4ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+125%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_+469%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_+448%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+491%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+438%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (28ms) [PD_+80%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_0 (0ms) [PD_+444%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_+477%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (8ms) [PD_+210%] → REG R_1_1 (48ms) [PD_+137%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (279ms) [PD_+52%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_+423%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_+402%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (8ms) [PD_+152%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+416%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_0 (0ms) [PD_+394%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-48%] → REG R_1_0 (8ms) [PD_+196%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_+429%] → REG R_1_1 (0ms) [PD_+429%] → REG R_1_0 (0ms) [PD_+430%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_+393%] → REG R_1_1 (8ms) [PD_+175%] → REG R_1_0 (9ms) [PD_+397%] → REG R_1_1 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_+398%] → REG R_1_1 (9ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_+413%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_+430%] → REG R_1_1 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_+413%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_+403%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_+418%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_+404%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_+421%] → REG R_1_1 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_+406%] → REG R_1_1 (104ms) [PD_+98%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (36ms) [PD_-29%] → REG R_1_0 (0ms) [PD_+368%] → REG R_1_1 (28ms) [PD_+105%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-75%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-61%] → REG R_1_0 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+391%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_+329%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+297%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+331%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-23%] → REG R_1_1 (11ms) [PD_-26%] → REG R_1_0 (5ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_0 (16ms) [PD_-24%] → REG R_1_1 (16ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (25ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (53ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-23%] → REG R_1_1 (58ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (10ms) [PD_-27%] → REG R_1_0 (52ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (62ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+51%] → REG R_1_0 (12ms) [PD_+33%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (73ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (11ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (63ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (184ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-1%] → REG R_1_0 (10ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (4ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (52ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (4ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (28ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (20ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (16ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (42ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (8ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-14%] → REG R_1_0 (42ms) [PD_-19%] → REG R_1_1 (134ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (8ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-9%] → REG R_1_0 (8ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (8ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-6%] → REG R_1_0 (8ms) [PD_-26%] → REG R_1_1 (9ms) [PD_-15%] → REG R_1_0 (7ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_0 (8ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+72%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (4ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (208ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (86ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_1 (8ms) [PD_-33%] → REG R_1_1 (64ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-44%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-37%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-48%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-54%] → JMP R_6_4 → FIX R_6_4 (0ms) [PD_-54%] → JMP R_21_15 → FIX R_21_15 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-41%] → JMP R_-4_-6 → FIX R_-4_-6 (0ms) [PD_-65%] → REG R_1_1 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-40%] → REG R_-2_-2 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-49%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-38%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_1 (8ms) [PD_-70%] → REG R_1_1 (12ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (24ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (25ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (58ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-27%] → REG R_1_1 (24ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (30ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_1 (100ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (40ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (11ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (80ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (5ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (7ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-33%] → REG R_1_1 (10ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (16ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-63%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-63%] → REG R_1_1 (8ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-26%] → REG R_1_1 (16ms) [PD_-39%] → REG R_1_0 (8ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (14ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-26%] → REG R_1_1 (12ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (8ms) [PD_-63%] → REG R_1_1 (48ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (17ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (24ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (25ms) [PD_-60%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (10ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (11ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (16ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (24ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (24ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (44ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (24ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (18ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (7ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (44ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (19ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (58ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (18ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (34ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (34ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (6ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (7ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-40%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_1 (8ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-16%] → REG R_1_1 (162ms) [PD_-22%] → REG R_1_0 (4ms) [PD_-22%] → REG R_2_0 (4ms) [PD_-22%] → REG R_1_0 (52ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-76%] → REG R_1_0 (34ms) [PD_-23%] → REG R_2_0 (15ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_0 (3ms) [PD_-22%] → REG R_2_4 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_3 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_2 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_2 (0ms) [PD_-69%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_2 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_2 (0ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_2 (0ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_2 (8ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_2 (0ms) [PD_-65%] → REG R_1_0 (28ms) [PD_-30%] → JMP R_3_10 → FIX R_3_10 (0ms) [PD_-20%] → REG R_2_5 (0ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-25%] → REG R_2_5 (0ms) [PD_-22%] → REG R_2_6 (0ms) [PD_-57%] → REG R_1_0 (8ms) [PD_-25%] → REG R_3_8 (0ms) [PD_-25%] → REG R_2_6 (0ms) [PD_-57%] → REG R_2_5 (0ms) [PD_-22%] → REG R_1_0 (19ms) [PD_-29%] → REG R_2_3 (0ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_3 (8ms) [PD_-43%] → REG R_1_0 (8ms) [PD_-25%] → REG R_2_3 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_2_2 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-36%] → REG R_2_2 (0ms) [PD_-17%] → REG R_2_0 (14ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_2 (9ms) [PD_-61%] → REG R_2_0 (8ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_3 (8ms) [PD_-54%] → REG R_2_0 (24ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-14%] → REG R_2_3 (0ms) [PD_-47%] → REG R_2_0 (24ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_3 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_4 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_3 (8ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-52%] → REG R_2_3 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-28%] → REG R_2_3 (8ms) [PD_-37%] → REG R_1_0 (8ms) [PD_-37%] → REG R_2_3 (7ms) [PD_-48%] → REG R_1_0 (8ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_3 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_2 (8ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-49%] → REG R_3_2 (0ms) [PD_-21%] → REG R_2_0 (12ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_3 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-28%] → REG R_2_3 (0ms) [PD_-45%] → REG R_1_0 (8ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-29%] → REG R_2_3 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_3 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-29%] → REG R_2_2 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_2 (8ms) [PD_-34%] → REG R_2_0 (16ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_4 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_4 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_4 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-29%] → REG R_2_4 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_4 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_4 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-28%] → REG R_2_3 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_4 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_4 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_4 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_4 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_4 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_4 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_4 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_4 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_4 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_4 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_4 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_4 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_4 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_4 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_4 (0ms) [PD_-42%] → REG R_2_4 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_4 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_4 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_4 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_4 (0ms) [PD_-19%] → REG R_1_0 (4ms) [PD_-24%] → REG R_2_4 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_4 (8ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_5 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-26%] → REG R_2_4 (8ms) [PD_-41%] → REG R_1_1 (8ms) [PD_-22%] → REG R_2_4 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_4 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_3 (8ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_4 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_4 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_4 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_4 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_3 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_2 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_2 (0ms) [PD_-46%] → REG R_2_0 (0ms) [PD_-46%] → REG R_2_2 (0ms) [PD_-21%] → REG R_2_0 (4ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_4 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_4 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_4 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_4 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_4 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_4 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_4 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_4 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_4 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_4 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_4 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_4 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_4 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_4 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_5 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_2_6 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_6 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_5 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_5 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_6 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-23%] → REG R_3_6 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-20%] → REG R_3_6 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_5 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_2_7 → FIX R_2_7 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-24%] → REG R_3_7 (0ms) [PD_-17%] → REG R_2_6 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-25%] → REG R_2_6 (8ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_5 (0ms) [PD_-18%] → REG R_2_5 (0ms) [PD_-18%] → REG R_1_1 (60ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (16ms) [PD_-24%] → REG R_1_1 (12ms) [PD_-24%] → REG R_1_0 (135ms) [PD_-22%] → REG R_1_1 (977ms) [PD_-23%] +MS → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (344ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (415ms) [PD_-34%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_0 (12ms) [PD_-63%] → REG R_1_1 (7ms) [PD_-21%] → REG R_1_0 (11ms) [PD_-76%] → REG R_1_1 (856ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (5ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (468ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-37%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_-1 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-10%] → REG R_2_-1 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-20%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_-1 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (7ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-36%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (8ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_0 (8ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (8ms) [PD_-79%] → REG R_2_0 (0ms) [PD_-57%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (8ms) [PD_-74%] → REG R_0_0 (8ms) [PD_-65%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-49%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-46%] → REG R_3_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-60%] → REG R_3_0 (8ms) [PD_-55%] → REG R_0_0 (8ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-67%] → REG R_3_0 (8ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-48%] → REG R_3_1 (0ms) [PD_-47%] → REG R_0_0 (8ms) [PD_-73%] → REG R_3_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-57%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-64%] → REG R_3_0 (8ms) [PD_-48%] → REG R_0_0 (8ms) [PD_-66%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_3_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (8ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-48%] → REG R_3_0 (8ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-42%] → REG R_3_1 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (8ms) [PD_-59%] → REG R_3_0 (8ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-34%] → REG R_0_0 (8ms) [PD_-73%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_0 (9ms) [PD_-48%] → REG R_0_0 (12ms) [PD_-64%] → REG R_3_1 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (5ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_3_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-53%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-47%] → REG R_2_-1 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-52%] → REG R_2_-1 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_3_-1 → FIX R_3_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_3_-1 (0ms) [PD_-48%] → REG R_0_0 (8ms) [PD_-64%] → REG R_3_-2 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-48%] → SAC R_4_-1 → FIX R_4_-1 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-56%] → REG R_4_-1 (0ms) [PD_-49%] → REG R_0_0 (8ms) [PD_-65%] → JMP R_13_-4 → FIX R_13_-4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-38%] → JMP R_7_-2 → FIX R_7_-2 (0ms) [PD_-50%] → JMP R_5_0 → FIX R_5_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-49%] → JMP R_6_-1 → FIX R_6_-1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-26%] → JMP R_7_-3 → FIX R_7_-3 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-56%] → REG R_7_-3 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_10_-6 → FIX R_10_-6 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-26%] → JMP R_5_-3 → FIX R_5_-3 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-63%] → REG R_3_-2 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_-2 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+16%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-49%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-73%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-59%] → REG R_3_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-49%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-60%] → REG R_3_1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_1 (8ms) [PD_-50%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-33%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-49%] → REG R_0_0 (9ms) [PD_-64%] → REG R_3_1 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-49%] → REG R_3_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (5ms) [PD_-49%] → REG R_0_0 (8ms) [PD_-64%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-49%] → REG R_0_0 (8ms) [PD_-65%] → REG R_3_1 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-75%] → REG R_0_0 (8ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-42%] → REG R_3_1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-50%] → REG R_0_1 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-49%] → REG R_3_1 (0ms) [PD_-49%] → REG R_0_0 (9ms) [PD_-100%] → REG R_3_1 (4ms) [PD_-75%] → REG R_0_1 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-46%] → REG R_3_1 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_3_1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_-1 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_-1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_-1 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-48%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_3_-1 (5ms) [PD_-48%] → REG R_0_0 (6ms) [PD_-100%] → REG R_4_-2 (8ms) [PD_-39%] → REG R_0_0 (8ms) [PD_-65%] → REG R_4_-2 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-29%] → REG R_4_-1 (8ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-49%] → REG R_0_0 (8ms) [PD_-65%] → JMP R_5_-1 → FIX R_5_-1 (8ms) [PD_-51%] → REG R_0_0 (8ms) [PD_-30%] → REG R_5_-1 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-29%] → REG R_5_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_5_-1 (0ms) [PD_-51%] → REG R_0_0 (8ms) [PD_-65%] → REG R_5_-1 (0ms) [PD_-29%] → JMP R_7_-4 → FIX R_7_-4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_7_-4 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → JMP R_8_-5 → FIX R_8_-5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_7_-4 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-30%] → JMP R_39_-38 → FIX R_39_-38 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_15_-12 → FIX R_15_-12 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-29%] → REG R_8_-5 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-29%] → JMP R_8_-6 → FIX R_8_-6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_8_-6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_6_-4 → FIX R_6_-4 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-29%] → JMP R_6_-3 → FIX R_6_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_6_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → JMP R_5_-2 → FIX R_5_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_7_-3 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-28%] → JMP R_-43_27 → FIX R_-43_27 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-20_18 → FIX R_-20_18 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-28%] → REG R_300_-300 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → JMP R_42_-34 → FIX R_42_-34 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_46_-36 → FIX R_46_-36 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → JMP R_85_-70 → FIX R_85_-70 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → JMP R_300_-287 → FIX R_300_-287 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_22_-15 → FIX R_22_-15 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-39%] → JMP R_30_-21 → FIX R_30_-21 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_300_-300 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_300_-300 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → JMP R_29_-18 → FIX R_29_-18 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-61%] → JMP R_41_-26 → FIX R_41_-26 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → JMP R_52_-35 → FIX R_52_-35 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-29%] → JMP R_47_-60 → FIX R_47_-60 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-38_24 → FIX R_-38_24 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-28%] → JMP R_-44_25 → FIX R_-44_25 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-28%] → JMP R_-33_23 → FIX R_-33_23 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-26_19 → FIX R_-26_19 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-28_19 → FIX R_-28_19 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → JMP R_-30_19 → FIX R_-30_19 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → JMP R_22_-13 → FIX R_22_-13 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_0 (8ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-50%] → REG R_0_0 (8ms) [PD_-65%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (8ms) [PD_-63%] → REG R_0_0 (8ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (9ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (12ms) [PD_-39%] → REG R_3_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-59%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_-1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_2_-2 (0ms) [PD_-49%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_2_-2 (0ms) [PD_-50%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-30%] → REG R_2_-2 (0ms) [PD_-49%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_2_-2 (0ms) [PD_-50%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_+15%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_2_-2 (0ms) [PD_-49%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-48%] → REG R_1_1 (30ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (8ms) [PD_-45%] → REG R_1_1 (6ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-43%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-7%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_2 (13ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (18ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (17ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (7ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (60ms) [PD_-26%] → JMP R_-12_-29 → FIX R_-12_-29 (0ms) [PD_-24%] → REG R_1_-1 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_-1 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_-1 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-34%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_-1 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_-2 (0ms) [PD_-31%] → REG R_0_-4 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-25%] → JMP R_0_-5 → FIX R_0_-5 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-27%] → JMP R_-1_-5 → FIX R_-1_-5 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-24%] → REG R_-1_-5 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → JMP R_-3_-10 → FIX R_-3_-10 (0ms) [PD_-27%] → REG R_0_-3 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-28%] → JMP R_-1_-7 → FIX R_-1_-7 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-26%] → JMP R_-4_-11 → FIX R_-4_-11 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-24%] → JMP R_-4_-8 → FIX R_-4_-8 (0ms) [PD_-28%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_0_0 (0ms) [PD_-96%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-26%] → JMP R_-7_-14 → FIX R_-7_-14 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-23%] → JMP R_-6_-13 → FIX R_-6_-13 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-96%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-42%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-45%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_-6 → FIX R_2_-6 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_-7 → FIX R_2_-7 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_-10 → FIX R_2_-10 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-10 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_-14 → FIX R_2_-14 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_-16 → FIX R_2_-16 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_-19 → FIX R_2_-19 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-1_27 → FIX R_-1_27 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_52_-300 → FIX R_52_-300 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_1_8 → FIX R_1_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_5 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_0_5 → FIX R_0_5 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_0_8 → FIX R_0_8 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_0_6 → FIX R_0_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_8 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-1_11 → FIX R_-1_11 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-4_21 → FIX R_-4_21 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_0_7 → FIX R_0_7 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-51%] → REG R_0_4 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-53%] → REG R_0_4 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → JMP R_5_-4 → FIX R_5_-4 (0ms) [PD_-22%] → SAC R_4_-3 → FIX R_4_-3 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-4 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-100%] → JMP R_-27_46 → FIX R_-27_46 (0ms) [PD_-100%] → JMP R_5_-6 → FIX R_5_-6 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_10_-8 → FIX R_10_-8 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_-2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-44%] → REG R_5_-2 (0ms) [PD_+13%] → REG R_8_-6 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-59%] → JMP R_14_-12 → FIX R_14_-12 (0ms) [PD_-56%] → REG R_0_0 (8ms) [PD_-100%] → JMP R_24_-24 → FIX R_24_-24 (0ms) [PD_-53%] → JMP R_58_-61 → FIX R_58_-61 (0ms) [PD_+12%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_74_-125 → FIX R_74_-125 (0ms) [PD_+12%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_23_-16 → FIX R_23_-16 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_39_-29 → FIX R_39_-29 (0ms) [PD_+11%] → REG R_0_0 (8ms) [PD_-100%] → JMP R_-44_22 → FIX R_-44_22 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-35_24 → FIX R_-35_24 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-18_15 → FIX R_-18_15 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-11_10 → FIX R_-11_10 (0ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-8_8 → FIX R_-8_8 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-6_7 → FIX R_-6_7 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-5_6 → FIX R_-5_6 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-6_6 → FIX R_-6_6 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-5_5 → FIX R_-5_5 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-4_5 → FIX R_-4_5 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-2_4 → FIX R_-2_4 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-10_8 → FIX R_-10_8 (0ms) [PD_+10%] → REG R_-1_-11 (0ms) [PD_-64%] → JMP R_-7_6 → FIX R_-7_6 (0ms) [PD_+10%] → REG R_4_11 (0ms) [PD_+3611%] → JMP R_-4_4 → FIX R_-4_4 (0ms) [PD_+11%] → JMP R_5_23 → FIX R_5_23 (0ms) [PD_+22876%] → REG R_7_-2 (0ms) [PD_+12%] → REG R_6_18 (0ms) [PD_+4760%] → JMP R_10_-5 → FIX R_10_-5 (0ms) [PD_-59%] → JMP R_4_16 → FIX R_4_16 (0ms) [PD_+4928%] → JMP R_11_-6 → FIX R_11_-6 (0ms) [PD_+11%] → REG R_4_13 (0ms) [PD_+3538%] → JMP R_13_-6 → FIX R_13_-6 (0ms) [PD_-67%] → REG R_4_11 (0ms) [PD_+3186%] → JMP R_16_-9 → FIX R_16_-9 (0ms) [PD_-61%] → REG R_4_12 (0ms) [PD_-100%] → JMP R_21_-13 → FIX R_21_-13 (0ms) [PD_-55%] → JMP R_-27_-122 → FIX R_-27_-122 (0ms) [PD_-100%] → JMP R_35_-23 → FIX R_35_-23 (0ms) [PD_-100%] → REG R_5_15 (0ms) [PD_+8433%] → REG R_6_-3 (0ms) [PD_+14%] → REG R_4_12 (0ms) [PD_+6067%] → REG R_6_-4 (0ms) [PD_-62%] → REG R_5_16 (0ms) [PD_+7610%] → REG R_5_-1 (0ms) [PD_-54%] → REG R_4_14 (0ms) [PD_+3747%] → JMP R_6_-2 → FIX R_6_-2 (0ms) [PD_+12%] → REG R_5_16 (0ms) [PD_-61%] → REG R_6_-2 (0ms) [PD_+12%] → REG R_4_11 (0ms) [PD_-100%] → REG R_6_-2 (0ms) [PD_+12%] → REG R_4_11 (0ms) [PD_+3444%] → REG R_6_-2 (0ms) [PD_-100%] → REG R_4_16 (0ms) [PD_+4843%] → REG R_5_-2 (0ms) [PD_-27%] → REG R_4_11 (0ms) [PD_-100%] → REG R_4_-1 (0ms) [PD_+13%] → JMP R_5_14 → FIX R_5_14 (0ms) [PD_+69794%] → REG R_4_-1 (0ms) [PD_-28%] → REG R_4_12 (0ms) [PD_-100%] → REG R_4_-1 (0ms) [PD_+13%] → REG R_4_13 (0ms) [PD_-100%] → REG R_4_-1 (0ms) [PD_+14%] → JMP R_8_22 → FIX R_8_22 (0ms) [PD_+3224%] → REG R_5_-1 (0ms) [PD_+13%] → REG R_4_13 (0ms) [PD_+3558%] → REG R_5_-1 (0ms) [PD_-37%] → REG R_4_13 (0ms) [PD_-100%] → REG R_5_-1 (0ms) [PD_-100%] → REG R_5_14 (0ms) [PD_+15338%] → REG R_5_-1 (0ms) [PD_-30%] → REG R_4_11 (0ms) [PD_-19%] → JMP R_18_-11 → FIX R_18_-11 (0ms) [PD_+11%] → JMP R_9_41 → FIX R_9_41 (0ms) [PD_+7540%] → JMP R_19_-11 → FIX R_19_-11 (0ms) [PD_-100%] → JMP R_21_-18 → FIX R_21_-18 (0ms) [PD_-52%] → JMP R_11_49 → FIX R_11_49 (0ms) [PD_+6650%] → JMP R_11_-7 → FIX R_11_-7 (0ms) [PD_-55%] → REG R_4_11 (0ms) [PD_-100%] → JMP R_6_-5 → FIX R_6_-5 (0ms) [PD_+13%] → JMP R_-1_-21 → FIX R_-1_-21 (0ms) [PD_-100%] → REG R_4_-3 (0ms) [PD_-100%] → JMP R_4_18 → FIX R_4_18 (0ms) [PD_+6429%] → REG R_4_16 (0ms) [PD_+4855%] → REG R_300_-300 (0ms) [PD_+13%] → JMP R_6_-8 → FIX R_6_-8 (0ms) [PD_+13%] → REG R_4_11 (0ms) [PD_+3195%] → JMP R_5_-7 → FIX R_5_-7 (0ms) [PD_-100%] → REG R_5_14 (0ms) [PD_+39318%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_11 (0ms) [PD_-100%] → JMP R_3_-3 → FIX R_3_-3 (0ms) [PD_-100%] → JMP R_6_27 → FIX R_6_27 (0ms) [PD_-100%] → REG R_6_26 (0ms) [PD_-100%] → REG R_3_-3 (0ms) [PD_+15%] → JMP R_16_69 → FIX R_16_69 (0ms) [PD_+5041%] → REG R_3_-2 (8ms) [PD_-43%] → REG R_5_15 (0ms) [PD_-72%] → JMP R_12_55 → FIX R_12_55 (0ms) [PD_-49%] → REG R_3_-2 (0ms) [PD_+16%] → REG R_0_-11 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_+15%] → REG R_3_0 (0ms) [PD_+12463%] → JMP R_5_21 → FIX R_5_21 (0ms) [PD_+12463%] → REG R_3_0 (0ms) [PD_-69%] → JMP R_6_28 → FIX R_6_28 (0ms) [PD_+35645%] → REG R_4_0 (0ms) [PD_+7377%] → JMP R_10_45 → FIX R_10_45 (0ms) [PD_+7377%] → REG R_4_0 (0ms) [PD_-100%] → REG R_4_11 (0ms) [PD_-50%] → JMP R_17_-1 → FIX R_17_-1 (0ms) [PD_-100%] → JMP R_-1_-20 → FIX R_-1_-20 (0ms) [PD_-100%] → REG R_4_14 (0ms) [PD_+3885%] → JMP R_5_1 → FIX R_5_1 (0ms) [PD_+11%] → REG R_4_12 (0ms) [PD_+3664%] → JMP R_6_1 → FIX R_6_1 (0ms) [PD_-100%] → REG R_4_13 (0ms) [PD_+3477%] → REG R_4_2 (0ms) [PD_+9%] → REG R_4_13 (0ms) [PD_+3346%] → REG R_4_2 (0ms) [PD_-100%] → REG R_4_14 (0ms) [PD_-100%] → JMP R_5_2 → FIX R_5_2 (0ms) [PD_+8%] → JMP R_5_19 → FIX R_5_19 (0ms) [PD_-100%] → REG R_5_2 (0ms) [PD_-100%] → REG R_4_14 (0ms) [PD_+3972%] → JMP R_7_3 → FIX R_7_3 (0ms) [PD_+8%] → JMP R_5_20 → FIX R_5_20 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-17%] → REG R_4_16 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_5_16 (0ms) [PD_+7627%] → REG R_1_1 (0ms) [PD_+10%] → REG R_-1_-20 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-12%] → REG R_4_15 (0ms) [PD_+3660%] → REG R_1_1 (0ms) [PD_-12%] → JMP R_4_17 → FIX R_4_17 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_4_12 (0ms) [PD_+4552%] → REG R_1_1 (0ms) [PD_-12%] → REG R_5_15 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_4_12 (0ms) [PD_+3528%] → REG R_1_1 (0ms) [PD_-12%] → JMP R_5_22 → FIX R_5_22 (0ms) [PD_-14%] → JMP R_14_60 → FIX R_14_60 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_-1 (0ms) [PD_-15%] → JMP R_2_12 → FIX R_2_12 (0ms) [PD_-12%] → REG R_4_17 (0ms) [PD_+3818%] → REG R_5_19 (0ms) [PD_-11%] → JMP R_19_77 → FIX R_19_77 (0ms) [PD_-14%] → REG R_2_7 (0ms) [PD_-11%] → REG R_1_-1 (0ms) [PD_-15%] → REG R_300_-300 (0ms) [PD_+1863%] → REG R_1_-1 (9ms) [PD_+612%] → REG R_2_12 (0ms) [PD_-12%] → REG R_4_14 (0ms) [PD_+3313%] → REG R_2_6 (0ms) [PD_+3313%] → JMP R_5_18 → FIX R_5_18 (0ms) [PD_+3390%] → REG R_2_6 (0ms) [PD_+2952%] → REG R_4_14 (0ms) [PD_+2786%] → REG R_2_12 (0ms) [PD_-11%] → JMP R_5_17 → FIX R_5_17 (0ms) [PD_-14%] → REG R_4_14 (0ms) [PD_-14%] → REG R_1_-1 (8ms) [PD_-14%] → REG R_2_12 (0ms) [PD_-12%] → REG R_5_17 (0ms) [PD_+3105%] → REG R_2_12 (0ms) [PD_-12%] → REG R_12_36 (0ms) [PD_+4039%] → REG R_2_12 (0ms) [PD_-11%] → JMP R_-19_-214 → FIX R_-19_-214 (0ms) [PD_-13%] → JMP R_-1_-16 → FIX R_-1_-16 (0ms) [PD_-14%] → REG R_1_-1 (29ms) [PD_-14%] → JMP R_2_8 → FIX R_2_8 (0ms) [PD_-14%] → REG R_1_-1 (0ms) [PD_-14%] → REG R_7_24 (0ms) [PD_-16%] → REG R_1_-1 (4ms) [PD_-16%] → REG R_2_12 (8ms) [PD_-15%] → JMP R_136_134 → FIX R_136_134 (0ms) [PD_+10857%] → REG R_2_12 (0ms) [PD_-14%] → JMP R_25_69 → FIX R_25_69 (0ms) [PD_+8374%] → JMP R_20_74 → FIX R_20_74 (0ms) [PD_+5637%] → REG R_8_28 (0ms) [PD_-18%] → REG R_1_-1 (16ms) [PD_+32848%] → JMP R_-14_-114 → FIX R_-14_-114 (0ms) [PD_-20%] → REG R_1_-1 (28ms) [PD_-19%] → REG R_8_29 (0ms) [PD_-21%] → REG R_1_-1 (8ms) [PD_-20%] → REG R_2_12 (0ms) [PD_-17%] → JMP R_14_51 → FIX R_14_51 (0ms) [PD_+2446%] → REG R_2_12 (0ms) [PD_-17%] → JMP R_-18_-143 → FIX R_-18_-143 (0ms) [PD_+5812%] → REG R_2_12 (0ms) [PD_-18%] → JMP R_19_57 → FIX R_19_57 (0ms) [PD_-23%] → REG R_2_12 (0ms) [PD_-18%] → JMP R_15_49 → FIX R_15_49 (0ms) [PD_+3067%] → REG R_2_12 (0ms) [PD_-19%] → REG R_-25_-128 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_9_31 (0ms) [PD_+2317%] → JMP R_-30_-300 → FIX R_-30_-300 (0ms) [PD_+4446%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_69_148 → FIX R_69_148 (0ms) [PD_-22%] → REG R_2_12 (0ms) [PD_-21%] → JMP R_-29_-300 → FIX R_-29_-300 (0ms) [PD_+4616%] → REG R_2_12 (0ms) [PD_-20%] → JMP R_10_38 → FIX R_10_38 (0ms) [PD_-25%] → REG R_2_12 (0ms) [PD_-20%] → JMP R_32_90 → FIX R_32_90 (0ms) [PD_+8085%] → REG R_2_12 (0ms) [PD_-21%] → JMP R_0_-8 → FIX R_0_-8 (0ms) [PD_+1031%] → REG R_2_12 (0ms) [PD_-21%] → JMP R_-16_-124 → FIX R_-16_-124 (0ms) [PD_-24%] → REG R_2_12 (0ms) [PD_-22%] → JMP R_9_33 → FIX R_9_33 (0ms) [PD_-24%] → REG R_2_12 (0ms) [PD_-21%] → JMP R_26_75 → FIX R_26_75 (0ms) [PD_-25%] → REG R_2_8 (0ms) [PD_-22%] → REG R_9_32 (0ms) [PD_-25%] → REG R_2_8 (0ms) [PD_-21%] → JMP R_73_151 → FIX R_73_151 (0ms) [PD_-26%] → JMP R_2_10 → FIX R_2_10 (0ms) [PD_+1502%] → JMP R_19_60 → FIX R_19_60 (0ms) [PD_+4248%] → REG R_2_10 (0ms) [PD_+1502%] → JMP R_-14_-109 → FIX R_-14_-109 (0ms) [PD_+6604%] → REG R_2_10 (0ms) [PD_-21%] → JMP R_-27_-286 → FIX R_-27_-286 (0ms) [PD_+4776%] → REG R_2_10 (0ms) [PD_-20%] → REG R_9_33 (0ms) [PD_-25%] → REG R_2_10 (0ms) [PD_-23%] → JMP R_43_121 → FIX R_43_121 (0ms) [PD_-25%] → REG R_2_12 (0ms) [PD_-21%] → REG R_9_32 (0ms) [PD_-25%] → REG R_2_12 (0ms) [PD_-21%] → JMP R_158_124 → FIX R_158_124 (0ms) [PD_-25%] → REG R_2_12 (0ms) [PD_-22%] → JMP R_18_63 → FIX R_18_63 (0ms) [PD_-25%] → REG R_2_12 (0ms) [PD_-20%] → REG R_300_-300 (0ms) [PD_-25%] → REG R_2_12 (0ms) [PD_-21%] → JMP R_-1_-17 → FIX R_-1_-17 (0ms) [PD_+2578%] → REG R_2_12 (0ms) [PD_-19%] → JMP R_-3_-28 → FIX R_-3_-28 (0ms) [PD_+7696%] → REG R_2_12 (0ms) [PD_-22%] → JMP R_35_107 → FIX R_35_107 (0ms) [PD_+3068%] → REG R_2_12 (0ms) [PD_-20%] → JMP R_-6_-46 → FIX R_-6_-46 (0ms) [PD_-25%] → REG R_2_12 (0ms) [PD_-21%] → REG R_-2_-13 (0ms) [PD_-24%] → REG R_2_12 (0ms) [PD_-21%] → REG R_-6_-46 (0ms) [PD_+37892%] → REG R_2_12 (0ms) [PD_-19%] → JMP R_-4_-19 → FIX R_-4_-19 (0ms) [PD_-24%] → REG R_2_12 (0ms) [PD_-20%] → REG R_-3_-18 (0ms) [PD_+1950%] → REG R_3_0 (0ms) [PD_-20%] → JMP R_115_154 → FIX R_115_154 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-20%] → REG R_-2_-13 (0ms) [PD_+1296%] → REG R_2_12 (0ms) [PD_-18%] → JMP R_-7_-49 → FIX R_-7_-49 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_300_-300 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-17%] → JMP R_28_92 → FIX R_28_92 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-19%] → JMP R_15_53 → FIX R_15_53 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-18%] → REG R_-29_-300 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-18%] → JMP R_-13_-100 → FIX R_-13_-100 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_-2_-22 → FIX R_-2_-22 (0ms) [PD_-26%] → REG R_2_12 (0ms) [PD_-16%] → JMP R_-10_-77 → FIX R_-10_-77 (0ms) [PD_-26%] → REG R_2_12 (0ms) [PD_-15%] → JMP R_12_43 → FIX R_12_43 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_77_147 → FIX R_77_147 (0ms) [PD_-27%] → REG R_3_0 (5ms) [PD_-15%] → JMP R_13_45 → FIX R_13_45 (0ms) [PD_+2706%] → REG R_-2_-13 (0ms) [PD_-14%] → REG R_2_12 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_-18_-145 → FIX R_-18_-145 (0ms) [PD_-26%] → JMP R_44_108 → FIX R_44_108 (0ms) [PD_+21463%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_-8_-39 → FIX R_-8_-39 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-25%] → JMP R_50_118 → FIX R_50_118 (0ms) [PD_+31824%] → REG R_1_1 (0ms) [PD_-27%] → REG R_11_37 (0ms) [PD_+3173%] → REG R_1_1 (0ms) [PD_-26%] → JMP R_13_46 → FIX R_13_46 (0ms) [PD_+2454%] → REG R_1_1 (0ms) [PD_-24%] → REG R_-2_-13 (0ms) [PD_+1293%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_-18_-142 → FIX R_-18_-142 (0ms) [PD_+5828%] → REG R_1_1 (0ms) [PD_+5828%] → REG R_-2_-13 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_10_38 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-23%] → JMP R_30_96 → FIX R_30_96 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → JMP R_-4_-33 → FIX R_-4_-33 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_11_41 → FIX R_11_41 (0ms) [PD_+2231%] → JMP R_113_154 → FIX R_113_154 (0ms) [PD_-26%] → REG R_1_1 (7ms) [PD_-21%] → REG R_9_31 (0ms) [PD_+2529%] → JMP R_-24_-218 → FIX R_-24_-218 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-21%] → REG R_9_33 (0ms) [PD_+2276%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_244_-300 → FIX R_244_-300 (0ms) [PD_+4057%] → REG R_1_1 (0ms) [PD_-22%] → REG R_10_35 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_9_34 → FIX R_9_34 (0ms) [PD_+2123%] → REG R_1_1 (0ms) [PD_-23%] → REG R_9_31 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-24%] → REG R_-30_-300 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_300_-300 (0ms) [PD_+3795%] → REG R_1_1 (0ms) [PD_-24%] → JMP R_10_36 → FIX R_10_36 (0ms) [PD_+2172%] → REG R_1_1 (0ms) [PD_-21%] → REG R_10_36 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-23%] → REG R_10_33 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-23%] → JMP R_-24_-223 → FIX R_-24_-223 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-21%] → REG R_9_33 (0ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_9_33 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_13_50 → FIX R_13_50 (0ms) [PD_+2385%] → REG R_3_0 (0ms) [PD_-27%] → REG R_-4_-20 (0ms) [PD_+2114%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-8 (0ms) [PD_+1033%] → REG R_1_1 (0ms) [PD_-23%] → REG R_14_47 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_-25_-127 → FIX R_-25_-127 (0ms) [PD_+7634%] → REG R_1_1 (0ms) [PD_-23%] → JMP R_-37_-227 → FIX R_-37_-227 (0ms) [PD_+10541%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_-19_-158 → FIX R_-19_-158 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_11_39 → FIX R_11_39 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_-13_-95 → FIX R_-13_-95 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_-19_-156 → FIX R_-19_-156 (0ms) [PD_+5637%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_-8_-57 → FIX R_-8_-57 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_14_48 → FIX R_14_48 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_34_-300 → FIX R_34_-300 (0ms) [PD_+20293%] → REG R_1_1 (0ms) [PD_-22%] → REG R_13_45 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-23%] → JMP R_-10_-74 → FIX R_-10_-74 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_-11 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-22%] → REG R_-28_-161 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_18_62 → FIX R_18_62 (0ms) [PD_-26%] → REG R_8_30 (0ms) [PD_-27%] → REG R_1_0 (79ms) [PD_-24%] → JMP R_-4_-23 → FIX R_-4_-23 (0ms) [PD_-27%] → REG R_1_0 (13ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-26%] → JMP R_0_-6 → FIX R_0_-6 (0ms) [PD_+262%] → REG R_1_1 (0ms) [PD_-21%] → REG R_8_26 (0ms) [PD_-20%] → REG R_1_0 (75ms) [PD_-23%] → JMP R_-3_-20 → FIX R_-3_-20 (0ms) [PD_-25%] → REG R_1_0 (4ms) [PD_-24%] → JMP R_-11_-56 → FIX R_-11_-56 (0ms) [PD_-25%] → REG R_1_0 (19ms) [PD_-23%] → REG R_-10_-53 (0ms) [PD_+111%] → REG R_1_0 (9ms) [PD_+22%] → JMP R_28_81 → FIX R_28_81 (0ms) [PD_+96%] → REG R_1_0 (23ms) [PD_+1%] → REG R_-2_-15 (0ms) [PD_-24%] → REG R_1_0 (3ms) [PD_-22%] → JMP R_0_-9 → FIX R_0_-9 (0ms) [PD_+124%] → REG R_1_0 (7ms) [PD_-22%] → REG R_-2_-14 (0ms) [PD_-23%] → REG R_1_0 (35ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-63%] → REG R_1_0 (8ms) [PD_-23%] → REG R_-2_-15 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-18%] → REG R_-2_-15 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-19%] → REG R_-2_-15 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-56%] → REG R_-2_-15 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-18%] → REG R_-2_-15 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-63%] → REG R_-2_-15 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-18%] → REG R_-2_-15 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-18%] → REG R_-2_-15 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-17%] → REG R_-2_-15 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-60%] → REG R_-2_-15 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-58%] → REG R_-2_-15 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-60%] → REG R_-2_-15 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-19%] → REG R_-2_-15 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-19%] → REG R_-2_-15 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-54%] → REG R_-2_-15 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_0 (215ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (12ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_0 (8ms) [PD_-27%] → REG R_-2_-14 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-22%] → REG R_-2_-14 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (1ms) [PD_-25%] → REG R_-2_-14 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-20%] → REG R_-2_-14 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-18%] → REG R_-2_-14 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_-2_-14 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-35%] → REG R_-2_-14 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-38%] → REG R_-2_-14 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-20%] → REG R_-2_-14 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-25%] → REG R_-2_-14 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-38%] → REG R_-2_-14 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-27%] → REG R_-2_-14 (8ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-37%] → REG R_0_0 (8ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (12ms) [PD_-59%] → REG R_1_1 (8ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-31%] → REG R_-2_-13 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-45%] → REG R_-2_-14 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-28%] → REG R_-2_-15 (0ms) [PD_-28%] → REG R_-2_-13 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-30%] → REG R_-2_-13 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-46%] → JMP R_-15_-71 → FIX R_-15_-71 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-28%] → REG R_7_20 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-32%] → REG R_5_14 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_6 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_6 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_6 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_7 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-44%] → JMP R_4_10 → FIX R_4_10 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_12 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-39%] → JMP R_6_17 → FIX R_6_17 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-34%] → JMP R_15_41 → FIX R_15_41 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_7_19 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-39%] → JMP R_188_158 → FIX R_188_158 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-36%] → REG R_6_18 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-38%] → JMP R_-15_-64 → FIX R_-15_-64 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → JMP R_-3_-15 → FIX R_-3_-15 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-45%] → JMP R_-24_-114 → FIX R_-24_-114 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-38%] → REG R_7_19 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_5_13 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-31%] → REG R_4_10 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_4_10 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_7 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-36%] → REG R_4_10 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_3_8 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-36%] → REG R_3_8 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-43%] → REG R_3_8 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-19%] → JMP R_4_9 → FIX R_4_9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_4_10 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-22%] → REG R_4_10 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-18%] → REG R_4_10 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-38%] → REG R_4_11 (0ms) [PD_-29%] → REG R_4_9 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-28%] → JMP R_3_9 → FIX R_3_9 (0ms) [PD_-31%] → REG R_1_1 (5ms) [PD_-32%] → REG R_3_7 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-45%] → REG R_4_9 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-43%] → REG R_4_9 (8ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_4_8 → FIX R_4_8 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-25%] → REG R_4_9 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-20%] → REG R_4_10 (8ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_11 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_6_17 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-34%] → REG R_4_12 (0ms) [PD_-100%] → REG R_3_8 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-39%] → REG R_4_10 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-30%] → REG R_4_9 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-39%] → REG R_3_8 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-28%] → REG R_4_9 (0ms) [PD_-100%] → REG R_3_8 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-18%] → REG R_4_10 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_-2_-14 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-21%] → REG R_-2_-15 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-35%] → REG R_-2_-17 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_-5_-28 → FIX R_-5_-28 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-31%] → REG R_-2_-14 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-36%] → REG R_-2_-13 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-18%] → REG R_-3_-18 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_-2_-14 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-16%] → REG R_-2_-14 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-16%] → REG R_-2_-14 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-15%] → REG R_-2_-14 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-11%] → REG R_-2_-14 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-15%] → REG R_-2_-14 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-15%] → REG R_-2_-14 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-18%] → REG R_-2_-14 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-17%] → REG R_-2_-14 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_-3_-17 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-35%] → REG R_-2_-13 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_-2_-13 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-9_-44 → FIX R_-9_-44 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-37%] → REG R_6_17 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_8 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-29%] → REG R_4_9 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_3_9 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-43%] → REG R_3_9 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-63%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (28ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_0 (60ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_0 (9ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (8ms) [PD_+13%] → REG R_1_0 (8ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (15ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (15ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-61%] → REG R_1_0 (6ms) [PD_-21%] → JMP R_-22_-123 → FIX R_-22_-123 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_-22_-123 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-24%] → REG R_-22_-123 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-25%] → REG R_-22_-123 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-27%] → REG R_-22_-123 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_0 (55ms) [PD_-20%] → REG R_-22_-123 (0ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-52%] → REG R_0_0 (26ms) [PD_-30%] → REG R_-22_-123 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-77%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (15ms) [PD_-22%] → REG R_-22_-123 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-72%] → REG R_-22_-123 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-72%] → REG R_-22_-123 (7ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-73%] → REG R_-22_-123 (0ms) [PD_-24%] → REG R_0_1 (8ms) [PD_-23%] → REG R_-22_-123 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-21%] → REG R_-22_-123 (8ms) [PD_-23%] → REG R_0_1 (8ms) [PD_-23%] → REG R_-22_-123 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-72%] → REG R_0_0 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-72%] → REG R_0_0 (16ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-71%] → REG R_-22_-123 (0ms) [PD_-23%] → REG R_0_1 (8ms) [PD_-24%] → REG R_0_0 (12ms) [PD_-23%] → REG R_-22_-123 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-72%] → REG R_-22_-123 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-25%] → REG R_-22_-123 (0ms) [PD_-22%] → REG R_0_1 (8ms) [PD_-24%] → REG R_0_0 (8ms) [PD_-40%] → REG R_-22_-123 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-23%] → REG R_-22_-123 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-25%] → REG R_-22_-123 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-73%] → REG R_-22_-123 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-22%] → REG R_-22_-123 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-22%] → REG R_-22_-123 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-21%] → REG R_-22_-123 (0ms) [PD_-24%] → REG R_0_1 (8ms) [PD_-72%] → REG R_0_0 (16ms) [PD_-22%] → REG R_-22_-123 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-22_-123 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-25%] → REG R_-22_-123 (0ms) [PD_-23%] → REG R_0_1 (8ms) [PD_-70%] → REG R_0_0 (8ms) [PD_-38%] → REG R_-22_-123 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-24%] → REG R_-22_-123 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-23%] → REG R_-22_-123 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-27%] → REG R_-22_-123 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-68%] → REG R_-22_-123 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-68%] → REG R_-22_-123 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-68%] → REG R_-22_-123 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-25%] → REG R_-22_-123 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (18ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (8ms) [PD_-68%] → REG R_1_1 (8ms) [PD_-23%] → REG R_0_1 (8ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (6ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-69%] → REG R_1_1 (9ms) [PD_-23%] → REG R_0_1 (7ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (20ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-56%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-57%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-43%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-49%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-44%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-69%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-66%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-39%] → REG R_0_1 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-39%] → REG R_0_1 (0ms) [PD_-68%] → REG R_1_1 (18ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (31ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (39ms) [PD_-28%] → REG R_1_0 (6ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_0 (23ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (12ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-61%] → REG R_1_0 (4ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-26%] → REG R_2_1 (8ms) [PD_-41%] → REG R_1_1 (8ms) [PD_-29%] → REG R_2_1 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-62%] → REG R_1_1 (8ms) [PD_-28%] → REG R_2_0 (8ms) [PD_-18%] → REG R_1_1 (9ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-100%] → BLINK → FIX R_1_0 (start) [PD_-16%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (2042ms) [PD_-33%] → REG R_1_0 (35ms) [PD_-30%] → REG R_1_1 (206ms) [PD_-24%] → REG R_1_0 (40ms) [PD_-22%] → REG R_1_1 (9ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-24%] +MS → REG R_1_0 (45ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (16ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (33ms) [PD_+57%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_+271%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_+66%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_+280%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_+278%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_+277%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_+279%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_+281%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (52ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (11ms) [PD_+105%] → REG R_1_1 (0ms) [PD_+212%] → REG R_1_0 (95ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+140%] → REG R_1_0 (276ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_0 (3ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (39ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_0 (7ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_0 (12ms) [PD_+1%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_0 (20ms) [PD_-20%] → BLINK → FIX R_1_0 (start) [PD_-11%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_0 (0ms) [PD_+34%] → REG R_0_0 (8ms) [PD_-82%] → REG R_1_0 (8ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-100%] → REG R_1_0 (11ms) [PD_-30%] → REG R_-4_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_-3_1 (0ms) [PD_-31%] → REG R_-1_1 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_+47%] → REG R_-1_1 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_+40%] → REG R_0_1 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-9_6 → FIX R_-9_6 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_+41%] → REG R_-11_10 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_+37%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_+38%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (298ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (4ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (24ms) [PD_-20%] → REG R_1_1 (34ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (3ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (34ms) [PD_-18%] → REG R_1_0 (8ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (40ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (42ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (16ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (252ms) [PD_-22%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (13ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+22%] → BLINK → FIX R_1_0 (start) [PD_+4%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_+5%] → REG R_1_1 (9ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → JMP R_-3_-6 → FIX R_-3_-6 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_-1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_+5%] → JMP R_-3_-8 → FIX R_-3_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-5_-12 → FIX R_-5_-12 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_5_9 → FIX R_5_9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+6%] → JMP R_-3_-9 → FIX R_-3_-9 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-45%] → JMP R_-1_-6 → FIX R_-1_-6 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_0_-3 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+10%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_-3_-9 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_+4%] → REG R_-1_-6 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_+7%] → JMP R_-2_-8 → FIX R_-2_-8 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_-2 (0ms) [PD_-51%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_-3 (0ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-26%] → REG R_0_-3 (0ms) [PD_-68%] → REG R_1_0 (0ms) [PD_+10%] → REG R_0_-2 (0ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_-1 (0ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_-1 (8ms) [PD_-62%] → REG R_1_0 (8ms) [PD_-60%] → REG R_0_-1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_-1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_+9%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (5ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-4%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (20ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-49%] → REG R_1_0 (110ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-45%] → REG R_1_0 (120ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_0 (8ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-14%] → REG R_1_0 (8ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (16ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-2%] → REG R_1_0 (24ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (72ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (40ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-13%] → REG R_1_0 (24ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (441ms) [PD_-23%] → REG R_1_1 (3ms) [PD_-21%] → REG R_1_0 (20ms) [PD_-21%] → REG R_1_1 (5ms) [PD_-21%] → REG R_1_0 (11ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_0 (52ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-25%] → REG R_1_0 (82ms) [PD_-21%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_0 (80ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-25%] → REG R_1_0 (20ms) [PD_-24%] → REG R_1_1 (28ms) [PD_-24%] → REG R_1_0 (4ms) [PD_-23%] → REG R_1_1 (44ms) [PD_-23%] → REG R_1_0 (4ms) [PD_-23%] → REG R_1_1 (43ms) [PD_-24%] → REG R_1_0 (5ms) [PD_-23%] → REG R_1_1 (29ms) [PD_-29%] → REG R_1_0 (8ms) [PD_-32%] → REG R_1_1 (6ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (96ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (11ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (30ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (101ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (499ms) [PD_-24%] → REG R_1_1 (443ms) [PD_-24%] → REG R_1_0 (2ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_0 (4ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (4ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-26%] → REG R_1_0 (4ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (90ms) [PD_-23%] → REG R_1_1 (158ms) [PD_-24%] → REG R_1_0 (1413ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-46%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_0 (8ms) [PD_-20%] → REG R_1_1 (207ms) [PD_-22%] → REG R_1_0 (40ms) [PD_-30%] → REG R_1_1 (200ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (97ms) [PD_-23%] → REG R_1_0 (21ms) [PD_-14%] → REG R_1_1 (56ms) [PD_-31%] → REG R_1_0 (44ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (17ms) [PD_-20%] → REG R_1_0 (5ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (21ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (4ms) [PD_-19%] → REG R_1_0 (260ms) [PD_-19%] → REG R_1_1 (24ms) [PD_-34%] → REG R_1_0 (798ms) [PD_-21%] → REG R_1_1 (42ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (520ms) [PD_-21%] → REG R_1_0 (4ms) [PD_-25%] → REG R_1_1 (17ms) [PD_-22%] → REG R_1_0 (5ms) [PD_-22%] → REG R_1_1 (17ms) [PD_-21%] → REG R_1_0 (3ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (3ms) [PD_-21%] → REG R_1_0 (12ms) [PD_-21%] → REG R_1_1 (12ms) [PD_-24%] → REG R_1_0 (4ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → End
P06_M04,Start → FIX R_1_1 (start) [PD_-27%] → BLINK → FIX R_1_1 (start) [PD_-32%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-75%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-25%] → SAC R_3_2 → FIX R_3_2 (0ms) [PD_-100%] → REG R_1_1 (152ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-43%] → REG R_2_0 (7ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-70%] → REG R_2_1 (24ms) [PD_-57%] → SAC R_2_2 → FIX R_2_2 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_-36%] → REG R_2_1 (0ms) [PD_-23%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-100%] → REG R_3_1 (10ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-36%] → SAC R_2_3 → FIX R_2_3 (0ms) [PD_-41%] → REG R_2_1 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-75%] → REG R_1_3 (8ms) [PD_-71%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_1 (75ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-68%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-70%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_-1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_0 (8ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-41%] → REG R_0_0 (8ms) [PD_-26%] → REG R_2_0 (8ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_0 (8ms) [PD_-45%] → REG R_0_0 (8ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_-1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_-1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_-1 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_-1 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_-1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_-1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_-1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-39%] → REG R_2_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-22%] → REG R_2_0 (8ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_0 (9ms) [PD_-58%] → REG R_0_0 (9ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-63%] → REG R_2_1 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (8ms) [PD_-60%] → REG R_0_0 (8ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-77%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_1 (8ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (13ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (5ms) [PD_-64%] → REG R_2_1 (6ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-67%] → REG R_2_1 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-62%] → REG R_2_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-51%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-43%] → REG R_2_1 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-56%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-64%] → REG R_2_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_1 (8ms) [PD_-16%] → REG R_1_1 (634ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-44%] → REG R_2_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-40%] → REG R_0_1 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-37%] → REG R_0_1 (0ms) [PD_-31%] → REG R_1_1 (3070ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-18%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-20%] → REG R_2_0 (12ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (1783ms) [PD_-21%] → REG R_1_0 (32ms) [PD_-21%] → BLINK → FIX R_1_0 (start) [PD_-47%] → REG R_1_-1 (0ms) [PD_-9%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (13ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_-1 (0ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_3_-1 → FIX R_3_-1 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-24%] → SAC R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → JMP R_5_0 → FIX R_5_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-67%] → REG R_1_2 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-31%] → JMP R_6_-1 → FIX R_6_-1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (510ms) [PD_-19%] +MS → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_2 (5ms) [PD_-47%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_-1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-63%] → REG R_2_-1 (0ms) [PD_-18%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-23%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-16%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-17%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_-1 (0ms) [PD_-17%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_-1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_-1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_-1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-72%] → REG R_2_0 (8ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (8ms) [PD_-80%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (8ms) [PD_-72%] → REG R_0_0 (8ms) [PD_-62%] → REG R_2_0 (8ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-37%] → REG R_0_0 (9ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-73%] → REG R_2_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-72%] → REG R_2_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_+40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (9ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (7ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (5ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-67%] → REG R_2_0 (6ms) [PD_-29%] → REG R_0_0 (10ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (8ms) [PD_-58%] → REG R_2_0 (7ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-36%] → REG R_0_0 (8ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-46%] → REG R_2_-1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-34%] → REG R_2_-1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-53%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-42%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_+28%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (8ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-63%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (7ms) [PD_-63%] → REG R_2_0 (7ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-48%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+61%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-73%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-71%] → REG R_2_1 (0ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (8ms) [PD_-58%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-28%] → REG R_0_0 (8ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (8ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-59%] → REG R_2_1 (8ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-44%] → REG R_0_0 (9ms) [PD_-63%] → REG R_2_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-51%] → REG R_2_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-46%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-53%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-47%] → REG R_3_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-59%] → REG R_3_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-64%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_2 (0ms) [PD_-20%] → REG R_0_0 (10ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (7ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-28%] → REG R_2_2 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-48%] → REG R_2_2 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_2 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_2 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_2 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_+15%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-9%] → REG R_2_0 (8ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (4ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-57%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-16%] → REG R_0_0 (9ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-15%] → REG R_0_0 (7ms) [PD_-63%] → REG R_2_-1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → SAC R_2_-2 → FIX R_2_-2 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_-1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_-1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_3_1 (0ms) [PD_-18%] → REG R_1_1 (766ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-37%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-35%] → REG R_0_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (894ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-49%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (11ms) [PD_-18%] → REG R_1_1 (1988ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (4739ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (242ms) [PD_-22%] → REG R_1_1 (717ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_1 (9ms) [PD_-61%] → REG R_0_1 (0ms) [PD_-69%] → REG R_1_2 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-37%] → REG R_2_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (3018ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (120ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (3324ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_2_2 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-56%] → REG R_2_0 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (4ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-20%] → REG R_2_2 (0ms) [PD_-37%] → REG R_3_0 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-34%] → REG R_3_1 (8ms) [PD_-20%] → REG R_1_1 (216ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-100%] → REG R_0_0 (12ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (6ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-71%] → REG R_1_-1 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-15%] → REG R_0_0 (9ms) [PD_-58%] → REG R_1_-1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_2_-1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_-1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (12ms) [PD_-59%] → REG R_0_0 (6ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (7ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (7ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-43%] → REG R_2_0 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (8ms) [PD_-61%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (5ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-51%] → REG R_0_0 (7ms) [PD_-28%] → REG R_2_0 (8ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-42%] → REG R_0_0 (8ms) [PD_-24%] → REG R_2_0 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (5ms) [PD_-58%] → REG R_0_0 (8ms) [PD_-41%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-41%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-49%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-2%] → REG R_0_0 (9ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-38%] → REG R_2_0 (5ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-48%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (8ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (8ms) [PD_-16%] → REG R_0_0 (8ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (11ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-41%] → REG R_2_0 (7ms) [PD_-5%] → REG R_0_0 (7ms) [PD_-30%] → REG R_2_0 (7ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+10%] → REG R_0_0 (8ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (12ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (5ms) [PD_-53%] → REG R_0_0 (4ms) [PD_-62%] → REG R_2_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_2_0 (8ms) [PD_-5%] → REG R_0_0 (11ms) [PD_-25%] → REG R_2_0 (0ms) [PD_+39%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_+39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (5ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-24%] → REG R_2_0 (8ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (8ms) [PD_-71%] → REG R_2_0 (9ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-39%] → REG R_2_0 (0ms) [PD_-57%] → REG R_0_0 (6ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_-1 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_-1 (0ms) [PD_-22%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-19%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-64%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-52%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-55%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-3%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (8ms) [PD_-63%] → REG R_0_0 (8ms) [PD_-64%] → REG R_2_0 (8ms) [PD_-52%] → REG R_0_0 (8ms) [PD_-62%] → REG R_2_1 (0ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-60%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-6%] → REG R_0_1 (8ms) [PD_-21%] → REG R_1_1 (1335ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (13ms) [PD_-53%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (2706ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (234ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (1514ms) [PD_-25%] +MS → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-51%] → REG R_0_1 (0ms) [PD_-54%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-48%] → REG R_0_1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-28%] → REG R_1_1 (184ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (10ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_0 (7ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-39%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-67%] → REG R_2_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-39%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-69%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-68%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-56%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-25%] → REG R_2_0 (8ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-25%] → REG R_0_0 (8ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_0 (8ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-59%] → REG R_2_0 (10ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (11ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-67%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-55%] → REG R_2_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-72%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+142%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-60%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (4ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+22%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-17%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-18%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-55%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_-1 (24ms) [PD_-55%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-16%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_1_-1 (0ms) [PD_-16%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-17%] → REG R_0_-1 (0ms) [PD_-41%] → REG R_2_-1 (0ms) [PD_-17%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_-1 (0ms) [PD_-48%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-48%] → REG R_0_-1 (6ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_+5%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (8ms) [PD_-29%] → REG R_2_0 (8ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (8ms) [PD_-26%] → REG R_2_0 (8ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-53%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-73%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (8ms) [PD_-28%] → REG R_2_0 (8ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_+32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-53%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (6ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (7ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (9ms) [PD_-38%] → REG R_0_0 (5ms) [PD_-67%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-69%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-64%] → REG R_2_0 (8ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_0 (8ms) [PD_-58%] → REG R_0_0 (8ms) [PD_-75%] → REG R_2_0 (8ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (11ms) [PD_-76%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_+33%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-74%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+56%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-53%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-44%] → REG R_0_0 (10ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-81%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_1 (8ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-60%] → REG R_0_1 (0ms) [PD_-30%] → REG R_1_1 (518ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-69%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-69%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-48%] → REG R_2_1 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_2_1 (11ms) [PD_-64%] → REG R_1_1 (2201ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_-53%] → REG R_2_1 (0ms) [PD_-16%] → REG R_2_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (257ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-54%] → REG R_1_-1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-47%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-52%] → REG R_2_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-70%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-39%] → REG R_2_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-39%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-55%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-56%] → REG R_2_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-42%] → REG R_2_0 (7ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-70%] → REG R_2_0 (8ms) [PD_-53%] → REG R_0_0 (8ms) [PD_-39%] → REG R_2_0 (0ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-52%] → REG R_0_0 (8ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-61%] → REG R_1_1 (8ms) [PD_+106%] → REG R_0_0 (8ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-57%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+288%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+285%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+347%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_+347%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_+349%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_+349%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+343%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_+347%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_+344%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_+345%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+344%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_+344%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_+347%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+348%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_+348%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+314%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_+292%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_+355%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+358%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_+342%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_+343%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_+294%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_+294%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-52%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-41%] → REG R_0_-1 (8ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+289%] → REG R_0_-1 (8ms) [PD_-40%] → REG R_1_1 (8ms) [PD_+352%] → JMP R_0_-3 → FIX R_0_-3 (0ms) [PD_+324%] → REG R_1_1 (0ms) [PD_+320%] → REG R_0_-1 (0ms) [PD_+320%] → REG R_1_0 (0ms) [PD_+388%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-2 (10ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-42%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+319%] → REG R_0_-1 (0ms) [PD_-41%] → REG R_0_-3 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_+313%] → REG R_0_-2 (0ms) [PD_-54%] → JMP R_-1_-9 → FIX R_-1_-9 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_+308%] → REG R_0_-2 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-56%] → REG R_0_-2 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_+305%] → JMP R_-1_-4 → FIX R_-1_-4 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-59%] → JMP R_-1_-6 → FIX R_-1_-6 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+309%] → REG R_-1_-4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+309%] → JMP R_-3_-7 → FIX R_-3_-7 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_+67%] → JMP R_-1_-2 → FIX R_-1_-2 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_+270%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+273%] → REG R_0_1 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_+323%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+274%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+278%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+312%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+280%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+333%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+275%] → REG R_1_0 (9ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+280%] → REG R_1_0 (8ms) [PD_+96%] → REG R_1_1 (0ms) [PD_+318%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+284%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_0 (4ms) [PD_-9%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-18%] → REG R_1_0 (8ms) [PD_+113%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_+352%] → REG R_2_0 (0ms) [PD_-18%] → REG R_1_0 (306ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (149ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+37%] → REG R_1_0 (204ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (20ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-60%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (152ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-51%] → REG R_1_0 (33ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (329ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-27%] → REG R_1_0 (21ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-26%] → REG R_1_0 (106ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-26%] → REG R_1_0 (246ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_1 (290ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (191ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (209ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (1038ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (57ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-70%] → REG R_2_1 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-69%] → REG R_2_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_1 (8ms) [PD_-54%] → REG R_1_1 (380ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (98ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_1_0 (8ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-51%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-51%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-46%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-60%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-51%] → REG R_0_-1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (6ms) [PD_-12%] → REG R_0_-1 (8ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-46%] → REG R_2_0 (0ms) [PD_-50%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → JMP R_-1_-1 → FIX R_-1_-1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-49%] → REG R_-1_-2 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_-1_-2 (8ms) [PD_-27%] → REG R_2_0 (8ms) [PD_-23%] → REG R_-1_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-10%] → JMP R_-2_-2 → FIX R_-2_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → JMP R_-2_-3 → FIX R_-2_-3 (0ms) [PD_-27%] → SAC R_-3_-3 → FIX R_-3_-3 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-37%] → JMP R_-3_-4 → FIX R_-3_-4 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-10%] → JMP R_-4_-4 → FIX R_-4_-4 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-69%] → JMP R_-5_-5 → FIX R_-5_-5 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-11%] → REG R_-1_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-41%] → REG R_-1_-1 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_-1 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-11%] → REG R_-1_-1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-46%] → JMP R_-1_0 → FIX R_-1_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-10%] → REG R_-1_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-9%] → REG R_-1_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_1 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-15%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_-1_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-8%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-30%] → REG R_0_-2 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_-3 (8ms) [PD_-62%] → REG R_1_0 (8ms) [PD_-54%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-25%] → JMP R_0_-4 → FIX R_0_-4 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-9%] → JMP R_-1_-5 → FIX R_-1_-5 (0ms) [PD_-27%] → REG R_1_0 (8ms) [PD_+20%] → REG R_0_-2 (0ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_-2 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-12%] → REG R_-1_-2 (0ms) [PD_-12%] → REG R_-1_-1 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-10%] → JMP R_-2_-1 → FIX R_-2_-1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-13%] → REG R_-2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_+15%] → REG R_0_2 (0ms) [PD_-20%] → REG R_2_0 (7ms) [PD_-12%] → REG R_1_1 (195ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (122ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (12ms) [PD_-21%] → REG R_1_0 (58ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (504ms) [PD_-25%] +MS → REG R_1_1 (4ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (1ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (146ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (308ms) [PD_-29%] → REG R_1_0 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-32%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_1 (24ms) [PD_-28%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (6ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_0 (0ms) [PD_+9%] → REG R_1_1 (786ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (176ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (7ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (175ms) [PD_-21%] → REG R_1_0 (258ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (420ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (322ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (200ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-50%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_1_-2 → FIX R_1_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_3_-6 → FIX R_3_-6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_-6 → FIX R_2_-6 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_-3 → FIX R_2_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_-8 → FIX R_2_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_-6 (0ms) [PD_-19%] → REG R_0_0 (9ms) [PD_-60%] → JMP R_3_-8 → FIX R_3_-8 (0ms) [PD_-100%] → JMP R_4_-11 → FIX R_4_-11 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → JMP R_2_-5 → FIX R_2_-5 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-19%] → REG R_1_-2 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_-2 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_-2 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-52%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_-1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-68%] → REG R_2_-1 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-71%] → REG R_2_-1 (0ms) [PD_-73%] → REG R_0_0 (0ms) [PD_-73%] → REG R_2_-1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-72%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_-1 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_-1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_-1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_-1 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_-1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_-1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-55%] → REG R_2_-1 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-38%] → REG R_0_0 (8ms) [PD_-24%] → REG R_3_0 (8ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-4%] → REG R_0_0 (8ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_2_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-3%] → REG R_3_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-2%] → REG R_0_0 (8ms) [PD_-20%] → REG R_3_0 (8ms) [PD_-14%] → REG R_0_0 (8ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+32%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (8ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-70%] → REG R_0_0 (7ms) [PD_-61%] → REG R_3_0 (8ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-3%] → REG R_2_0 (0ms) [PD_-71%] → REG R_0_0 (8ms) [PD_-35%] → REG R_2_0 (8ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-3%] → REG R_2_-1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_-1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-2%] → REG R_2_-1 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-51%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-2%] → REG R_0_0 (8ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_0 (8ms) [PD_-52%] → REG R_1_0 (118ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (312ms) [PD_-21%] → REG R_1_1 (313ms) [PD_-29%] → REG R_1_0 (7ms) [PD_-26%] → REG R_1_1 (199ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (246ms) [PD_-25%] → REG R_1_1 (24ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_0 (8ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_21_-17 → FIX R_21_-17 (0ms) [PD_-53%] → JMP R_43_-41 → FIX R_43_-41 (0ms) [PD_-60%] → REG R_0_0 (8ms) [PD_-80%] → JMP R_-2_5 → FIX R_-2_5 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-1_4 → FIX R_-1_4 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-58%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-51%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_+31%] → REG R_-1_0 (0ms) [PD_-61%] → REG R_1_1 (129ms) [PD_-24%] → REG R_1_0 (411ms) [PD_+79%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_+683%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_+688%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_+709%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_+610%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (8ms) [PD_+590%] → REG R_1_0 (438ms) [PD_+136%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_+504%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (8ms) [PD_+236%] → REG R_1_0 (82ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+402%] → REG R_1_0 (368ms) [PD_-21%] → REG R_2_0 (0ms) [PD_+100%] → REG R_1_0 (19ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+81%] → REG R_1_0 (84ms) [PD_+4%] → REG R_2_0 (0ms) [PD_+72%] → REG R_1_0 (468ms) [PD_-19%] → BLINK → FIX R_1_0 (start) [PD_-18%] → REG R_1_1 (8ms) [PD_-52%] → REG R_1_0 (8ms) [PD_-41%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → JMP R_-5_-9 → FIX R_-5_-9 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_+0%] → JMP R_-5_-10 → FIX R_-5_-10 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-6_-12 → FIX R_-6_-12 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_18_33 → FIX R_18_33 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_10_19 → FIX R_10_19 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → JMP R_-6_-14 → FIX R_-6_-14 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_+2%] → JMP R_-18_-41 → FIX R_-18_-41 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → JMP R_118_141 → FIX R_118_141 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_-2 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_+2%] → JMP R_-4_-9 → FIX R_-4_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_-1_-2 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_+32%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-37%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_1 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (54ms) [PD_-53%] → REG R_2_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_0 (8ms) [PD_-74%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (3ms) [PD_-50%] → REG R_2_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-52%] → REG R_0_-1 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-51%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-76%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-77%] → REG R_-1_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-76%] → JMP R_-8_-10 → FIX R_-8_-10 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-54%] → JMP R_-10_-12 → FIX R_-10_-12 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-51%] → REG R_-4_-4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-78%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-77%] → REG R_0_-1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-48%] → REG R_0_-1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-2_-5 → FIX R_-2_-5 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-32%] → REG R_-2_-5 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-79%] → JMP R_-2_-6 → FIX R_-2_-6 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_-3_-7 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_-4_-9 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-76%] → JMP R_-5_-11 → FIX R_-5_-11 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-9_-20 → FIX R_-9_-20 (0ms) [PD_-27%] → REG R_1_0 (8ms) [PD_-100%] → JMP R_40_59 → FIX R_40_59 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → JMP R_-51_-170 → FIX R_-51_-170 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-76%] → REG R_-1_-4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-78%] → REG R_-5_-10 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-43%] → REG R_-1_-2 (0ms) [PD_-43%] → REG R_2_0 (0ms) [PD_-56%] → REG R_-2_-3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-56%] → REG R_-3_-3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-77%] → JMP R_166_71 → FIX R_166_71 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-76%] → JMP R_-70_-93 → FIX R_-70_-93 (0ms) [PD_-31%] → JMP R_31_-300 → FIX R_31_-300 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_34_12 → FIX R_34_12 (0ms) [PD_-32%] → REG R_2_0 (7ms) [PD_-76%] → JMP R_27_9 → FIX R_27_9 (0ms) [PD_-33%] → REG R_2_0 (27ms) [PD_-79%] → JMP R_37_7 → FIX R_37_7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-78%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-78%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-77%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-78%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-76%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_1 (8ms) [PD_-77%] → REG R_1_0 (32ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-41%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (32ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (12ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-61%] → REG R_1_0 (718ms) [PD_-24%] → REG R_1_1 (364ms) [PD_-25%] → End
P07_M01,Start → FIX R_1_1 (start) [PD_-25%] +MS → SAC R_1_0 → FIX R_1_0 (8ms) [PD_-26%] → BLINK → FIX R_1_0 (start) [PD_-41%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-28%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-21%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_0 (6ms) [PD_-63%] → REG R_2_0 (8ms) [PD_-62%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-85%] → REG R_2_0 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (8ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-28%] → REG R_2_0 (8ms) [PD_-33%] → REG R_0_0 (8ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (8ms) [PD_-29%] → REG R_0_0 (8ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-44%] → REG R_2_0 (9ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-38%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-62%] → REG R_2_0 (8ms) [PD_-59%] → REG R_1_1 (416ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_1_0 (237ms) [PD_-46%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-59%] → REG R_1_0 (8ms) [PD_-63%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_-1 (8ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-61%] → REG R_1_0 (8ms) [PD_-26%] → REG R_2_0 (8ms) [PD_-63%] → REG R_0_0 (7ms) [PD_-59%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-42%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (8ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-55%] → REG R_2_0 (8ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-61%] → REG R_0_0 (8ms) [PD_-42%] → REG R_2_0 (8ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-55%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-23%] → REG R_2_0 (8ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_1 (724ms) [PD_-18%] +MS → REG R_1_0 (72ms) [PD_-15%] → BLINK → FIX R_1_0 (start) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-100%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-59%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_2 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-60%] → REG R_0_2 (8ms) [PD_-27%] → REG R_1_0 (114ms) [PD_-16%] → REG R_0_0 (4ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (31ms) [PD_-16%] → REG R_1_0 (395ms) [PD_-14%] → REG R_1_1 (37ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-12%] → REG R_1_1 (149ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (88ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-4%] → REG R_1_1 (28ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (8ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_0 (16ms) [PD_-9%] → REG R_1_1 (12ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (16ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (9ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (9ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (9ms) [PD_-25%] → REG R_1_0 (14ms) [PD_-11%] → REG R_1_1 (16ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-12%] → REG R_1_1 (9ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (4ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (8ms) [PD_-12%] → REG R_1_1 (40ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (352ms) [PD_-21%] → REG R_1_0 (44ms) [PD_-23%] → REG R_1_1 (60ms) [PD_-22%] → REG R_1_0 (16ms) [PD_-17%] → REG R_1_1 (1322ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (859ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-37%] → REG R_1_1 (4664ms) [PD_-27%] → BLINK → FIX R_1_1 (start) [PD_-40%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_2 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-42%] → REG R_0_0 (8ms) [PD_-34%] → REG R_0_2 (8ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-63%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-39%] → REG R_0_1 (8ms) [PD_-79%] → REG R_1_0 (8ms) [PD_-33%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (1028ms) [PD_-27%] → SAC R_1_2 → FIX R_1_2 (4ms) [PD_-30%] → REG R_1_1 (5776ms) [PD_-26%] +MS → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-74%] → REG R_0_0 (0ms) [PD_-47%] → REG R_0_1 (0ms) [PD_-28%] → REG R_0_2 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-70%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (1182ms) [PD_-30%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-38%] → REG R_0_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-34%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-49%] → REG R_1_2 (0ms) [PD_-63%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (4756ms) [PD_-27%] → End
P07_M02,Start → FIX R_1_1 (start) [PD_-26%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_1_1 (3144ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (512ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (4446ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (192ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (600ms) [PD_-28%] → REG R_1_0 (8ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (152ms) [PD_-27%] → REG R_1_0 (16ms) [PD_-20%] → REG R_1_1 (91ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (536ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-18%] → REG R_1_1 (2993ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (4144ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-36%] → REG R_1_1 (1800ms) [PD_-24%] +MS → BLINK → FIX R_1_1 (start) [PD_-41%] → REG R_1_0 (0ms) [PD_-51%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-53%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-27%] → REG R_0_2 (8ms) [PD_-60%] → REG R_0_1 (8ms) [PD_-35%] → REG R_3_0 (0ms) [PD_-51%] → REG R_0_1 (0ms) [PD_-28%] → REG R_3_0 (8ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+14%] → REG R_0_1 (8ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-44%] → REG R_3_0 (16ms) [PD_-40%] → REG R_0_1 (10ms) [PD_-83%] → JMP R_3_1 → FIX R_3_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (2402ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (38ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (35ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (28ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (8ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (101ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (13ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (7ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (10ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (22ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-37%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-31%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (4ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (9ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (22ms) [PD_-28%] → REG R_1_0 (5ms) [PD_-13%] → REG R_1_1 (721ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (3ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (1466ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-48%] → REG R_0_0 (9ms) [PD_-35%] → REG R_0_2 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-26%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-61%] → REG R_0_1 (8ms) [PD_-26%] → REG R_1_0 (8ms) [PD_-57%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (225ms) [PD_-23%] → REG R_1_0 (13ms) [PD_-18%] → REG R_1_1 (2156ms) [PD_-25%] +MS → REG R_1_0 (0ms) [PD_-61%] → REG R_1_1 (670ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (70ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-18%] → REG R_1_1 (9ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (204ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (2ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (381ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (3487ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-36%] → REG R_1_1 (48ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-33%] → REG R_1_1 (403ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (2869ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (2263ms) [PD_-27%] +MS → REG R_1_0 (18ms) [PD_-22%] → REG R_1_1 (1929ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (76ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_0 (8ms) [PD_-45%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-66%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-39%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-70%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_4_4 → FIX R_4_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-43%] → REG R_1_1 (7ms) [PD_-37%] → REG R_0_2 (8ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (16ms) [PD_-73%] → REG R_1_1 (268ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-38%] → REG R_1_1 (540ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (1339ms) [PD_-22%] +MS → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-41%] → REG R_0_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-42%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-43%] → REG R_3_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-62%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_1 (16ms) [PD_-27%] → REG R_1_1 (264ms) [PD_-21%] → REG R_1_0 (108ms) [PD_-21%] → REG R_1_1 (140ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (4ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (146ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (692ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-79%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-30%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_0 (10ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-60%] → REG R_0_1 (0ms) [PD_-61%] → REG R_1_1 (3ms) [PD_-42%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_1 (174ms) [PD_-26%] → End
P07_M03,Start → FIX R_1_1 (start) [PD_-19%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-9%] → REG R_1_1 (140ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (1930ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-29%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (8ms) [PD_-45%] → REG R_0_2 (8ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-13%] → SAC R_0_1 → FIX R_0_1 (7ms) [PD_-73%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (1717ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-17%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_0_2 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-58%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-64%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (2793ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_0 (402ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-74%] → REG R_1_0 (5ms) [PD_-29%] → REG R_2_0 (6ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (1040ms) [PD_-18%] +MS → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (1107ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (6ms) [PD_-31%] → REG R_3_0 (6ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-51%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+30%] → REG R_1_2 (122ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-14%] → REG R_1_2 (5ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (12ms) [PD_-20%] → REG R_1_2 (12ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-27%] → SAC R_2_2 → FIX R_2_2 (4ms) [PD_-22%] → REG R_1_2 (8ms) [PD_-27%] → REG R_2_2 (88ms) [PD_-21%] → BLINK → FIX R_2_2 (start) [PD_-18%] → REG R_1_2 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-28%] → REG R_2_2 (8ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-29%] → REG R_2_1 (8ms) [PD_-41%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-45%] → REG R_0_2 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-35%] → REG R_0_0 (8ms) [PD_-65%] → REG R_1_1 (5565ms) [PD_-21%] +MS → REG R_1_0 (263ms) [PD_-20%] → REG R_1_1 (240ms) [PD_-21%] → REG R_1_0 (680ms) [PD_-22%] → REG R_1_1 (176ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-30%] → REG R_1_1 (322ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (10ms) [PD_-29%] → REG R_0_2 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (7ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+45%] → REG R_0_0 (8ms) [PD_-25%] → REG R_1_0 (10ms) [PD_-21%] → REG R_0_0 (6ms) [PD_-63%] → REG R_1_1 (8ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (8ms) [PD_-27%] → REG R_1_1 (2484ms) [PD_-20%] → REG R_1_0 (23ms) [PD_-14%] → REG R_1_1 (482ms) [PD_-19%] → REG R_1_0 (15ms) [PD_-12%] → REG R_1_1 (112ms) [PD_-18%] → REG R_1_0 (252ms) [PD_-21%] → REG R_1_1 (17ms) [PD_-20%] → REG R_1_0 (14ms) [PD_-13%] → REG R_1_1 (1410ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-38%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_1 (8ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-19%] → REG R_0_1 (8ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-14%] → REG R_0_0 (8ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-31%] → REG R_0_1 (7ms) [PD_-62%] → REG R_1_0 (8ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (8ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-61%] → REG R_1_0 (8ms) [PD_-58%] → REG R_0_0 (8ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-14%] → REG R_0_2 (8ms) [PD_-62%] → REG R_0_0 (8ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-73%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (8ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (8ms) [PD_-58%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (8ms) [PD_-61%] → REG R_2_1 (8ms) [PD_-58%] → REG R_0_1 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (2944ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_0_2 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-1%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-31%] → REG R_0_2 (8ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-29%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_0_2 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+35%] → REG R_0_2 (0ms) [PD_-45%] → REG R_0_0 (23ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-34%] → REG R_0_2 (8ms) [PD_-73%] → REG R_0_1 (8ms) [PD_-56%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-1%] → REG R_0_2 (8ms) [PD_-64%] → REG R_0_1 (8ms) [PD_-42%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-63%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (772ms) [PD_-13%] → REG R_1_2 (32ms) [PD_-13%] → REG R_2_1 (8ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-24%] → REG R_2_2 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-8%] → REG R_1_2 (5ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-9%] → REG R_2_2 (0ms) [PD_-22%] → REG R_2_1 (7ms) [PD_-9%] → REG R_2_2 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-9%] → REG R_1_2 (8ms) [PD_-23%] → REG R_2_2 (4ms) [PD_-16%] → BLINK → FIX R_2_2 (start) [PD_-16%] → REG R_1_2 (8ms) [PD_-23%] → REG R_2_2 (12ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-38%] → REG R_2_2 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-10%] → REG R_3_0 (8ms) [PD_-55%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (9ms) [PD_-55%] → REG R_0_1 (8ms) [PD_-44%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-46%] → REG R_0_1 (0ms) [PD_+17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-38%] → REG R_2_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-36%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-67%] → REG R_2_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-39%] → REG R_2_1 (0ms) [PD_-39%] → REG R_0_2 (0ms) [PD_-59%] → REG R_2_1 (8ms) [PD_-18%] → REG R_1_1 (1342ms) [PD_-18%] → REG R_1_2 (315ms) [PD_-14%] → REG R_1_1 (4ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (28ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (176ms) [PD_-20%] → REG R_1_2 (24ms) [PD_-28%] → REG R_1_1 (2306ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_0_2 (0ms) [PD_-11%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-51%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-3%] → REG R_0_2 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-47%] → REG R_0_2 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-53%] → REG R_0_1 (9ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (4ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-65%] → REG R_1_1 (7ms) [PD_-12%] → REG R_0_2 (16ms) [PD_-39%] → REG R_1_1 (811ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_1_0 (0ms) [PD_-11%] → REG R_3_0 (9ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-50%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-39%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+2%] → REG R_1_1 (2827ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-44%] → REG R_0_2 (0ms) [PD_-48%] → REG R_3_0 (8ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-39%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_1 (8ms) [PD_-66%] → REG R_2_1 (0ms) [PD_-22%] → REG R_1_1 (1360ms) [PD_-16%] +MS → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-39%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_2 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (8ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-68%] → REG R_1_1 (5857ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_0 (0ms) [PD_-17%] → JMP R_0_-3 → FIX R_0_-3 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-72%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-62%] → REG R_0_2 (0ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-58%] → REG R_0_2 (0ms) [PD_-100%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-38%] → REG R_2_0 (28ms) [PD_-71%] → REG R_2_1 (0ms) [PD_-35%] → REG R_2_0 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_-34%] → REG R_2_0 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_-35%] → REG R_2_0 (0ms) [PD_+43%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-61%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_1 (8ms) [PD_-43%] → REG R_2_1 (0ms) [PD_-21%] → REG R_1_1 (96ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_0_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-70%] → REG R_2_0 (0ms) [PD_-71%] → REG R_3_0 (0ms) [PD_-71%] → REG R_2_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-74%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_0 (15ms) [PD_-41%] → REG R_2_-1 (0ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-19%] → REG R_2_-1 (8ms) [PD_-69%] → REG R_2_0 (0ms) [PD_-19%] → REG R_2_-1 (0ms) [PD_-73%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-41%] → SAC R_2_-2 → FIX R_2_-2 (0ms) [PD_-100%] → REG R_2_-1 (14ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-43%] → REG R_2_0 (5ms) [PD_-59%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-45%] → REG R_2_-1 (0ms) [PD_-68%] → REG R_2_0 (0ms) [PD_-19%] → REG R_2_-1 (8ms) [PD_-47%] → REG R_2_0 (0ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-41%] → REG R_2_0 (0ms) [PD_-21%] → REG R_2_-1 (0ms) [PD_-41%] → REG R_2_0 (8ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-19%] → REG R_2_-1 (0ms) [PD_-38%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-53%] → REG R_2_0 (9ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-39%] → REG R_2_0 (7ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-38%] → REG R_2_-1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-39%] → REG R_2_0 (5ms) [PD_-22%] → REG R_1_-1 (0ms) [PD_-40%] → REG R_2_-1 (0ms) [PD_-38%] → REG R_2_0 (8ms) [PD_-69%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-65%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-57%] → REG R_1_-1 (0ms) [PD_-50%] → REG R_2_0 (8ms) [PD_-36%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-23%] → REG R_2_-1 (0ms) [PD_-39%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_-1 (0ms) [PD_-39%] → REG R_2_0 (5ms) [PD_-60%] → REG R_1_-1 (0ms) [PD_-66%] → REG R_2_0 (39ms) [PD_-60%] → REG R_1_-1 (0ms) [PD_-37%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_-1 (0ms) [PD_-69%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-1 (7ms) [PD_-35%] → REG R_2_0 (8ms) [PD_-60%] → REG R_1_-1 (8ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_-1 (0ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-22%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_-1 (0ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_-1 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-65%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-57%] → REG R_2_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-30%] → REG R_2_2 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_2 (228ms) [PD_-15%] → BLINK → FIX R_1_2 (start) [PD_-28%] → REG R_2_2 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-68%] → REG R_2_0 (8ms) [PD_-38%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_0 (8ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-18%] → REG R_1_1 (6676ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (5ms) [PD_-56%] → REG R_3_0 (4ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-52%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-43%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-29%] → REG R_1_1 (9ms) [PD_-29%] → REG R_0_2 (13ms) [PD_-100%] → REG R_1_1 (1368ms) [PD_-18%] → End
P07_M04,Start → FIX R_1_1 (start) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-19%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-42%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-100%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-70%] → REG R_0_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_2 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-37%] → JMP R_-20_-39 → FIX R_-20_-39 (0ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-35%] → REG R_0_2 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-66%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_0 (8ms) [PD_-56%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-16%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-27%] → REG R_1_1 (3017ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-78%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-63%] → JMP R_3_4 → FIX R_3_4 (0ms) [PD_-43%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-64%] → JMP R_4_5 → FIX R_4_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → JMP R_7_8 → FIX R_7_8 (0ms) [PD_-28%] → JMP R_-33_-84 → FIX R_-33_-84 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (1156ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+3%] → REG R_3_0 (10ms) [PD_-41%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (9ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (8ms) [PD_-36%] → REG R_0_0 (13ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+51%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_1 (7ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_1 (8ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (84ms) [PD_-18%] → REG R_1_0 (7ms) [PD_-12%] → REG R_1_1 (34ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (447ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-49%] → REG R_1_1 (2096ms) [PD_-20%] +MS → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_1_0 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (16ms) [PD_-23%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-35%] → REG R_1_1 (7236ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (124ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_0 (6ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-38%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_2 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (66ms) [PD_-29%] → REG R_1_0 (14ms) [PD_-14%] → REG R_1_1 (1789ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-62%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-34%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_2_-2 → FIX R_2_-2 (0ms) [PD_-50%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → SAC R_2_-1 → FIX R_2_-1 (0ms) [PD_-61%] → REG R_0_0 (8ms) [PD_-76%] → JMP R_-1_-7 → FIX R_-1_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → JMP R_7_15 → FIX R_7_15 (0ms) [PD_-27%] → JMP R_-5_-21 → FIX R_-5_-21 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-64%] → REG R_0_2 (8ms) [PD_-61%] → REG R_0_0 (8ms) [PD_-64%] → REG R_0_2 (8ms) [PD_-67%] → REG R_0_0 (8ms) [PD_-27%] → REG R_0_2 (8ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_1 (3564ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-25%] → REG R_0_2 (8ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-69%] → REG R_0_2 (8ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+96%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (16ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (5632ms) [PD_-19%] +MS → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-57%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (4226ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (1488ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (8ms) [PD_-76%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-41%] → REG R_0_2 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (8ms) [PD_-42%] → REG R_0_0 (8ms) [PD_-61%] → REG R_0_2 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-34%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-40%] → REG R_0_2 (0ms) [PD_-100%] → JMP R_2_1 → FIX R_2_1 (0ms) [PD_-56%] → REG R_0_1 (8ms) [PD_-42%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_-23%] → REG R_1_1 (315ms) [PD_-18%] → REG R_1_0 (8ms) [PD_-15%] → REG R_1_1 (787ms) [PD_-20%] → REG R_1_0 (12ms) [PD_-16%] → REG R_1_1 (3680ms) [PD_-25%] +MS → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-18%] → REG R_0_2 (6ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-28%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-47%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-43%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-55%] → REG R_1_1 (7ms) [PD_-37%] → REG R_0_2 (0ms) [PD_-30%] → REG R_1_1 (2667ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-18%] → REG R_1_1 (1433ms) [PD_-23%] → End
P08_M01,Start → FIX R_1_1 (start) [PD_-8%] +MS → End
P08_M02,Start → FIX R_1_1 (start) [PD_-5%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-7%] → REG R_1_1 (2144ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (6402ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (42ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (3848ms) [PD_-5%] +MS → REG R_1_0 (4ms) [PD_-1%] → REG R_1_1 (1889ms) [PD_-3%] → End
P08_M03,Start → FIX R_1_1 (start) [PD_-15%] +MS → BLINK → FIX R_1_1 (start) [PD_-10%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_3 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (1184ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-39%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-100%] → REG R_0_3 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (6202ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-9%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-10%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-45%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (811ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_0_3 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_1 (476ms) [PD_-9%] → SAC R_1_2 → FIX R_1_2 (68ms) [PD_-12%] → SAC R_1_3 → FIX R_1_3 (162ms) [PD_-12%] → BLINK → FIX R_1_3 (start) [PD_-18%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (4ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (8ms) [PD_-37%] → REG R_1_1 (4386ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+30%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+30%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (2579ms) [PD_-6%] +MS → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-7%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-9%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-62%] → REG R_0_1 (0ms) [PD_-100%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_1 (32ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_3 (8ms) [PD_-100%] → REG R_1_1 (10ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_1 (698ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-50%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (3442ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+39%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_3 (6ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (599ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-72%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+49%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+77%] → REG R_1_3 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_3 (8ms) [PD_-100%] → REG R_1_2 (220ms) [PD_-8%] → REG R_1_1 (6140ms) [PD_-6%] +MS → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-59%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-65%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (3359ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-64%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (24ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_3 (16ms) [PD_-100%] → REG R_1_1 (1094ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+45%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (15ms) [PD_-46%] → REG R_1_2 (0ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (3312ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_0_3 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_3 (8ms) [PD_-100%] → JMP R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → SAC R_3_0 → FIX R_3_0 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-70%] → REG R_3_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-59%] → REG R_3_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-40%] → REG R_3_0 (0ms) [PD_-3%] → REG R_1_1 (1494ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_3 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (171ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_1_2 (207ms) [PD_-21%] → BLINK → FIX R_1_2 (start) [PD_-17%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_2 (9ms) [PD_-53%] → REG R_0_3 (13ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (10ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (8ms) [PD_-3%] → REG R_1_1 (2707ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (3518ms) [PD_-8%] +MS → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (2454ms) [PD_-5%] → End
P08_M04,Start → FIX R_1_1 (start) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-20%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-59%] → REG R_1_0 (6ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (6432ms) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_+5%] → REG R_0_3 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+10%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+4%] → JMP R_-1_-1 → FIX R_-1_-1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+10%] → REG R_-1_-1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+11%] → REG R_-1_-1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+12%] → REG R_-1_-1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (8ms) [PD_-9%] → REG R_1_1 (2032ms) [PD_+5%] → BLINK → FIX R_1_1 (start) [PD_+1%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_-1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_-1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_-1 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+12%] → REG R_-1_-1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_-1 (0ms) [PD_-0%] → REG R_1_1 (48ms) [PD_+9%] → JMP R_-3_-3 → FIX R_-3_-3 (0ms) [PD_-13%] → SAC R_-3_-4 → FIX R_-3_-4 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+8%] → JMP R_-5_-5 → FIX R_-5_-5 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+8%] → JMP R_-1_0 → FIX R_-1_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (8ms) [PD_-9%] → REG R_1_1 (1899ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_+2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (2027ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_+33%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (7411ms) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-60%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+1%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-0%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+0%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-53%] → REG R_3_0 (8ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-44%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_+0%] → REG R_1_1 (838ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-50%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_0 (8ms) [PD_-38%] → REG R_0_-1 (8ms) [PD_-33%] → REG R_0_0 (8ms) [PD_-8%] → REG R_0_-1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-12%] → REG R_1_1 (9ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-1_-2 → FIX R_-1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_-1_-2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-28%] → REG R_-1_-2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-2%] → REG R_-1_-1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_-1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+1%] → REG R_-1_-1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+1%] → REG R_-1_-1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (8ms) [PD_-11%] → REG R_1_1 (4490ms) [PD_+1%] +MS → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (224ms) [PD_-0%] → REG R_1_1 (23ms) [PD_+1%] → REG R_1_0 (4ms) [PD_-5%] → REG R_1_1 (5354ms) [PD_-3%] +MS → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-51%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (1353ms) [PD_-1%] → REG R_1_0 (8ms) [PD_+2%] → REG R_1_1 (221ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (272ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+9%] → REG R_1_1 (417ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (423ms) [PD_+4%] → BLINK → FIX R_1_1 (start) [PD_+1%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_0_-4 → FIX R_0_-4 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_0_-7 → FIX R_0_-7 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-7 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_0_-6 → FIX R_0_-6 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_0_-8 → FIX R_0_-8 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-4 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+4%] → JMP R_0_-5 → FIX R_0_-5 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_0_-3 → FIX R_0_-3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_3 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_3 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_3 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_3 (8ms) [PD_-54%] → REG R_1_1 (8ms) [PD_+4%] → REG R_0_3 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (7ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+4%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_3 (8ms) [PD_-21%] → REG R_1_1 (584ms) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-43%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-7 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-1_-9 → FIX R_-1_-9 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_0_-6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → JMP R_-2_-16 → FIX R_-2_-16 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → JMP R_-1_-13 → FIX R_-1_-13 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-4 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_3 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_1 (543ms) [PD_+0%] → SAC R_1_2 → FIX R_1_2 (216ms) [PD_-7%] → BLINK → FIX R_1_2 (start) [PD_-20%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-52%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+7%] → REG R_0_3 (0ms) [PD_-100%] → JMP R_2_1 → FIX R_2_1 (0ms) [PD_+8%] → REG R_0_3 (0ms) [PD_+26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-48%] → REG R_3_0 (16ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-63%] → REG R_0_3 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+4%] → REG R_0_3 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_+7%] → REG R_0_3 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_+6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (8ms) [PD_-100%] → REG R_1_0 (33ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (4ms) [PD_-10%] → REG R_1_1 (52ms) [PD_-8%] → REG R_1_0 (4ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (32ms) [PD_-5%] → REG R_1_1 (2166ms) [PD_-0%] → REG R_1_0 (16ms) [PD_+0%] → REG R_1_1 (7ms) [PD_+2%] → REG R_1_0 (4ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (11ms) [PD_+2%] → REG R_1_0 (4ms) [PD_+0%] → REG R_1_1 (6ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (2ms) [PD_+4%] → REG R_1_0 (752ms) [PD_+4%] → REG R_1_1 (15ms) [PD_+3%] → REG R_1_0 (271ms) [PD_+3%] → BLINK → FIX R_1_0 (start) [PD_+5%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_+10%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_0_3 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-1%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-0%] → REG R_0_3 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_+0%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_3 (8ms) [PD_-100%] → REG R_1_1 (3221ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (202ms) [PD_-3%] → REG R_1_0 (1315ms) [PD_+5%] → REG R_1_1 (24ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (37ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (4ms) [PD_+6%] → REG R_1_1 (4ms) [PD_+6%] → REG R_1_0 (4ms) [PD_+6%] → REG R_1_1 (8ms) [PD_+7%] → REG R_1_0 (77ms) [PD_+6%] → BLINK → FIX R_1_0 (start) [PD_+6%] → REG R_1_1 (42ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-73%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_-2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-4%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-1_-4 → FIX R_-1_-4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → JMP R_-2_-6 → FIX R_-2_-6 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+10%] → JMP R_-2_-5 → FIX R_-2_-5 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_-1_-4 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-28%] → REG R_-2_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → JMP R_-6_-13 → FIX R_-6_-13 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-10_-20 → FIX R_-10_-20 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → JMP R_-23_-45 → FIX R_-23_-45 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_118_122 → FIX R_118_122 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+10%] → JMP R_14_20 → FIX R_14_20 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_11_14 → FIX R_11_14 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-12%] → JMP R_8_11 → FIX R_8_11 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+3%] → JMP R_7_10 → FIX R_7_10 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+6%] → JMP R_-17_-26 → FIX R_-17_-26 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+6%] → JMP R_-3_-6 → FIX R_-3_-6 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+7%] → JMP R_-6_-8 → FIX R_-6_-8 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_+7%] → JMP R_-1_-3 → FIX R_-1_-3 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_+8%] → JMP R_-2_-2 → FIX R_-2_-2 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+8%] → JMP R_-2_-3 → FIX R_-2_-3 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+7%] → REG R_-3_-3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+7%] → REG R_-1_-2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+7%] → REG R_-1_-2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+8%] → REG R_-1_-2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+8%] → REG R_-1_-2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+8%] → REG R_-1_-1 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_-1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+9%] → REG R_-1_-1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+9%] → REG R_-2_-2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+8%] → REG R_-1_-2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+9%] → REG R_-1_-2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_-1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_-1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_-1 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_-1 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_-1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+10%] → REG R_-1_-2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_1 (21ms) [PD_-10%] → REG R_1_0 (7ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (10ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (468ms) [PD_+5%] → REG R_1_1 (580ms) [PD_+0%] → REG R_1_0 (4ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (7ms) [PD_-4%] → REG R_1_1 (9ms) [PD_-2%] → REG R_1_0 (7ms) [PD_-3%] → REG R_1_1 (6ms) [PD_-4%] → REG R_1_0 (4ms) [PD_-1%] → REG R_1_1 (4ms) [PD_-3%] → REG R_1_0 (180ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-0%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (5ms) [PD_-43%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (9ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-100%] → REG R_0_3 (8ms) [PD_-49%] → REG R_1_1 (7ms) [PD_+1%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-39%] → REG R_1_1 (88ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (160ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (295ms) [PD_+3%] → REG R_1_0 (39ms) [PD_+2%] → REG R_1_1 (4ms) [PD_+1%] → REG R_1_0 (4ms) [PD_+0%] → REG R_1_1 (88ms) [PD_-0%] → REG R_1_0 (397ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (65ms) [PD_+1%] → REG R_1_1 (16ms) [PD_+2%] → REG R_1_0 (255ms) [PD_-2%] → REG R_1_1 (1619ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (38ms) [PD_+4%] → REG R_1_0 (268ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (172ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (386ms) [PD_+1%] → REG R_1_1 (12ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (4ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (22ms) [PD_+2%] → REG R_1_1 (4ms) [PD_+5%] → REG R_1_0 (4ms) [PD_+3%] → REG R_1_1 (4ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-0%] → REG R_1_1 (14ms) [PD_+4%] → REG R_1_0 (72ms) [PD_+1%] → REG R_1_1 (1904ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-49%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (215ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (822ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_-1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_-1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_-1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_3 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (400ms) [PD_+3%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-67%] → REG R_1_2 (16ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-0%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+0%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_+0%] → REG R_0_3 (16ms) [PD_-67%] → REG R_1_2 (198ms) [PD_-3%] → REG R_1_1 (660ms) [PD_+1%] → REG R_1_0 (432ms) [PD_+3%] → REG R_1_1 (2252ms) [PD_-0%] +MS → BLINK → FIX R_1_1 (start) [PD_-3%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_1 (1118ms) [PD_+2%] → REG R_1_0 (28ms) [PD_+4%] → REG R_1_1 (4ms) [PD_+3%] → REG R_1_0 (88ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (4ms) [PD_+4%] → REG R_1_1 (25ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (80ms) [PD_+4%] → REG R_1_0 (1030ms) [PD_+1%] → REG R_1_1 (2083ms) [PD_+2%] → REG R_1_0 (288ms) [PD_-0%] → REG R_1_1 (328ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (1206ms) [PD_-3%] → REG R_1_1 (1192ms) [PD_-5%] → End
P09_M01,Start → FIX R_1_1 (start) [PD_-47%] → SAC R_1_2 → FIX R_1_2 (130ms) [PD_-44%] → REG R_1_1 (9ms) [PD_-45%] → REG R_1_2 (444ms) [PD_-42%] → REG R_1_1 (5ms) [PD_-43%] → REG R_1_2 (849ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-43%] → REG R_1_2 (4ms) [PD_-40%] → REG R_1_1 (5496ms) [PD_-35%] +MS → REG R_1_2 (1032ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-42%] → REG R_1_2 (4ms) [PD_-37%] → REG R_1_1 (5022ms) [PD_-34%] → REG R_1_2 (487ms) [PD_-37%] → JMP R_3_-1 → FIX R_3_-1 (0ms) [PD_-100%] → REG R_1_2 (32ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-40%] → REG R_1_2 (640ms) [PD_-36%] → REG R_1_1 (3914ms) [PD_-34%] +MS → REG R_1_2 (7ms) [PD_-30%] → REG R_1_1 (159ms) [PD_-34%] → REG R_1_2 (195ms) [PD_-36%] → REG R_1_1 (16ms) [PD_-40%] → REG R_1_2 (195ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-42%] → REG R_1_2 (118ms) [PD_-39%] +MS → BLINK → FIX R_1_2 (start) [PD_-39%] → REG R_1_1 (4ms) [PD_-34%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (48ms) [PD_-63%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-38%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_2 (499ms) [PD_-39%] → REG R_1_1 (8ms) [PD_-44%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (4267ms) [PD_-39%] → REG R_1_2 (87ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-44%] → REG R_1_2 (379ms) [PD_-41%] → BLINK → FIX R_1_2 (start) [PD_-43%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (6ms) [PD_-70%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-44%] → REG R_0_2 (7ms) [PD_-70%] → REG R_1_2 (690ms) [PD_-41%] → REG R_1_1 (5224ms) [PD_-33%] → End
P09_M02,Start → FIX R_1_1 (start) [PD_-43%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-39%] → REG R_1_1 (87ms) [PD_-44%] +MS → REG R_1_2 (4ms) [PD_-42%] → REG R_1_1 (3886ms) [PD_-37%] → REG R_1_2 (141ms) [PD_-34%] → REG R_1_1 (72ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (4ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_2 (5ms) [PD_-33%] → REG R_1_1 (45ms) [PD_-35%] → REG R_1_2 (1ms) [PD_-38%] → REG R_1_1 (50ms) [PD_-35%] → REG R_1_2 (6ms) [PD_-39%] → REG R_1_1 (42ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (3946ms) [PD_-34%] +MS → REG R_1_2 (176ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_2 (28ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (10ms) [PD_-34%] → REG R_1_1 (3ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (8ms) [PD_-32%] → REG R_1_2 (4ms) [PD_-33%] → REG R_1_1 (16ms) [PD_-33%] → REG R_1_2 (930ms) [PD_-37%] → REG R_1_1 (15ms) [PD_-38%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (130ms) [PD_-38%] → BLINK → FIX R_1_1 (start) [PD_-39%] → REG R_1_2 (8ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_2 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-64%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (16ms) [PD_-48%] → REG R_1_2 (112ms) [PD_-45%] → REG R_1_1 (2390ms) [PD_-34%] +MS → REG R_1_2 (124ms) [PD_-34%] → REG R_1_1 (22ms) [PD_-38%] → REG R_1_2 (4ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (604ms) [PD_-37%] → BLINK → FIX R_1_2 (start) [PD_-36%] → REG R_1_1 (0ms) [PD_-47%] → REG R_1_2 (8ms) [PD_-11%] → JMP R_3_-1 → FIX R_3_-1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-52%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-65%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (3677ms) [PD_-37%] +MS → REG R_1_2 (150ms) [PD_-38%] → REG R_1_1 (8ms) [PD_-41%] → REG R_1_2 (798ms) [PD_-38%] → REG R_1_1 (4418ms) [PD_-32%] → End
P09_M03,Start → FIX R_0_1 (start) [PD_-27%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (8ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (32ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (32ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-39%] → REG R_1_1 (8ms) [PD_-33%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (48ms) [PD_-31%] → REG R_0_1 (6ms) [PD_-36%] → REG R_1_1 (8ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (8ms) [PD_-29%] → REG R_1_1 (8ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (43ms) [PD_-33%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (26ms) [PD_-33%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-32%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_2 (0ms) [PD_-39%] → REG R_0_1 (0ms) [PD_-29%] → SAC R_1_2 → FIX R_1_2 (100ms) [PD_-34%] → REG R_1_1 (8ms) [PD_-38%] → REG R_1_2 (4ms) [PD_-36%] → REG R_1_1 (0ms) [PD_+1051%] → REG R_1_2 (479ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (63ms) [PD_-32%] → BLINK → FIX R_1_2 (start) [PD_-31%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (6ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-38%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-36%] → REG R_3_0 (6ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-68%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (13ms) [PD_-41%] → JMP R_-1_-1 → FIX R_-1_-1 (8ms) [PD_-100%] → REG R_1_2 (74ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (83ms) [PD_-30%] +MS → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (268ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (346ms) [PD_-31%] → BLINK → FIX R_1_2 (start) [PD_-31%] → REG R_1_1 (5ms) [PD_-28%] → REG R_3_0 (8ms) [PD_-66%] → REG R_1_1 (8ms) [PD_-67%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-34%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_2 (51ms) [PD_-30%] → REG R_1_1 (12ms) [PD_-30%] → REG R_1_2 (270ms) [PD_-28%] → REG R_1_1 (16ms) [PD_-28%] → REG R_1_2 (261ms) [PD_-27%] → REG R_1_1 (13ms) [PD_-27%] → REG R_1_2 (19ms) [PD_-26%] → REG R_1_1 (212ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-57%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → JMP R_-2_-2 → FIX R_-2_-2 (16ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_3_0 (8ms) [PD_-80%] → REG R_1_2 (28ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-50%] → REG R_1_2 (16ms) [PD_-30%] → REG R_1_1 (344ms) [PD_+204%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+2305%] → REG R_1_2 (0ms) [PD_-42%] → REG R_1_1 (608ms) [PD_+68%] → REG R_1_2 (20ms) [PD_-29%] → REG R_1_1 (8ms) [PD_+15%] → REG R_1_2 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+107%] → REG R_1_2 (4ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (8ms) [PD_+17%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+191%] → REG R_1_2 (5ms) [PD_+83%] → REG R_1_1 (15ms) [PD_+43%] → REG R_1_2 (19ms) [PD_-26%] → REG R_1_1 (5ms) [PD_+76%] → REG R_1_2 (0ms) [PD_+77%] → REG R_1_1 (8ms) [PD_-31%] → REG R_1_2 (13ms) [PD_+45%] → REG R_1_1 (19ms) [PD_+9%] → REG R_1_2 (10ms) [PD_-28%] → REG R_1_1 (40ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+51%] → REG R_1_1 (224ms) [PD_+29%] → REG R_1_2 (120ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (4ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (220ms) [PD_-38%] → REG R_1_2 (32ms) [PD_-30%] → REG R_1_1 (17ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-68%] → REG R_1_1 (280ms) [PD_-29%] → REG R_1_2 (9ms) [PD_-28%] → REG R_1_1 (19ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (32ms) [PD_-27%] → REG R_1_2 (10ms) [PD_-27%] → REG R_1_1 (44ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (18ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (4ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (1ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (48ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (4ms) [PD_-29%] → REG R_1_1 (26ms) [PD_-32%] → REG R_1_2 (3ms) [PD_-27%] → REG R_1_1 (40ms) [PD_-29%] → REG R_1_2 (4ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (8ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-33%] → REG R_1_2 (32ms) [PD_-30%] → REG R_1_1 (28ms) [PD_-28%] → REG R_1_2 (10ms) [PD_-24%] → REG R_1_1 (3416ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_2 (8ms) [PD_-27%] → REG R_1_1 (2348ms) [PD_-26%] +MS → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (15ms) [PD_-44%] → REG R_1_0 (9ms) [PD_-22%] → REG R_1_1 (6ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (8ms) [PD_-81%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (43ms) [PD_-48%] → REG R_1_2 (0ms) [PD_-51%] → REG R_1_1 (17ms) [PD_-35%] → REG R_1_2 (28ms) [PD_-25%] → REG R_1_1 (1003ms) [PD_-25%] → REG R_1_2 (4ms) [PD_-26%] → REG R_1_1 (44ms) [PD_-26%] → REG R_1_2 (12ms) [PD_-28%] → REG R_1_1 (22ms) [PD_-27%] → REG R_1_2 (10ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (10ms) [PD_-26%] → REG R_1_1 (12ms) [PD_-25%] → REG R_1_2 (4ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (12ms) [PD_-23%] → REG R_1_1 (24ms) [PD_-27%] → REG R_1_2 (17ms) [PD_-25%] → REG R_1_1 (3ms) [PD_-27%] → REG R_1_2 (4ms) [PD_-26%] → REG R_1_1 (25ms) [PD_-27%] → REG R_1_2 (46ms) [PD_-24%] → REG R_1_1 (7ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (36ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_2 (6ms) [PD_-28%] → REG R_1_1 (3ms) [PD_-28%] → REG R_1_2 (3ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_2 (29ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-40%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (3ms) [PD_-62%] → REG R_1_2 (0ms) [PD_-55%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-51%] → REG R_1_2 (169ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (675ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (2133ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-68%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-44%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (9ms) [PD_-67%] → REG R_1_2 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (716ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (7ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (32ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (27ms) [PD_-64%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (32ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (1226ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-20%] → REG R_1_2 (130ms) [PD_-24%] → REG R_1_1 (846ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (285ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (882ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (4344ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (16ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (2532ms) [PD_-24%] +MS → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-62%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (32ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (1240ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-61%] → REG R_3_0 (10ms) [PD_-100%] → REG R_1_1 (6ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-70%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (5ms) [PD_-38%] → REG R_1_2 (13ms) [PD_-60%] → REG R_1_1 (1272ms) [PD_-24%] → REG R_1_2 (24ms) [PD_-28%] → REG R_1_1 (95ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (12ms) [PD_-25%] → REG R_1_2 (20ms) [PD_-25%] → REG R_1_1 (35ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-50%] → REG R_1_2 (5ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-2_-2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-2_-2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-2_-2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-2_-2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-38%] → REG R_-2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_-2_-2 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-27%] → REG R_-2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_-2_-2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_-2_-2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-62%] → REG R_0_1 (8ms) [PD_-38%] → REG R_1_2 (0ms) [PD_-21%] → REG R_0_1 (8ms) [PD_-63%] → REG R_1_2 (69ms) [PD_-27%] → REG R_1_1 (327ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_2 (391ms) [PD_-25%] → REG R_1_1 (16ms) [PD_-22%] → REG R_1_2 (701ms) [PD_-24%] → BLINK → FIX R_1_2 (start) [PD_-25%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-26%] → REG R_1_1 (4ms) [PD_-62%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_2 (8ms) [PD_-37%] → REG R_1_2 (364ms) [PD_-25%] → REG R_1_1 (11ms) [PD_-25%] → REG R_1_2 (8ms) [PD_-26%] → REG R_1_1 (7ms) [PD_-27%] → REG R_1_2 (4ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (670ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_2 (120ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_2 (54ms) [PD_-28%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_2 (32ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_2 (13ms) [PD_-27%] → REG R_1_1 (16ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (3494ms) [PD_-26%] +MS → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (10ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (9ms) [PD_-62%] → REG R_1_1 (36ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (9ms) [PD_-45%] → REG R_1_1 (333ms) [PD_-29%] → REG R_1_2 (8ms) [PD_-28%] → REG R_1_1 (4ms) [PD_-31%] → REG R_1_2 (16ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (24ms) [PD_-29%] → REG R_1_2 (82ms) [PD_-28%] → REG R_1_1 (10ms) [PD_-28%] → REG R_1_2 (4ms) [PD_-24%] → REG R_1_1 (13ms) [PD_-24%] → REG R_1_2 (11ms) [PD_-26%] → REG R_1_1 (4ms) [PD_-26%] → REG R_1_2 (4ms) [PD_-26%] → REG R_1_1 (37ms) [PD_-26%] → REG R_1_2 (12ms) [PD_-27%] → REG R_1_1 (3ms) [PD_-24%] → REG R_1_2 (9ms) [PD_-27%] → REG R_1_1 (2ms) [PD_-28%] → REG R_1_2 (269ms) [PD_-25%] → BLINK → FIX R_1_2 (start) [PD_-27%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (32ms) [PD_-44%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (11ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-47%] → REG R_1_1 (6ms) [PD_-5%] → REG R_1_2 (765ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (1021ms) [PD_-30%] → REG R_1_1 (23ms) [PD_-28%] → BLINK → FIX R_1_1 (start) [PD_-39%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-43%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (8ms) [PD_-63%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-63%] → REG R_1_2 (354ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (29ms) [PD_-29%] → REG R_1_1 (13ms) [PD_-29%] → REG R_1_2 (4ms) [PD_-28%] → REG R_1_1 (13ms) [PD_-29%] → REG R_1_2 (6ms) [PD_-28%] → REG R_1_1 (454ms) [PD_-29%] → REG R_1_2 (46ms) [PD_-29%] → REG R_1_1 (382ms) [PD_-29%] → REG R_1_2 (101ms) [PD_-30%] → REG R_1_1 (12ms) [PD_-28%] → REG R_1_2 (4ms) [PD_-34%] → REG R_1_1 (4ms) [PD_-26%] → REG R_1_2 (28ms) [PD_-29%] → REG R_1_1 (4ms) [PD_-29%] → REG R_1_2 (28ms) [PD_-28%] → REG R_1_1 (4ms) [PD_-29%] → REG R_1_2 (476ms) [PD_-30%] → REG R_1_1 (789ms) [PD_-28%] → REG R_1_2 (3ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (214ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (304ms) [PD_-31%] +MS → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (294ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (68ms) [PD_-33%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_2 (144ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (68ms) [PD_-34%] → REG R_1_1 (7ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (20ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (295ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (615ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (42ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (10ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (4748ms) [PD_-31%] → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_1_2 (8ms) [PD_-34%] → REG R_1_1 (8ms) [PD_-65%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-55%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-68%] → REG R_1_2 (0ms) [PD_-38%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-36%] → REG R_0_1 (0ms) [PD_-40%] → REG R_1_2 (0ms) [PD_-39%] → REG R_0_1 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-35%] → REG R_1_1 (1280ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (11ms) [PD_-100%] → REG R_3_0 (13ms) [PD_-100%] → JMP R_-3_-3 → FIX R_-3_-3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-3_-3 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-3_-3 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-72%] → REG R_0_2 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (8ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-29%] → REG R_1_1 (1848ms) [PD_-27%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-3_-3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-3_-3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-3_-3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+12%] → REG R_-3_-3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (3ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-55%] → REG R_1_1 (5020ms) [PD_-30%] → End
P09_M04,Start → FIX R_1_1 (start) [PD_-36%] → SAC R_1_2 → FIX R_1_2 (496ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (370ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (6ms) [PD_-76%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (16ms) [PD_-47%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-42%] → REG R_0_1 (8ms) [PD_-34%] → REG R_1_2 (89ms) [PD_-35%] → REG R_1_1 (246ms) [PD_-33%] → REG R_1_2 (579ms) [PD_-31%] → BLINK → FIX R_1_2 (start) [PD_-32%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+40%] → JMP R_3_-1 → FIX R_3_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-47%] → REG R_0_1 (0ms) [PD_-32%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-57%] → REG R_0_2 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-31%] → REG R_1_2 (1404ms) [PD_-32%] → REG R_1_1 (40ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (24ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (32ms) [PD_-32%] → REG R_1_2 (24ms) [PD_-32%] → REG R_1_1 (2034ms) [PD_-28%] → BLINK → FIX R_1_1 (start) [PD_-35%] → REG R_1_2 (0ms) [PD_-59%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_1 (1060ms) [PD_-28%] → BLINK → FIX R_1_1 (start) [PD_-38%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_3_-1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-25%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-50%] → REG R_1_2 (8ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (8ms) [PD_-30%] → REG R_1_1 (919ms) [PD_-28%] → REG R_1_2 (7ms) [PD_-30%] → REG R_1_1 (37ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (16ms) [PD_-31%] → REG R_1_2 (320ms) [PD_-29%] → REG R_1_1 (16ms) [PD_-27%] → REG R_1_2 (61ms) [PD_-29%] → REG R_1_1 (12ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (18ms) [PD_-29%] → REG R_1_2 (7ms) [PD_-30%] → REG R_1_1 (4ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (2046ms) [PD_-31%] +MS → REG R_1_2 (309ms) [PD_-32%] → BLINK → FIX R_1_2 (start) [PD_-35%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (4ms) [PD_-68%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-30%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (547ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (589ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (728ms) [PD_-31%] → REG R_1_1 (1504ms) [PD_-33%] → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-61%] → REG R_1_1 (8ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-60%] → REG R_0_1 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_1 (8ms) [PD_-31%] → REG R_1_1 (8ms) [PD_-66%] → REG R_0_1 (8ms) [PD_-32%] → REG R_1_1 (8ms) [PD_-37%] → REG R_0_1 (8ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (1702ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_-1 (8ms) [PD_-37%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_-1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_1 (3372ms) [PD_-31%] +MS → REG R_1_2 (448ms) [PD_-35%] → REG R_1_1 (8ms) [PD_-34%] → REG R_1_2 (87ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_2 (140ms) [PD_-36%] → REG R_1_1 (5ms) [PD_-33%] → REG R_1_2 (4ms) [PD_-35%] → REG R_1_1 (4ms) [PD_-38%] → REG R_1_2 (4ms) [PD_-35%] → REG R_1_1 (6ms) [PD_-35%] → REG R_1_2 (8ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (4ms) [PD_-37%] → REG R_1_2 (9ms) [PD_-33%] → REG R_1_1 (9ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (14ms) [PD_-36%] → REG R_1_2 (16ms) [PD_-36%] → REG R_1_1 (4ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (2167ms) [PD_-33%] → BLINK → FIX R_1_1 (start) [PD_-38%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-69%] → REG R_1_1 (8ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_1 (8ms) [PD_-78%] → REG R_1_1 (8ms) [PD_-42%] → REG R_0_1 (14ms) [PD_-21%] → REG R_1_1 (137ms) [PD_-32%] → REG R_1_2 (352ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (199ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (153ms) [PD_-35%] → REG R_1_1 (5ms) [PD_-35%] → REG R_1_2 (67ms) [PD_-36%] → REG R_1_1 (3487ms) [PD_-32%] +MS → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (1504ms) [PD_-30%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_0 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (25ms) [PD_-74%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-31%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (10ms) [PD_-78%] → REG R_1_2 (301ms) [PD_-32%] → REG R_1_1 (525ms) [PD_-32%] → REG R_1_2 (460ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (84ms) [PD_-35%] → REG R_1_1 (4220ms) [PD_-31%] +MS → REG R_1_2 (23ms) [PD_-36%] → REG R_1_1 (18ms) [PD_-35%] → REG R_1_2 (72ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (23ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_2 (63ms) [PD_-36%] → REG R_1_1 (8ms) [PD_-33%] → REG R_1_2 (23ms) [PD_-36%] +MS → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_2 (20ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_2 (64ms) [PD_-36%] → BLINK → FIX R_1_2 (start) [PD_-37%] → REG R_1_1 (0ms) [PD_-41%] → REG R_1_2 (16ms) [PD_-62%] → REG R_1_1 (3ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-63%] → REG R_1_2 (16ms) [PD_-66%] → REG R_1_1 (812ms) [PD_-32%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_2 (5ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (51ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-44%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (348ms) [PD_-32%] → BLINK → FIX R_1_2 (start) [PD_-25%] → SAC R_1_3 → FIX R_1_3 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_+35%] → REG R_1_3 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-27%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+2%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_2 (5ms) [PD_-26%] → REG R_3_-1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-25%] → REG R_1_1 (7ms) [PD_-43%] → REG R_1_3 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_-47%] → REG R_1_3 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-52%] → REG R_1_3 (0ms) [PD_-36%] → REG R_1_2 (746ms) [PD_-30%] → REG R_1_1 (16ms) [PD_-26%] → REG R_1_2 (12ms) [PD_-29%] → REG R_1_1 (20ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (18ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (4ms) [PD_-30%] → REG R_1_2 (4ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_2 (519ms) [PD_-30%] → REG R_1_1 (206ms) [PD_-30%] → BLINK → FIX R_1_1 (start) [PD_-35%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_3_-1 (8ms) [PD_-65%] → REG R_1_1 (0ms) [PD_-27%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (464ms) [PD_-29%] → REG R_1_2 (1932ms) [PD_-33%] → REG R_1_1 (2284ms) [PD_-33%] → End
P10_M01,Start → FIX R_1_1 (start) [PD_-19%] +MS → BLINK → FIX R_1_1 (start) [PD_-29%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → SAC R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (14ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (27ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-48%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_0_1 (16ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-15%] → REG R_0_0 (8ms) [PD_-66%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (11477ms) [PD_-23%] +MS → End
P10_M02,Start → FIX R_1_1 (start) [PD_-17%] → SAC R_1_2 → FIX R_1_2 (151ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_2 (247ms) [PD_-16%] → REG R_1_1 (3256ms) [PD_-11%] +MS → REG R_1_2 (102ms) [PD_-16%] → REG R_1_1 (9ms) [PD_-20%] → REG R_1_2 (401ms) [PD_-17%] → REG R_1_1 (3714ms) [PD_-13%] → REG R_1_2 (20ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (151ms) [PD_-18%] → REG R_1_1 (12ms) [PD_-23%] → REG R_1_2 (256ms) [PD_-21%] → REG R_1_1 (5894ms) [PD_-11%] → REG R_1_2 (6ms) [PD_-16%] → REG R_1_1 (151ms) [PD_-15%] → REG R_1_2 (8ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (248ms) [PD_-19%] → REG R_1_1 (9880ms) [PD_-14%] +MS → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_2 (219ms) [PD_-20%] → REG R_1_1 (4170ms) [PD_-13%] → End
P10_M03,Start → FIX R_1_2 (start) [PD_-13%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_-9%] → REG R_1_2 (8ms) [PD_-19%] → REG R_1_1 (63ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (223ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (1392ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-11%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (5ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (6ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (8ms) [PD_-51%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_1 (7ms) [PD_-59%] → SAC R_0_0 → FIX R_0_0 (9ms) [PD_-50%] → REG R_0_1 (11ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+2%] → REG R_0_1 (27ms) [PD_-12%] → REG R_1_1 (600ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_0_1 (0ms) [PD_-44%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-57%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (7ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (658ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (6ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (6ms) [PD_+4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (628ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_1_2 (8ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-12%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (4ms) [PD_-48%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (7ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (92ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (2ms) [PD_-55%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-52%] → REG R_3_1 (0ms) [PD_-100%] → SAC R_2_2 → FIX R_2_2 (5ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-9%] → SAC R_1_3 → FIX R_1_3 (24ms) [PD_-29%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (4ms) [PD_-10%] → REG R_1_3 (0ms) [PD_+0%] → REG R_1_2 (396ms) [PD_-0%] → REG R_1_3 (8ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (24ms) [PD_-1%] → REG R_1_3 (8ms) [PD_-3%] → REG R_1_2 (8ms) [PD_-2%] → REG R_1_3 (0ms) [PD_-3%] → REG R_1_2 (16ms) [PD_-2%] → REG R_1_3 (0ms) [PD_-3%] → REG R_1_2 (8ms) [PD_-2%] → REG R_1_3 (0ms) [PD_-2%] → REG R_1_2 (8ms) [PD_-4%] → BLINK → FIX R_1_2 (start) [PD_+2%] → REG R_1_3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (8ms) [PD_-0%] → REG R_1_3 (0ms) [PD_-5%] → REG R_1_2 (16ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-72%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (24ms) [PD_-43%] → REG R_3_1 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_+14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (1904ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-69%] → JMP R_3_-1 → FIX R_3_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_3_-2 → FIX R_3_-2 (0ms) [PD_-100%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_7_-5 → FIX R_7_-5 (0ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-53%] → REG R_7_-5 (0ms) [PD_-100%] → JMP R_10_-8 → FIX R_10_-8 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → JMP R_-41_28 → FIX R_-41_28 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → JMP R_-13_13 → FIX R_-13_13 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_-11_8 → FIX R_-11_8 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-59%] → JMP R_4_0 → FIX R_4_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_5_0 → FIX R_5_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-100%] → JMP R_8_-1 → FIX R_8_-1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-2%] → REG R_3_0 (8ms) [PD_-0%] → REG R_0_1 (0ms) [PD_+18%] → REG R_3_0 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-3%] → REG R_3_0 (9ms) [PD_+0%] → REG R_1_1 (32ms) [PD_-3%] → JMP R_5_-2 → FIX R_5_-2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-5%] → JMP R_6_-3 → FIX R_6_-3 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-5%] → REG R_1_1 (246ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (31ms) [PD_-46%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (440ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-62%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (1432ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-61%] → REG R_2_1 (8ms) [PD_-80%] → REG R_0_1 (0ms) [PD_-60%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-68%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-41%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (18ms) [PD_-46%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_1 (8ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (402ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_0 (0ms) [PD_-14%] → REG R_3_1 (8ms) [PD_-75%] → REG R_3_-2 (0ms) [PD_-54%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_3_-3 → FIX R_3_-3 (0ms) [PD_-11%] → REG R_2_1 (6ms) [PD_-100%] → REG R_3_-3 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-44%] → JMP R_3_-4 → FIX R_3_-4 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_5_-7 → FIX R_5_-7 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-54%] → JMP R_5_-9 → FIX R_5_-9 (0ms) [PD_-12%] → JMP R_11_-14 → FIX R_11_-14 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-7%] → JMP R_7_-9 → FIX R_7_-9 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-58%] → JMP R_18_-29 → FIX R_18_-29 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_-4_11 → FIX R_-4_11 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_-4_8 → FIX R_-4_8 (0ms) [PD_-12%] → JMP R_36_-21 → FIX R_36_-21 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-70%] → JMP R_-36_21 → FIX R_-36_21 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-8%] → REG R_4_0 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_5_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_6_0 → FIX R_6_0 (0ms) [PD_-100%] → REG R_1_1 (386ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-45%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (35ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-10%] → REG R_1_0 (8ms) [PD_-15%] → REG R_1_1 (365ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-48%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (24ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (1088ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_1_2 (0ms) [PD_-9%] → SAC R_0_3 → FIX R_0_3 (0ms) [PD_-47%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-73%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-2%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-3%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (586ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (5ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-42%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-52%] → REG R_1_1 (8ms) [PD_-52%] → REG R_2_-1 (0ms) [PD_-41%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-53%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (436ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_0 (0ms) [PD_-66%] → REG R_1_1 (4ms) [PD_-51%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-74%] → REG R_3_0 (0ms) [PD_-74%] → REG R_0_0 (0ms) [PD_+3%] → REG R_3_-1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_+3%] → REG R_3_-1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_+2%] → JMP R_7_-4 → FIX R_7_-4 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_+1%] → REG R_7_-4 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-55%] → REG R_3_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_+1%] → JMP R_7_-3 → FIX R_7_-3 (0ms) [PD_-33%] → REG R_0_1 (0ms) [PD_+2%] → JMP R_-36_17 → FIX R_-36_17 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_+3%] → JMP R_-5_5 → FIX R_-5_5 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-21%] → REG R_4_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-7%] → REG R_5_0 (0ms) [PD_-31%] → JMP R_60_-35 → FIX R_60_-35 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-3%] → JMP R_300_-300 → FIX R_300_-300 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-26%] → JMP R_-10_4 → FIX R_-10_4 (0ms) [PD_-7%] → REG R_1_1 (1064ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_2_1 (11ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-52%] → REG R_1_2 (4ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (2345ms) [PD_-3%] +MS → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_2 (69ms) [PD_-7%] → REG R_1_1 (8ms) [PD_-2%] → REG R_1_2 (96ms) [PD_-7%] → BLINK → FIX R_1_2 (start) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-80%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-48%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-72%] → JMP R_2_0 → FIX R_2_0 (9ms) [PD_-81%] → REG R_0_0 (0ms) [PD_+4%] → REG R_3_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_+5%] → REG R_5_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_4_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-52%] → REG R_0_1 (0ms) [PD_-100%] → JMP R_5_-1 → FIX R_5_-1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-31%] → SAC R_6_-1 → FIX R_6_-1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_+6%] → JMP R_-37_9 → FIX R_-37_9 (0ms) [PD_-8%] → REG R_1_2 (48ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (17ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (56ms) [PD_-14%] → REG R_1_1 (28ms) [PD_-18%] → REG R_1_2 (83ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (957ms) [PD_-13%] → REG R_1_1 (333ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-63%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-61%] → REG R_2_0 (8ms) [PD_-81%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_0 (16ms) [PD_-71%] → REG R_3_0 (24ms) [PD_-17%] → REG R_1_1 (137ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-41%] → REG R_0_0 (82ms) [PD_-60%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-82%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (4ms) [PD_-11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (181ms) [PD_-7%] +MS → BLINK → FIX R_1_2 (start) [PD_-4%] → REG R_1_1 (6ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-60%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-13%] → REG R_3_1 (24ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-46%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-69%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_3_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-25%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_2 (12ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-6%] → REG R_1_2 (8ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (16ms) [PD_-4%] → REG R_1_2 (80ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-10%] → BLINK → FIX R_1_2 (start) [PD_+1%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (8ms) [PD_+1%] → REG R_1_1 (8ms) [PD_-7%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-4%] → REG R_3_1 (8ms) [PD_-70%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-43%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-72%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-67%] → REG R_0_2 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-63%] → REG R_0_2 (0ms) [PD_-38%] → REG R_1_2 (0ms) [PD_-48%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-43%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-1%] → REG R_0_2 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-31%] → REG R_1_1 (32ms) [PD_-9%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (8ms) [PD_+8%] → REG R_1_1 (8ms) [PD_-10%] → REG R_1_2 (8ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (14ms) [PD_-11%] → REG R_1_2 (9ms) [PD_+7%] → REG R_1_1 (14ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (184ms) [PD_+7%] → BLINK → FIX R_1_2 (start) [PD_+8%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-72%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-53%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+16%] → REG R_3_0 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-59%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → JMP R_40_-24 → FIX R_40_-24 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-12%] → JMP R_-9_3 → FIX R_-9_3 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_+16%] → JMP R_-6_2 → FIX R_-6_2 (0ms) [PD_-4%] → REG R_0_1 (8ms) [PD_+18%] → REG R_-6_2 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-100%] → JMP R_-5_2 → FIX R_-5_2 (0ms) [PD_-28%] → JMP R_-3_1 → FIX R_-3_1 (0ms) [PD_-27%] → REG R_0_1 (8ms) [PD_-100%] → JMP R_-2_1 → FIX R_-2_1 (8ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+7%] → JMP R_-1_1 → FIX R_-1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+7%] → JMP R_-3_3 → FIX R_-3_3 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_+9%] → JMP R_-1_2 → FIX R_-1_2 (0ms) [PD_-4%] → JMP R_-5_1 → FIX R_-5_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-5%] → JMP R_-4_3 → FIX R_-4_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_+7%] → REG R_-1_2 (0ms) [PD_-5%] → REG R_1_2 (8ms) [PD_+6%] → REG R_-1_2 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+6%] → REG R_-1_1 (0ms) [PD_-9%] → SAC R_-2_2 → FIX R_-2_2 (0ms) [PD_-8%] → REG R_1_2 (8ms) [PD_+5%] → REG R_-1_2 (0ms) [PD_-4%] → REG R_-2_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+6%] → REG R_-2_1 (0ms) [PD_-4%] → REG R_1_2 (6ms) [PD_+5%] → JMP R_-5_3 → FIX R_-5_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_+6%] → REG R_-2_2 (0ms) [PD_-7%] → REG R_-1_1 (0ms) [PD_-8%] → REG R_1_2 (8ms) [PD_+5%] → REG R_-1_2 (0ms) [PD_-7%] → REG R_-2_1 (0ms) [PD_-3%] → JMP R_-4_1 → FIX R_-4_1 (0ms) [PD_-4%] → REG R_1_1 (328ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (8ms) [PD_+1%] → REG R_1_2 (8ms) [PD_+6%] → REG R_1_1 (8ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (14ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+16%] → REG R_3_1 (7ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-28%] → REG R_3_1 (8ms) [PD_-58%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (8ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_+17%] → REG R_1_2 (32ms) [PD_+0%] → REG R_1_1 (1404ms) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_+1%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (4ms) [PD_-45%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (29ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (8ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (24ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (580ms) [PD_+2%] → REG R_1_2 (190ms) [PD_-4%] → REG R_1_3 (414ms) [PD_-8%] → BLINK → FIX R_1_3 (start) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+9%] → REG R_3_0 (0ms) [PD_-65%] → REG R_0_0 (8ms) [PD_+9%] → REG R_3_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-6%] → JMP R_8_-2 → FIX R_8_-2 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-66%] → JMP R_-48_17 → FIX R_-48_17 (0ms) [PD_-35%] → REG R_0_1 (8ms) [PD_-46%] → JMP R_19_-5 → FIX R_19_-5 (0ms) [PD_-7%] → JMP R_100_-38 → FIX R_100_-38 (0ms) [PD_-7%] → REG R_0_1 (8ms) [PD_-45%] → JMP R_-26_8 → FIX R_-26_8 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-100%] → JMP R_-11_5 → FIX R_-11_5 (0ms) [PD_-8%] → JMP R_-6_4 → FIX R_-6_4 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_2 (444ms) [PD_-0%] → REG R_1_1 (8ms) [PD_-3%] → REG R_1_2 (12ms) [PD_-1%] → REG R_1_1 (234ms) [PD_-4%] → REG R_1_2 (16ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (31ms) [PD_-7%] → REG R_1_2 (24ms) [PD_-4%] → REG R_1_1 (32ms) [PD_-5%] → REG R_1_2 (4ms) [PD_-5%] → REG R_1_1 (239ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-3%] → REG R_1_2 (8ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-73%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-74%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-57%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-60%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_+28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-7%] → REG R_1_1 (14ms) [PD_-16%] → REG R_1_2 (203ms) [PD_-5%] → REG R_1_1 (146ms) [PD_-2%] → REG R_1_2 (18ms) [PD_+4%] → REG R_1_1 (165ms) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_+1%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (8ms) [PD_-8%] → REG R_1_2 (6ms) [PD_+0%] → REG R_1_1 (9ms) [PD_-85%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-37%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-11%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-20%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-49%] → REG R_3_1 (8ms) [PD_-72%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-24%] → REG R_3_1 (8ms) [PD_-54%] → REG R_1_2 (8ms) [PD_+4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (8ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (11ms) [PD_-3%] → REG R_1_1 (275ms) [PD_-3%] → REG R_1_2 (401ms) [PD_-3%] → REG R_1_1 (763ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-49%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-47%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (8ms) [PD_-2%] → REG R_1_1 (8ms) [PD_-11%] → REG R_0_1 (8ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-11%] → REG R_0_1 (9ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (512ms) [PD_-2%] → REG R_1_2 (250ms) [PD_-5%] → REG R_2_2 (28ms) [PD_-10%] → SAC R_2_3 → FIX R_2_3 (10ms) [PD_-12%] → REG R_2_2 (253ms) [PD_-13%] → REG R_2_3 (8ms) [PD_-13%] → REG R_2_2 (34ms) [PD_-10%] → REG R_2_3 (858ms) [PD_-4%] → BLINK → FIX R_2_3 (start) [PD_-6%] → REG R_2_2 (0ms) [PD_-1%] → REG R_2_3 (0ms) [PD_-65%] → REG R_2_1 (0ms) [PD_-72%] → REG R_2_3 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+3%] → REG R_3_1 (0ms) [PD_-74%] → REG R_2_3 (0ms) [PD_-100%] → JMP R_4_2 → FIX R_4_2 (0ms) [PD_-2%] → REG R_2_3 (0ms) [PD_-100%] → SAC R_3_2 → FIX R_3_2 (0ms) [PD_-6%] → REG R_2_3 (0ms) [PD_-0%] → REG R_3_2 (0ms) [PD_-5%] → REG R_2_3 (0ms) [PD_-1%] → REG R_3_2 (0ms) [PD_-4%] → REG R_2_3 (0ms) [PD_-100%] → JMP R_4_4 → FIX R_4_4 (0ms) [PD_-9%] → REG R_2_3 (470ms) [PD_-24%] → REG R_2_2 (4ms) [PD_-1%] → REG R_2_3 (20ms) [PD_-1%] → REG R_2_2 (8ms) [PD_-1%] → REG R_2_3 (0ms) [PD_+1%] → REG R_2_2 (69ms) [PD_-1%] → BLINK → FIX R_2_2 (start) [PD_-2%] → REG R_2_3 (380ms) [PD_-31%] → REG R_2_2 (0ms) [PD_-1%] → REG R_2_3 (0ms) [PD_-0%] → REG R_2_2 (0ms) [PD_-2%] → REG R_2_3 (0ms) [PD_+0%] → REG R_2_2 (0ms) [PD_-1%] → REG R_2_3 (0ms) [PD_+1%] → REG R_2_2 (0ms) [PD_+1%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (9ms) [PD_-1%] → REG R_2_3 (13ms) [PD_+0%] → REG R_2_2 (278ms) [PD_+1%] → BLINK → FIX R_2_2 (start) [PD_-2%] → REG R_2_3 (26ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-65%] → REG R_2_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+1%] → REG R_2_3 (0ms) [PD_-3%] → REG R_3_0 (0ms) [PD_+2%] → REG R_2_3 (0ms) [PD_+1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_+1%] → JMP R_4_1 → FIX R_4_1 (0ms) [PD_+1%] → REG R_2_3 (0ms) [PD_+0%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_4_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_+0%] → REG R_4_1 (0ms) [PD_-100%] → JMP R_7_2 → FIX R_7_2 (0ms) [PD_-5%] → REG R_2_2 (0ms) [PD_-37%] → REG R_2_3 (0ms) [PD_-33%] → JMP R_9_3 → FIX R_9_3 (0ms) [PD_-2%] → REG R_2_2 (0ms) [PD_-24%] → JMP R_11_3 → FIX R_11_3 (0ms) [PD_-1%] → REG R_4_2 (0ms) [PD_-2%] → REG R_2_2 (0ms) [PD_-4%] → JMP R_5_3 → FIX R_5_3 (0ms) [PD_-3%] → REG R_2_2 (174ms) [PD_-1%] → BLINK → FIX R_2_2 (start) [PD_-1%] → REG R_2_3 (0ms) [PD_+0%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-48%] → REG R_2_2 (0ms) [PD_-67%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-46%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-60%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_1_4 → FIX R_1_4 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-36%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-71%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (7ms) [PD_-5%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_2_-2 → FIX R_2_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-53%] → REG R_2_-1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-53%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+15%] → REG R_2_-2 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_-2 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_+12%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+15%] → REG R_2_-1 (8ms) [PD_-69%] → REG R_0_0 (8ms) [PD_-43%] → REG R_2_-1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-56%] → REG R_2_-1 (11ms) [PD_-4%] → REG R_0_0 (0ms) [PD_+13%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+15%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+14%] → REG R_2_-2 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_+15%] → REG R_2_-2 (0ms) [PD_-6%] → REG R_2_-1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_+14%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-5%] → REG R_2_-2 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_+14%] → REG R_2_-2 (0ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-21%] → REG R_2_-2 (8ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-39%] → REG R_2_-2 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-38%] → REG R_2_-2 (0ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-37%] → REG R_2_-2 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-38%] → REG R_2_-2 (8ms) [PD_-53%] → REG R_0_0 (0ms) [PD_+12%] → JMP R_2_-3 → FIX R_2_-3 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_-2 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_-2 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_+14%] → REG R_2_-3 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-3 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_+13%] → REG R_2_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+11%] → REG R_2_-3 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+11%] → REG R_2_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+12%] → JMP R_2_-4 → FIX R_2_-4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → JMP R_1_-3 → FIX R_1_-3 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+14%] → REG R_3_1 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-42%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-43%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-43%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_3_1 (8ms) [PD_-44%] → REG R_0_0 (8ms) [PD_-2%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-42%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-44%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-68%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+15%] → REG R_3_1 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+15%] → REG R_3_1 (6ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-50%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+14%] → REG R_2_1 (0ms) [PD_-50%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-49%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-48%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-53%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-53%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+16%] → REG R_3_1 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-63%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-72%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+16%] → REG R_2_-1 (0ms) [PD_-8%] → REG R_0_0 (8ms) [PD_-42%] → REG R_2_-1 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_+16%] → REG R_2_-1 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (8ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-11%] → REG R_0_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (8ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_+16%] → REG R_1_1 (2142ms) [PD_-7%] → REG R_1_2 (174ms) [PD_-10%] → BLINK → FIX R_1_2 (start) [PD_-16%] → REG R_1_1 (8ms) [PD_-55%] → REG R_1_2 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (8ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (24ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (44ms) [PD_-13%] → REG R_1_1 (732ms) [PD_-10%] +MS → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (7ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-72%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-8%] → REG R_2_1 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-8%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-71%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-51%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-44%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-51%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_2 (9ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-17%] → REG R_1_2 (8ms) [PD_-8%] → REG R_1_1 (4ms) [PD_-15%] → REG R_1_2 (8ms) [PD_-11%] → REG R_1_1 (825ms) [PD_-11%] → REG R_1_2 (578ms) [PD_-12%] → REG R_1_1 (796ms) [PD_-12%] → REG R_1_2 (12ms) [PD_-20%] → REG R_1_1 (4ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (119ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_1_2 (12ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-55%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_2 (24ms) [PD_-21%] → REG R_1_1 (559ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-73%] → REG R_1_1 (8ms) [PD_-46%] → REG R_1_0 (8ms) [PD_-52%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (408ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-49%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-58%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (6ms) [PD_-12%] → REG R_1_1 (1298ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-1%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-43%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-49%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+1%] → REG R_3_0 (0ms) [PD_-12%] → REG R_1_2 (8ms) [PD_-49%] → REG R_3_0 (8ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+1%] → REG R_3_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (2009ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-35%] → REG R_0_0 (8ms) [PD_-81%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-62%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (7ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (8ms) [PD_-11%] → REG R_1_1 (1822ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_1 (6ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-41%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-44%] → REG R_1_2 (8ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (518ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-73%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (519ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-14%] → REG R_2_1 (8ms) [PD_-77%] → REG R_0_1 (8ms) [PD_-34%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-83%] → REG R_1_1 (7ms) [PD_-34%] → REG R_1_2 (8ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-5%] → REG R_1_2 (8ms) [PD_-9%] → REG R_1_1 (348ms) [PD_-6%] → REG R_1_0 (1588ms) [PD_-10%] +MS → BLINK → FIX R_1_0 (start) [PD_-42%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-41%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-39%] → REG R_1_-1 (0ms) [PD_-5%] → REG R_0_-1 (0ms) [PD_-49%] → REG R_1_-1 (8ms) [PD_-19%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-56%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_+0%] → REG R_0_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (2824ms) [PD_-11%] +MS → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_1_5 → FIX R_1_5 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (6ms) [PD_-26%] → REG R_3_1 (9ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_2 (17ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (694ms) [PD_-15%] → REG R_1_2 (720ms) [PD_-22%] → REG R_1_1 (1690ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+43%] → REG R_3_1 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_0 (5ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-59%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-46%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_2 (8ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (8ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (98ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (11ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-38%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_5_-6 → FIX R_5_-6 (0ms) [PD_-17%] → JMP R_7_-10 → FIX R_7_-10 (0ms) [PD_-61%] → REG R_2_1 (8ms) [PD_-100%] → JMP R_4_-2 → FIX R_4_-2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_4_-3 → FIX R_4_-3 (0ms) [PD_-14%] → JMP R_6_-5 → FIX R_6_-5 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_11_-11 → FIX R_11_-11 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-66%] → JMP R_89_-114 → FIX R_89_-114 (0ms) [PD_-100%] → JMP R_-19_28 → FIX R_-19_28 (0ms) [PD_-40%] → REG R_0_1 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_50_-53 → FIX R_50_-53 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-8%] → REG R_4_0 (0ms) [PD_-13%] → SAC R_4_-1 → FIX R_4_-1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-54%] → REG R_5_-1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-7%] → REG R_4_0 (8ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-33%] → JMP R_7_-1 → FIX R_7_-1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-11%] → JMP R_9_-2 → FIX R_9_-2 (0ms) [PD_-13%] → REG R_1_1 (300ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_-2 (0ms) [PD_-55%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_-2 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-10%] → REG R_3_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_-3 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → JMP R_6_-7 → FIX R_6_-7 (0ms) [PD_-100%] → JMP R_12_-16 → FIX R_12_-16 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_6_-4 → FIX R_6_-4 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_8_-7 → FIX R_8_-7 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-6%] → JMP R_12_-12 → FIX R_12_-12 (0ms) [PD_-9%] → REG R_1_0 (8ms) [PD_-100%] → JMP R_267_-300 → FIX R_267_-300 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-19_27 → FIX R_-19_27 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_+3%] → REG R_4_-1 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_5_-2 (0ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-3%] → JMP R_6_-2 → FIX R_6_-2 (0ms) [PD_-100%] → REG R_1_1 (658ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_0_1 (0ms) [PD_-19%] → REG R_2_1 (8ms) [PD_-59%] → REG R_0_1 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-52%] → REG R_0_0 (8ms) [PD_-60%] → REG R_1_1 (8ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_1 (560ms) [PD_-9%] +MS → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_4_-5 → FIX R_4_-5 (0ms) [PD_-48%] → REG R_2_1 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_5_-6 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_8_-10 → FIX R_8_-10 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_16_-20 → FIX R_16_-20 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_5_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_6_-4 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_13_-10 → FIX R_13_-10 (0ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-53%] → JMP R_40_-40 → FIX R_40_-40 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-28%] → REG R_4_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_5_-2 (8ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-4%] → REG R_4_0 (0ms) [PD_-7%] → REG R_1_1 (8ms) [PD_-100%] → JMP R_-30_22 → FIX R_-30_22 (0ms) [PD_-19%] → REG R_1_1 (826ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (13ms) [PD_-100%] → REG R_3_1 (5ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-55%] → REG R_2_1 (5ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+59%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (1307ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_0_0 (0ms) [PD_-14%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-59%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_1 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-100%] → REG R_2_1 (4ms) [PD_-70%] → REG R_0_1 (6ms) [PD_-61%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-47%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (2362ms) [PD_-12%] +MS → REG R_1_2 (254ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_2 (261ms) [PD_-23%] → REG R_1_1 (682ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_2 (16ms) [PD_-19%] → REG R_1_1 (9ms) [PD_-26%] → REG R_2_1 (10ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-61%] → REG R_1_2 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-64%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-43%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (207ms) [PD_-21%] → REG R_1_1 (567ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (9ms) [PD_-61%] → REG R_1_2 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_1 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-53%] → REG R_2_1 (0ms) [PD_-40%] → REG R_3_1 (11ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-69%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-8%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-9%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (12ms) [PD_-17%] → REG R_1_1 (460ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (11ms) [PD_-14%] → REG R_2_1 (11ms) [PD_-14%] → REG R_2_2 (0ms) [PD_-14%] → REG R_2_1 (463ms) [PD_-19%] → BLINK → FIX R_2_1 (start) [PD_-19%] → REG R_2_2 (28ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-60%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-57%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-50%] → REG R_3_1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-52%] → REG R_4_0 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-9%] → REG R_4_1 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_1 (180ms) [PD_-14%] → BLINK → FIX R_2_1 (start) [PD_-16%] → REG R_3_1 (8ms) [PD_-11%] → REG R_2_1 (8ms) [PD_-59%] → REG R_3_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-18%] → REG R_3_1 (8ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-9%] → REG R_2_1 (8ms) [PD_-60%] → REG R_3_1 (8ms) [PD_-10%] → REG R_2_1 (8ms) [PD_-59%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-19%] → REG R_3_1 (9ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-10%] → REG R_2_1 (351ms) [PD_-15%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_1 (12ms) [PD_-34%] → REG R_2_2 (21ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-58%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-51%] → REG R_3_1 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_2 (1ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_2 (8ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (12ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (203ms) [PD_-5%] → REG R_1_2 (78ms) [PD_-7%] → REG R_1_1 (13ms) [PD_-13%] → REG R_1_2 (316ms) [PD_-15%] +MS → REG R_1_1 (9ms) [PD_-18%] → REG R_1_2 (8ms) [PD_-18%] → REG R_1_1 (133ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (318ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_1_2 (20ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-26%] → REG R_2_1 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-26%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-46%] → REG R_2_1 (10ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+49%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_2 (7ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-47%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_2 (28ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (15ms) [PD_-25%] → REG R_1_2 (247ms) [PD_-18%] → REG R_1_1 (270ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_2 (4ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (4ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-43%] → REG R_2_1 (0ms) [PD_-37%] → REG R_0_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-8%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (4ms) [PD_-25%] → REG R_1_2 (24ms) [PD_-15%] → REG R_1_1 (950ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_2_1 (13ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-58%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (8ms) [PD_-56%] → REG R_1_2 (8ms) [PD_-2%] → REG R_1_1 (8ms) [PD_-13%] → REG R_1_2 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (4ms) [PD_-10%] → REG R_1_1 (4ms) [PD_-6%] → REG R_1_2 (4ms) [PD_-6%] → REG R_1_1 (366ms) [PD_-7%] → REG R_1_0 (603ms) [PD_-11%] → BLINK → FIX R_1_0 (start) [PD_-27%] → REG R_0_0 (0ms) [PD_-43%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-39%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-40%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-37%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (352ms) [PD_-14%] → REG R_1_2 (16ms) [PD_-7%] → REG R_1_1 (836ms) [PD_-15%] → REG R_1_2 (4ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-15%] → BLINK → FIX R_1_2 (start) [PD_-19%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-55%] → REG R_1_1 (8ms) [PD_-73%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-33%] → REG R_1_2 (8ms) [PD_-55%] → REG R_1_1 (12ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (444ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_3_1 (24ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-68%] → REG R_1_1 (6ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_1 (7ms) [PD_-100%] → REG R_1_1 (4607ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-33%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-42%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_-2 (0ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-70%] → JMP R_-25_51 → FIX R_-25_51 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-22%] → JMP R_-7_18 → FIX R_-7_18 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-44%] → REG R_300_-300 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_11_-16 → FIX R_11_-16 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-21%] → JMP R_28_-46 → FIX R_28_-46 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_5_-5 → FIX R_5_-5 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_8_-9 → FIX R_8_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_5_-4 → FIX R_5_-4 (0ms) [PD_-25%] → REG R_0_0 (7ms) [PD_-20%] → REG R_1_1 (322ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-55%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (537ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (5ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-65%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-40%] → REG R_1_0 (7ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-59%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-19%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-61%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (328ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-66%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-69%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-12%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (8ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (690ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-72%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-11%] → REG R_2_1 (8ms) [PD_-81%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (10ms) [PD_-69%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (4ms) [PD_-7%] → REG R_3_1 (5ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (2332ms) [PD_-14%] → End
P10_M04,Start → FIX R_1_2 (start) [PD_-8%] → SAC R_1_1 → FIX R_1_1 (2194ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-11%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-52%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (8ms) [PD_-52%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (960ms) [PD_+0%] → BLINK → FIX R_1_1 (start) [PD_+0%] → REG R_1_2 (0ms) [PD_-5%] → REG R_2_1 (7ms) [PD_-100%] → SAC R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-60%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → SAC R_0_3 → FIX R_0_3 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-66%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (884ms) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-65%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-47%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_2 (8ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-0%] → REG R_0_0 (10ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_1 (8ms) [PD_-50%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_1 (796ms) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-40%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (10ms) [PD_-100%] → REG R_3_1 (6ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-47%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (772ms) [PD_-1%] → REG R_1_2 (403ms) [PD_-9%] → REG R_1_1 (26ms) [PD_-10%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (4ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (131ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (4ms) [PD_-9%] → REG R_1_1 (43ms) [PD_-5%] → REG R_1_2 (960ms) [PD_-9%] +MS → BLINK → FIX R_1_2 (start) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-67%] → REG R_3_1 (8ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-59%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-56%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-46%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-15%] → REG R_0_1 (8ms) [PD_-19%] → REG R_1_2 (153ms) [PD_-12%] → REG R_1_1 (1805ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (319ms) [PD_-0%] → BLINK → FIX R_1_1 (start) [PD_-1%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-54%] → REG R_2_1 (0ms) [PD_-44%] → REG R_3_1 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-34%] → REG R_1_2 (7ms) [PD_-54%] → REG R_1_1 (8ms) [PD_+4%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (32ms) [PD_-44%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (152ms) [PD_-7%] → REG R_1_1 (8ms) [PD_-6%] → REG R_1_2 (35ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (252ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-3%] → REG R_1_2 (12ms) [PD_+1%] → REG R_1_1 (10ms) [PD_-6%] → REG R_1_2 (14ms) [PD_-60%] → REG R_0_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-47%] → REG R_0_1 (0ms) [PD_-8%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-47%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-4%] → REG R_2_1 (7ms) [PD_-59%] → REG R_1_2 (8ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (25ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_2 (4ms) [PD_-8%] → REG R_1_1 (100ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (534ms) [PD_-2%] → REG R_1_1 (8ms) [PD_-6%] → REG R_1_2 (361ms) [PD_-3%] → REG R_1_1 (315ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (42ms) [PD_-4%] → REG R_1_2 (4ms) [PD_-4%] → REG R_1_1 (12ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (4ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (49ms) [PD_-4%] → REG R_1_2 (21ms) [PD_-6%] → REG R_1_1 (14ms) [PD_-6%] → REG R_1_2 (820ms) [PD_-6%] → REG R_1_1 (12ms) [PD_-11%] → REG R_1_2 (123ms) [PD_-5%] → REG R_1_1 (238ms) [PD_-3%] → REG R_1_2 (128ms) [PD_-5%] +MS → REG R_1_1 (8ms) [PD_-10%] → REG R_1_2 (74ms) [PD_-6%] → BLINK → FIX R_1_2 (start) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (3576ms) [PD_-9%] → BLINK → FIX R_1_2 (start) [PD_-30%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-8%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_+1%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_+5%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-7%] → REG R_1_2 (214ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (356ms) [PD_-0%] → REG R_1_1 (152ms) [PD_-5%] → REG R_1_2 (16ms) [PD_-4%] → REG R_1_1 (12ms) [PD_-8%] → REG R_1_2 (391ms) [PD_-9%] → BLINK → FIX R_1_2 (start) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (24ms) [PD_-38%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_0_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-49%] → REG R_0_1 (7ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (162ms) [PD_-3%] → BLINK → FIX R_1_2 (start) [PD_-3%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-79%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (32ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-62%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_2_-2 → FIX R_2_-2 (8ms) [PD_-55%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_3_-5 → FIX R_3_-5 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-31%] → JMP R_4_-7 → FIX R_4_-7 (0ms) [PD_-63%] → JMP R_5_-9 → FIX R_5_-9 (0ms) [PD_-58%] → REG R_2_1 (7ms) [PD_-100%] → JMP R_4_-6 → FIX R_4_-6 (0ms) [PD_-60%] → REG R_5_-9 (0ms) [PD_-55%] → REG R_0_1 (0ms) [PD_-27%] → JMP R_9_-17 → FIX R_9_-17 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_+2%] → JMP R_4_-5 → FIX R_4_-5 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_+2%] → REG R_4_-5 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_+2%] → JMP R_5_-8 → FIX R_5_-8 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-28%] → REG R_5_-9 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-29%] → JMP R_6_-11 → FIX R_6_-11 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-27%] → JMP R_8_-17 → FIX R_8_-17 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-3%] → JMP R_5_-7 → FIX R_5_-7 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-1%] → REG R_5_-8 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_5_-10 → FIX R_5_-10 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-2%] → REG R_4_-5 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_5_-7 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_3_-4 → FIX R_3_-4 (0ms) [PD_-7%] → REG R_1_1 (306ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (6ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (12ms) [PD_-0%] → REG R_1_1 (220ms) [PD_-7%] → REG R_1_2 (876ms) [PD_-10%] → BLINK → FIX R_1_2 (start) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (17ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (1974ms) [PD_-12%] → BLINK → FIX R_1_2 (start) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-69%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (625ms) [PD_-9%] → BLINK → FIX R_1_2 (start) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-46%] → REG R_2_1 (0ms) [PD_-48%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-52%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-41%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (308ms) [PD_-11%] → BLINK → FIX R_1_2 (start) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (16ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (1472ms) [PD_-7%] → REG R_1_1 (468ms) [PD_-5%] → REG R_1_2 (1065ms) [PD_-11%] → BLINK → FIX R_1_2 (start) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-42%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-70%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-6%] → REG R_0_1 (36ms) [PD_-52%] → REG R_0_2 (8ms) [PD_-10%] → REG R_1_2 (2900ms) [PD_-10%] → REG R_1_1 (528ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (148ms) [PD_-1%] → End
P11_M01,Start → FIX R_1_2 (start) [PD_-22%] → BLINK → FIX R_1_2 (start) [PD_-21%] → SAC R_1_1 → FIX R_1_1 (8ms) [PD_-47%] → JMP R_3_2 → FIX R_3_2 (0ms) [PD_-100%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-42%] → REG R_1_2 (16ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (1742ms) [PD_-18%] → REG R_1_1 (1048ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_0 (13ms) [PD_-36%] → REG R_1_1 (12ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (2166ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-26%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-26%] → REG R_3_2 (8ms) [PD_-49%] → REG R_2_1 (0ms) [PD_-18%] → REG R_3_2 (0ms) [PD_+14%] → REG R_1_1 (3184ms) [PD_-11%] → REG R_1_0 (48ms) [PD_-17%] → SAC R_0_0 → FIX R_0_0 (130ms) [PD_-16%] → BLINK → FIX R_0_0 (start) [PD_-16%] → REG R_1_0 (32ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (11ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (4ms) [PD_-100%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-10%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (388ms) [PD_-16%] +MS → REG R_1_2 (908ms) [PD_-15%] → REG R_1_1 (1142ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_0 (8ms) [PD_-55%] → REG R_1_1 (4047ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (477ms) [PD_-16%] → REG R_1_1 (2923ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_1_2 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-51%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (4583ms) [PD_-12%] → REG R_1_2 (606ms) [PD_-15%] → REG R_1_1 (796ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-9%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (727ms) [PD_-13%] → REG R_1_2 (198ms) [PD_-12%] → REG R_1_1 (524ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (3ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (4ms) [PD_-11%] → REG R_1_2 (773ms) [PD_-12%] → REG R_1_1 (849ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-6%] → REG R_3_2 (0ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-18%] → REG R_1_1 (3601ms) [PD_-9%] → REG R_1_0 (16ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (161ms) [PD_-11%] → BLINK → FIX R_0_0 (start) [PD_-15%] → REG R_1_0 (36ms) [PD_-79%] → REG R_0_0 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-4%] → REG R_3_2 (8ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (8ms) [PD_-15%] → REG R_1_1 (690ms) [PD_-5%] +MS → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (55ms) [PD_-4%] → REG R_1_2 (654ms) [PD_-8%] → BLINK → FIX R_1_2 (start) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_2 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (8ms) [PD_-5%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (28ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (1256ms) [PD_-10%] → REG R_1_1 (2065ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-8%] +MS → REG R_1_2 (408ms) [PD_-14%] → REG R_1_1 (7600ms) [PD_-11%] → REG R_1_2 (1224ms) [PD_-17%] → REG R_1_1 (4684ms) [PD_-18%] → End
P11_M02,Start → FIX R_1_1 (start) [PD_-9%] +MS → BLINK → FIX R_1_1 (start) [PD_-20%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (8ms) [PD_-21%] → REG R_1_1 (25ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (2582ms) [PD_-7%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-2%] → REG R_1_1 (2202ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-10%] → SAC R_1_0 → FIX R_1_0 (64ms) [PD_-29%] → SAC R_0_0 → FIX R_0_0 (38ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (117ms) [PD_-9%] → REG R_1_0 (4ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (26ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (16210ms) [PD_-10%] +MS → End
P11_M03,Start → FIX R_1_1 (start) [PD_-11%] → SAC R_1_2 → FIX R_1_2 (868ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (115ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (6ms) [PD_-10%] → REG R_1_2 (4ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-12%] → REG R_1_2 (8ms) [PD_-10%] → REG R_1_1 (4ms) [PD_-12%] → REG R_1_2 (40ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (976ms) [PD_-9%] → REG R_1_1 (558ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-29%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (689ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-0%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (8ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-38%] → REG R_1_1 (1082ms) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (761ms) [PD_+8%] → BLINK → FIX R_1_1 (start) [PD_+5%] → BLINK → FIX R_1_1 (start) [PD_-21%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (855ms) [PD_+11%] → BLINK → FIX R_1_1 (start) [PD_-9%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+9%] → REG R_2_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_+11%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_+5%] → REG R_1_1 (871ms) [PD_+7%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-49%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (540ms) [PD_+6%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+10%] → REG R_1_1 (8ms) [PD_+5%] → REG R_1_0 (8ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (8ms) [PD_+5%] → REG R_1_1 (1372ms) [PD_-0%] → REG R_1_2 (301ms) [PD_-6%] → REG R_1_1 (6878ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (15ms) [PD_-59%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_0 (4ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-47%] → REG R_1_1 (948ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_3_0 (8ms) [PD_-100%] → JMP R_3_2 → FIX R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-61%] → REG R_1_2 (8ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-50%] → REG R_1_1 (1576ms) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_2_1 (169ms) [PD_+4%] → REG R_2_2 (892ms) [PD_-0%] → BLINK → FIX R_2_2 (start) [PD_-21%] → REG R_1_2 (0ms) [PD_+10%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+7%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+6%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+8%] → REG R_2_2 (0ms) [PD_-69%] → REG R_2_1 (0ms) [PD_-68%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-1%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_3_2 (14ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-47%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (817ms) [PD_+4%] → BLINK → FIX R_1_1 (start) [PD_-24%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (24ms) [PD_-59%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (16ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (16ms) [PD_-64%] → REG R_1_1 (28ms) [PD_-30%] → REG R_0_1 (218ms) [PD_-1%] → REG R_1_1 (40ms) [PD_+1%] → REG R_1_2 (276ms) [PD_+3%] → BLINK → FIX R_1_2 (start) [PD_-20%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_2 (16ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (135ms) [PD_-3%] → REG R_1_0 (284ms) [PD_-1%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (10ms) [PD_-9%] → REG R_1_0 (6ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (8ms) [PD_-8%] → REG R_1_0 (7ms) [PD_+3%] → REG R_0_0 (10ms) [PD_-9%] → REG R_1_0 (8ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (8ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (8ms) [PD_+3%] → REG R_0_0 (8ms) [PD_-9%] → REG R_1_0 (8ms) [PD_+3%] → REG R_0_0 (8ms) [PD_-9%] → REG R_1_0 (8ms) [PD_+3%] → REG R_0_0 (8ms) [PD_-8%] → REG R_1_0 (8ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (8ms) [PD_-7%] → REG R_1_0 (294ms) [PD_-2%] → BLINK → FIX R_1_0 (start) [PD_-31%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (10ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (5ms) [PD_+0%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_3_2 (7ms) [PD_-100%] → REG R_1_1 (979ms) [PD_+4%] → BLINK → FIX R_1_1 (start) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-38%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (1158ms) [PD_-2%] → REG R_1_0 (42ms) [PD_-3%] → REG R_0_0 (56ms) [PD_-4%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (4ms) [PD_-2%] → REG R_1_0 (12ms) [PD_-2%] → REG R_0_0 (8ms) [PD_-4%] → REG R_1_0 (8ms) [PD_-1%] → REG R_0_0 (187ms) [PD_-5%] → BLINK → FIX R_0_0 (start) [PD_-6%] → REG R_1_0 (16ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (25ms) [PD_-58%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_3_2 (8ms) [PD_-100%] → REG R_1_1 (2412ms) [PD_-4%] → REG R_1_2 (786ms) [PD_-11%] → REG R_1_1 (496ms) [PD_-9%] → REG R_1_2 (506ms) [PD_-11%] → REG R_1_1 (2179ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_1_2 (9ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (12ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-15%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-17%] → REG R_3_2 (8ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-49%] → REG R_3_2 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-12%] → REG R_3_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (106ms) [PD_-17%] → REG R_1_2 (664ms) [PD_-8%] → REG R_1_1 (1368ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (4ms) [PD_-32%] → REG R_1_0 (24ms) [PD_-72%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (698ms) [PD_-6%] → REG R_2_1 (16ms) [PD_-3%] → REG R_2_2 (8ms) [PD_-4%] → BLINK → FIX R_2_2 (start) [PD_-33%] → SAC R_2_3 → FIX R_2_3 (0ms) [PD_-12%] → REG R_2_2 (0ms) [PD_-4%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-4%] → REG R_2_3 (0ms) [PD_-12%] → REG R_2_2 (16ms) [PD_-25%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (5ms) [PD_-9%] → REG R_2_3 (8ms) [PD_-8%] → REG R_2_2 (0ms) [PD_-5%] → REG R_2_3 (16ms) [PD_-9%] → REG R_2_2 (8ms) [PD_-9%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_2 (8ms) [PD_-54%] → REG R_3_2 (8ms) [PD_-9%] → REG R_2_3 (8ms) [PD_+37%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_3 (74ms) [PD_-45%] → REG R_3_2 (25ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_+3%] → REG R_2_3 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_3 (5ms) [PD_-9%] → JMP R_3_5 → FIX R_3_5 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-9%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → JMP R_0_-6 → FIX R_0_-6 (0ms) [PD_-11%] → REG R_2_3 (0ms) [PD_-100%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-11%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-10%] → REG R_0_-2 (0ms) [PD_-15%] → REG R_2_3 (0ms) [PD_-100%] → JMP R_0_-3 → FIX R_0_-3 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-9%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_0_-1 (0ms) [PD_-13%] → REG R_2_3 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-11%] → REG R_2_3 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-8%] → REG R_2_2 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-49%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-56%] → REG R_2_3 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-9%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-11%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_2_3 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-56%] → REG R_2_3 (8ms) [PD_-54%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_2_3 (8ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-67%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_3 (7ms) [PD_-55%] → REG R_3_2 (8ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-7%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (6ms) [PD_-3%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (8ms) [PD_-12%] → REG R_1_1 (1417ms) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+5%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_3_2 (8ms) [PD_-100%] → REG R_1_1 (744ms) [PD_+5%] → REG R_2_1 (417ms) [PD_+4%] → BLINK → FIX R_2_1 (start) [PD_+4%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (880ms) [PD_+5%] → BLINK → FIX R_1_1 (start) [PD_-3%] → REG R_2_1 (308ms) [PD_+1%] → BLINK → FIX R_2_1 (start) [PD_+1%] → REG R_1_1 (18ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+81%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (8ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-49%] → REG R_1_1 (532ms) [PD_+2%] → REG R_2_1 (40ms) [PD_-8%] → REG R_2_2 (0ms) [PD_-5%] → REG R_2_1 (142ms) [PD_+2%] → REG R_2_2 (524ms) [PD_-3%] → BLINK → FIX R_2_2 (start) [PD_+2%] → REG R_1_2 (0ms) [PD_-3%] → REG R_2_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (10ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (262ms) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+7%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_3_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+6%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_3_2 (8ms) [PD_-100%] → REG R_1_1 (1624ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_1_0 (154ms) [PD_+4%] → BLINK → FIX R_1_0 (start) [PD_-11%] → REG R_1_1 (708ms) [PD_+1%] → REG R_1_2 (460ms) [PD_-5%] → REG R_1_1 (1762ms) [PD_-5%] +MS → REG R_1_2 (4ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-5%] → REG R_1_2 (36ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (8ms) [PD_-8%] → REG R_1_1 (366ms) [PD_-6%] → REG R_1_2 (1853ms) [PD_-10%] → BLINK → FIX R_1_2 (start) [PD_-12%] → REG R_1_1 (8ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (135ms) [PD_-13%] → REG R_1_1 (5774ms) [PD_-9%] → REG R_1_2 (12ms) [PD_-5%] → REG R_1_1 (196ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (4ms) [PD_-51%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-33%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (10ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (3517ms) [PD_+1%] → REG R_2_1 (184ms) [PD_+1%] → BLINK → FIX R_2_1 (start) [PD_-0%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-44%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_2_2 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (1071ms) [PD_+0%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (8ms) [PD_-47%] → REG R_1_1 (621ms) [PD_+5%] → BLINK → FIX R_1_1 (start) [PD_-1%] → REG R_1_2 (464ms) [PD_-7%] → REG R_1_1 (3438ms) [PD_-8%] → REG R_1_2 (12ms) [PD_-15%] → REG R_1_1 (1410ms) [PD_-3%] → REG R_1_2 (12ms) [PD_-1%] → REG R_1_1 (8ms) [PD_-2%] → REG R_1_2 (4ms) [PD_-1%] → REG R_1_1 (12ms) [PD_-1%] → REG R_1_2 (4ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (166ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (56ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (12ms) [PD_-6%] → REG R_1_2 (1484ms) [PD_-10%] → REG R_1_1 (1460ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (16ms) [PD_-8%] → REG R_1_1 (12ms) [PD_-9%] → REG R_1_2 (202ms) [PD_-9%] → REG R_1_1 (1072ms) [PD_-4%] → REG R_1_2 (8ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (16ms) [PD_-5%] → REG R_1_2 (248ms) [PD_-8%] → BLINK → FIX R_1_2 (start) [PD_-14%] → REG R_1_1 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (4ms) [PD_-64%] → REG R_1_2 (16ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (8ms) [PD_-38%] → REG R_1_1 (91ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (166ms) [PD_-2%] → REG R_1_2 (184ms) [PD_-0%] → REG R_1_1 (1172ms) [PD_-6%] +MS → REG R_1_2 (4ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (8ms) [PD_-7%] → REG R_1_1 (367ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (32ms) [PD_-34%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-48%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (2471ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-13%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (2496ms) [PD_-2%] → REG R_1_2 (448ms) [PD_-7%] → REG R_1_1 (1106ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (16ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (4ms) [PD_-5%] → REG R_1_1 (1526ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (1204ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (1696ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (465ms) [PD_-10%] → REG R_1_1 (666ms) [PD_-8%] → End
P11_M04,Start → FIX R_1_1 (start) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-3%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_+56%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (438ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-10%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_3_2 → FIX R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_3_2 (0ms) [PD_-100%] → JMP R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (2026ms) [PD_+0%] → REG R_1_0 (234ms) [PD_-5%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-11%] → REG R_1_0 (455ms) [PD_-4%] → BLINK → FIX R_1_0 (start) [PD_-5%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (31ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (32ms) [PD_-47%] → REG R_1_2 (0ms) [PD_-55%] → REG R_1_1 (594ms) [PD_-5%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+0%] → REG R_2_1 (40ms) [PD_+0%] → BLINK → FIX R_1_1 (start) [PD_+1%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (17ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_1 (969ms) [PD_-1%] +MS → REG R_1_2 (254ms) [PD_-4%] → REG R_1_1 (120ms) [PD_-6%] → REG R_1_2 (16ms) [PD_-8%] → REG R_1_1 (12ms) [PD_-6%] → REG R_1_2 (12ms) [PD_-5%] → REG R_1_1 (4ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (226ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (9ms) [PD_-5%] → REG R_1_2 (7ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (488ms) [PD_-6%] → REG R_1_1 (81ms) [PD_-3%] → REG R_1_2 (135ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (1ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (431ms) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+50%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_3_2 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-49%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (2404ms) [PD_+4%] → REG R_1_2 (4ms) [PD_+1%] → REG R_1_1 (77ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (195ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (412ms) [PD_-8%] → REG R_1_1 (2751ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (16ms) [PD_-31%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-11%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (6436ms) [PD_-7%] → REG R_1_2 (7ms) [PD_-10%] → REG R_1_1 (18ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (130ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (9ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (8ms) [PD_-54%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (59ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (4ms) [PD_-16%] → REG R_1_0 (156ms) [PD_-11%] → BLINK → FIX R_1_0 (start) [PD_-22%] → REG R_1_1 (12ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (658ms) [PD_-8%] +MS → REG R_1_2 (192ms) [PD_-9%] → REG R_1_1 (4ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (4ms) [PD_-12%] → REG R_1_2 (390ms) [PD_-13%] → REG R_1_1 (232ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (2186ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (3994ms) [PD_-7%] → REG R_1_2 (440ms) [PD_-9%] → REG R_1_1 (963ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-3%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-63%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-57%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-8%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-8%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-40%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-57%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+42%] → REG R_3_0 (8ms) [PD_-29%] → REG R_1_1 (12ms) [PD_-42%] → SAC R_0_1 → FIX R_0_1 (8ms) [PD_-5%] → REG R_1_1 (16ms) [PD_-10%] → REG R_0_1 (8ms) [PD_-6%] → REG R_1_1 (56ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_1 (2ms) [PD_-11%] → REG R_0_1 (480ms) [PD_-3%] → REG R_1_1 (136ms) [PD_-2%] → REG R_1_2 (48ms) [PD_-3%] → SAC R_1_3 → FIX R_1_3 (0ms) [PD_-4%] → REG R_1_2 (11ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-5%] → SAC R_2_3 → FIX R_2_3 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-6%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-6%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-7%] → REG R_2_3 (6ms) [PD_-2%] → REG R_1_3 (9ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-2%] → REG R_1_3 (0ms) [PD_-8%] → REG R_2_3 (8ms) [PD_-2%] → REG R_1_3 (8ms) [PD_-5%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-4%] → REG R_2_3 (8ms) [PD_-3%] → REG R_1_3 (9ms) [PD_-6%] → REG R_2_3 (10ms) [PD_-4%] → REG R_1_2 (7ms) [PD_-5%] → REG R_1_3 (8ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_3 (24ms) [PD_-4%] → REG R_2_3 (8ms) [PD_-5%] → REG R_1_3 (8ms) [PD_-8%] → REG R_2_3 (8ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_3 (8ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-7%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-7%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-5%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-7%] → REG R_2_3 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-5%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-11%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-7%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-6%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-7%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-6%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-9%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-7%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-7%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-6%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-7%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-7%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-7%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-7%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-7%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-5%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-5%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-5%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-6%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-6%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-4%] → REG R_2_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-4%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-5%] → REG R_2_3 (8ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-5%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-1%] → REG R_1_3 (9ms) [PD_-4%] → REG R_2_3 (0ms) [PD_-44%] → REG R_1_3 (12ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_3 (5ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-5%] → REG R_1_2 (8ms) [PD_+5%] → REG R_1_3 (8ms) [PD_-4%] → REG R_1_2 (17ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (9ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_3 (6ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-1%] → REG R_1_2 (8ms) [PD_-4%] → REG R_1_3 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_3 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_3 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+34%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (7ms) [PD_-35%] → REG R_1_3 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-68%] → REG R_1_3 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-64%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_3 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-58%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_3 (20ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_3 (23ms) [PD_+3%] → BLINK → FIX R_1_3 (start) [PD_-6%] → REG R_1_2 (6ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (7ms) [PD_-51%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-52%] → REG R_1_1 (8ms) [PD_-52%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (69ms) [PD_-44%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-71%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (32ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (52ms) [PD_-54%] → JMP R_-1_4 → FIX R_-1_4 (0ms) [PD_-69%] → REG R_1_2 (0ms) [PD_-100%] → SAC R_0_3 → FIX R_0_3 (0ms) [PD_-66%] → REG R_1_2 (0ms) [PD_-100%] → SAC R_0_2 → FIX R_0_2 (8ms) [PD_-35%] → REG R_1_2 (8ms) [PD_-52%] → REG R_0_2 (0ms) [PD_-54%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_2 (8ms) [PD_-5%] → REG R_0_2 (8ms) [PD_-2%] → REG R_1_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-1%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (11ms) [PD_-52%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (5ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_3 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-9%] → REG R_0_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (7ms) [PD_-9%] → REG R_1_2 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_+14%] → JMP R_30_-7 → FIX R_30_-7 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → JMP R_5_0 → FIX R_5_0 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-100%] → JMP R_6_0 → FIX R_6_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → JMP R_42_-17 → FIX R_42_-17 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+3%] → JMP R_16_-3 → FIX R_16_-3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+3%] → JMP R_300_-300 → FIX R_300_-300 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_5_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+4%] → JMP R_8_-1 → FIX R_8_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_10_-1 → FIX R_10_-1 (0ms) [PD_+79%] → REG R_1_1 (0ms) [PD_+4%] → JMP R_4_0 → FIX R_4_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+19%] → REG R_4_0 (0ms) [PD_-58%] → REG R_1_1 (0ms) [PD_+16%] → JMP R_5_1 → FIX R_5_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+16%] → JMP R_4_1 → FIX R_4_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+17%] → JMP R_10_0 → FIX R_10_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+18%] → REG R_10_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+17%] → JMP R_56_-33 → FIX R_56_-33 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+18%] → JMP R_-20_9 → FIX R_-20_9 (0ms) [PD_-19%] → JMP R_56_-42 → FIX R_56_-42 (0ms) [PD_-14%] → REG R_1_1 (1130ms) [PD_+5%] → REG R_1_2 (228ms) [PD_-8%] +MS → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (116ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_2 (18ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (493ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (4874ms) [PD_-6%] +MS → REG R_1_2 (51ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (28ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (62ms) [PD_-9%] → REG R_1_1 (1152ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_1_2 (8ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-51%] → REG R_1_2 (10ms) [PD_-23%] → REG R_1_1 (6ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (4034ms) [PD_-4%] → End
P12_M01,Start → FIX R_1_1 (start) [PD_-30%] +MS → End
P12_M02,Start → FIX R_1_1 (start) [PD_-26%] +MS → SAC R_1_0 → FIX R_1_0 (315ms) [PD_-24%] → REG R_1_1 (18708ms) [PD_-25%] +MS → End
P12_M03,Start → FIX R_1_1 (start) [PD_-26%] +MS → BLINK → FIX R_1_1 (start) [PD_-19%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-21%] → REG R_2_2 (5ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_-23%] → REG R_1_2 (10ms) [PD_-23%] → REG R_2_2 (1272ms) [PD_-23%] → BLINK → FIX R_2_2 (start) [PD_-23%] → REG R_1_2 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-59%] → REG R_2_2 (4ms) [PD_-100%] → SAC R_2_1 → FIX R_2_1 (4ms) [PD_-58%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → SAC R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (15ms) [PD_-91%] → REG R_1_1 (8648ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-33%] → REG R_3_0 (6ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (21ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (448ms) [PD_-23%] → REG R_2_2 (16ms) [PD_-27%] → REG R_2_1 (632ms) [PD_-26%] → BLINK → FIX R_2_1 (start) [PD_-26%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-48%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-37%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-22%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_+50%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (6659ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (216ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-61%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-72%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-44%] → REG R_1_1 (2634ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_+32%] → REG R_1_1 (0ms) [PD_+32%] → REG R_0_1 (0ms) [PD_-31%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_2 (10ms) [PD_-33%] → REG R_1_1 (55ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-43%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (4781ms) [PD_-22%] +MS → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_1_1 (323ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_3_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-74%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-59%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_1 (3271ms) [PD_-23%] → REG R_2_1 (1401ms) [PD_-25%] → BLINK → FIX R_2_1 (start) [PD_-32%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-49%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-25%] → REG R_1_1 (9281ms) [PD_-24%] +MS → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_0 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_+133%] → REG R_1_0 (0ms) [PD_-40%] → REG R_1_1 (17ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (318ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (14ms) [PD_-49%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_4_10 → FIX R_4_10 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_1 (6ms) [PD_-100%] → REG R_1_1 (9393ms) [PD_-24%] +MS → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-61%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_0 (8ms) [PD_-70%] → REG R_0_0 (8ms) [PD_-70%] → REG R_3_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-63%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-63%] → REG R_1_1 (655ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-67%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-47%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-43%] → REG R_2_1 (8ms) [PD_-23%] → REG R_1_1 (15004ms) [PD_-24%] +MS → REG R_1_0 (8ms) [PD_-20%] → REG R_1_1 (1951ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-51%] → REG R_1_0 (20ms) [PD_-47%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (20ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (276ms) [PD_-23%] → REG R_1_2 (286ms) [PD_-23%] → REG R_2_2 (386ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-29%] → REG R_1_1 (461ms) [PD_-26%] → REG R_1_0 (17ms) [PD_-24%] → REG R_1_1 (10ms) [PD_-25%] → REG R_1_0 (15ms) [PD_-25%] → REG R_1_1 (3490ms) [PD_-23%] → End
P12_M04,Start → FIX R_1_1 (start) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-38%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (224ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-36%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-24%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-64%] → REG R_1_0 (8ms) [PD_-1%] → REG R_1_1 (2946ms) [PD_-23%] → SAC R_2_1 → FIX R_2_1 (410ms) [PD_-22%] → BLINK → FIX R_2_1 (start) [PD_-24%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-36%] → REG R_2_1 (7ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-71%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-38%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (2490ms) [PD_-19%] +MS → BLINK → FIX R_1_1 (start) [PD_-36%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-62%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (132ms) [PD_-39%] → BLINK → FIX R_1_1 (start) [PD_-61%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-60%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-83%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-67%] → REG R_3_1 (8ms) [PD_-82%] → REG R_3_0 (8ms) [PD_-82%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-69%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-83%] → REG R_3_1 (7ms) [PD_-100%] → REG R_2_0 (5ms) [PD_-63%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-27%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-66%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-65%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-64%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-69%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-70%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → JMP R_-1_9 → FIX R_-1_9 (0ms) [PD_-49%] → REG R_2_0 (0ms) [PD_-25%] → JMP R_-1_6 → FIX R_-1_6 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → JMP R_0_6 → FIX R_0_6 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_0_5 → FIX R_0_5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_5 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-25%] → REG R_0_5 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-25%] → REG R_0_4 (32ms) [PD_-55%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_5 (0ms) [PD_-23%] → REG R_1_-1 (8ms) [PD_-100%] → REG R_0_5 (9ms) [PD_-63%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-25%] → REG R_0_4 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-61%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-59%] → REG R_0_5 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-57%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-54%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-38%] → REG R_0_5 (0ms) [PD_-25%] → JMP R_0_7 → FIX R_0_7 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-51%] → REG R_0_7 (0ms) [PD_-56%] → REG R_1_-1 (8ms) [PD_-57%] → REG R_0_6 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-24%] → JMP R_-2_15 → FIX R_-2_15 (0ms) [PD_-24%] → REG R_1_-1 (0ms) [PD_-22%] → JMP R_0_11 → FIX R_0_11 (0ms) [PD_-100%] → JMP R_0_9 → FIX R_0_9 (0ms) [PD_-23%] → REG R_1_-1 (0ms) [PD_-23%] → REG R_0_9 (0ms) [PD_-25%] → REG R_1_-1 (12ms) [PD_-36%] → REG R_0_6 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_11 (0ms) [PD_-24%] → REG R_0_9 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-55%] → JMP R_0_8 → FIX R_0_8 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-23%] → JMP R_180_-300 → FIX R_180_-300 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_9 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-14%] → REG R_0_5 (0ms) [PD_-100%] → REG R_1_-1 (7ms) [PD_-47%] → REG R_0_4 (8ms) [PD_-47%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_0_5 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-100%] → REG R_0_6 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-21%] → REG R_0_9 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-15%] → REG R_0_8 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-20%] → REG R_0_7 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-49%] → REG R_0_7 (0ms) [PD_-26%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_7 (0ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-21%] → REG R_0_7 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_0_6 (0ms) [PD_-23%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_0_6 (0ms) [PD_-29%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_-27%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-16%] → REG R_0_7 (0ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-34%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-34%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-17%] → REG R_0_8 (0ms) [PD_-26%] → REG R_0_6 (0ms) [PD_-34%] → REG R_0_-1 (8ms) [PD_-19%] → REG R_0_6 (3ms) [PD_-37%] → REG R_0_-1 (0ms) [PD_-100%] → JMP R_-1_19 → FIX R_-1_19 (0ms) [PD_-24%] → REG R_0_-1 (0ms) [PD_-24%] → JMP R_0_10 → FIX R_0_10 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-19%] → REG R_0_10 (0ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-17%] → REG R_0_7 (0ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_7 (0ms) [PD_-58%] → REG R_0_-1 (0ms) [PD_-100%] → JMP R_0_12 → FIX R_0_12 (0ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-16%] → JMP R_-1_21 → FIX R_-1_21 (0ms) [PD_-26%] → JMP R_300_-300 → FIX R_300_-300 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-17%] → JMP R_-4_75 → FIX R_-4_75 (0ms) [PD_-24%] → REG R_0_-1 (8ms) [PD_-100%] → JMP R_4_-24 → FIX R_4_-24 (0ms) [PD_-25%] → JMP R_2_-9 → FIX R_2_-9 (0ms) [PD_-24%] → REG R_0_-1 (8ms) [PD_-58%] → JMP R_2_-6 → FIX R_2_-6 (0ms) [PD_-25%] → SAC R_2_-5 → FIX R_2_-5 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-58%] → JMP R_2_-8 → FIX R_2_-8 (7ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_-5 (0ms) [PD_-25%] → REG R_0_-1 (12ms) [PD_-58%] → REG R_2_-9 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-17%] → JMP R_2_-4 → FIX R_2_-4 (0ms) [PD_-100%] → REG R_0_-1 (9ms) [PD_-58%] → REG R_2_-5 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-15%] → JMP R_2_-11 → FIX R_2_-11 (0ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-51%] → REG R_2_-6 (0ms) [PD_-51%] → REG R_0_-1 (0ms) [PD_-17%] → JMP R_2_-7 → FIX R_2_-7 (0ms) [PD_-24%] → REG R_0_-1 (0ms) [PD_-16%] → JMP R_1_-3 → FIX R_1_-3 (0ms) [PD_-48%] → REG R_0_-1 (0ms) [PD_-15%] → JMP R_1_-4 → FIX R_1_-4 (0ms) [PD_-47%] → REG R_0_-1 (0ms) [PD_-17%] → REG R_2_-7 (0ms) [PD_-24%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_-7 (0ms) [PD_-25%] → REG R_2_-9 (0ms) [PD_-48%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_-9 (0ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_-9 (0ms) [PD_-51%] → REG R_0_-1 (8ms) [PD_-58%] → REG R_2_-6 (0ms) [PD_-46%] → REG R_2_-5 (0ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_-6 (0ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-18%] → REG R_2_-9 (0ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_-9 (0ms) [PD_-26%] → REG R_0_-1 (8ms) [PD_-43%] → REG R_2_-5 (0ms) [PD_-26%] → SAC R_1_-5 → FIX R_1_-5 (0ms) [PD_-15%] → REG R_0_-1 (8ms) [PD_-58%] → REG R_1_-5 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-16%] → REG R_1_-4 (0ms) [PD_-27%] → REG R_0_-1 (0ms) [PD_-16%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-17%] → JMP R_2_-3 → FIX R_2_-3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-61%] → REG R_1_-4 (0ms) [PD_-24%] → REG R_0_-1 (0ms) [PD_-58%] → REG R_2_-5 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-16%] → SAC R_1_-2 → FIX R_1_-2 (0ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_-3 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-14%] → REG R_2_-4 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-16%] → REG R_2_-5 (0ms) [PD_-23%] → REG R_0_-1 (0ms) [PD_-16%] → JMP R_3_-10 → FIX R_3_-10 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-10 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_300_-300 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+239%] → JMP R_18_-70 → FIX R_18_-70 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-13%] → JMP R_16_-57 → FIX R_16_-57 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → JMP R_0_13 → FIX R_0_13 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_0_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_0_5 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_7 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-5_21 → FIX R_-5_21 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-14%] → JMP R_-2_13 → FIX R_-2_13 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-2_11 → FIX R_-2_11 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_-1_9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_-1_9 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-14%] → JMP R_-1_8 → FIX R_-1_8 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-39%] → REG R_-1_8 (8ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-49%] → REG R_-2_11 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-46%] → JMP R_-2_10 → FIX R_-2_10 (0ms) [PD_-23%] → SAC R_-3_11 → FIX R_-3_11 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-14%] → REG R_-2_11 (0ms) [PD_-100%] → REG R_-2_10 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-33%] → REG R_-2_10 (0ms) [PD_-22%] → REG R_-1_8 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-71%] → REG R_-1_8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_-1_8 (0ms) [PD_-24%] → REG R_0_0 (8ms) [PD_-28%] → REG R_-1_8 (0ms) [PD_-12%] → SAC R_-1_7 → FIX R_-1_7 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-40%] → REG R_-1_8 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-27%] → REG R_-1_8 (8ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-15%] → REG R_-1_7 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-13%] → REG R_-1_7 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-29%] → REG R_-1_7 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-14%] → REG R_-1_7 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-13%] → REG R_-1_7 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-13%] → REG R_-3_11 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-37%] → REG R_-2_10 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-13%] → REG R_-2_10 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-12%] → REG R_-2_10 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-24%] → JMP R_-2_9 → FIX R_-2_9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_-1_8 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-13%] → REG R_-1_8 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-13%] → REG R_-1_8 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-12%] → REG R_-1_8 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-33%] → JMP R_-6_20 → FIX R_-6_20 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-14%] → REG R_-1_6 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-14%] → REG R_0_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-57%] → REG R_0_9 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-15%] → JMP R_-2_17 → FIX R_-2_17 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_3_-6 → FIX R_3_-6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → JMP R_3_-8 → FIX R_3_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-61%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → JMP R_3_-3 → FIX R_3_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-39%] → JMP R_14_-21 → FIX R_14_-21 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_11_-18 → FIX R_11_-18 (0ms) [PD_-3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_300_-300 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-8%] → JMP R_-14_21 → FIX R_-14_21 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-45%] → JMP R_-15_22 → FIX R_-15_22 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-36%] → JMP R_-1_4 → FIX R_-1_4 (0ms) [PD_-100%] → REG R_1_1 (6589ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-38%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-26%] → REG R_3_1 (10ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (11ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-38%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-64%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (25ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (56ms) [PD_-54%] → REG R_1_0 (4ms) [PD_-74%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-28%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-77%] → REG R_1_1 (0ms) [PD_-54%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-37%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_1 (1445ms) [PD_-28%] +MS → BLINK → FIX R_2_1 (start) [PD_-33%] → REG R_2_0 (8ms) [PD_-77%] → REG R_1_0 (0ms) [PD_-30%] → REG R_2_0 (16ms) [PD_-76%] → REG R_1_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-27%] → SAC R_3_-1 → FIX R_3_-1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-30%] → JMP R_4_-1 → FIX R_4_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-31%] → JMP R_4_0 → FIX R_4_0 (0ms) [PD_-27%] → REG R_4_-1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-49%] → JMP R_5_0 → FIX R_5_0 (0ms) [PD_-28%] → REG R_2_0 (8ms) [PD_-42%] → REG R_4_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-33%] → REG R_4_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-33%] → REG R_5_0 (0ms) [PD_-27%] → REG R_2_1 (812ms) [PD_-28%] → BLINK → FIX R_2_1 (start) [PD_-30%] → REG R_2_0 (0ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-33%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-35%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_3_1 (11ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-62%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-57%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-62%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-59%] → REG R_3_1 (8ms) [PD_-77%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-61%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_0_0 (13ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (10406ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_1 (980ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-60%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_0 (9ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (5706ms) [PD_-24%] +MS → BLINK → FIX R_1_1 (start) [PD_-33%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (140ms) [PD_-31%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (15ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-59%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-76%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-36%] → REG R_1_1 (11299ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-40%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-100%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-66%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-22%] → REG R_3_0 (0ms) [PD_+3%] → REG R_1_1 (500ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_1_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-67%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_3_1 (5ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-41%] → JMP R_2_4 → FIX R_2_4 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_+32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-35%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (64ms) [PD_-30%] → BLINK → FIX R_1_1 (start) [PD_-100%] → REG R_3_1 (0ms) [PD_+18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-53%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_1_4 → FIX R_1_4 (0ms) [PD_-23%] → REG R_2_0 (8ms) [PD_-62%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-64%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-32%] → REG R_0_1 (8ms) [PD_-66%] → REG R_2_1 (0ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-29%] → REG R_3_0 (8ms) [PD_-64%] → REG R_1_1 (8282ms) [PD_-23%] +MS → BLINK → FIX R_1_1 (start) [PD_-33%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_3_1 (9ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (96ms) [PD_-44%] → SAC R_1_2 → FIX R_1_2 (33ms) [PD_-32%] → SAC R_2_2 → FIX R_2_2 (4ms) [PD_-32%] → REG R_1_2 (7ms) [PD_-33%] → REG R_2_2 (24ms) [PD_-33%] → BLINK → FIX R_2_2 (start) [PD_-33%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-37%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (4ms) [PD_-67%] → REG R_2_2 (16ms) [PD_-74%] → REG R_1_2 (0ms) [PD_-34%] → REG R_2_2 (298ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-33%] → REG R_2_2 (516ms) [PD_-30%] → BLINK → FIX R_2_2 (start) [PD_-30%] → REG R_1_2 (4ms) [PD_-29%] → REG R_2_2 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-30%] → REG R_2_2 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-28%] → REG R_2_2 (0ms) [PD_-33%] → REG R_1_1 (82ms) [PD_-27%] → BLINK → FIX R_1_1 (start) [PD_-36%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-67%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (3050ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_1_0 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-60%] → REG R_3_1 (11ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-45%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-86%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-36%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (3664ms) [PD_-24%] → End
P13_M01,Start → FIX R_1_1 (start) [PD_-30%] +MS → BLINK → FIX R_1_1 (start) [PD_-37%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → JMP R_1_2 → FIX R_1_2 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_0 (8ms) [PD_-32%] → REG R_1_1 (25668ms) [PD_-27%] +MS → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_4 (0ms) [PD_+5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-70%] → REG R_0_4 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-33%] → REG R_0_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-33%] → REG R_0_1 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_0 (8ms) [PD_-38%] → REG R_1_1 (21384ms) [PD_-27%] +MS → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (10ms) [PD_-100%] → End
P13_M02,Start → FIX R_1_1 (start) [PD_-24%] → SAC R_1_0 → FIX R_1_0 (804ms) [PD_-18%] → REG R_1_1 (2708ms) [PD_-20%] → REG R_1_0 (301ms) [PD_-19%] → REG R_1_1 (2533ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (234ms) [PD_-15%] → REG R_1_1 (5419ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (208ms) [PD_-17%] → REG R_1_1 (280ms) [PD_-16%] → REG R_1_0 (8ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_0 (4ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (34ms) [PD_-16%] → REG R_1_0 (8ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_0 (8ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (30ms) [PD_-16%] → REG R_1_0 (4ms) [PD_-16%] → REG R_1_1 (15ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (9568ms) [PD_-21%] +MS → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (7ms) [PD_-15%] → REG R_1_0 (804ms) [PD_-17%] → REG R_1_1 (484ms) [PD_-21%] → End
P13_M03,Start → FIX R_1_0 (start) [PD_-25%] → BLINK → FIX R_1_0 (start) [PD_-24%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-24%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-54%] → REG R_1_0 (8ms) [PD_-83%] → REG R_1_1 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-52%] → JMP R_-1_3 → FIX R_-1_3 (0ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-51%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_1_2 → FIX R_1_2 (0ms) [PD_-52%] → REG R_2_3 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-20%] → JMP R_2_4 → FIX R_2_4 (0ms) [PD_-53%] → REG R_1_2 (0ms) [PD_-53%] → REG R_2_3 (0ms) [PD_-25%] → REG R_1_2 (8ms) [PD_-37%] → REG R_2_4 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_3 (7ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-52%] → REG R_2_3 (0ms) [PD_-23%] → REG R_0_2 (8ms) [PD_-54%] → REG R_2_3 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-53%] → REG R_2_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-51%] → REG R_2_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-55%] → REG R_2_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-55%] → REG R_2_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-54%] → REG R_2_3 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-51%] → REG R_2_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-54%] → REG R_2_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-55%] → REG R_2_3 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-55%] → REG R_2_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-15%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-15%] → SAC R_0_3 → FIX R_0_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-52%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-55%] → REG R_0_3 (106ms) [PD_-29%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-20%] → REG R_0_3 (9ms) [PD_-32%] → REG R_2_-1 (0ms) [PD_-43%] → REG R_0_3 (8ms) [PD_-35%] → JMP R_2_5 → FIX R_2_5 (0ms) [PD_-45%] → REG R_0_3 (0ms) [PD_-56%] → REG R_2_3 (0ms) [PD_-21%] → REG R_0_3 (8ms) [PD_-15%] → REG R_2_-1 (0ms) [PD_-15%] → JMP R_44_94 → FIX R_44_94 (0ms) [PD_-43%] → REG R_0_3 (0ms) [PD_-15%] → REG R_2_3 (0ms) [PD_-42%] → REG R_0_3 (8ms) [PD_-17%] → JMP R_1_-2 → FIX R_1_-2 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-16%] → REG R_2_4 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-42%] → REG R_0_3 (16ms) [PD_-37%] → JMP R_2_-2 → FIX R_2_-2 (0ms) [PD_-45%] → REG R_0_3 (0ms) [PD_-54%] → REG R_2_4 (0ms) [PD_-45%] → REG R_0_3 (0ms) [PD_-18%] → REG R_2_3 (0ms) [PD_-42%] → REG R_0_3 (8ms) [PD_-31%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-46%] → REG R_0_3 (0ms) [PD_-17%] → JMP R_4_-2 → FIX R_4_-2 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-55%] → REG R_0_4 (0ms) [PD_-41%] → REG R_0_3 (8ms) [PD_-45%] → JMP R_3_2 → FIX R_3_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-57%] → JMP R_5_1 → FIX R_5_1 (0ms) [PD_-45%] → REG R_0_3 (0ms) [PD_-18%] → JMP R_-2_2 → FIX R_-2_2 (0ms) [PD_-22%] → REG R_0_3 (8ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-48%] → REG R_0_3 (0ms) [PD_-19%] → JMP R_12_-4 → FIX R_12_-4 (0ms) [PD_-23%] → REG R_0_3 (16ms) [PD_-32%] → REG R_2_-1 (0ms) [PD_-46%] → REG R_0_3 (0ms) [PD_-57%] → JMP R_1_5 → FIX R_1_5 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-19%] → REG R_2_4 (0ms) [PD_-41%] → REG R_0_3 (9ms) [PD_-34%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-20%] → SAC R_-1_4 → FIX R_-1_4 (0ms) [PD_-47%] → REG R_0_3 (0ms) [PD_-21%] → REG R_0_4 (0ms) [PD_-43%] → REG R_0_3 (16ms) [PD_-29%] → JMP R_8_-3 → FIX R_8_-3 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-57%] → JMP R_0_5 → FIX R_0_5 (0ms) [PD_-43%] → REG R_0_3 (8ms) [PD_-35%] → JMP R_4_0 → FIX R_4_0 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-54%] → JMP R_-1_7 → FIX R_-1_7 (0ms) [PD_-44%] → REG R_0_3 (16ms) [PD_-33%] → JMP R_13_-10 → FIX R_13_-10 (0ms) [PD_-46%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_4 (0ms) [PD_-27%] → REG R_0_3 (24ms) [PD_-39%] → JMP R_-6_9 → FIX R_-6_9 (0ms) [PD_-27%] → REG R_0_3 (16ms) [PD_-30%] → JMP R_300_-300 → FIX R_300_-300 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-21%] → REG R_0_4 (0ms) [PD_-44%] → REG R_0_3 (18ms) [PD_-34%] → JMP R_24_-23 → FIX R_24_-23 (0ms) [PD_-46%] → REG R_0_4 (0ms) [PD_-54%] → REG R_0_3 (30ms) [PD_-47%] → REG R_-6_9 (0ms) [PD_-45%] → REG R_0_4 (0ms) [PD_-43%] → REG R_0_3 (9ms) [PD_-36%] → JMP R_9_-7 → FIX R_9_-7 (0ms) [PD_-47%] → REG R_0_3 (7ms) [PD_-51%] → REG R_0_4 (0ms) [PD_-44%] → REG R_0_3 (0ms) [PD_-58%] → REG R_0_4 (0ms) [PD_-42%] → REG R_0_3 (8ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_3 (0ms) [PD_-24%] → JMP R_0_-8 → FIX R_0_-8 (0ms) [PD_-29%] → REG R_0_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-41%] → REG R_0_3 (8ms) [PD_-46%] → REG R_1_-2 (0ms) [PD_-46%] → REG R_0_3 (0ms) [PD_-23%] → REG R_2_4 (0ms) [PD_-28%] → REG R_0_3 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-27%] → REG R_0_3 (8ms) [PD_-24%] → REG R_1_-2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-58%] → REG R_2_4 (0ms) [PD_-28%] → REG R_0_3 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-41%] → REG R_0_3 (8ms) [PD_-48%] → REG R_2_-2 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-23%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-43%] → REG R_0_3 (8ms) [PD_-48%] → REG R_2_-1 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-58%] → JMP R_3_7 → FIX R_3_7 (0ms) [PD_-44%] → REG R_0_3 (0ms) [PD_-23%] → JMP R_5_5 → FIX R_5_5 (0ms) [PD_-43%] → REG R_0_3 (0ms) [PD_-23%] → REG R_5_1 (0ms) [PD_-43%] → REG R_0_3 (8ms) [PD_-36%] → JMP R_7_-4 → FIX R_7_-4 (0ms) [PD_-47%] → REG R_0_3 (0ms) [PD_-59%] → JMP R_3_-3 → FIX R_3_-3 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-59%] → SAC R_1_4 → FIX R_1_4 (0ms) [PD_-27%] → REG R_0_3 (8ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-45%] → REG R_0_3 (0ms) [PD_-59%] → REG R_2_4 (0ms) [PD_-26%] → REG R_0_3 (7ms) [PD_-23%] → REG R_4_-2 (0ms) [PD_-48%] → REG R_0_3 (0ms) [PD_-60%] → JMP R_-2_39 → FIX R_-2_39 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-59%] → REG R_1_4 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-60%] → REG R_2_3 (0ms) [PD_-42%] → REG R_0_3 (8ms) [PD_-36%] → REG R_2_-2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-59%] → REG R_2_4 (0ms) [PD_-43%] → REG R_0_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-41%] → REG R_0_3 (6ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-22%] → REG R_2_-2 (0ms) [PD_-45%] → REG R_0_3 (0ms) [PD_-57%] → REG R_2_4 (0ms) [PD_-43%] → REG R_0_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-27%] → REG R_0_3 (8ms) [PD_-36%] → REG R_1_-2 (0ms) [PD_-41%] → REG R_0_3 (0ms) [PD_-22%] → REG R_2_4 (0ms) [PD_-43%] → REG R_0_3 (9ms) [PD_-23%] → JMP R_3_-1 → FIX R_3_-1 (0ms) [PD_-27%] → REG R_0_3 (12ms) [PD_-36%] → JMP R_-15_13 → FIX R_-15_13 (0ms) [PD_-27%] → REG R_0_3 (16ms) [PD_-36%] → SAC R_1_3 → FIX R_1_3 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-27%] → REG R_0_3 (16ms) [PD_-23%] → REG R_4_0 (0ms) [PD_-49%] → REG R_0_3 (0ms) [PD_-22%] → REG R_-1_3 (0ms) [PD_-45%] → REG R_0_3 (18ms) [PD_-30%] → REG R_7_-4 (0ms) [PD_-44%] → REG R_0_3 (23ms) [PD_-39%] → JMP R_87_-82 → FIX R_87_-82 (0ms) [PD_-46%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_4 (0ms) [PD_-45%] → REG R_0_3 (16ms) [PD_-32%] → JMP R_20_-18 → FIX R_20_-18 (0ms) [PD_-46%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_4 (0ms) [PD_-28%] → REG R_0_3 (16ms) [PD_-39%] → JMP R_15_-14 → FIX R_15_-14 (0ms) [PD_-46%] → REG R_0_3 (0ms) [PD_-61%] → REG R_0_4 (0ms) [PD_-28%] → REG R_0_3 (0ms) [PD_-59%] → REG R_0_4 (0ms) [PD_-28%] → REG R_0_3 (8ms) [PD_-50%] → JMP R_-40_33 → FIX R_-40_33 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-61%] → REG R_0_4 (0ms) [PD_-44%] → REG R_0_3 (16ms) [PD_-39%] → JMP R_55_-55 → FIX R_55_-55 (0ms) [PD_-48%] → REG R_0_3 (0ms) [PD_-58%] → REG R_0_4 (0ms) [PD_-45%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_4 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-60%] → REG R_1_3 (0ms) [PD_-40%] → REG R_0_3 (8ms) [PD_-37%] → JMP R_6_-2 → FIX R_6_-2 (0ms) [PD_-48%] → REG R_0_3 (8ms) [PD_-42%] → REG R_0_4 (0ms) [PD_-40%] → REG R_0_3 (9ms) [PD_-37%] → JMP R_6_-3 → FIX R_6_-3 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-23%] → REG R_0_5 (0ms) [PD_-43%] → REG R_0_3 (14ms) [PD_-50%] → JMP R_8_-4 → FIX R_8_-4 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-61%] → REG R_0_5 (0ms) [PD_-43%] → REG R_0_3 (8ms) [PD_-24%] → JMP R_7_-5 → FIX R_7_-5 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_4 (0ms) [PD_-27%] → REG R_0_3 (24ms) [PD_-29%] → JMP R_12_-8 → FIX R_12_-8 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-59%] → REG R_0_5 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-62%] → REG R_1_4 (0ms) [PD_-27%] → REG R_0_3 (8ms) [PD_-37%] → REG R_6_-3 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-22%] → JMP R_0_6 → FIX R_0_6 (0ms) [PD_-43%] → REG R_1_4 (0ms) [PD_-41%] → REG R_0_3 (16ms) [PD_-33%] → JMP R_-23_17 → FIX R_-23_17 (0ms) [PD_-26%] → REG R_0_3 (8ms) [PD_-23%] → REG R_1_4 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-26%] → JMP R_-14_11 → FIX R_-14_11 (0ms) [PD_-47%] → REG R_0_3 (8ms) [PD_-42%] → REG R_0_4 (8ms) [PD_-35%] → REG R_0_3 (8ms) [PD_-51%] → JMP R_-13_11 → FIX R_-13_11 (0ms) [PD_-47%] → REG R_0_3 (24ms) [PD_-45%] → REG R_3_1 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-22%] → JMP R_24_-8 → FIX R_24_-8 (0ms) [PD_-45%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-46%] → REG R_0_3 (0ms) [PD_-62%] → REG R_0_2 (0ms) [PD_-45%] → REG R_0_3 (8ms) [PD_-50%] → REG R_300_-300 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-63%] → REG R_0_4 (0ms) [PD_-28%] → REG R_0_3 (16ms) [PD_-43%] → REG R_4_0 (0ms) [PD_-48%] → REG R_0_3 (0ms) [PD_-62%] → JMP R_-3_4 → FIX R_-3_4 (0ms) [PD_-26%] → REG R_0_3 (14ms) [PD_-51%] → JMP R_-19_15 → FIX R_-19_15 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-65%] → REG R_0_4 (0ms) [PD_-48%] → REG R_0_3 (0ms) [PD_-21%] → REG R_0_4 (0ms) [PD_-45%] → REG R_0_3 (8ms) [PD_-37%] → REG R_3_1 (0ms) [PD_-48%] → REG R_0_3 (0ms) [PD_-21%] → JMP R_4_1 → FIX R_4_1 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-65%] → JMP R_-4_1 → FIX R_-4_1 (0ms) [PD_-47%] → REG R_0_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-42%] → REG R_0_3 (16ms) [PD_-40%] → REG R_3_2 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-21%] → JMP R_57_-20 → FIX R_57_-20 (0ms) [PD_-47%] → REG R_0_3 (0ms) [PD_-21%] → JMP R_-6_0 → FIX R_-6_0 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-65%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-63%] → REG R_0_1 (0ms) [PD_-49%] → REG R_0_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-46%] → REG R_0_3 (0ms) [PD_-65%] → REG R_0_2 (0ms) [PD_-45%] → REG R_0_3 (9ms) [PD_-52%] → JMP R_11_-9 → FIX R_11_-9 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-66%] → REG R_0_4 (0ms) [PD_-44%] → REG R_0_3 (16ms) [PD_-40%] → REG R_8_-3 (0ms) [PD_-25%] → REG R_0_3 (24ms) [PD_-32%] → JMP R_-2_4 → FIX R_-2_4 (0ms) [PD_-26%] → REG R_0_3 (32ms) [PD_-43%] → JMP R_-11_17 → FIX R_-11_17 (0ms) [PD_-47%] → REG R_0_3 (16ms) [PD_-42%] → JMP R_-9_9 → FIX R_-9_9 (0ms) [PD_-21%] → REG R_0_3 (38ms) [PD_-31%] → REG R_4_1 (0ms) [PD_-47%] → REG R_0_3 (0ms) [PD_-45%] → JMP R_-2_3 → FIX R_-2_3 (0ms) [PD_-45%] → REG R_0_3 (8ms) [PD_-38%] → REG R_2_0 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-64%] → JMP R_0_-5 → FIX R_0_-5 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-66%] → REG R_2_3 (0ms) [PD_-46%] → REG R_0_3 (0ms) [PD_-63%] → REG R_2_3 (0ms) [PD_-27%] → REG R_0_3 (8ms) [PD_-38%] → REG R_1_-2 (0ms) [PD_-44%] → REG R_0_3 (0ms) [PD_-63%] → REG R_2_4 (0ms) [PD_-45%] → REG R_0_3 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-41%] → REG R_0_3 (5ms) [PD_-45%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_-2 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_4 (0ms) [PD_-43%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_-2 (0ms) [PD_-45%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_4 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_-2 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_4 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-44%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_1 (0ms) [PD_-22%] → JMP R_1_7 → FIX R_1_7 (0ms) [PD_-49%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_4 (0ms) [PD_-48%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_2 (0ms) [PD_-48%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_2 (0ms) [PD_-47%] → REG R_0_2 (0ms) [PD_-22%] → REG R_2_2 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-28%] → REG R_0_2 (20ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-45%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-47%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-47%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-47%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-47%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-46%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_2 (8ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-48%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-48%] → REG R_0_2 (8ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-48%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_3 (7ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-49%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-49%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-46%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-47%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-47%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-49%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-49%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-49%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-49%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-51%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-51%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-51%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-50%] → REG R_3_0 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-48%] → REG R_0_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_-22%] → REG R_0_3 (9ms) [PD_-23%] → REG R_0_2 (12ms) [PD_-22%] → REG R_0_3 (119ms) [PD_-29%] → REG R_4_0 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-50%] → JMP R_5_0 → FIX R_5_0 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-51%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-45%] → REG R_0_3 (8ms) [PD_-42%] → JMP R_-6_7 → FIX R_-6_7 (0ms) [PD_-47%] → REG R_0_3 (31ms) [PD_-32%] → JMP R_7_0 → FIX R_7_0 (0ms) [PD_-48%] → REG R_0_3 (22ms) [PD_-36%] → JMP R_-4_7 → FIX R_-4_7 (0ms) [PD_-23%] → REG R_0_3 (24ms) [PD_-33%] → REG R_4_0 (0ms) [PD_-50%] → REG R_0_3 (8ms) [PD_-39%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (8ms) [PD_-31%] → REG R_300_-300 (0ms) [PD_-49%] → REG R_0_3 (32ms) [PD_-27%] → JMP R_-2_5 → FIX R_-2_5 (0ms) [PD_-45%] → REG R_0_3 (24ms) [PD_-29%] → JMP R_-5_7 → FIX R_-5_7 (0ms) [PD_-22%] → REG R_0_3 (16ms) [PD_-26%] → REG R_4_0 (0ms) [PD_-22%] → REG R_0_3 (34ms) [PD_-40%] → REG R_4_0 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-50%] → REG R_-1_3 (0ms) [PD_-45%] → REG R_0_3 (20ms) [PD_-31%] → REG R_4_0 (0ms) [PD_-48%] → REG R_-1_3 (0ms) [PD_-22%] → REG R_0_3 (16ms) [PD_-37%] → REG R_4_0 (0ms) [PD_-22%] → REG R_0_3 (9ms) [PD_-35%] → JMP R_7_1 → FIX R_7_1 (0ms) [PD_-47%] → JMP R_-3_1 → FIX R_-3_1 (0ms) [PD_-48%] → REG R_0_3 (0ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_3 (8ms) [PD_-43%] → REG R_4_0 (0ms) [PD_-48%] → REG R_0_3 (0ms) [PD_-19%] → REG R_5_0 (0ms) [PD_-47%] → REG R_0_3 (8ms) [PD_-19%] → JMP R_6_1 → FIX R_6_1 (0ms) [PD_-45%] → REG R_0_3 (8ms) [PD_-20%] → REG R_3_2 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-53%] → JMP R_4_2 → FIX R_4_2 (0ms) [PD_-47%] → REG R_0_3 (0ms) [PD_-18%] → REG R_-4_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-50%] → REG R_0_1 (0ms) [PD_-44%] → REG R_0_3 (8ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-44%] → REG R_0_3 (0ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-53%] → REG R_0_1 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-53%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-53%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-53%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-53%] → REG R_0_1 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-55%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-53%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-53%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-55%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-18%] → REG R_0_1 (8ms) [PD_-22%] → REG R_0_3 (8ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-55%] → REG R_0_1 (972ms) [PD_-20%] → REG R_1_1 (523ms) [PD_-20%] → REG R_0_1 (4ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_+593%] → REG R_1_1 (0ms) [PD_-22%] → JMP R_-1_0 → FIX R_-1_0 (0ms) [PD_+3194%] → REG R_0_1 (22ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-22%] → REG R_-1_0 (0ms) [PD_-19%] → SAC R_-1_-1 → FIX R_-1_-1 (0ms) [PD_-19%] → REG R_0_1 (7ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-22%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_+1020%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_+565%] → REG R_0_1 (16ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-22%] → REG R_-1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-20%] → REG R_-1_-1 (0ms) [PD_+13100%] → REG R_0_1 (7ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-22%] → REG R_-1_-1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_-1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_-1 (0ms) [PD_+2186%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-20%] → REG R_0_1 (7ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_-1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_+50108%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_+1669%] → REG R_1_1 (0ms) [PD_-22%] → REG R_-1_-1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-21%] → REG R_-1_0 (0ms) [PD_+4457%] → REG R_0_1 (8ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_-1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_-1 (0ms) [PD_+1359%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_-1 (0ms) [PD_+1937%] → REG R_0_0 (0ms) [PD_-21%] → REG R_0_1 (8ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-23%] → REG R_-1_0 (0ms) [PD_+5824%] → REG R_0_0 (0ms) [PD_+3425%] → REG R_0_1 (8ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-21%] → REG R_-1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-21%] → REG R_0_1 (8ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-21%] → REG R_0_1 (24ms) [PD_-23%] → REG R_0_0 (333ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_0 (5ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (7ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_3 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (11ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (6ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_3 (8ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (10ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (11ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_1 (4ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-95%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_2 (0ms) [PD_-92%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_3_-1 (0ms) [PD_-91%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_0_3 (9ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_3 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-39%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-60%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_5 (0ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-60%] → REG R_1_3 (0ms) [PD_-31%] → REG R_0_0 (9ms) [PD_-57%] → REG R_1_0 (7ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-61%] → REG R_1_0 (9ms) [PD_-65%] → REG R_0_0 (0ms) [PD_+42%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-61%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-54%] → REG R_0_0 (7ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_1_0 (8ms) [PD_-33%] → REG R_0_0 (8ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (4ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_21_-12 → FIX R_21_-12 (0ms) [PD_-60%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_1 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-26%] → REG R_2_4 (0ms) [PD_-47%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-45%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-7%] → REG R_0_3 (8ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-4%] → REG R_1_1 (8ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_3 (9ms) [PD_-9%] → REG R_1_1 (10ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_3 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_3 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_3 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_3 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_3 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_3 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_3 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_3 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_3 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_3 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-14%] → REG R_0_3 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-16%] → REG R_0_3 (8ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-16%] → REG R_4_-2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_0_7 → FIX R_0_7 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_-1 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_1 (6ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_-11_9 → FIX R_-11_9 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_2 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_3_2 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_2 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_-8_7 → FIX R_-8_7 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_-8_6 → FIX R_-8_6 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-92%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-91%] → JMP R_2_-3 → FIX R_2_-3 (0ms) [PD_-89%] → REG R_1_1 (0ms) [PD_-89%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (9ms) [PD_-17%] → JMP R_13_-9 → FIX R_13_-9 (0ms) [PD_-21%] → JMP R_13_-4 → FIX R_13_-4 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-21%] → REG R_4_0 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-16%] → REG R_-1_4 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-89%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → REG R_4_0 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-17%] → REG R_-1_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-18%] → REG R_4_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-18%] → REG R_-1_4 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_4_0 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-18%] → REG R_-1_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-41_36 → FIX R_-41_36 (0ms) [PD_-89%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_17_-9 → FIX R_17_-9 (0ms) [PD_-89%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-88%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-89%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-94%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_6_-1 → FIX R_6_-1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-93%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_-38_26 → FIX R_-38_26 (0ms) [PD_-89%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-89%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_3 (8ms) [PD_-93%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_-13_12 → FIX R_-13_12 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (13ms) [PD_-89%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-89%] → REG R_1_1 (5ms) [PD_-55%] → REG R_1_2 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_-10_11 → FIX R_-10_11 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (8ms) [PD_-54%] → REG R_1_1 (8ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-89%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_-6_8 → FIX R_-6_8 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-89%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_6_-1 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-89%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-89%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_3_-2 → FIX R_3_-2 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_5 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_-1 (0ms) [PD_-89%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_1_8 → FIX R_1_8 (0ms) [PD_-86%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_6_-4 → FIX R_6_-4 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_0_9 → FIX R_0_9 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_4 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_-1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_1_6 → FIX R_1_6 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_-1 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_8 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_7_-3 → FIX R_7_-3 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-87%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_6_-2 (0ms) [PD_-90%] → REG R_0_3 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-91%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-89%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-94%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-93%] → REG R_1_1 (0ms) [PD_-92%] → REG R_1_2 (9ms) [PD_-90%] → REG R_1_1 (8ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_-2 (0ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_5 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (6ms) [PD_-16%] → REG R_2_-1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_1_9 → FIX R_1_9 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_-2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_6 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_-2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_6 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_-2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_5 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_-2 (0ms) [PD_-88%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_5 (0ms) [PD_-86%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_-2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_6 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_-2 (0ms) [PD_-88%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_8 (0ms) [PD_-86%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_-2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_6 (0ms) [PD_-86%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_-1 (0ms) [PD_-87%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_1_-3 → FIX R_1_-3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_1_-5 → FIX R_1_-5 (0ms) [PD_-86%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_-1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-89%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_-3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_-5 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_-1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_-3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_-1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_-1 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-16%] → REG R_2_-1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_-1 (0ms) [PD_-88%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_-1 (0ms) [PD_-88%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-16%] → REG R_2_-1 (0ms) [PD_-86%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-16%] → REG R_2_-1 (0ms) [PD_-86%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_-1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_-1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_-1 (0ms) [PD_-88%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-86%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-86%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-89%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_2_12 → FIX R_2_12 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_2_-5 → FIX R_2_-5 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (8ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-15%] → REG R_0_2 (8ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (8ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-15%] → REG R_0_2 (8ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (8ms) [PD_-22%] → REG R_2_0 (8ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-43%] → REG R_2_2 (0ms) [PD_-88%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_3 (0ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-46%] → JMP R_2_1 → FIX R_2_1 (12ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-87%] → REG R_2_0 (106ms) [PD_-24%] → REG R_1_4 (0ms) [PD_-63%] → REG R_2_0 (9ms) [PD_-35%] → REG R_2_4 (0ms) [PD_-23%] → REG R_2_0 (14ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_4 (0ms) [PD_-59%] → REG R_1_3 (0ms) [PD_-22%] → REG R_2_0 (8ms) [PD_-20%] → REG R_2_5 (0ms) [PD_-57%] → REG R_2_0 (40ms) [PD_-24%] → REG R_1_4 (0ms) [PD_-47%] → REG R_2_0 (8ms) [PD_-19%] → JMP R_3_6 → FIX R_3_6 (0ms) [PD_-22%] → REG R_2_0 (16ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_0_-3 → FIX R_0_-3 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_7_7 → FIX R_7_7 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_2 (8ms) [PD_-30%] → REG R_2_0 (8ms) [PD_-19%] → REG R_2_4 (0ms) [PD_-28%] → REG R_2_0 (116ms) [PD_-19%] → REG R_2_1 (3ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_2 (8ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_-2 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_-1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-19%] → JMP R_0_-22 → FIX R_0_-22 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_4 (0ms) [PD_-37%] → REG R_1_0 (8ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_-1 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-20%] → JMP R_3_9 → FIX R_3_9 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_4 (0ms) [PD_-24%] → REG R_1_0 (9ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_-1 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-20%] → JMP R_3_11 → FIX R_3_11 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-24%] → BLINK → FIX R_1_0 (start) [PD_-20%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_-5 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_4 (0ms) [PD_-25%] → REG R_2_3 (0ms) [PD_-24%] → REG R_2_1 (8ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-40%] → REG R_1_0 (4ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-38%] → REG R_3_0 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-54%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-64%] → REG R_4_-2 (0ms) [PD_-55%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-40%] → REG R_3_1 (0ms) [PD_-43%] → REG R_0_1 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-43%] → REG R_0_1 (0ms) [PD_-18%] → REG R_3_2 (0ms) [PD_-42%] → REG R_0_1 (0ms) [PD_-19%] → JMP R_4_3 → FIX R_4_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → JMP R_6_7 → FIX R_6_7 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → JMP R_-44_-100 → FIX R_-44_-100 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-22%] → JMP R_28_49 → FIX R_28_49 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-21%] → JMP R_-3_-12 → FIX R_-3_-12 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-18%] → JMP R_0_-6 → FIX R_0_-6 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-22%] → REG R_3_2 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-21%] → REG R_-8_7 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_-5 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_4 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_-1 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-20%] → JMP R_-2_68 → FIX R_-2_68 (0ms) [PD_-37%] → REG R_1_4 (0ms) [PD_-37%] → REG R_1_0 (8ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-20%] → JMP R_0_56 → FIX R_0_56 (0ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-20%] → REG R_1_4 (0ms) [PD_-35%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-38%] → JMP R_0_-29 → FIX R_0_-29 (0ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-20%] → REG R_2_4 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_3 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-19%] → JMP R_4_-16 → FIX R_4_-16 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-18%] → JMP R_3_-10 → FIX R_3_-10 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_4 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-33%] → REG R_1_0 (4ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_-2 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_5 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_-1 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-17%] → JMP R_4_15 → FIX R_4_15 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-34%] → REG R_1_0 (8ms) [PD_-23%] → JMP R_-2_-8 → FIX R_-2_-8 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_-2 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_4 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_-1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → JMP R_-10_-29 → FIX R_-10_-29 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_-1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_-2 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-37%] → REG R_1_0 (8ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → JMP R_3_3 → FIX R_3_3 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_-1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-16%] → JMP R_-2_-20 → FIX R_-2_-20 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_4 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_-1 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-39%] → REG R_1_-2 (0ms) [PD_-20%] → REG R_1_0 (11ms) [PD_-16%] → REG R_2_4 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_-1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-17%] → JMP R_1_-4 → FIX R_1_-4 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_4 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_-1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → JMP R_0_-9 → FIX R_0_-9 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_4 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-17%] → JMP R_7_-23 → FIX R_7_-23 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_4 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-18%] → BLINK → FIX R_2_-1 (start) [PD_-22%] → REG R_1_0 (0ms) [PD_-18%] → JMP R_0_33 → FIX R_0_33 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_4 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-19%] → JMP R_2_15 → FIX R_2_15 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-21%] → JMP R_7_16 → FIX R_7_16 (0ms) [PD_-32%] → REG R_1_0 (5ms) [PD_-69%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-70%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-59%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-58%] → REG R_2_1 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_2 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-32%] → REG R_2_2 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-32%] → REG R_3_3 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-31%] → JMP R_3_5 → FIX R_3_5 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-18%] → JMP R_7_15 → FIX R_7_15 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-24%] → JMP R_-26_-99 → FIX R_-26_-99 (0ms) [PD_-34%] → REG R_1_0 (8ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_2 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-13%] → REG R_4_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-18%] → REG R_-2_2 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-18%] → JMP R_4_-12 → FIX R_4_-12 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_4 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-17%] → REG R_2_-1 (0ms) [PD_-39%] → JMP R_0_23 → FIX R_0_23 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_4 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-17%] → REG R_2_-1 (0ms) [PD_-20%] → REG R_0_-6 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_4 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-17%] → JMP R_4_-1 → FIX R_4_-1 (0ms) [PD_-38%] → REG R_1_0 (8ms) [PD_-15%] → JMP R_-1_11 → FIX R_-1_11 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_4 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_-1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-15%] → JMP R_2_10 → FIX R_2_10 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_-5 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_4 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_-1 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-12%] → JMP R_3_21 → FIX R_3_21 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_4 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_3 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_-1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → JMP R_0_13 → FIX R_0_13 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_4 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_4_-2 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → JMP R_-1_9 → FIX R_-1_9 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_4 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_-1 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-12%] → JMP R_2_14 → FIX R_2_14 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_4 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_3 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_3_-1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → JMP R_0_17 → FIX R_0_17 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_4 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_-1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → JMP R_1_20 → FIX R_1_20 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_4 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-13%] → BLINK → FIX R_2_-1 (start) [PD_-36%] → REG R_1_0 (0ms) [PD_-11%] → JMP R_-1_-23 → FIX R_-1_-23 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_4 (0ms) [PD_-18%] → REG R_1_0 (16ms) [PD_-36%] → REG R_3_0 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-48%] → JMP R_4_-14 → FIX R_4_-14 (0ms) [PD_-69%] → REG R_2_4 (0ms) [PD_-56%] → REG R_3_0 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-2_0 → FIX R_-2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-40%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-62%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-52%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-53%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-46%] → REG R_0_1 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-46%] → REG R_0_1 (8ms) [PD_-21%] → REG R_2_4 (0ms) [PD_-45%] → REG R_2_5 (0ms) [PD_-42%] → REG R_0_1 (0ms) [PD_-23%] → JMP R_2_6 → FIX R_2_6 (0ms) [PD_-43%] → REG R_0_1 (0ms) [PD_-21%] → REG R_2_5 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-21%] → JMP R_2_7 → FIX R_2_7 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_5 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_10 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_-8 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_-3 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_-2 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-7%] → JMP R_-15_3 → FIX R_-15_3 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_-4 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_4 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_-1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_4_15 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_4 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_3 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_-1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → JMP R_3_14 → FIX R_3_14 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_4 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_-1 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-11%] → JMP R_-3_-47 → FIX R_-3_-47 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_4 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (8ms) [PD_-10%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (10ms) [PD_-15%] → REG R_2_1 (8ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (5ms) [PD_-13%] → REG R_2_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_3 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-16%] → REG R_2_1 (8ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_3 (8ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-18%] → BLINK → FIX R_1_3 (start) [PD_-19%] → REG R_2_1 (24ms) [PD_-18%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_5 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-2_-1 → FIX R_-2_-1 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-21%] → REG R_0_0 (4ms) [PD_-38%] → REG R_1_4 (0ms) [PD_-34%] → REG R_-1_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_3 (0ms) [PD_-50%] → REG R_-1_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-22%] → REG R_4_-1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-16%] → REG R_5_0 (0ms) [PD_-30%] → REG R_7_0 (0ms) [PD_-27%] → REG R_2_1 (17ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (7ms) [PD_-19%] → REG R_2_1 (40ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (8ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (9ms) [PD_-10%] → REG R_1_3 (9ms) [PD_-15%] → REG R_1_0 (11ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (7ms) [PD_-14%] → REG R_1_0 (8ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_3 (8ms) [PD_-19%] → REG R_2_1 (23ms) [PD_-16%] → REG R_1_4 (0ms) [PD_-20%] → REG R_2_1 (8ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-23%] → BLINK → FIX R_2_1 (start) [PD_-16%] → REG R_1_0 (72ms) [PD_-34%] → JMP R_6_-7 → FIX R_6_-7 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-53%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-38%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-63%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-46%] → REG R_1_0 (8ms) [PD_-42%] → REG R_3_1 (0ms) [PD_-54%] → REG R_1_0 (24ms) [PD_-47%] → REG R_1_5 (0ms) [PD_-62%] → REG R_1_0 (16ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-27%] → REG R_2_1 (15ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_1 (48ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (244ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-14%] → REG R_2_1 (16ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (8ms) [PD_-14%] → REG R_2_1 (56ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-15%] → REG R_2_1 (8ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (8ms) [PD_-16%] → REG R_2_1 (15ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (8ms) [PD_-16%] → REG R_1_0 (8ms) [PD_-11%] → REG R_1_3 (8ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_0 (8ms) [PD_-10%] → REG R_1_3 (8ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_3 (8ms) [PD_-16%] → REG R_2_1 (24ms) [PD_-15%] → REG R_1_0 (8ms) [PD_-69%] → REG R_1_5 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_1_4 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_7_-5 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_3_-2 (0ms) [PD_-60%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-34%] → REG R_1_-1 (0ms) [PD_-34%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (78ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_4 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_4 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_4 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_4 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_4 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_4 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_4 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_4 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_4 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_4 (7ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_4 (0ms) [PD_-14%] → REG R_1_0 (8ms) [PD_-10%] → REG R_1_4 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_4 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_4 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_4 (8ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-9%] → REG R_1_4 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_4 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_4 (8ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_4 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_4 (0ms) [PD_-12%] → REG R_1_0 (8ms) [PD_-8%] → REG R_1_4 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_4 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_4 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_4 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_4 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_4 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_3 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_2_3 (0ms) [PD_-14%] → REG R_2_0 (8ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_3 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_3 (8ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_3 (0ms) [PD_-16%] → REG R_1_0 (8ms) [PD_-12%] → REG R_2_3 (8ms) [PD_-15%] → REG R_1_0 (8ms) [PD_-13%] → REG R_2_3 (8ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-12%] → REG R_2_3 (10ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_3 (0ms) [PD_-17%] → REG R_1_0 (5ms) [PD_-13%] → REG R_2_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_3 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_3 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_3 (8ms) [PD_-18%] → REG R_2_1 (19ms) [PD_-16%] → REG R_2_0 (282ms) [PD_-17%] → REG R_1_0 (339ms) [PD_-20%] → REG R_1_1 (1170ms) [PD_-25%] → REG R_1_0 (386ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (206ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (36ms) [PD_-25%] → REG R_1_0 (4ms) [PD_-26%] → REG R_1_1 (28ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (21ms) [PD_-25%] → REG R_1_0 (4ms) [PD_-24%] → REG R_1_1 (23ms) [PD_-25%] → REG R_1_0 (4ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (7ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_0 (2284ms) [PD_-24%] → REG R_1_1 (2333ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (357ms) [PD_-24%] → REG R_1_0 (610ms) [PD_-25%] → REG R_0_0 (146ms) [PD_-23%] → REG R_1_0 (183ms) [PD_-21%] → REG R_1_1 (722ms) [PD_-23%] +MS → BLINK → FIX R_1_1 (start) [PD_-42%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-43%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-27%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-31%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_-1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-23%] → REG R_-1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-60%] → REG R_0_0 (8ms) [PD_-63%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-52%] → REG R_0_1 (0ms) [PD_-30%] → REG R_1_1 (1038ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-35%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-70%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-27%] → REG R_1_-1 (0ms) [PD_-65%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (20ms) [PD_-36%] → REG R_0_1 (0ms) [PD_-34%] → REG R_0_0 (4ms) [PD_+12%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (12ms) [PD_-64%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-41%] → REG R_-1_0 (23ms) [PD_-76%] → REG R_1_1 (2143ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-60%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-64%] → REG R_0_1 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (8ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-64%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-45%] → REG R_0_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-34%] → REG R_3_0 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_0 (7ms) [PD_-18%] → REG R_1_1 (4858ms) [PD_-21%] → REG R_1_0 (317ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (304ms) [PD_-22%] → REG R_1_0 (110ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (8ms) [PD_-23%] → REG R_1_1 (13ms) [PD_-23%] → REG R_1_0 (24ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (16ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (36ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (37ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (4ms) [PD_-20%] → REG R_1_1 (5ms) [PD_-20%] → REG R_1_0 (10ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-25%] → REG R_1_0 (244ms) [PD_-23%] → REG R_1_1 (1088ms) [PD_-25%] → REG R_1_0 (1072ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-23%] → REG R_1_0 (27ms) [PD_-23%] → REG R_1_1 (6ms) [PD_-22%] → REG R_1_0 (6ms) [PD_-21%] → REG R_1_1 (16ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (25ms) [PD_-23%] → REG R_1_0 (6ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (30ms) [PD_-22%] → REG R_1_1 (14ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-23%] → REG R_1_1 (277ms) [PD_-23%] → REG R_1_0 (1431ms) [PD_-24%] → REG R_1_1 (202ms) [PD_-23%] → REG R_1_0 (205ms) [PD_-23%] → BLINK → FIX R_1_0 (start) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (478ms) [PD_-22%] → BLINK → FIX R_1_0 (start) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-57%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_2_-6 → FIX R_2_-6 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_18_-10 → FIX R_18_-10 (0ms) [PD_-66%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_6_0 → FIX R_6_0 (0ms) [PD_-36%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_7_-1 → FIX R_7_-1 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-41%] → REG R_3_0 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-38%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_3_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (1907ms) [PD_-20%] → REG R_1_1 (1629ms) [PD_-26%] +MS → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-68%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-47%] → REG R_4_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-42%] → REG R_4_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_5_0 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-29%] → REG R_5_1 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-24%] → REG R_4_0 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-20%] → REG R_4_0 (0ms) [PD_-22%] → REG R_4_1 (0ms) [PD_-23%] → REG R_1_1 (796ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (4ms) [PD_-75%] → REG R_1_1 (0ms) [PD_-69%] → REG R_3_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_+31%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_0 (11ms) [PD_-70%] → REG R_1_1 (439ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-66%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-45%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_+14%] → REG R_1_1 (980ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → JMP R_-3_0 → FIX R_-3_0 (0ms) [PD_-54%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → JMP R_-5_-1 → FIX R_-5_-1 (0ms) [PD_-30%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-26%] → REG R_-1_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-1_1 → FIX R_-1_1 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_-3_0 (0ms) [PD_-32%] → REG R_1_1 (1628ms) [PD_-24%] → REG R_1_0 (550ms) [PD_-24%] → REG R_1_1 (76ms) [PD_-22%] → REG R_1_0 (5ms) [PD_-23%] → REG R_1_1 (3ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-23%] → REG R_1_1 (10ms) [PD_-23%] → REG R_1_0 (74ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (20ms) [PD_-23%] → REG R_1_1 (40ms) [PD_-23%] → REG R_1_0 (5ms) [PD_-23%] → REG R_1_1 (19ms) [PD_-23%] → REG R_1_0 (6ms) [PD_-23%] → REG R_1_1 (20ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-23%] → REG R_1_0 (25ms) [PD_-24%] → REG R_1_1 (6ms) [PD_-24%] → REG R_1_0 (4ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_0 (22ms) [PD_-23%] → REG R_1_1 (20ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_0 (38ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (184ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-19%] → REG R_1_0 (20ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (38ms) [PD_-21%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (16ms) [PD_-22%] → REG R_1_0 (4ms) [PD_-19%] → REG R_1_1 (20ms) [PD_-22%] → REG R_1_0 (4ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-21%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_0 (12ms) [PD_-22%] → REG R_1_1 (42ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-23%] → REG R_1_1 (249ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (601ms) [PD_-22%] → REG R_1_0 (4ms) [PD_-23%] → REG R_1_1 (151ms) [PD_-23%] → REG R_1_0 (3263ms) [PD_-22%] → BLINK → FIX R_1_0 (start) [PD_-20%] → REG R_1_1 (2ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-43%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_3_0 (0ms) [PD_-42%] → REG R_-1_0 (0ms) [PD_-56%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-45%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-33%] → REG R_1_-1 (8ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-46%] → REG R_1_-1 (0ms) [PD_-69%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_-1 (8ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-41%] → REG R_0_-1 (8ms) [PD_-30%] → REG R_1_1 (342ms) [PD_-20%] → REG R_1_0 (30ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (73ms) [PD_-18%] → REG R_1_1 (36ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (2ms) [PD_-48%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-57%] → REG R_0_1 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-42%] → REG R_0_1 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-30%] → REG R_1_1 (4ms) [PD_-16%] → REG R_1_0 (220ms) [PD_-22%] → BLINK → FIX R_1_0 (start) [PD_-21%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (56ms) [PD_-71%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_3_1 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-41%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_4_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-31%] → REG R_4_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (713ms) [PD_-20%] → BLINK → FIX R_1_0 (start) [PD_-22%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_0 (8ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-37%] → REG R_1_0 (748ms) [PD_-19%] → REG R_1_1 (586ms) [PD_-20%] → REG R_1_0 (657ms) [PD_-18%] → REG R_1_1 (484ms) [PD_-20%] → REG R_1_0 (300ms) [PD_-24%] → REG R_1_1 (419ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-62%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-47%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_1_1 (252ms) [PD_-28%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-57%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-37%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (10ms) [PD_-74%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (786ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (8ms) [PD_-43%] → REG R_1_1 (426ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-50%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-58%] → REG R_1_1 (1374ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_-1_0 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (613ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-49%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (3329ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_0 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-52%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-3_0 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_-1_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-30%] → REG R_-1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-70%] → REG R_-1_0 (0ms) [PD_-70%] → REG R_-1_1 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-30%] → REG R_-1_0 (0ms) [PD_-17%] → REG R_-1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-16%] → JMP R_-2_1 → FIX R_-2_1 (0ms) [PD_-42%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_-1_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_1 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-63%] → REG R_-1_1 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_-1_0 (0ms) [PD_-73%] → REG R_0_1 (0ms) [PD_-30%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (3732ms) [PD_-23%] → REG R_1_0 (17ms) [PD_-23%] → REG R_1_1 (7ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (11ms) [PD_-23%] → REG R_1_0 (4ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (24ms) [PD_-22%] → REG R_1_0 (4ms) [PD_-21%] → REG R_1_1 (46ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (163ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (6ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (155ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (16ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (20ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (9ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (12ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (7ms) [PD_-25%] → REG R_1_0 (4ms) [PD_-24%] → REG R_1_1 (48ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (84ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (252ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_1_0 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-87%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-53%] → REG R_3_1 (0ms) [PD_-52%] → REG R_3_0 (8ms) [PD_-60%] → REG R_3_1 (0ms) [PD_-29%] → REG R_3_0 (87ms) [PD_-76%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (23ms) [PD_-88%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-30%] → REG R_3_0 (15ms) [PD_-72%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-77%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (24ms) [PD_-61%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-32%] → REG R_3_0 (24ms) [PD_-80%] → REG R_3_1 (0ms) [PD_-38%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-54%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-50%] → REG R_3_1 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-66%] → REG R_3_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-64%] → REG R_3_1 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_2 (8ms) [PD_-38%] → REG R_1_1 (90ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_-1_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-64%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-69%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-59%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-62%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-73%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-33%] → REG R_1_1 (1174ms) [PD_-21%] → REG R_1_0 (1452ms) [PD_-23%] → REG R_1_1 (1282ms) [PD_-26%] → REG R_1_0 (361ms) [PD_-26%] → REG R_1_1 (584ms) [PD_-24%] +MS → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-48%] → REG R_0_1 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-31%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (739ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-56%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (26ms) [PD_-57%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-44%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (1379ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-42%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-43%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-48%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-30%] → REG R_0_0 (8ms) [PD_-64%] → REG R_-1_0 (8ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-30%] → REG R_-1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-26%] → REG R_0_0 (8ms) [PD_-26%] → REG R_-1_0 (8ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-27%] → REG R_0_-1 (8ms) [PD_-27%] → REG R_-1_0 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_-1_0 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-27%] → REG R_0_0 (9ms) [PD_-23%] → REG R_0_-2 (0ms) [PD_-29%] → REG R_-1_0 (16ms) [PD_-85%] → JMP R_-1_-4 → FIX R_-1_-4 (0ms) [PD_-100%] → REG R_-1_0 (8ms) [PD_-100%] → JMP R_4_9 → FIX R_4_9 (0ms) [PD_-100%] → REG R_-1_0 (12ms) [PD_-82%] → REG R_-2_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → JMP R_-4_0 → FIX R_-4_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-28%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_-4_0 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-56%] → REG R_-3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_-3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-34%] → REG R_-3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_-1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-62%] → REG R_-1_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-59%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_2 (8ms) [PD_-30%] → REG R_1_1 (664ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-43%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (36ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (20ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (547ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (14ms) [PD_-18%] → REG R_1_0 (10ms) [PD_-18%] → REG R_1_1 (12ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (4ms) [PD_-18%] → REG R_1_0 (20ms) [PD_-19%] → REG R_1_1 (4ms) [PD_-19%] → REG R_1_0 (4ms) [PD_-21%] → REG R_1_1 (16ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (43ms) [PD_-19%] → REG R_1_0 (4ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (8ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_0 (22ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (5ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-36%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (27ms) [PD_-72%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (9ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (9ms) [PD_-41%] → REG R_1_1 (66ms) [PD_-20%] → REG R_1_0 (26ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (191ms) [PD_-17%] → REG R_1_1 (4492ms) [PD_-23%] → REG R_1_0 (1006ms) [PD_-22%] → REG R_1_1 (2126ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-30%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (8ms) [PD_-62%] → REG R_3_0 (6ms) [PD_-62%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-37%] → REG R_3_0 (0ms) [PD_-37%] → REG R_-3_0 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-24%] → REG R_-1_0 (0ms) [PD_-27%] → REG R_-2_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-25%] → REG R_-3_0 (0ms) [PD_-27%] → REG R_3_0 (8ms) [PD_-50%] → REG R_-1_0 (0ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-25%] → REG R_-1_0 (5ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-26%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-57%] → REG R_-1_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-52%] → REG R_-2_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-24%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-26%] → REG R_-1_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-28%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-29%] → REG R_-1_1 (0ms) [PD_-27%] → REG R_4_0 (0ms) [PD_-28%] → REG R_-1_1 (0ms) [PD_-29%] → REG R_4_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-26%] → REG R_4_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_4_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_4_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_4_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-32%] → REG R_4_1 (0ms) [PD_-29%] → REG R_1_1 (4228ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-40%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → JMP R_-11_0 → FIX R_-11_0 (0ms) [PD_-33%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_-4_0 (0ms) [PD_-31%] → REG R_-1_0 (28ms) [PD_-80%] → REG R_3_0 (0ms) [PD_-34%] → REG R_-1_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-27%] → REG R_3_0 (8ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-25%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-25%] → REG R_-1_0 (7ms) [PD_-63%] → REG R_3_0 (0ms) [PD_-24%] → REG R_-2_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-24%] → REG R_-1_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-44%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-25%] → REG R_-1_0 (8ms) [PD_-72%] → REG R_3_0 (0ms) [PD_-24%] → REG R_-1_0 (0ms) [PD_-61%] → REG R_3_0 (0ms) [PD_-25%] → REG R_-1_0 (0ms) [PD_-59%] → REG R_3_0 (8ms) [PD_-74%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-24%] → REG R_-2_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-25%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-24%] → REG R_-3_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-26%] → REG R_-3_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-24%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-38%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-29%] → REG R_-1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-56%] → REG R_-1_1 (0ms) [PD_-26%] → REG R_4_0 (0ms) [PD_-29%] → REG R_-1_1 (0ms) [PD_-28%] → REG R_4_0 (0ms) [PD_-29%] → REG R_-1_1 (0ms) [PD_-40%] → REG R_4_0 (0ms) [PD_+41%] → REG R_-1_1 (0ms) [PD_-41%] → REG R_4_0 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-34%] → REG R_4_0 (0ms) [PD_+31%] → REG R_0_1 (0ms) [PD_-32%] → REG R_4_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-27%] → REG R_5_0 (0ms) [PD_+56%] → REG R_0_2 (0ms) [PD_-29%] → REG R_5_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_5_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-21%] → REG R_5_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-17%] → REG R_5_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-15%] → REG R_5_1 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-12%] → REG R_5_1 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-11%] → REG R_5_1 (0ms) [PD_-37%] → REG R_1_1 (810ms) [PD_-19%] → REG R_1_0 (1080ms) [PD_-21%] +MS → REG R_1_1 (872ms) [PD_-22%] +MS → REG R_1_0 (238ms) [PD_-22%] +MS → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (2328ms) [PD_-24%] +MS → REG R_1_1 (1404ms) [PD_-27%] → BLINK → FIX R_1_1 (start) [PD_-40%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (19ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (650ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-28%] → REG R_-1_0 (0ms) [PD_-36%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (64ms) [PD_-42%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (5ms) [PD_-100%] → REG R_1_1 (270ms) [PD_-21%] → REG R_1_0 (528ms) [PD_-19%] → End
P13_M04,Start → FIX R_1_1 (start) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-25%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → JMP R_-6_-1 → FIX R_-6_-1 (0ms) [PD_-59%] → REG R_0_4 (0ms) [PD_-100%] → JMP R_-4_0 → FIX R_-4_0 (0ms) [PD_-100%] → REG R_0_4 (7ms) [PD_-100%] → JMP R_-3_1 → FIX R_-3_1 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_-4_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_-4_0 (0ms) [PD_-27%] → JMP R_-2_0 → FIX R_-2_0 (0ms) [PD_-100%] → REG R_0_4 (9ms) [PD_-100%] → JMP R_-3_0 → FIX R_-3_0 (7ms) [PD_-100%] → REG R_0_4 (8ms) [PD_-100%] → JMP R_-1_1 → FIX R_-1_1 (0ms) [PD_-100%] → SAC R_-2_1 → FIX R_-2_1 (0ms) [PD_-25%] → REG R_0_4 (0ms) [PD_-26%] → REG R_-2_1 (0ms) [PD_-25%] → REG R_0_4 (0ms) [PD_-100%] → REG R_-3_1 (0ms) [PD_-51%] → REG R_0_4 (0ms) [PD_-100%] → REG R_-1_1 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_-2_1 (0ms) [PD_-28%] → JMP R_4_10 → FIX R_4_10 (0ms) [PD_-50%] → JMP R_-2_2 → FIX R_-2_2 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_-2_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-21%] → SAC R_-1_2 → FIX R_-1_2 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (29ms) [PD_-25%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (48ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (50ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (5022ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-28%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-16%] → REG R_0_4 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-17%] → REG R_0_4 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-17%] → REG R_0_4 (0ms) [PD_-100%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-30%] → REG R_0_0 (17ms) [PD_-70%] → REG R_0_1 (0ms) [PD_-53%] → SAC R_-1_0 → FIX R_-1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (3ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-45%] → REG R_-1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-29%] → REG R_-1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_-1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_-1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_-1_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-30%] → REG R_-1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_-1_1 (0ms) [PD_-24%] → REG R_0_0 (8ms) [PD_-31%] → REG R_-1_1 (8ms) [PD_-27%] → REG R_0_0 (8ms) [PD_-30%] → REG R_-3_0 (0ms) [PD_-100%] → REG R_-1_1 (0ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-44%] → REG R_-2_1 (9ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-61%] → REG R_-1_0 (0ms) [PD_-22%] → REG R_-2_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-25%] → REG R_-2_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-3_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-45%] → REG R_-2_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_-1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-21%] → REG R_-1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-22%] → REG R_-1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_-1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_-1_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-46%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-61%] → REG R_0_1 (0ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-17%] → REG R_-1_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_-1_2 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-48%] → REG R_-1_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-45%] → REG R_-1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-35%] → REG R_-1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-30%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_3 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_4 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_4 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_-1_4 → FIX R_-1_4 (8ms) [PD_-21%] → REG R_1_1 (3819ms) [PD_-20%] → REG R_1_0 (10ms) [PD_-21%] → REG R_1_1 (64ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (1946ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_3_0 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-56%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-36%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-62%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (28ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-25%] → REG R_0_0 (18ms) [PD_-75%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_0 (23ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-25%] → REG R_-1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (9ms) [PD_-24%] → REG R_1_1 (2672ms) [PD_-22%] +MS → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_1_2 (4ms) [PD_-30%] → REG R_1_1 (11ms) [PD_-46%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-59%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-43%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-48%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-49%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-49%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-27%] → REG R_0_0 (8ms) [PD_-15%] → REG R_1_2 (32ms) [PD_-29%] → REG R_1_1 (4864ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_1 (1354ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-42%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_1 (188ms) [PD_-32%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-35%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-43%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-41%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_0 (11ms) [PD_-67%] → REG R_1_1 (8038ms) [PD_-24%] +MS → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-53%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-61%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-35%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-34%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-43%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-48%] → REG R_0_1 (40ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-36%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-41%] → REG R_0_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-29%] → REG R_0_1 (8ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (8ms) [PD_-32%] → REG R_1_1 (152ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-55%] → REG R_0_4 (0ms) [PD_-44%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-39%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-18%] → REG R_0_0 (6ms) [PD_-34%] → REG R_3_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-37%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-37%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (5ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-34%] → REG R_0_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-37%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-36%] → REG R_0_1 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-29%] → REG R_0_1 (16ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-35%] → REG R_0_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-36%] → REG R_0_2 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-34%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-66%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-40%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (4ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-48%] → REG R_0_1 (4ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-45%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-42%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-49%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-46%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-62%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-25%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-43%] → REG R_3_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-40%] → REG R_0_0 (8ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (50ms) [PD_-38%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (3049ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_1_2 (24ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-58%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-23%] → REG R_1_2 (8ms) [PD_-61%] → REG R_0_4 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_0_1 (6ms) [PD_-59%] → REG R_0_4 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_4 (0ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-62%] → REG R_0_4 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_4 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-45%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-41%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_1 (28ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_1 (8ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (64ms) [PD_-40%] → REG R_0_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-48%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (40ms) [PD_-34%] → REG R_0_1 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-30%] → REG R_-1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_-1_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-25%] → REG R_0_0 (5ms) [PD_-38%] → REG R_1_1 (3534ms) [PD_-22%] → End
P14_M01,Start → FIX R_1_1 (start) [PD_-30%] → SAC R_1_2 → FIX R_1_2 (12ms) [PD_-35%] → REG R_1_1 (8ms) [PD_-34%] → REG R_1_2 (4ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (22ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (74ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (48ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (8ms) [PD_-36%] → REG R_1_1 (1360ms) [PD_-36%] → BLINK → FIX R_1_1 (start) [PD_-37%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-52%] → REG R_1_1 (8ms) [PD_-76%] → REG R_0_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-44%] → SAC R_1_0 → FIX R_1_0 (16ms) [PD_-68%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-37%] → REG R_1_0 (3ms) [PD_-68%] → REG R_0_1 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-37%] → REG R_0_1 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-37%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (310ms) [PD_-35%] → REG R_1_1 (30ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (12ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (92ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (14ms) [PD_-33%] → REG R_1_2 (4ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (10ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (27ms) [PD_-33%] → REG R_1_1 (4ms) [PD_-34%] → REG R_1_2 (116ms) [PD_-33%] → REG R_1_1 (4ms) [PD_-34%] → REG R_1_2 (60ms) [PD_-35%] → REG R_1_1 (6ms) [PD_-34%] → REG R_1_2 (70ms) [PD_-35%] → REG R_1_1 (4ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (32ms) [PD_-34%] → REG R_1_2 (4ms) [PD_-35%] → REG R_1_1 (40ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (12ms) [PD_-34%] → REG R_1_2 (4ms) [PD_-33%] → REG R_1_1 (200ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (76ms) [PD_-33%] → REG R_1_2 (28ms) [PD_-33%] → REG R_1_1 (40ms) [PD_-33%] → REG R_1_2 (12ms) [PD_-33%] → REG R_1_1 (14ms) [PD_-34%] → REG R_1_2 (7ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (6ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (4ms) [PD_-32%] → REG R_1_1 (4ms) [PD_-33%] → REG R_1_2 (8ms) [PD_-33%] → REG R_1_1 (52ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (8ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (8ms) [PD_-32%] → REG R_1_2 (4ms) [PD_-32%] → REG R_1_1 (18ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (52ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (20ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (32ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (4ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (36ms) [PD_-32%] → REG R_1_2 (4ms) [PD_-32%] → REG R_1_1 (2444ms) [PD_-33%] → REG R_1_2 (4ms) [PD_-35%] → REG R_1_1 (67ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (7ms) [PD_-35%] → REG R_1_1 (1419ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (4ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (106ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (56ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (4ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (64ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (16ms) [PD_-34%] → REG R_1_2 (9ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (10ms) [PD_-33%] → REG R_1_2 (8ms) [PD_-34%] → REG R_1_1 (24ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (39ms) [PD_-34%] → REG R_1_2 (4ms) [PD_-33%] → REG R_1_1 (27ms) [PD_-34%] → REG R_1_2 (4ms) [PD_-33%] → REG R_1_1 (25ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (8ms) [PD_-33%] → REG R_1_1 (1032ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (144ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (457ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (3ms) [PD_-34%] → REG R_1_2 (4ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (4ms) [PD_-34%] → REG R_1_1 (4ms) [PD_-35%] → REG R_1_2 (4ms) [PD_-35%] → REG R_1_1 (20ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (8ms) [PD_-34%] → REG R_1_2 (8ms) [PD_-34%] → REG R_1_1 (12ms) [PD_-35%] → REG R_1_2 (12ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (27ms) [PD_-34%] → REG R_1_1 (6298ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (16768ms) [PD_-32%] → REG R_1_2 (12ms) [PD_-35%] → REG R_1_1 (28ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (300ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (9267ms) [PD_-32%] +MS → REG R_1_2 (8ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-50%] → REG R_1_2 (24ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (1602ms) [PD_-38%] → REG R_1_1 (5307ms) [PD_-31%] → REG R_1_2 (4ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (4ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (284ms) [PD_-34%] → REG R_1_1 (11ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (4ms) [PD_-37%] → REG R_1_1 (8ms) [PD_-35%] → REG R_1_2 (12ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_2 (24ms) [PD_-36%] → REG R_1_1 (4ms) [PD_-38%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (4ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (4ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (4ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (14ms) [PD_-36%] → REG R_1_2 (19ms) [PD_-35%] → REG R_1_1 (4ms) [PD_-36%] → REG R_1_2 (4ms) [PD_-35%] → REG R_1_1 (6ms) [PD_-36%] → REG R_1_2 (4ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (8ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (17ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (13ms) [PD_-36%] → REG R_1_2 (5ms) [PD_-35%] → REG R_1_1 (6ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (835ms) [PD_-34%] → End
P14_M02,Start → FIX R_1_1 (start) [PD_-29%] +MS → SAC R_1_0 → FIX R_1_0 (100ms) [PD_-29%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-29%] → REG R_1_0 (24ms) [PD_-29%] → REG R_1_-1 (0ms) [PD_-29%] → REG R_1_0 (98ms) [PD_-28%] → BLINK → FIX R_1_0 (start) [PD_-28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_+80%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-38%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (17731ms) [PD_-30%] +MS → REG R_1_0 (0ms) [PD_-100%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (19908ms) [PD_-31%] → End
P14_M03,Start → FIX R_1_1 (start) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-18%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-23%] → REG R_1_0 (9ms) [PD_-23%] → REG R_3_1 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-62%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-61%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-24%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-24%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-62%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-62%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+84%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-60%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → SAC R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-72%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-63%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-42%] → REG R_1_1 (10145ms) [PD_-20%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-59%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (5780ms) [PD_-19%] +MS → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (14459ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-33%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (5632ms) [PD_-21%] +MS → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (5ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (16ms) [PD_-87%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (17ms) [PD_-70%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-25%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_+11510%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-65%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (11ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-59%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-27%] → REG R_1_1 (6956ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-56%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (4ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_+53%] → REG R_0_1 (0ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+85%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-61%] → REG R_0_0 (8ms) [PD_-21%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+273%] → REG R_0_0 (8ms) [PD_+170%] → REG R_3_0 (0ms) [PD_+68%] → REG R_0_0 (0ms) [PD_-52%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-35%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-44%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (3ms) [PD_-65%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (4ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-68%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-34%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (7896ms) [PD_-23%] +MS → REG R_1_2 (204ms) [PD_-23%] → BLINK → FIX R_1_2 (start) [PD_-41%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-21%] → REG R_1_2 (16ms) [PD_-40%] → REG R_2_2 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-27%] → REG R_2_2 (8ms) [PD_-21%] → REG R_1_2 (9ms) [PD_-64%] → REG R_2_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-29%] → REG R_2_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-28%] → REG R_2_2 (0ms) [PD_-20%] → REG R_1_2 (25ms) [PD_-24%] → SAC R_1_3 → FIX R_1_3 (8ms) [PD_-23%] → REG R_1_2 (206ms) [PD_-25%] → REG R_1_3 (80ms) [PD_-26%] → REG R_1_2 (40ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (58ms) [PD_-26%] → REG R_1_1 (7050ms) [PD_-22%] +MS → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-61%] → REG R_1_0 (6ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-60%] → REG R_1_0 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_0 (6ms) [PD_-100%] → REG R_0_0 (4ms) [PD_-61%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-61%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (9ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_+58%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-26%] → REG R_2_0 (8ms) [PD_-65%] → REG R_0_1 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-29%] → REG R_0_1 (8ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-36%] → REG R_1_1 (13361ms) [PD_-21%] +MS → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (8ms) [PD_-90%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (7ms) [PD_-60%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-72%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (18ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-25%] → REG R_3_1 (9ms) [PD_-100%] → REG R_1_0 (5ms) [PD_-62%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+109%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-27%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-64%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+119%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-58%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (11ms) [PD_-50%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+124%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (5866ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+165%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-42%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-39%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-32%] → REG R_3_0 (8ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-46%] → REG R_1_1 (92ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (3ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-47%] → REG R_1_1 (2280ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+91%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-60%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (12956ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-47%] → REG R_0_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (7ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-63%] → REG R_3_0 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-61%] → REG R_0_0 (6ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (17ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (24718ms) [PD_-20%] → End
P14_M04,Start → FIX R_1_1 (start) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-29%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (34ms) [PD_-73%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-21%] → REG R_1_1 (7ms) [PD_-63%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (8ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-72%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-46%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-47%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → SAC R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-61%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-63%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-100%] → REG R_3_0 (10ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-22%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-61%] → REG R_1_0 (8ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-30%] → REG R_0_0 (8ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+59%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-66%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-66%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-30%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-71%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-33%] → REG R_3_1 (0ms) [PD_+124%] → REG R_2_1 (0ms) [PD_-34%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (17ms) [PD_-35%] → REG R_1_1 (563ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-61%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (4ms) [PD_-30%] → REG R_1_1 (169ms) [PD_-29%] → REG R_1_2 (6ms) [PD_-28%] → SAC R_0_2 → FIX R_0_2 (427ms) [PD_-27%] → REG R_1_2 (7ms) [PD_-26%] → REG R_0_2 (56ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_2 (63ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (2024ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (50ms) [PD_-20%] → REG R_1_1 (12ms) [PD_-19%] → REG R_1_2 (4ms) [PD_-17%] → REG R_1_1 (12ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-17%] → BLINK → FIX R_1_2 (start) [PD_-20%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (11ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_2 (8ms) [PD_-59%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+28%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (10ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-58%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (5ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-66%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+61%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+68%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-39%] → REG R_1_2 (8ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (9ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (5ms) [PD_-23%] → REG R_1_2 (9ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (6ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (116ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (24ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (21ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (3ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (23ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (8ms) [PD_-14%] → REG R_1_1 (10ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (6ms) [PD_-17%] → REG R_1_2 (4ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-17%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (18ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (7ms) [PD_-22%] → REG R_0_2 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-21%] → REG R_0_2 (8ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_2 (8ms) [PD_-22%] → REG R_0_2 (8ms) [PD_-17%] → REG R_1_2 (8ms) [PD_-22%] → REG R_0_2 (8ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (5ms) [PD_-24%] → REG R_0_2 (7ms) [PD_-19%] → REG R_1_2 (8ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_2 (8ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_2 (8ms) [PD_-18%] → REG R_1_2 (248ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (12ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_2 (8ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_2 (8ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-22%] → REG R_0_2 (8ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_2 (7ms) [PD_-22%] → REG R_0_2 (8ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (8ms) [PD_-21%] → REG R_0_2 (9ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (7ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (11ms) [PD_-17%] → REG R_1_2 (451ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (19ms) [PD_-19%] → BLINK → FIX R_1_2 (start) [PD_-40%] → REG R_1_1 (0ms) [PD_-48%] → REG R_1_2 (24ms) [PD_-40%] → REG R_1_1 (13ms) [PD_-26%] → REG R_1_2 (142ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (24ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (33ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (16ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_2 (9ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (7ms) [PD_-20%] → REG R_1_2 (23ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (7ms) [PD_-20%] → REG R_1_2 (25ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (12ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (21ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (15ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (29ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_2 (24ms) [PD_-15%] → REG R_1_1 (9ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (20ms) [PD_-17%] → REG R_1_1 (2ms) [PD_-18%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (4ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_1 (17ms) [PD_-20%] → REG R_1_2 (10ms) [PD_-16%] → REG R_1_1 (15ms) [PD_-20%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (4ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (18ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (9ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (12ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (5ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (7ms) [PD_-21%] → REG R_1_2 (9ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (12ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (12ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → BLINK → FIX R_1_2 (start) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (29ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (7ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (7ms) [PD_-59%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_1 (52ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (3ms) [PD_-18%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (9ms) [PD_-18%] → REG R_1_2 (9ms) [PD_-15%] → REG R_1_1 (9ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-17%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (5ms) [PD_-17%] → REG R_0_2 (6ms) [PD_-16%] → REG R_1_1 (6ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (20ms) [PD_-17%] → REG R_0_2 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (9ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_2 (8ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-19%] → REG R_0_2 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_2 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (10ms) [PD_-21%] → REG R_0_2 (7ms) [PD_-17%] → REG R_1_1 (7ms) [PD_-21%] → REG R_0_2 (8ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (7ms) [PD_-19%] → REG R_1_1 (9ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (5ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_2 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_2 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (8ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_2 (8ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_2 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_2 (8ms) [PD_-19%] → REG R_1_1 (9ms) [PD_-21%] → REG R_0_2 (7ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (7ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (10ms) [PD_-20%] → REG R_0_2 (6ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (7ms) [PD_-19%] → REG R_0_2 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_2 (8ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-19%] → REG R_0_2 (8ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-18%] → REG R_0_2 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_2 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (9ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (6ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-19%] → REG R_0_2 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_2 (8ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-16%] → REG R_0_2 (8ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (5ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (10ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-19%] → REG R_0_2 (8ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-19%] → REG R_0_2 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_2 (8ms) [PD_-16%] → REG R_1_2 (8ms) [PD_-19%] → REG R_0_2 (8ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_2 (8ms) [PD_-19%] → REG R_0_2 (8ms) [PD_-19%] → REG R_1_2 (8ms) [PD_-18%] → REG R_0_2 (8ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (8ms) [PD_-18%] → REG R_0_2 (8ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (13ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-19%] → REG R_0_2 (7ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_2 (8ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-17%] → REG R_0_2 (10ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_2 (24ms) [PD_-17%] → REG R_1_2 (48ms) [PD_-32%] → REG R_1_1 (836ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (44ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (16ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (60ms) [PD_-17%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_1 (64ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (1605ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (220ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (23ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (87ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (7ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (86ms) [PD_-20%] → REG R_1_2 (8ms) [PD_-18%] → REG R_1_1 (24ms) [PD_-19%] → REG R_1_2 (8ms) [PD_-19%] → REG R_1_1 (17ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (40ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (52ms) [PD_-21%] → REG R_0_2 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (12ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (24ms) [PD_-21%] → REG R_0_2 (8ms) [PD_-19%] → REG R_1_1 (24ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (23ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (59ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (15ms) [PD_-21%] → REG R_1_2 (6ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (314ms) [PD_-21%] → REG R_1_1 (441ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (719ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (32ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (251ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (40ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (103ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (61ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (1808ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (17ms) [PD_-100%] → REG R_3_0 (12ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_3_0 (16ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → SAC R_0_-1 → FIX R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-20%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-62%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-21%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-60%] → REG R_0_-1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-20%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-64%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (1370ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-24%] +MS → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (4ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_3_1 (6ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-77%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (4ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-33%] → REG R_1_0 (72ms) [PD_-36%] → REG R_3_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-36%] → REG R_3_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (7ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (1377ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (11ms) [PD_-17%] → REG R_1_2 (520ms) [PD_-18%] → BLINK → FIX R_1_2 (start) [PD_-16%] → SAC R_0_3 → FIX R_0_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-18%] → REG R_0_3 (0ms) [PD_-20%] → REG R_0_2 (8ms) [PD_-20%] → REG R_0_3 (5ms) [PD_-62%] → REG R_0_2 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-24%] → REG R_0_2 (8ms) [PD_-19%] → REG R_0_3 (8ms) [PD_-24%] → REG R_0_2 (8ms) [PD_-19%] → REG R_0_3 (8ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (5ms) [PD_-20%] → REG R_0_3 (8ms) [PD_-26%] → REG R_0_2 (0ms) [PD_-19%] → REG R_0_3 (0ms) [PD_-20%] → REG R_0_2 (8ms) [PD_-20%] → REG R_0_3 (8ms) [PD_-24%] → REG R_0_2 (8ms) [PD_-20%] → REG R_0_3 (8ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-60%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (10ms) [PD_-62%] → REG R_0_2 (13ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-71%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-13%] → REG R_0_2 (6ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (8ms) [PD_-60%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-28%] → REG R_0_2 (0ms) [PD_-28%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_2 (8ms) [PD_-20%] → REG R_0_3 (8ms) [PD_-63%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-29%] → REG R_0_2 (8ms) [PD_-20%] → REG R_0_3 (8ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-29%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (10ms) [PD_-22%] → REG R_0_3 (10ms) [PD_-100%] → REG R_0_2 (9ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (8ms) [PD_-100%] → REG R_0_2 (6ms) [PD_-20%] → REG R_0_3 (7ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-21%] → REG R_0_3 (8ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (16ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (6ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (8ms) [PD_-26%] → REG R_0_2 (8ms) [PD_-24%] → REG R_0_3 (8ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-28%] → REG R_0_2 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-22%] → REG R_0_3 (8ms) [PD_-28%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-28%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-28%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (8ms) [PD_-23%] → REG R_0_3 (8ms) [PD_-62%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-29%] → REG R_0_2 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (11ms) [PD_-23%] → REG R_0_3 (7ms) [PD_-63%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-30%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (252ms) [PD_-38%] → SAC R_1_3 → FIX R_1_3 (927ms) [PD_-28%] → SAC R_2_3 → FIX R_2_3 (0ms) [PD_-100%] → REG R_1_3 (2190ms) [PD_-23%] → BLINK → FIX R_1_3 (start) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-55%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-46%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (2717ms) [PD_-19%] +MS → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_3_0 (0ms) [PD_+73%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (976ms) [PD_-15%] → REG R_1_2 (300ms) [PD_-20%] → BLINK → FIX R_1_2 (start) [PD_-21%] → REG R_1_3 (4ms) [PD_-60%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-23%] → REG R_0_2 (5ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (4ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_0_2 (9ms) [PD_-62%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_2 (8ms) [PD_-59%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_+11%] → REG R_1_3 (8ms) [PD_-58%] → JMP R_-1_1 → FIX R_-1_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_2 (20ms) [PD_-23%] → REG R_1_1 (4507ms) [PD_-18%] +MS → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_1_2 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-62%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-32%] → REG R_3_1 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-30%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-33%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (11ms) [PD_-33%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (8ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-28%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-65%] → REG R_3_1 (9ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-65%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-61%] → REG R_1_-1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_1 (7ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (6ms) [PD_-64%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → SAC R_2_-1 → FIX R_2_-1 (0ms) [PD_-31%] → REG R_3_1 (10ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_-1 (0ms) [PD_-32%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-66%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-31%] → REG R_3_1 (8ms) [PD_-80%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-30%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → JMP R_-55_-5 → FIX R_-55_-5 (0ms) [PD_+11%] → REG R_2_0 (8ms) [PD_-31%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-31%] → REG R_3_1 (14ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-66%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-29%] → REG R_1_0 (8ms) [PD_-65%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-64%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-87%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (9ms) [PD_-64%] → REG R_0_0 (8ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+63%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-67%] → REG R_1_0 (8ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_0 (44ms) [PD_-67%] → REG R_0_0 (8ms) [PD_-66%] → REG R_1_0 (8ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_+92%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-23%] → REG R_0_0 (13ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-33%] → REG R_3_1 (0ms) [PD_+102%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (1051ms) [PD_-22%] → REG R_1_2 (372ms) [PD_-24%] → REG R_1_3 (120ms) [PD_-24%] → REG R_1_2 (16ms) [PD_-25%] → REG R_1_3 (433ms) [PD_-25%] → BLINK → FIX R_1_3 (start) [PD_-23%] → REG R_1_2 (8ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-27%] → REG R_2_3 (0ms) [PD_-100%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-18%] → REG R_1_2 (7ms) [PD_-28%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (31ms) [PD_-29%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (4ms) [PD_-22%] → REG R_1_1 (291ms) [PD_-19%] → REG R_1_2 (1563ms) [PD_-20%] → REG R_0_2 (4ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (3ms) [PD_-22%] → REG R_1_2 (25ms) [PD_-21%] → REG R_0_2 (4ms) [PD_-21%] → REG R_1_2 (4ms) [PD_-21%] → REG R_0_2 (4ms) [PD_-21%] → REG R_1_2 (16ms) [PD_-21%] → REG R_0_2 (5ms) [PD_-20%] → REG R_1_2 (11ms) [PD_-20%] → REG R_0_2 (196ms) [PD_-20%] → REG R_1_2 (41ms) [PD_-20%] → REG R_1_1 (2146ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+52%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (8ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-81%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8845ms) [PD_-18%] → REG R_1_2 (1096ms) [PD_-18%] → BLINK → FIX R_1_2 (start) [PD_-33%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-61%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_3_1 (6ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_5_2 → FIX R_5_2 (0ms) [PD_-72%] → REG R_3_0 (7ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (10ms) [PD_-100%] → REG R_3_1 (6ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-47%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-100%] → REG R_3_1 (6ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (4ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_3_1 (5ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (6ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (13ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-90%] → REG R_1_1 (48ms) [PD_-47%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-85%] → REG R_1_1 (8ms) [PD_-63%] → REG R_1_0 (8ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-63%] → REG R_1_0 (8ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-32%] → REG R_1_0 (8ms) [PD_-62%] → REG R_1_1 (8ms) [PD_-28%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-38%] → REG R_1_0 (7ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (16ms) [PD_-32%] → REG R_1_1 (356ms) [PD_-17%] → REG R_1_2 (272ms) [PD_-23%] → BLINK → FIX R_1_2 (start) [PD_-44%] → REG R_0_2 (9ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (354ms) [PD_-33%] → BLINK → FIX R_0_2 (start) [PD_-27%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-27%] → REG R_1_3 (792ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-30%] → REG R_2_3 (0ms) [PD_+36%] → REG R_1_2 (0ms) [PD_+36%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-40%] → REG R_3_1 (8ms) [PD_-65%] → REG R_1_3 (8ms) [PD_-42%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-32%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-28%] → REG R_3_1 (0ms) [PD_+76%] → REG R_1_3 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_+95%] → REG R_1_3 (0ms) [PD_-32%] → REG R_1_2 (106ms) [PD_-23%] → BLINK → FIX R_1_2 (start) [PD_-26%] → REG R_2_2 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-22%] → REG R_1_2 (8ms) [PD_-63%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (11ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-55%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-52%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-47%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-33%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-42%] → REG R_3_1 (8ms) [PD_-65%] → REG R_2_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-28%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-33%] → REG R_3_1 (7ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-32%] → REG R_1_1 (1482ms) [PD_-20%] → REG R_1_2 (4ms) [PD_-19%] → REG R_1_1 (4ms) [PD_-18%] → REG R_1_2 (527ms) [PD_-19%] +MS → REG R_1_3 (572ms) [PD_-22%] → BLINK → FIX R_1_3 (start) [PD_-42%] → REG R_0_3 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_3 (7ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (8ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_3 (8ms) [PD_-61%] → REG R_0_3 (9ms) [PD_-24%] → REG R_1_3 (10ms) [PD_-61%] → REG R_0_3 (8ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_3 (6ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (8ms) [PD_-25%] → REG R_1_3 (8ms) [PD_-61%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-22%] → REG R_0_3 (9ms) [PD_-24%] → REG R_1_3 (14ms) [PD_-62%] → REG R_0_3 (10ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-24%] → REG R_0_3 (4ms) [PD_-24%] → REG R_1_3 (7ms) [PD_-61%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (8ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_3 (6ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-22%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (7ms) [PD_-26%] → REG R_1_3 (8ms) [PD_-62%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-21%] → REG R_0_3 (8ms) [PD_-27%] → REG R_1_3 (8ms) [PD_-61%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-70%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (11ms) [PD_-26%] → REG R_1_3 (6ms) [PD_-62%] → REG R_0_3 (6ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_3 (8ms) [PD_-100%] → REG R_0_3 (9ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-28%] → REG R_1_3 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-34%] → REG R_1_3 (4ms) [PD_-59%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_+37%] → REG R_1_3 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-40%] → REG R_1_3 (0ms) [PD_-20%] → REG R_3_0 (5ms) [PD_-66%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (32ms) [PD_-30%] → REG R_1_1 (391ms) [PD_-18%] → REG R_0_1 (126ms) [PD_-17%] → REG R_1_1 (4154ms) [PD_-18%] +MS → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (10ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_3_1 (10ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (10ms) [PD_-100%] → REG R_3_1 (6ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (6ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (10ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-41%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-8%] → REG R_1_1 (5359ms) [PD_-17%] +MS → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+24%] → REG R_3_1 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-52%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-60%] → REG R_3_1 (19ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (5ms) [PD_-61%] → REG R_3_1 (6ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (6ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_2_0 (8ms) [PD_-68%] → REG R_1_1 (8ms) [PD_-56%] → REG R_2_0 (8ms) [PD_-44%] → REG R_1_1 (8ms) [PD_-31%] → REG R_2_0 (8ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (72ms) [PD_-43%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-66%] → REG R_1_1 (10254ms) [PD_-17%] +MS → REG R_1_2 (19ms) [PD_-28%] → REG R_1_1 (1491ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-35%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (7578ms) [PD_-17%] +MS → REG R_1_2 (121ms) [PD_-18%] → REG R_1_1 (12ms) [PD_-16%] → REG R_1_2 (4ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (4ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (5ms) [PD_-17%] → REG R_1_1 (22ms) [PD_-16%] → REG R_1_2 (375ms) [PD_-18%] → REG R_1_3 (172ms) [PD_-22%] → BLINK → FIX R_1_3 (start) [PD_-68%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_3 (8ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-25%] → REG R_0_3 (8ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-24%] → REG R_0_2 (8ms) [PD_-26%] → REG R_0_3 (8ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-24%] → REG R_0_2 (8ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-26%] → REG R_0_3 (8ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_3 (12ms) [PD_-24%] → REG R_0_2 (8ms) [PD_-25%] → REG R_1_3 (8ms) [PD_-61%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-39%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-20%] → REG R_0_3 (0ms) [PD_-48%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-35%] → REG R_3_1 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_3_1 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_+45%] → REG R_1_1 (8ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-45%] → REG R_3_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-46%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (7036ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (180ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (216ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (2296ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_2 (32ms) [PD_-20%] → REG R_1_1 (852ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (38ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-40%] → REG R_1_2 (48ms) [PD_-29%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (36ms) [PD_-22%] → BLINK → FIX R_1_2 (start) [PD_-22%] → REG R_1_1 (16ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (11ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (24ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (5ms) [PD_-38%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (128ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (4ms) [PD_-20%] → REG R_1_1 (516ms) [PD_-18%] +MS → REG R_1_2 (8ms) [PD_-18%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_2 (199ms) [PD_-21%] → REG R_1_1 (2ms) [PD_-20%] → REG R_1_2 (2ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (63ms) [PD_-20%] → REG R_1_1 (408ms) [PD_-19%] → REG R_1_2 (4ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (174ms) [PD_-17%] → REG R_1_1 (4092ms) [PD_-18%] +MS → BLINK → FIX R_1_1 (start) [PD_-51%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (1307ms) [PD_-20%] → REG R_1_2 (8ms) [PD_-19%] → REG R_1_1 (36ms) [PD_-18%] → REG R_1_2 (4ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_2 (4ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (4ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (12ms) [PD_-19%] → REG R_1_2 (4ms) [PD_-20%] → REG R_1_1 (4ms) [PD_-20%] → REG R_1_2 (191ms) [PD_-21%] → REG R_1_1 (11ms) [PD_-22%] → REG R_1_2 (4ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (29ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (8ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (28ms) [PD_-22%] → BLINK → FIX R_1_2 (start) [PD_-23%] → REG R_1_1 (16ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (24ms) [PD_-78%] → REG R_1_1 (8632ms) [PD_-21%] +MS → End
P15_M01,Start → FIX R_1_2 (start) [PD_-38%] → BLINK → FIX R_1_2 (start) [PD_-44%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_-100%] → JMP R_4_-5 → FIX R_4_-5 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-36%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → JMP R_5_-8 → FIX R_5_-8 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-60%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-53%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_0 (7ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (11ms) [PD_+26%] → REG R_0_0 (5ms) [PD_-69%] → REG R_5_-8 (7ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-68%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (1284ms) [PD_-38%] → REG R_1_1 (2412ms) [PD_-37%] → BLINK → FIX R_1_1 (start) [PD_-45%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-33%] → REG R_5_-8 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-42%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-43%] → REG R_5_-8 (9ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_5_-8 (0ms) [PD_-72%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_5_-8 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-35%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-76%] → REG R_0_1 (0ms) [PD_-33%] → JMP R_2_1 → FIX R_2_1 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (5ms) [PD_-38%] → REG R_1_1 (2736ms) [PD_-37%] → BLINK → FIX R_1_1 (start) [PD_-38%] → REG R_1_2 (12ms) [PD_-39%] → REG R_1_1 (4ms) [PD_-67%] → REG R_0_0 (8ms) [PD_-51%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-70%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-43%] → REG R_5_-8 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-44%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-44%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-53%] → REG R_0_0 (7ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-38%] → REG R_1_1 (8ms) [PD_-69%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-43%] → REG R_1_2 (57ms) [PD_-40%] → REG R_1_1 (1893ms) [PD_-35%] → BLINK → FIX R_1_1 (start) [PD_-35%] → REG R_1_2 (0ms) [PD_-40%] → REG R_1_1 (8ms) [PD_-71%] → REG R_1_0 (8ms) [PD_-75%] → JMP R_4_-4 → FIX R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (24ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-42%] → SAC R_2_0 → FIX R_2_0 (8ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-45%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-42%] → REG R_2_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-44%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (1908ms) [PD_-37%] → BLINK → FIX R_1_1 (start) [PD_-39%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (8ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-73%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-43%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-43%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-43%] → REG R_5_-8 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-66%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-69%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-41%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-39%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-39%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (17ms) [PD_-78%] → REG R_1_1 (4683ms) [PD_-35%] → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_1_2 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-32%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-45%] → REG R_2_0 (0ms) [PD_-35%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-68%] → REG R_1_0 (8ms) [PD_-84%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-38%] → REG R_5_-8 (6ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-38%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-38%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-33%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-33%] → REG R_2_1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-40%] → REG R_2_1 (16ms) [PD_-25%] → REG R_1_1 (1529ms) [PD_-35%] → REG R_1_2 (474ms) [PD_-36%] → BLINK → FIX R_1_2 (start) [PD_-39%] → REG R_1_1 (0ms) [PD_-35%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (8ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_4_-4 (8ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (8ms) [PD_-66%] → REG R_1_1 (0ms) [PD_-31%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-32%] → REG R_0_1 (8ms) [PD_-80%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-35%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-44%] → REG R_5_-8 (0ms) [PD_-44%] → REG R_1_2 (0ms) [PD_-42%] → REG R_5_-8 (16ms) [PD_-81%] → REG R_1_2 (364ms) [PD_-40%] → REG R_1_1 (1322ms) [PD_-34%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-43%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-66%] → REG R_2_0 (4ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-26%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-27%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-63%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-25%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-24%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_2 (180ms) [PD_-32%] → REG R_1_1 (1506ms) [PD_-34%] → BLINK → FIX R_1_1 (start) [PD_-36%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-41%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (5ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (6ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_5_-8 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-70%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_1 (433ms) [PD_-36%] → REG R_1_2 (921ms) [PD_-34%] → REG R_1_1 (210ms) [PD_-34%] → BLINK → FIX R_1_1 (start) [PD_-38%] → REG R_1_0 (0ms) [PD_-74%] → REG R_4_-5 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-5 (6ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-65%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-29%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_-1 (0ms) [PD_-57%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-38%] → REG R_0_-1 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_-1 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-36%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-67%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-47%] → REG R_2_1 (0ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-47%] → REG R_0_0 (8ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (8ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-45%] → REG R_2_1 (0ms) [PD_-45%] → REG R_2_0 (8ms) [PD_-28%] → REG R_1_1 (96ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-40%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (7ms) [PD_-68%] → REG R_1_0 (168ms) [PD_-48%] → REG R_5_-8 (0ms) [PD_-40%] → REG R_1_0 (92ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-32%] → REG R_1_0 (8ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-35%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (488ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-40%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (7ms) [PD_-41%] → REG R_1_0 (6ms) [PD_-47%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (5ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-69%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-30%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-75%] → REG R_4_-5 (8ms) [PD_-59%] → REG R_5_-8 (16ms) [PD_-100%] → REG R_1_2 (966ms) [PD_-34%] → REG R_1_1 (684ms) [PD_-37%] → BLINK → FIX R_1_1 (start) [PD_-37%] → REG R_1_2 (12ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-55%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-22%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-57%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-51%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-56%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-39%] → REG R_2_0 (8ms) [PD_-66%] → REG R_1_2 (953ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (5ms) [PD_-37%] → REG R_1_1 (1101ms) [PD_-35%] → REG R_1_0 (478ms) [PD_-45%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (17ms) [PD_-37%] → REG R_5_-8 (10ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-43%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (75ms) [PD_-50%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-64%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-60%] → REG R_5_-8 (12ms) [PD_-100%] → REG R_1_2 (1184ms) [PD_-35%] +MS → REG R_1_1 (322ms) [PD_-34%] → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_1_2 (4ms) [PD_-33%] → REG R_1_1 (9ms) [PD_-49%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-62%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-39%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-38%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (8ms) [PD_-32%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (8ms) [PD_-55%] → REG R_5_-8 (8ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-33%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (412ms) [PD_-32%] → REG R_1_1 (1688ms) [PD_-33%] → REG R_1_2 (160ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (62ms) [PD_-34%] → REG R_1_1 (4ms) [PD_-34%] → REG R_1_2 (4ms) [PD_-29%] → REG R_1_1 (12ms) [PD_-34%] → REG R_1_2 (416ms) [PD_-33%] → REG R_1_1 (1429ms) [PD_-31%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (8ms) [PD_-24%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-65%] → REG R_5_-8 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-35%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (52ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-31%] → REG R_5_-8 (0ms) [PD_-62%] → REG R_0_0 (7ms) [PD_-55%] → REG R_2_1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (712ms) [PD_-32%] → REG R_1_2 (224ms) [PD_-34%] → BLINK → FIX R_1_2 (start) [PD_-35%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (1ms) [PD_-68%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-56%] → REG R_5_-8 (8ms) [PD_-78%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (4ms) [PD_-36%] → REG R_1_0 (8ms) [PD_-72%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (8ms) [PD_-43%] → REG R_1_1 (8ms) [PD_-75%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (1556ms) [PD_-36%] → REG R_1_1 (258ms) [PD_-35%] → REG R_1_2 (274ms) [PD_-34%] → BLINK → FIX R_1_2 (start) [PD_-36%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-37%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-34%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-69%] → REG R_1_0 (8ms) [PD_-76%] → REG R_0_0 (8ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-35%] → REG R_5_-8 (13ms) [PD_-38%] → REG R_1_2 (1246ms) [PD_-36%] → REG R_1_1 (556ms) [PD_-33%] → REG R_1_2 (254ms) [PD_-31%] → REG R_1_1 (225ms) [PD_-31%] → BLINK → FIX R_1_1 (start) [PD_-42%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_+27%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-41%] → REG R_2_1 (8ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-48%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_1 (1079ms) [PD_-34%] → REG R_1_2 (492ms) [PD_-34%] → BLINK → FIX R_1_2 (start) [PD_-33%] → REG R_1_1 (8ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (32ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-69%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-72%] → REG R_0_0 (10ms) [PD_-72%] → REG R_5_-8 (7ms) [PD_-100%] → REG R_1_2 (415ms) [PD_-37%] → REG R_1_1 (503ms) [PD_-34%] → REG R_1_2 (206ms) [PD_-34%] → BLINK → FIX R_1_2 (start) [PD_-34%] → REG R_1_1 (0ms) [PD_-56%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-36%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-37%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-62%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-38%] → REG R_5_-8 (0ms) [PD_-39%] → REG R_1_0 (8ms) [PD_-69%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-66%] → REG R_0_0 (8ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-34%] → REG R_1_1 (9ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_2 (748ms) [PD_-33%] → REG R_1_1 (341ms) [PD_-32%] → REG R_1_2 (951ms) [PD_-34%] → BLINK → FIX R_1_2 (start) [PD_-38%] → REG R_1_1 (0ms) [PD_-44%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-72%] → REG R_0_0 (8ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-41%] → REG R_2_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-41%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-41%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-49%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_4_-5 (10ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_4_-5 (4ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_+13%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (422ms) [PD_-36%] → REG R_1_1 (964ms) [PD_-36%] → BLINK → FIX R_1_1 (start) [PD_-35%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-70%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (8ms) [PD_-35%] → REG R_4_-5 (8ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_-5 (9ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_2_1 (14ms) [PD_-53%] → REG R_1_2 (2388ms) [PD_-36%] +MS → REG R_1_1 (1216ms) [PD_-36%] → BLINK → FIX R_1_1 (start) [PD_-39%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_0 (33ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-72%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_0 (5ms) [PD_-68%] → REG R_1_0 (8ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-71%] → REG R_0_0 (8ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-42%] → REG R_1_1 (23ms) [PD_-35%] → REG R_2_1 (8ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (2464ms) [PD_-34%] → BLINK → FIX R_1_1 (start) [PD_-45%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-48%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-53%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-39%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-45%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-59%] → REG R_0_0 (8ms) [PD_-83%] → REG R_1_0 (8ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-35%] → REG R_5_-8 (0ms) [PD_-16%] → REG R_0_0 (8ms) [PD_-26%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-67%] → REG R_1_2 (176ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_2 (11ms) [PD_-30%] → REG R_1_1 (2309ms) [PD_-32%] → BLINK → FIX R_1_1 (start) [PD_-40%] → REG R_1_0 (0ms) [PD_-31%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (10ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-66%] → REG R_1_0 (8ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (328ms) [PD_-35%] → REG R_1_1 (564ms) [PD_-35%] → REG R_1_2 (21ms) [PD_-36%] → REG R_1_1 (128ms) [PD_-34%] → REG R_1_2 (496ms) [PD_-35%] → BLINK → FIX R_1_2 (start) [PD_-42%] → REG R_1_1 (0ms) [PD_-37%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_+70%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-71%] → REG R_5_-8 (17ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-43%] → REG R_5_-8 (4ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-65%] → REG R_5_-8 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-33%] → REG R_0_1 (0ms) [PD_-36%] → REG R_5_-8 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-44%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-35%] → REG R_1_2 (8ms) [PD_-68%] → SAC R_0_2 → FIX R_0_2 (8ms) [PD_-36%] → REG R_1_2 (559ms) [PD_-36%] → REG R_1_1 (1116ms) [PD_-36%] → BLINK → FIX R_1_1 (start) [PD_-39%] → REG R_1_0 (40ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (8ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-31%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-34%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-35%] → REG R_2_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (8ms) [PD_-30%] → REG R_1_1 (1502ms) [PD_-31%] → BLINK → FIX R_1_1 (start) [PD_-36%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-34%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (16ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-52%] → REG R_1_0 (8ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-32%] → REG R_5_-8 (8ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-28%] → REG R_5_-8 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-35%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-35%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_1 (3248ms) [PD_-31%] → BLINK → FIX R_1_1 (start) [PD_-33%] → REG R_1_0 (8ms) [PD_-65%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (56ms) [PD_-66%] → REG R_1_1 (0ms) [PD_-55%] → REG R_1_0 (8ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-44%] → REG R_5_-8 (0ms) [PD_-72%] → REG R_1_1 (0ms) [PD_-35%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_5_-8 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-21%] → REG R_5_-8 (8ms) [PD_-65%] → REG R_1_1 (1756ms) [PD_-30%] → REG R_1_2 (240ms) [PD_-32%] → REG R_1_1 (352ms) [PD_-33%] → BLINK → FIX R_1_1 (start) [PD_-33%] → JMP R_6_-11 → FIX R_6_-11 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-24%] → REG R_4_-5 (5ms) [PD_-100%] → REG R_6_-11 (7ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_6_-11 (0ms) [PD_-100%] → REG R_4_-5 (7ms) [PD_-100%] → REG R_6_-11 (8ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-57%] → REG R_6_-11 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_6_-11 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_6_-11 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-57%] → REG R_6_-11 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-35%] → REG R_6_-11 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-36%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-28%] → REG R_0_0 (8ms) [PD_-33%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-40%] → REG R_2_1 (0ms) [PD_-100%] → End
P15_M02,Start → FIX R_1_2 (start) [PD_-41%] → BLINK → FIX R_1_2 (start) [PD_-42%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_-41%] → JMP R_4_-5 → FIX R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-50%] → JMP R_5_-8 → FIX R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (7ms) [PD_-100%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-34%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-34%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (8ms) [PD_-87%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (5ms) [PD_-38%] → REG R_0_0 (8ms) [PD_-43%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-55%] → REG R_2_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_+39%] → REG R_1_2 (1830ms) [PD_-37%] → REG R_1_1 (1648ms) [PD_-33%] → REG R_1_2 (4ms) [PD_-34%] → REG R_1_1 (36ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-41%] → REG R_1_2 (4ms) [PD_-33%] → REG R_1_1 (49ms) [PD_-32%] → REG R_1_2 (4ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (733ms) [PD_-35%] → REG R_1_1 (612ms) [PD_-32%] → BLINK → FIX R_1_1 (start) [PD_-44%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_0 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-35%] → REG R_2_0 (8ms) [PD_-22%] → REG R_1_1 (832ms) [PD_-31%] → REG R_1_0 (312ms) [PD_-31%] → REG R_1_1 (52ms) [PD_-61%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (162ms) [PD_-30%] → REG R_1_2 (1366ms) [PD_-32%] +MS → REG R_1_1 (3462ms) [PD_-32%] → BLINK → FIX R_1_1 (start) [PD_-47%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (32ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (8ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-66%] → REG R_1_2 (0ms) [PD_-31%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-22%] → REG R_1_1 (1863ms) [PD_-31%] → REG R_5_-8 (16ms) [PD_-90%] → REG R_1_1 (172ms) [PD_-33%] +MS → REG R_1_2 (1696ms) [PD_-35%] → BLINK → FIX R_1_2 (start) [PD_-37%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-35%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-74%] → REG R_2_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-44%] → REG R_2_0 (0ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-44%] → REG R_2_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-43%] → REG R_2_1 (0ms) [PD_-28%] → REG R_2_0 (8ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-71%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-43%] → REG R_2_0 (8ms) [PD_-63%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_2 (636ms) [PD_-34%] → REG R_1_1 (792ms) [PD_-35%] → REG R_1_2 (1846ms) [PD_-35%] → BLINK → FIX R_1_2 (start) [PD_-31%] → REG R_1_1 (8ms) [PD_-82%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-49%] → REG R_5_-8 (8ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-50%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-64%] → REG R_1_1 (8ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-72%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (212ms) [PD_-30%] → REG R_1_1 (884ms) [PD_-30%] +MS → REG R_1_2 (1726ms) [PD_-34%] → REG R_1_1 (407ms) [PD_-31%] → REG R_1_2 (137ms) [PD_-30%] → BLINK → FIX R_1_2 (start) [PD_-29%] → REG R_1_1 (8ms) [PD_-39%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-39%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-61%] → REG R_4_-5 (0ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-71%] → REG R_2_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-78%] → REG R_5_-8 (0ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-100%] → REG R_1_2 (358ms) [PD_-33%] → REG R_1_1 (175ms) [PD_-33%] → REG R_1_2 (279ms) [PD_-35%] → REG R_1_1 (684ms) [PD_-36%] → REG R_1_2 (236ms) [PD_-35%] → BLINK → FIX R_1_2 (start) [PD_-35%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-47%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-35%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-73%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-46%] → REG R_1_1 (8ms) [PD_-64%] → REG R_1_2 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-31%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-29%] → REG R_1_2 (1351ms) [PD_-35%] +MS → REG R_1_1 (1761ms) [PD_-33%] +MS → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-48%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → JMP R_-1_-11 → FIX R_-1_-11 (0ms) [PD_-53%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-20%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-36%] → REG R_5_-8 (7ms) [PD_-68%] → REG R_0_0 (8ms) [PD_-66%] → REG R_5_-8 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (8ms) [PD_-32%] → REG R_1_1 (8ms) [PD_-66%] → REG R_0_0 (8ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (8ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_0 (8ms) [PD_-31%] → REG R_0_-1 (0ms) [PD_-33%] → REG R_1_1 (1312ms) [PD_-31%] → REG R_1_2 (15ms) [PD_-31%] → REG R_1_1 (231ms) [PD_-33%] → REG R_1_2 (180ms) [PD_-34%] → REG R_1_1 (148ms) [PD_-33%] → End
P15_M03,Start → FIX R_1_2 (start) [PD_-39%] → BLINK → FIX R_1_2 (start) [PD_-38%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_-100%] → JMP R_4_-6 → FIX R_4_-6 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-40%] → JMP R_4_-5 → FIX R_4_-5 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-31%] → SAC R_1_0 → FIX R_1_0 (24ms) [PD_-34%] → REG R_1_1 (6ms) [PD_-65%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-53%] → REG R_1_1 (8ms) [PD_-65%] → REG R_0_0 (8ms) [PD_-38%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_2 (0ms) [PD_-29%] → REG R_0_0 (8ms) [PD_-52%] → REG R_1_2 (740ms) [PD_-35%] → BLINK → FIX R_1_2 (start) [PD_-42%] → REG R_1_1 (0ms) [PD_-29%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-69%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-46%] → REG R_4_-5 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-74%] → REG R_1_0 (0ms) [PD_-74%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_0 (8ms) [PD_-83%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-44%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-26%] → REG R_4_-6 (0ms) [PD_-51%] → REG R_1_2 (1043ms) [PD_-32%] → BLINK → FIX R_1_2 (start) [PD_-37%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-70%] → REG R_1_1 (0ms) [PD_-29%] → JMP R_4_-4 → FIX R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_4_-4 (10ms) [PD_-42%] → REG R_1_1 (8ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-65%] → REG R_1_1 (6ms) [PD_-62%] → REG R_0_0 (8ms) [PD_-62%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_2 (991ms) [PD_-32%] → REG R_1_1 (1808ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_2 (4ms) [PD_-33%] → REG R_1_1 (16ms) [PD_-46%] → REG R_4_-6 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-34%] → REG R_4_-6 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-6 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_4_-6 (5ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_4_-6 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-44%] → REG R_4_-6 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (6ms) [PD_-39%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (8ms) [PD_-64%] → REG R_4_-6 (0ms) [PD_+60%] → REG R_0_0 (0ms) [PD_-28%] → REG R_4_-6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (300ms) [PD_-27%] → REG R_1_1 (286ms) [PD_-25%] → REG R_1_2 (397ms) [PD_-27%] → REG R_1_1 (348ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (12ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (32ms) [PD_-26%] → REG R_1_2 (4ms) [PD_-29%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_2 (452ms) [PD_-31%] → SAC R_1_3 → FIX R_1_3 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_3 (150ms) [PD_-32%] → BLINK → FIX R_1_3 (start) [PD_-32%] → REG R_1_2 (22ms) [PD_-30%] → REG R_1_3 (0ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-46%] → REG R_1_3 (0ms) [PD_-46%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-35%] → REG R_4_-5 (0ms) [PD_-100%] → JMP R_5_-7 → FIX R_5_-7 (6ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-31%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_+38%] → REG R_4_-5 (0ms) [PD_-33%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-43%] → REG R_5_-7 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-38%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-64%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-67%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-52%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-40%] → REG R_1_2 (868ms) [PD_-27%] → REG R_1_1 (550ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-43%] → REG R_5_-7 (8ms) [PD_-77%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_5_-7 (9ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-12%] → REG R_5_-7 (0ms) [PD_-33%] → REG R_1_0 (205ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-70%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (57ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-72%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-56%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-30%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_2 (764ms) [PD_-29%] → BLINK → FIX R_1_2 (start) [PD_-38%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_5_-7 (8ms) [PD_-75%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_5_-7 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-31%] → REG R_5_-7 (0ms) [PD_-39%] → REG R_0_0 (24ms) [PD_-37%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-7 (10ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-46%] → REG R_5_-7 (0ms) [PD_-41%] → REG R_1_2 (832ms) [PD_-31%] → BLINK → FIX R_1_2 (start) [PD_-33%] → REG R_4_-5 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-29%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-31%] → REG R_4_-5 (0ms) [PD_+31%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (8ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-64%] → REG R_0_0 (10ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_2 (1023ms) [PD_-31%] → BLINK → FIX R_1_2 (start) [PD_-34%] → REG R_1_1 (0ms) [PD_-35%] → JMP R_5_-8 → FIX R_5_-8 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-37%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-44%] → REG R_1_1 (5ms) [PD_-45%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-71%] → REG R_5_-8 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-33%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-2%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (3372ms) [PD_-30%] → BLINK → FIX R_1_2 (start) [PD_-31%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-46%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-44%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-82%] → REG R_5_-8 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (16ms) [PD_-55%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (504ms) [PD_-30%] → BLINK → FIX R_1_2 (start) [PD_-30%] → REG R_1_1 (0ms) [PD_-25%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_4_-5 (5ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-29%] → REG R_4_-5 (0ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-64%] → REG R_4_-5 (7ms) [PD_-41%] → REG R_1_0 (8ms) [PD_-29%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-47%] → REG R_0_1 (8ms) [PD_-74%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_+11%] → REG R_5_-8 (8ms) [PD_-44%] → REG R_1_2 (0ms) [PD_-38%] → REG R_5_-8 (8ms) [PD_-65%] → REG R_1_2 (188ms) [PD_-35%] → REG R_1_1 (64ms) [PD_-37%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_0 (324ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (56ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-33%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-53%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-14%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-35%] → REG R_5_-8 (0ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (1416ms) [PD_-31%] +MS → BLINK → FIX R_1_2 (start) [PD_-36%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-70%] → REG R_1_1 (0ms) [PD_-36%] → REG R_5_-7 (9ms) [PD_-78%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_0 (48ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-54%] → REG R_1_0 (8ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (16ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_0 (7ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (8ms) [PD_-43%] → REG R_0_0 (8ms) [PD_-34%] → REG R_1_0 (8ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (8ms) [PD_-73%] → REG R_1_0 (8ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-51%] → REG R_0_0 (8ms) [PD_-39%] → REG R_1_0 (4ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-79%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_0 (9ms) [PD_-35%] → REG R_0_0 (5ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-68%] → REG R_1_0 (8ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-29%] → REG R_1_0 (8ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (8ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (6ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (8ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (8ms) [PD_-37%] → REG R_1_0 (8ms) [PD_-26%] → REG R_0_0 (8ms) [PD_-67%] → REG R_1_0 (16ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (8ms) [PD_-90%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (184ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-75%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (8ms) [PD_-33%] → REG R_1_0 (8ms) [PD_-35%] → REG R_0_0 (11ms) [PD_-66%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-74%] → REG R_0_0 (8ms) [PD_-65%] → REG R_2_1 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_1 (8ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (8ms) [PD_-30%] → REG R_1_1 (8ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_2 (3320ms) [PD_-33%] → BLINK → FIX R_1_2 (start) [PD_-36%] → REG R_1_1 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_+27%] → REG R_5_-7 (0ms) [PD_+27%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-16%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-52%] → REG R_2_0 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-60%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_2 (995ms) [PD_-28%] → BLINK → FIX R_1_2 (start) [PD_-35%] → REG R_1_1 (8ms) [PD_-77%] → REG R_4_-5 (8ms) [PD_-64%] → REG R_1_0 (8ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-40%] → REG R_1_0 (8ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-28%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-46%] → REG R_5_-7 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_2 (644ms) [PD_-30%] → BLINK → FIX R_1_2 (start) [PD_-31%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-34%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-79%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-61%] → REG R_4_-5 (8ms) [PD_-80%] → REG R_2_0 (8ms) [PD_-22%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+118%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_1_2 (8ms) [PD_-32%] → REG R_2_0 (8ms) [PD_-40%] → REG R_1_2 (8ms) [PD_-33%] → REG R_2_0 (9ms) [PD_-100%] → REG R_1_2 (467ms) [PD_-31%] → BLINK → FIX R_1_2 (start) [PD_-39%] → REG R_0_2 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_+13%] → REG R_4_-5 (9ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (6ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-50%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-47%] → REG R_0_0 (8ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_+46%] → REG R_0_1 (0ms) [PD_-34%] → REG R_0_2 (0ms) [PD_-33%] → REG R_1_1 (7ms) [PD_-42%] → REG R_0_2 (11ms) [PD_-37%] → REG R_1_2 (1450ms) [PD_-33%] → BLINK → FIX R_1_2 (start) [PD_-31%] → REG R_1_1 (0ms) [PD_-33%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-39%] → REG R_5_-7 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-50%] → REG R_5_-7 (8ms) [PD_-69%] → REG R_1_0 (8ms) [PD_-45%] → REG R_5_-7 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-69%] → REG R_2_0 (0ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-66%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-65%] → REG R_2_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (8ms) [PD_-45%] → REG R_0_0 (8ms) [PD_-32%] → REG R_2_0 (8ms) [PD_-81%] → REG R_1_2 (436ms) [PD_-30%] → REG R_1_1 (56ms) [PD_-31%] → BLINK → FIX R_1_1 (start) [PD_-68%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (325ms) [PD_-38%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (17ms) [PD_-52%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (24ms) [PD_-72%] → REG R_0_0 (8ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-33%] → REG R_0_0 (8ms) [PD_-65%] → REG R_5_-7 (8ms) [PD_-100%] → REG R_1_2 (2752ms) [PD_-30%] → BLINK → FIX R_1_2 (start) [PD_-30%] → REG R_1_1 (8ms) [PD_-79%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-72%] → REG R_5_-7 (0ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-57%] → REG R_0_0 (8ms) [PD_-42%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-67%] → REG R_5_-7 (8ms) [PD_-100%] → REG R_0_0 (13ms) [PD_-37%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-38%] → REG R_5_-7 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-49%] → REG R_5_-7 (0ms) [PD_-39%] → REG R_0_0 (8ms) [PD_-11%] → REG R_5_-7 (0ms) [PD_+17%] → REG R_1_2 (516ms) [PD_-29%] → BLINK → FIX R_1_2 (start) [PD_-21%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-49%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (32ms) [PD_-43%] → REG R_4_-5 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-54%] → REG R_5_-7 (0ms) [PD_-59%] → REG R_1_2 (8ms) [PD_-38%] → REG R_5_-7 (9ms) [PD_-70%] → REG R_1_2 (0ms) [PD_-38%] → REG R_5_-7 (0ms) [PD_-30%] → REG R_1_2 (804ms) [PD_-30%] → BLINK → FIX R_1_2 (start) [PD_-30%] → REG R_1_1 (0ms) [PD_-22%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_4_-5 (0ms) [PD_-14%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-50%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-67%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-44%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-35%] → REG R_5_-7 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-34%] → REG R_5_-7 (8ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_+12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-42%] → REG R_1_2 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_2 (2748ms) [PD_-33%] +MS → BLINK → FIX R_1_2 (start) [PD_-33%] → REG R_1_1 (1ms) [PD_-82%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-50%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-41%] → REG R_5_-7 (0ms) [PD_-43%] → REG R_2_0 (0ms) [PD_-43%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-53%] → REG R_5_-7 (8ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-63%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-50%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-43%] → REG R_2_1 (0ms) [PD_-35%] → REG R_1_2 (1336ms) [PD_-30%] → BLINK → FIX R_1_2 (start) [PD_-29%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (6ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-22%] → REG R_4_-5 (0ms) [PD_+58%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (414ms) [PD_-29%] → REG R_1_1 (722ms) [PD_-30%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_2 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-63%] → REG R_5_-7 (11ms) [PD_-75%] → REG R_2_0 (0ms) [PD_-48%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-46%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_2_0 (6ms) [PD_-72%] → REG R_5_-7 (0ms) [PD_-44%] → REG R_2_0 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-42%] → REG R_2_0 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-41%] → REG R_2_1 (0ms) [PD_-40%] → REG R_1_0 (8ms) [PD_-50%] → REG R_2_1 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-62%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-65%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_4_-5 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (576ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_2 (4ms) [PD_-33%] → REG R_1_1 (632ms) [PD_-33%] → REG R_1_2 (644ms) [PD_-34%] → End
P15_M04,Start → FIX R_1_2 (start) [PD_-30%] → BLINK → FIX R_1_2 (start) [PD_-27%] → SAC R_1_1 → FIX R_1_1 (13ms) [PD_-51%] → JMP R_5_-9 → FIX R_5_-9 (0ms) [PD_-100%] → JMP R_4_-4 → FIX R_4_-4 (0ms) [PD_-100%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-46%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (16ms) [PD_-56%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-54%] → REG R_0_0 (7ms) [PD_-69%] → REG R_1_0 (6ms) [PD_-46%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+37%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-58%] → REG R_5_-9 (0ms) [PD_-23%] → REG R_0_1 (8ms) [PD_-68%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-56%] → REG R_5_-9 (0ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-11%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_2 (8ms) [PD_-11%] → REG R_1_2 (795ms) [PD_-22%] → SAC R_1_3 → FIX R_1_3 (393ms) [PD_-24%] → BLINK → FIX R_1_3 (start) [PD_-26%] → REG R_1_2 (7ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-20%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-67%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-62%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-9 (8ms) [PD_-75%] → REG R_0_0 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-61%] → REG R_0_0 (8ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_5_-9 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-23%] → REG R_5_-9 (7ms) [PD_-78%] → REG R_1_2 (5ms) [PD_-22%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_5_-9 (5ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-25%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-24%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_5_-9 (8ms) [PD_+15%] → REG R_1_1 (16ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (24ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (13ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-64%] → REG R_1_0 (8ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-45%] → REG R_1_0 (8ms) [PD_-58%] → REG R_1_1 (8ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (8ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-35%] → REG R_1_0 (16ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (14ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-52%] → REG R_1_0 (8ms) [PD_-30%] → REG R_1_1 (8ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (32ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-42%] → REG R_1_0 (16ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (264ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-38%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-27%] → REG R_1_0 (8ms) [PD_-60%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-29%] → REG R_1_0 (8ms) [PD_-30%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-66%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_0 (8ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (8ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-63%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+81%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (8ms) [PD_-64%] → JMP R_5_-8 → FIX R_5_-8 (8ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-28%] → REG R_0_0 (8ms) [PD_-82%] → REG R_1_0 (8ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-61%] → REG R_1_1 (8ms) [PD_-82%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (188ms) [PD_-20%] → REG R_1_2 (791ms) [PD_-29%] → REG R_1_1 (740ms) [PD_-28%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_2 (0ms) [PD_-27%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (8ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-64%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-62%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-85%] → REG R_1_0 (8ms) [PD_+37%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (8ms) [PD_-17%] → REG R_1_2 (8ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (752ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-33%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (42ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-68%] → REG R_0_0 (32ms) [PD_-15%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-60%] → REG R_0_0 (8ms) [PD_-36%] → REG R_1_1 (8ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (1716ms) [PD_-22%] → REG R_1_2 (73ms) [PD_-30%] → REG R_1_1 (390ms) [PD_-26%] → REG R_1_0 (204ms) [PD_-30%] → REG R_1_1 (215ms) [PD_-23%] → REG R_1_2 (418ms) [PD_-22%] → BLINK → FIX R_1_2 (start) [PD_-32%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (7ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-45%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-37%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-47%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (19ms) [PD_-74%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_4_-5 → FIX R_4_-5 (0ms) [PD_-33%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-24%] → REG R_5_-8 (8ms) [PD_-56%] → REG R_1_1 (219ms) [PD_-25%] → REG R_1_2 (500ms) [PD_-25%] → REG R_1_1 (668ms) [PD_-26%] +MS → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_4_-5 (0ms) [PD_-49%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (4ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_0 (8ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (363ms) [PD_-25%] → BLINK → FIX R_1_2 (start) [PD_-32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-50%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-40%] → REG R_1_1 (8ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (14ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-18%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-27%] → REG R_2_0 (8ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_0 (8ms) [PD_-59%] → REG R_1_2 (4ms) [PD_-29%] → REG R_1_1 (292ms) [PD_-25%] → REG R_1_2 (260ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-19%] → REG R_2_1 (236ms) [PD_-29%] → BLINK → FIX R_2_1 (start) [PD_-36%] → REG R_5_-8 (8ms) [PD_-77%] → REG R_1_0 (0ms) [PD_-55%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-46%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-85%] → REG R_5_-8 (8ms) [PD_-60%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-70%] → REG R_5_-8 (8ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-21%] → REG R_1_1 (280ms) [PD_-25%] → REG R_1_2 (476ms) [PD_-23%] → BLINK → FIX R_1_2 (start) [PD_-25%] → REG R_1_1 (0ms) [PD_-63%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-61%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-62%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-57%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-46%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (2ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (7ms) [PD_-39%] → REG R_1_0 (7ms) [PD_-40%] → REG R_0_0 (8ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-41%] → REG R_2_1 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_2 (9ms) [PD_-22%] → REG R_5_-9 (7ms) [PD_-100%] → REG R_1_1 (221ms) [PD_-22%] → REG R_1_2 (56ms) [PD_-22%] → REG R_0_2 (208ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_3 (58ms) [PD_-25%] → SAC R_0_3 → FIX R_0_3 (112ms) [PD_-25%] → REG R_0_2 (22ms) [PD_-25%] → REG R_1_3 (365ms) [PD_-23%] → BLINK → FIX R_1_3 (start) [PD_-23%] → REG R_1_2 (24ms) [PD_-42%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_4_-5 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-19%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (24ms) [PD_-39%] → REG R_0_0 (8ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-20%] → REG R_4_-5 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-80%] → REG R_0_1 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-19%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-42%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-72%] → REG R_1_1 (0ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (230ms) [PD_-23%] → REG R_1_2 (573ms) [PD_-21%] → REG R_1_1 (172ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-36%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (8ms) [PD_-65%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-55%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-52%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-30%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-75%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (11ms) [PD_-38%] → REG R_1_2 (116ms) [PD_-21%] → REG R_1_1 (188ms) [PD_-20%] → REG R_1_2 (751ms) [PD_-21%] → BLINK → FIX R_1_2 (start) [PD_-29%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-66%] → REG R_1_1 (16ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-69%] → REG R_1_0 (8ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (10ms) [PD_-79%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-59%] → REG R_0_0 (8ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (24ms) [PD_-89%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-25%] → REG R_1_0 (16ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (100ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (88ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (88ms) [PD_-49%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (145ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (81ms) [PD_-57%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (88ms) [PD_-57%] → REG R_0_0 (8ms) [PD_-26%] → REG R_1_0 (56ms) [PD_-49%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_5_-8 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-27%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-24%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-28%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-30%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-64%] → REG R_5_-8 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-63%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_5_-8 (8ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-21%] → REG R_5_-8 (11ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (32ms) [PD_-86%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (39ms) [PD_-52%] → REG R_5_-8 (7ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-65%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-28%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-61%] → REG R_0_0 (7ms) [PD_-69%] → REG R_2_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-59%] → REG R_0_0 (8ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-32%] → REG R_1_1 (8ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (128ms) [PD_-24%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_1 (166ms) [PD_-21%] → REG R_1_2 (163ms) [PD_-27%] → REG R_1_1 (172ms) [PD_-30%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (8ms) [PD_-76%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-52%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-52%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (22ms) [PD_-68%] → REG R_0_0 (22ms) [PD_-40%] → REG R_1_0 (7ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (10ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_2 (34ms) [PD_-28%] → REG R_1_1 (946ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-37%] → REG R_5_-8 (0ms) [PD_+56%] → REG R_4_-5 (10ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-56%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-49%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-66%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-65%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-31%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-63%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-71%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-59%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+33%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (335ms) [PD_-22%] → REG R_1_2 (684ms) [PD_-24%] → REG R_1_1 (1292ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_2 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-33%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_5_-8 (0ms) [PD_+32%] → REG R_0_0 (8ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (8ms) [PD_-35%] → REG R_1_2 (8ms) [PD_-28%] → REG R_1_1 (16ms) [PD_-72%] → REG R_1_2 (48ms) [PD_-23%] → REG R_1_1 (210ms) [PD_-21%] → REG R_1_2 (129ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (268ms) [PD_-21%] → REG R_1_2 (17ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (11ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (372ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_2 (6ms) [PD_-27%] → REG R_1_1 (16ms) [PD_-83%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-70%] → REG R_5_-8 (10ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-59%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-57%] → REG R_1_2 (8ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-63%] → REG R_1_2 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-67%] → REG R_1_2 (0ms) [PD_-26%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-25%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (76ms) [PD_-28%] → REG R_1_1 (4ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (997ms) [PD_-23%] → REG R_1_2 (271ms) [PD_-25%] → REG R_1_1 (444ms) [PD_-28%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (7ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-57%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-73%] → REG R_1_0 (8ms) [PD_-40%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-35%] → REG R_5_-8 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-30%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-67%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-35%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-66%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_5_-8 (8ms) [PD_-67%] → REG R_1_0 (8ms) [PD_-32%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-57%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (10ms) [PD_-45%] → REG R_5_-8 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-31%] → REG R_5_-8 (6ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_5_-8 (25ms) [PD_-100%] → REG R_1_2 (215ms) [PD_-24%] +MS → REG R_1_1 (64ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_1_2 (30ms) [PD_-25%] → REG R_1_1 (3ms) [PD_-58%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-72%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-44%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-63%] → REG R_1_1 (8ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (6ms) [PD_-53%] → REG R_1_1 (9ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (115ms) [PD_-25%] → REG R_1_1 (163ms) [PD_-24%] → REG R_1_2 (699ms) [PD_-27%] → BLINK → FIX R_1_2 (start) [PD_-26%] → REG R_1_1 (1ms) [PD_-66%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-59%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-46%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-66%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-40%] → JMP R_-1_-2 → FIX R_-1_-2 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-19%] → JMP R_-1_-3 → FIX R_-1_-3 (8ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-30%] → REG R_-1_-3 (0ms) [PD_-22%] → REG R_0_-1 (8ms) [PD_-26%] → REG R_1_2 (464ms) [PD_-24%] → BLINK → FIX R_1_2 (start) [PD_-30%] → REG R_5_-8 (9ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-51%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_0 (0ms) [PD_-54%] → REG R_0_0 (16ms) [PD_-39%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-67%] → REG R_4_-5 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-59%] → REG R_5_-8 (8ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-25%] → REG R_5_-8 (0ms) [PD_-43%] → REG R_0_-1 (8ms) [PD_-36%] → REG R_5_-8 (8ms) [PD_-64%] → REG R_1_2 (0ms) [PD_-31%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-28%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_2 (57ms) [PD_-27%] → REG R_1_1 (508ms) [PD_-24%] → REG R_1_2 (741ms) [PD_-25%] → BLINK → FIX R_1_2 (start) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-46%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-59%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (5ms) [PD_-42%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-68%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-49%] → REG R_0_0 (8ms) [PD_-57%] → REG R_1_1 (8ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (1222ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (8ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-49%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_+1%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-32%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-29%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-63%] → REG R_1_1 (8ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (185ms) [PD_-23%] → REG R_1_2 (703ms) [PD_-23%] → REG R_1_1 (138ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-43%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (8ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (4ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (2063ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-52%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_5_-8 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-24%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-31%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_5_-8 (9ms) [PD_-72%] → REG R_0_0 (9ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-63%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (8ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_2 (216ms) [PD_-27%] → REG R_1_1 (3ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (340ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-28%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → JMP R_5_-7 → FIX R_5_-7 (8ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-62%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_4_-4 (8ms) [PD_-52%] → REG R_5_-7 (8ms) [PD_-100%] → REG R_4_-4 (8ms) [PD_-100%] → REG R_5_-7 (8ms) [PD_-100%] → REG R_4_-4 (12ms) [PD_-56%] → REG R_1_2 (935ms) [PD_-25%] → BLINK → FIX R_1_2 (start) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_4_-5 (8ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-65%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-66%] → REG R_5_-7 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-7 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (7ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-26%] → REG R_1_0 (10ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-42%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_5_-7 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (477ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_0 (286ms) [PD_-57%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (8ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-66%] → REG R_5_-7 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-32%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-69%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-61%] → REG R_1_2 (304ms) [PD_-25%] +MS → REG R_1_1 (256ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_1_2 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-42%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-28%] → REG R_5_-7 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_5_-7 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-75%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_5_-7 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (7ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_1 (8ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_1 (844ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-35%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_5_-7 (8ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_1 (24ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-16%] → REG R_1_2 (8ms) [PD_-39%] → REG R_1_1 (524ms) [PD_-25%] → REG R_1_2 (512ms) [PD_-25%] → REG R_1_1 (328ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-35%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_1 (8ms) [PD_-34%] → REG R_2_1 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_1 (372ms) [PD_-26%] → REG R_1_2 (833ms) [PD_-26%] → BLINK → FIX R_1_2 (start) [PD_-25%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-24%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-27%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_3 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-28%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_2 (16ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_3 (8ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_2 (8ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_2 (16ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_3 (8ms) [PD_-25%] → REG R_1_2 (8ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_3 (10ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-25%] → BLINK → FIX R_0_3 (start) [PD_-26%] → REG R_1_2 (7ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-25%] → REG R_1_2 (8ms) [PD_-23%] → REG R_0_3 (0ms) [PD_-100%] → JMP R_4_2 → FIX R_4_2 (0ms) [PD_-66%] → REG R_1_2 (10ms) [PD_-83%] → REG R_4_-5 (12ms) [PD_-100%] → REG R_1_1 (13ms) [PD_-26%] → REG R_0_0 (7ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (8ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-46%] → REG R_1_1 (0ms) [PD_+52%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-32%] → REG R_1_1 (8ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_2 (964ms) [PD_-25%] → REG R_1_1 (300ms) [PD_-27%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_1_2 (4ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (8ms) [PD_-43%] → REG R_1_1 (15ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-61%] → REG R_1_1 (8ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_0 (8ms) [PD_-73%] → REG R_1_1 (8ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-45%] → REG R_1_0 (8ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_0 (163ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-52%] → REG R_1_0 (8ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-32%] → REG R_1_0 (8ms) [PD_-73%] → REG R_0_0 (0ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (104ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (8ms) [PD_-61%] → REG R_0_0 (8ms) [PD_-33%] → REG R_1_0 (8ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (9ms) [PD_-66%] → REG R_1_0 (87ms) [PD_-76%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-72%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_5_-9 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-35%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-62%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-56%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-57%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-66%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-51%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-64%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-59%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-44%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-35%] → REG R_5_-9 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-69%] → REG R_1_0 (7ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (31ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-65%] → REG R_1_0 (144ms) [PD_-76%] → REG R_0_0 (9ms) [PD_-82%] → REG R_1_0 (11ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-59%] → REG R_1_0 (20ms) [PD_-57%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (15ms) [PD_-66%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (10ms) [PD_-50%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-74%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (24ms) [PD_-56%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (104ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (16ms) [PD_-52%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (8ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-35%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-31%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-68%] → REG R_5_-9 (4ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-38%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-9 (8ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-38%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-36%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-38%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-37%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-68%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-35%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_5_-9 (10ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (6ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-66%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-82%] → REG R_2_0 (0ms) [PD_-40%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-68%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_5_-9 (8ms) [PD_-75%] → REG R_0_0 (0ms) [PD_-55%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-31%] → REG R_1_1 (8ms) [PD_-61%] → REG R_0_0 (8ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (16ms) [PD_-39%] → REG R_1_2 (9ms) [PD_-20%] → REG R_1_1 (7ms) [PD_-61%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (6ms) [PD_-44%] → REG R_1_2 (8ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-54%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-47%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-20%] → REG R_1_1 (152ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (8ms) [PD_-21%] → REG R_1_1 (220ms) [PD_-27%] → REG R_1_2 (536ms) [PD_-33%] → BLINK → FIX R_1_2 (start) [PD_-38%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-43%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-38%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_5_-9 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-36%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-48%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-52%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_-5 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-26%] → REG R_4_-5 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (8ms) [PD_-42%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (1036ms) [PD_-29%] → REG R_1_1 (1271ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_1_2 (2ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-57%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-59%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-34%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-56%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_5_-9 (9ms) [PD_-100%] → REG R_1_0 (17ms) [PD_-30%] → REG R_5_-9 (5ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (10ms) [PD_-48%] → REG R_0_0 (7ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-55%] → REG R_2_1 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_1 (1840ms) [PD_-23%] → REG R_1_2 (345ms) [PD_-26%] → REG R_1_1 (240ms) [PD_-27%] → BLINK → FIX R_1_1 (start) [PD_-38%] → JMP R_6_-10 → FIX R_6_-10 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-58%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_6_-10 (8ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-100%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-33%] → REG R_6_-10 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-60%] → REG R_0_0 (8ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-60%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_0 (8ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (1044ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_1_0 (0ms) [PD_-100%] → REG R_6_-10 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-47%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (7ms) [PD_+10%] → REG R_2_0 (7ms) [PD_-81%] → REG R_0_0 (0ms) [PD_-68%] → REG R_2_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-37%] → REG R_0_0 (7ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-25%] → REG R_1_2 (203ms) [PD_-26%] → REG R_1_1 (1260ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_2 (29ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-71%] → REG R_1_0 (8ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (16ms) [PD_-41%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+17%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_4_-4 (8ms) [PD_-100%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_2 (296ms) [PD_-23%] → REG R_1_2 (40ms) [PD_-25%] → REG R_1_1 (762ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_4_-4 (8ms) [PD_-100%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_4_-4 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-69%] → REG R_1_0 (0ms) [PD_-62%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (10ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-74%] → REG R_5_-9 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-48%] → REG R_5_-9 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-44%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-31%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-44%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-31%] → REG R_1_0 (8ms) [PD_-32%] → REG R_5_-9 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (8ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-34%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-49%] → REG R_5_-9 (7ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-52%] → REG R_5_-9 (8ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-31%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-73%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-71%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-70%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-70%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-67%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-66%] → REG R_5_-9 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (12ms) [PD_-44%] → REG R_5_-9 (5ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-69%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-70%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-37%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-59%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-34%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_5_-9 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-9%] → REG R_2_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-9%] → REG R_2_0 (8ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (308ms) [PD_-24%] → REG R_1_2 (360ms) [PD_-25%] → BLINK → FIX R_1_2 (start) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (8ms) [PD_-47%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-50%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-27%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-62%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-28%] → REG R_1_0 (8ms) [PD_-32%] → REG R_1_1 (8ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (1641ms) [PD_-23%] +MS → REG R_1_2 (668ms) [PD_-26%] → REG R_1_1 (92ms) [PD_-29%] → REG R_1_2 (4ms) [PD_-28%] → REG R_1_1 (4ms) [PD_-31%] → REG R_1_2 (993ms) [PD_-28%] → BLINK → FIX R_1_2 (start) [PD_-28%] → REG R_1_1 (12ms) [PD_-24%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-67%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-29%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-60%] → REG R_0_0 (8ms) [PD_-42%] → REG R_1_0 (8ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_1 (8ms) [PD_+21%] → REG R_0_0 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_2 (28ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (986ms) [PD_-27%] → BLINK → FIX R_1_2 (start) [PD_-27%] → REG R_1_1 (8ms) [PD_-52%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-32%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-65%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_5_-9 (8ms) [PD_-78%] → REG R_0_0 (8ms) [PD_-42%] → REG R_1_0 (8ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (10ms) [PD_-62%] → REG R_1_1 (7ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (8ms) [PD_-29%] → REG R_1_2 (892ms) [PD_-27%] → BLINK → FIX R_1_2 (start) [PD_-31%] → REG R_1_1 (16ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-26%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-9 (6ms) [PD_-100%] → REG R_1_0 (10ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-61%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-64%] → REG R_1_2 (524ms) [PD_-30%] → REG R_1_3 (0ms) [PD_-30%] → REG R_1_2 (46ms) [PD_-29%] → BLINK → FIX R_1_2 (start) [PD_-36%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_4_-4 (8ms) [PD_-28%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (8ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_4_-4 (6ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-41%] → REG R_4_-4 (0ms) [PD_-61%] → REG R_1_0 (8ms) [PD_-84%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-33%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-32%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-33%] → REG R_5_-9 (0ms) [PD_-100%] → REG R_1_2 (1086ms) [PD_-24%] → BLINK → FIX R_1_2 (start) [PD_-31%] → REG R_2_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-65%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (5ms) [PD_-58%] → REG R_1_0 (6ms) [PD_-29%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-49%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-80%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (8ms) [PD_-21%] → REG R_0_0 (7ms) [PD_-20%] → REG R_2_0 (8ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+65%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-70%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-20%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-29%] → REG R_2_0 (8ms) [PD_-41%] → REG R_1_2 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_2 (8ms) [PD_-30%] → REG R_2_0 (8ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-30%] → REG R_2_0 (8ms) [PD_-28%] → REG R_1_2 (880ms) [PD_-23%] → BLINK → FIX R_1_2 (start) [PD_-24%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-18%] → REG R_0_-1 (0ms) [PD_-12%] → REG R_1_0 (48ms) [PD_-65%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (6ms) [PD_-62%] → REG R_1_0 (8ms) [PD_-33%] → REG R_0_1 (8ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-19%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (11ms) [PD_-100%] → REG R_5_-8 (5ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-29%] → REG R_1_2 (8ms) [PD_-28%] → REG R_2_0 (8ms) [PD_-27%] → REG R_1_2 (8ms) [PD_-27%] → REG R_2_0 (16ms) [PD_-32%] → REG R_1_2 (376ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (21ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (7ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (8ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (9ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (7ms) [PD_-64%] → REG R_1_0 (8ms) [PD_-61%] → REG R_1_1 (8ms) [PD_-66%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (9ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (8ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_0 (8ms) [PD_-60%] → REG R_1_1 (8ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-29%] → REG R_1_0 (8ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (8ms) [PD_-47%] → REG R_1_1 (8ms) [PD_-60%] → REG R_1_0 (9ms) [PD_-59%] → REG R_1_1 (10ms) [PD_-64%] → REG R_1_0 (7ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (12ms) [PD_-82%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-61%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (9ms) [PD_-28%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-26%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-29%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_5_-8 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-63%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-44%] → REG R_5_-8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-21%] → REG R_5_-8 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-23%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-56%] → REG R_0_0 (8ms) [PD_-22%] → REG R_2_0 (11ms) [PD_-30%] → REG R_0_0 (5ms) [PD_-17%] → REG R_2_0 (6ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (10ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-27%] → REG R_2_0 (6ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-29%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_2 (10ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-30%] → REG R_3_1 (7ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-28%] → REG R_3_1 (9ms) [PD_-18%] → REG R_1_2 (1648ms) [PD_-26%] → BLINK → FIX R_1_2 (start) [PD_-26%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-27%] → REG R_5_-8 (0ms) [PD_-100%] → JMP R_3_-19 → FIX R_3_-19 (0ms) [PD_-49%] → REG R_4_-4 (0ms) [PD_-36%] → REG R_5_-8 (7ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (8ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (8ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-36%] → REG R_0_1 (0ms) [PD_-34%] → REG R_1_1 (8ms) [PD_-45%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (20ms) [PD_-26%] → REG R_1_2 (63ms) [PD_-27%] → REG R_1_1 (207ms) [PD_-26%] → REG R_1_2 (420ms) [PD_-26%] → REG R_1_1 (1876ms) [PD_-30%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_2_0 (2ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-38%] → REG R_6_-10 (5ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-44%] → REG R_6_-10 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-46%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_0_0 (12ms) [PD_-64%] → REG R_1_0 (10ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_-5 (0ms) [PD_-100%] → REG R_6_-10 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_-10 (0ms) [PD_-63%] → REG R_1_2 (0ms) [PD_-35%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_-10 (0ms) [PD_-100%] → REG R_1_2 (21ms) [PD_-30%] → End
P16_M01,Start → FIX R_1_1 (start) [PD_-19%] +MS → BLINK → FIX R_1_1 (start) [PD_-20%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → SAC R_2_3 → FIX R_2_3 (0ms) [PD_-100%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-100%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-73%] → REG R_0_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-73%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-73%] → REG R_2_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-3%] → REG R_1_1 (6892ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-60%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-69%] → REG R_2_0 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-71%] → REG R_2_0 (0ms) [PD_+2%] → REG R_1_1 (30ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-66%] → JMP R_2_2 → FIX R_2_2 (7ms) [PD_-35%] → REG R_1_1 (1630ms) [PD_-17%] → REG R_1_2 (9ms) [PD_-21%] → REG R_1_1 (4330ms) [PD_-19%] +MS → REG R_1_0 (0ms) [PD_-70%] → REG R_1_1 (0ms) [PD_-28%] → BLINK → FIX R_1_0 (start) [PD_-25%] → REG R_2_0 (0ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-100%] → SAC R_2_-1 → FIX R_2_-1 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-30%] → REG R_2_-1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-73%] → REG R_2_0 (0ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+6%] → REG R_2_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-53%] → REG R_2_0 (0ms) [PD_-12%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-56%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-10%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-10%] → REG R_0_2 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-10%] → REG R_0_2 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_0 (12ms) [PD_-10%] → REG R_1_1 (2576ms) [PD_-18%] → End
P16_M02,Start → FIX R_1_2 (start) [PD_-28%] → SAC R_1_1 → FIX R_1_1 (477ms) [PD_-26%] → REG R_1_2 (8ms) [PD_-27%] → REG R_1_1 (5443ms) [PD_-13%] +MS → REG R_1_2 (12ms) [PD_-15%] → REG R_1_1 (187ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (13ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (115ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (2967ms) [PD_-12%] +MS → REG R_1_2 (25ms) [PD_-14%] → REG R_1_1 (727ms) [PD_-17%] → REG R_1_2 (16ms) [PD_-21%] → REG R_1_1 (3451ms) [PD_-12%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-65%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-57%] → REG R_2_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+118%] → REG R_2_0 (8ms) [PD_+2%] → REG R_1_1 (7ms) [PD_-57%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-100%] → JMP R_2_1 → FIX R_2_1 (4ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_3_-2 → FIX R_3_-2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_-2 (7ms) [PD_-50%] → JMP R_2_2 → FIX R_2_2 (8ms) [PD_-53%] → SAC R_3_1 → FIX R_3_1 (0ms) [PD_-55%] → REG R_1_1 (780ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-39%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-57%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-70%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_1 (32ms) [PD_-20%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (73ms) [PD_-16%] → REG R_1_2 (17ms) [PD_-16%] → REG R_1_1 (409ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (18ms) [PD_-22%] → REG R_1_1 (62ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (3ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (11ms) [PD_-24%] → REG R_1_1 (9ms) [PD_-20%] → REG R_1_2 (4ms) [PD_-22%] → REG R_1_1 (15ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (126ms) [PD_-21%] → REG R_1_2 (287ms) [PD_-20%] → REG R_1_1 (4183ms) [PD_-13%] → REG R_1_2 (9ms) [PD_-22%] → REG R_1_1 (2266ms) [PD_-16%] → End
P16_M03,Start → FIX R_1_1 (start) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-14%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (17ms) [PD_-70%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_+2%] → REG R_1_1 (2774ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (159ms) [PD_-23%] → REG R_1_0 (4ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-18%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-74%] → REG R_2_0 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-22%] → SAC R_2_-1 → FIX R_2_-1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+11%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (24ms) [PD_-42%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_0 (9ms) [PD_-45%] → REG R_1_1 (3201ms) [PD_-10%] +MS → REG R_1_2 (16ms) [PD_-18%] → REG R_1_1 (113ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-70%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (23ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (1583ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-52%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-69%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-61%] → REG R_1_2 (0ms) [PD_-30%] → SAC R_2_3 → FIX R_2_3 (0ms) [PD_-100%] → JMP R_2_1 → FIX R_2_1 (4ms) [PD_-24%] → REG R_1_2 (6ms) [PD_-23%] → REG R_3_0 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-22%] → JMP R_3_1 → FIX R_3_1 (13ms) [PD_-78%] → REG R_1_1 (3796ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_-72%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+1%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-71%] → REG R_2_0 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_+3%] → REG R_1_1 (6947ms) [PD_-15%] +MS → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-67%] → REG R_1_2 (7ms) [PD_-66%] → REG R_1_1 (14ms) [PD_-60%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (4ms) [PD_-77%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-61%] → REG R_1_2 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-60%] → REG R_1_0 (0ms) [PD_-66%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-70%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (9215ms) [PD_-13%] +MS → REG R_1_2 (16ms) [PD_-23%] → REG R_1_1 (734ms) [PD_-18%] +MS → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-42%] → REG R_1_2 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (2774ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (1798ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-53%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (2684ms) [PD_-13%] → REG R_1_2 (21ms) [PD_-19%] → REG R_1_1 (496ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (12ms) [PD_-58%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-43%] → REG R_1_2 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_+1%] → REG R_1_2 (92ms) [PD_-20%] → REG R_1_1 (112ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-43%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (16ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-75%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-74%] → REG R_1_0 (7ms) [PD_-27%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_0 (1ms) [PD_-54%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-1%] → REG R_1_2 (9ms) [PD_-19%] → REG R_3_0 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-2%] → REG R_1_1 (7588ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (40ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-59%] → REG R_1_1 (56ms) [PD_-40%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-22%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (900ms) [PD_-10%] → End
P16_M04,Start → FIX R_1_1 (start) [PD_-19%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (23ms) [PD_-56%] → SAC R_0_-1 → FIX R_0_-1 (0ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-67%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (8ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (6168ms) [PD_-17%] +MS → BLINK → FIX R_1_1 (start) [PD_-45%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (20ms) [PD_-15%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-72%] → REG R_1_1 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-25%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_0 (8ms) [PD_+25%] → REG R_1_1 (4938ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_2_0 (0ms) [PD_-73%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-73%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-3%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-67%] → REG R_2_0 (0ms) [PD_-0%] → REG R_0_0 (6ms) [PD_-18%] → REG R_2_0 (6ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_+4%] → REG R_1_1 (1171ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-46%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-46%] → REG R_1_0 (1ms) [PD_-85%] → REG R_2_0 (0ms) [PD_-72%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-52%] → SAC R_2_-1 → FIX R_2_-1 (0ms) [PD_-65%] → REG R_1_0 (16ms) [PD_-39%] → REG R_2_-1 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-39%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (8ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+15%] → REG R_2_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_+3%] → REG R_1_1 (4753ms) [PD_-17%] +MS → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-72%] → REG R_0_-1 (0ms) [PD_-47%] → REG R_1_0 (7ms) [PD_-54%] → REG R_0_-1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-56%] → JMP R_-4_-3 → FIX R_-4_-3 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-8%] → JMP R_-1_-1 → FIX R_-1_-1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-8%] → JMP R_33_20 → FIX R_33_20 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-71%] → JMP R_26_17 → FIX R_26_17 (0ms) [PD_-16%] → REG R_1_1 (9ms) [PD_-15%] → SAC R_1_2 → FIX R_1_2 (14ms) [PD_-67%] → REG R_1_1 (3070ms) [PD_-16%] → End
P17_M01,Start → FIX R_1_2 (start) [PD_-17%] → SAC R_1_1 → FIX R_1_1 (500ms) [PD_-9%] +MS → REG R_1_2 (1678ms) [PD_-17%] → REG R_1_1 (2728ms) [PD_-10%] → REG R_1_2 (424ms) [PD_-10%] → REG R_1_1 (964ms) [PD_-13%] +MS → REG R_1_2 (1932ms) [PD_-15%] → REG R_1_1 (472ms) [PD_-11%] → REG R_1_2 (658ms) [PD_-7%] → REG R_1_1 (8ms) [PD_-1%] → REG R_1_2 (3085ms) [PD_-9%] → REG R_1_1 (52ms) [PD_-7%] → REG R_1_2 (16ms) [PD_-9%] → REG R_1_1 (1740ms) [PD_-4%] +MS → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (8ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (215ms) [PD_-8%] → REG R_1_2 (15ms) [PD_-3%] → REG R_1_1 (44ms) [PD_-7%] → REG R_1_2 (1776ms) [PD_-8%] → BLINK → FIX R_1_2 (start) [PD_-15%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (18ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (2368ms) [PD_-15%] → REG R_1_1 (1584ms) [PD_-9%] → REG R_1_2 (472ms) [PD_-12%] → REG R_1_1 (492ms) [PD_-7%] → REG R_1_2 (2204ms) [PD_-14%] → REG R_1_1 (1564ms) [PD_-10%] → REG R_1_2 (276ms) [PD_-15%] → REG R_1_1 (7884ms) [PD_-7%] → REG R_1_2 (15ms) [PD_-5%] → REG R_1_1 (10ms) [PD_-3%] → REG R_1_2 (125ms) [PD_-3%] → REG R_1_1 (20ms) [PD_-4%] → REG R_1_2 (484ms) [PD_-11%] → REG R_1_1 (1360ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-4%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-58%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+7%] → REG R_1_1 (430ms) [PD_-3%] → End
P17_M02,Start → FIX R_1_2 (start) [PD_-17%] → SAC R_1_1 → FIX R_1_1 (12ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (278ms) [PD_-7%] → REG R_1_2 (586ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (4267ms) [PD_-9%] +MS → REG R_1_1 (188ms) [PD_-8%] → REG R_1_2 (13ms) [PD_-7%] → REG R_1_1 (20ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (10ms) [PD_-3%] → REG R_1_2 (67ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (12ms) [PD_-5%] → REG R_1_1 (4ms) [PD_-6%] → REG R_1_2 (4ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-2%] → REG R_1_1 (60ms) [PD_-5%] → REG R_1_2 (21ms) [PD_-7%] → REG R_1_1 (11ms) [PD_-7%] → REG R_1_2 (5ms) [PD_-8%] → REG R_1_1 (13ms) [PD_-10%] → REG R_1_2 (33ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (20ms) [PD_-11%] → REG R_1_1 (16ms) [PD_-16%] → REG R_1_2 (3722ms) [PD_-6%] +MS → REG R_1_1 (460ms) [PD_-1%] → REG R_1_2 (5807ms) [PD_-11%] +MS → REG R_1_1 (400ms) [PD_-8%] → REG R_1_2 (676ms) [PD_-11%] → REG R_1_1 (472ms) [PD_-12%] → REG R_1_2 (490ms) [PD_-11%] → End
P17_M03,Start → FIX R_1_2 (start) [PD_-9%] +MS → BLINK → FIX R_1_2 (start) [PD_-18%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_+0%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_+5%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → JMP R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+12%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-46%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (92ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (180ms) [PD_-5%] → REG R_1_1 (528ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-56%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (16ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (52ms) [PD_-4%] → REG R_1_1 (376ms) [PD_-2%] → REG R_1_2 (28ms) [PD_-5%] → REG R_1_1 (24ms) [PD_-5%] → REG R_1_2 (4ms) [PD_-6%] → REG R_1_1 (4ms) [PD_-5%] → REG R_1_2 (20ms) [PD_-6%] → REG R_1_1 (164ms) [PD_-8%] → REG R_1_2 (55ms) [PD_-9%] → REG R_1_1 (3402ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_+5%] → REG R_1_0 (207ms) [PD_-37%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-46%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (28ms) [PD_-49%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (1134ms) [PD_+1%] → REG R_1_2 (16ms) [PD_+10%] → REG R_1_1 (174ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (2167ms) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_+8%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-63%] → REG R_1_1 (692ms) [PD_+10%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-82%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (8ms) [PD_-47%] → REG R_1_1 (683ms) [PD_+10%] → BLINK → FIX R_1_1 (start) [PD_+0%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-71%] → REG R_1_0 (8ms) [PD_-11%] → REG R_1_1 (1292ms) [PD_+9%] → BLINK → FIX R_1_1 (start) [PD_+1%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (48ms) [PD_-41%] → REG R_1_1 (8ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (2845ms) [PD_+7%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (9ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-100%] → REG R_2_1 (12ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (7ms) [PD_-39%] → REG R_1_1 (8ms) [PD_+23%] → REG R_1_0 (8ms) [PD_-49%] → REG R_1_1 (4360ms) [PD_+5%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_2 (16ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (8ms) [PD_-36%] → REG R_1_1 (8ms) [PD_-47%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (24ms) [PD_-60%] → REG R_1_2 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (36ms) [PD_-14%] → REG R_1_1 (776ms) [PD_+0%] → BLINK → FIX R_1_1 (start) [PD_+2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (3ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (63ms) [PD_-52%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (844ms) [PD_+8%] → BLINK → FIX R_1_1 (start) [PD_+10%] → REG R_1_0 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+30%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+30%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-49%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (6102ms) [PD_+3%] +MS → BLINK → FIX R_1_1 (start) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (32ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (1115ms) [PD_+10%] → BLINK → FIX R_1_1 (start) [PD_+16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-44%] → REG R_2_1 (8ms) [PD_-27%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-84%] → REG R_1_0 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_0 (8ms) [PD_-47%] → REG R_1_1 (8ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (2348ms) [PD_+9%] +MS → BLINK → FIX R_1_1 (start) [PD_-3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-40%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-30%] → REG R_1_1 (484ms) [PD_+4%] → BLINK → FIX R_1_1 (start) [PD_-1%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-42%] → REG R_0_1 (8ms) [PD_-42%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (5020ms) [PD_+3%] +MS → BLINK → FIX R_1_1 (start) [PD_+4%] → REG R_1_0 (8ms) [PD_+11%] → REG R_2_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_+13%] → REG R_2_1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_1 (12ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (1112ms) [PD_+3%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (7ms) [PD_-43%] → REG R_0_0 (9ms) [PD_-52%] → REG R_1_0 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+27%] → REG R_1_0 (8ms) [PD_-47%] → REG R_0_0 (0ms) [PD_+27%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-36%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-37%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+24%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-38%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-100%] → REG R_0_0 (9ms) [PD_+22%] → REG R_0_1 (0ms) [PD_+23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-38%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (30ms) [PD_-64%] → REG R_0_0 (0ms) [PD_+24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_+23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (11ms) [PD_-69%] → REG R_0_0 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (90ms) [PD_-44%] → REG R_0_0 (0ms) [PD_+24%] → REG R_0_1 (88ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (5ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (15ms) [PD_-38%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (32ms) [PD_-73%] → REG R_0_0 (0ms) [PD_-13%] → REG R_0_1 (16ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-12%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-49%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (37ms) [PD_-86%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-37%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-37%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+26%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-37%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-37%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (10ms) [PD_-38%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+26%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (32ms) [PD_-84%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (24ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-0%] → REG R_0_1 (8ms) [PD_+26%] → REG R_1_1 (56ms) [PD_+14%] → BLINK → FIX R_1_1 (start) [PD_+7%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_0_1 (13ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-44%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (112ms) [PD_+4%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (105ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (5ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-77%] → REG R_0_1 (8ms) [PD_-48%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_1 (412ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_+4%] → REG R_1_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+12%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+12%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-23%] → REG R_1_1 (808ms) [PD_+0%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (16ms) [PD_-100%] → REG R_1_1 (515ms) [PD_+5%] +MS → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (9ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (4255ms) [PD_-0%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-54%] → REG R_0_1 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-51%] → REG R_1_0 (0ms) [PD_+22%] → REG R_1_1 (827ms) [PD_+7%] → BLINK → FIX R_1_1 (start) [PD_+8%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → SAC R_3_2 → FIX R_3_2 (0ms) [PD_-44%] → REG R_2_1 (8ms) [PD_-100%] → JMP R_3_5 → FIX R_3_5 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-50%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (348ms) [PD_+7%] → BLINK → FIX R_1_1 (start) [PD_+6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+11%] → REG R_2_1 (4ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (816ms) [PD_+5%] → End
P17_M04,Start → FIX R_1_1 (start) [PD_-8%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_+1%] → REG R_1_1 (33ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (9ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (11ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (16ms) [PD_-7%] → REG R_1_2 (7ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (7ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-0%] → REG R_1_1 (8ms) [PD_-12%] → REG R_1_2 (8ms) [PD_-5%] → REG R_1_1 (16ms) [PD_-11%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (8ms) [PD_+0%] → REG R_1_1 (16ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (8ms) [PD_-11%] → REG R_1_2 (40ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (5ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (8ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (8ms) [PD_-6%] → REG R_1_1 (8ms) [PD_-1%] → REG R_1_2 (8ms) [PD_-7%] → REG R_1_1 (8ms) [PD_-12%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (8ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (8ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (8ms) [PD_-3%] → REG R_1_1 (16ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (8ms) [PD_-12%] → REG R_1_2 (8ms) [PD_-4%] → REG R_1_1 (8ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (8ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (8ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (8ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (8ms) [PD_-1%] → REG R_1_1 (8ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (10ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (8ms) [PD_-6%] → REG R_1_1 (7ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (8ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (16ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (20ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (40ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (4ms) [PD_+1%] → SAC R_2_1 → FIX R_2_1 (8ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_+0%] → REG R_1_1 (8ms) [PD_-5%] → REG R_2_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_1 (405ms) [PD_-6%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-13%] → REG R_1_1 (398ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (31ms) [PD_-9%] → REG R_1_1 (5ms) [PD_-0%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (8ms) [PD_+4%] → REG R_0_1 (8ms) [PD_-10%] → REG R_1_1 (8ms) [PD_+4%] → REG R_0_1 (8ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-1%] → REG R_0_1 (8ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (8ms) [PD_+6%] → REG R_0_1 (8ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_1 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_1 (8ms) [PD_+12%] → REG R_0_1 (8ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (8ms) [PD_+6%] → REG R_0_1 (8ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (8ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (8ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (8ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (324ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+20%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_1 (7ms) [PD_+11%] → REG R_0_1 (8ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_1 (9ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_1 (8ms) [PD_-11%] → REG R_1_1 (8ms) [PD_+19%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (280ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+14%] → REG R_1_1 (232ms) [PD_+0%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+2%] → REG R_2_1 (8ms) [PD_-52%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_1 (9ms) [PD_-4%] → REG R_2_1 (7ms) [PD_+3%] → REG R_1_1 (8ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (8ms) [PD_-4%] → REG R_1_1 (8ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (8ms) [PD_+7%] → REG R_1_1 (8ms) [PD_+7%] → REG R_2_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (8ms) [PD_-2%] → REG R_1_1 (8ms) [PD_+1%] → REG R_2_1 (8ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_+6%] → REG R_1_1 (8ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+0%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+7%] → REG R_1_1 (54ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (6ms) [PD_+5%] → REG R_1_1 (7ms) [PD_-5%] → REG R_2_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-5%] → REG R_2_1 (8ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (8ms) [PD_-5%] → REG R_2_1 (10ms) [PD_+1%] → REG R_1_1 (8ms) [PD_-6%] → REG R_2_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_1 (11ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_+3%] → REG R_1_1 (8ms) [PD_-6%] → REG R_2_1 (7ms) [PD_-0%] → REG R_1_1 (24ms) [PD_-4%] → REG R_2_1 (8ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (8ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_1 (104ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (8ms) [PD_-3%] → REG R_1_1 (8ms) [PD_-6%] → REG R_2_1 (8ms) [PD_-3%] → REG R_1_1 (8ms) [PD_-5%] → REG R_2_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_+0%] → REG R_1_1 (378ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+13%] → REG R_1_1 (6ms) [PD_+4%] → REG R_2_1 (0ms) [PD_+1%] → BLINK → FIX R_2_1 (start) [PD_+14%] → REG R_1_1 (8ms) [PD_+4%] → REG R_2_1 (8ms) [PD_+13%] → REG R_1_1 (8ms) [PD_+1%] → REG R_2_1 (0ms) [PD_+2%] → REG R_1_1 (28ms) [PD_-12%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-6%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-53%] → REG R_2_1 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_1 (5ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_+6%] → REG R_2_1 (8ms) [PD_+16%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_+16%] → REG R_2_1 (0ms) [PD_-1%] → REG R_0_0 (8ms) [PD_-0%] → REG R_2_1 (8ms) [PD_+8%] → REG R_0_0 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_-1%] → REG R_0_0 (8ms) [PD_-0%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (10ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_1 (7ms) [PD_-3%] → REG R_2_1 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (8ms) [PD_-2%] → REG R_1_1 (8ms) [PD_+2%] → REG R_2_1 (8ms) [PD_-3%] → REG R_1_1 (8ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (8ms) [PD_+2%] → REG R_2_1 (8ms) [PD_-50%] → REG R_1_1 (8ms) [PD_+6%] → REG R_2_1 (9ms) [PD_-1%] → REG R_1_1 (8ms) [PD_+2%] → REG R_2_1 (7ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-51%] → REG R_1_1 (8ms) [PD_-51%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (8ms) [PD_-51%] → REG R_1_1 (9ms) [PD_-48%] → REG R_2_1 (8ms) [PD_-2%] → REG R_1_1 (8ms) [PD_+1%] → REG R_2_1 (8ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (9ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (8ms) [PD_-2%] → REG R_1_1 (8ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (8ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (8ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → BLINK → FIX R_1_0 (start) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-6%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_1 (8ms) [PD_+10%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+6%] → REG R_2_1 (32ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (7ms) [PD_+3%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (4ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_1 (8ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+10%] → REG R_2_1 (9ms) [PD_-51%] → REG R_1_1 (9ms) [PD_-2%] → REG R_2_1 (5ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+11%] → REG R_2_1 (8ms) [PD_+4%] → REG R_1_1 (8ms) [PD_+4%] → REG R_2_1 (8ms) [PD_-51%] → REG R_1_1 (8ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (7ms) [PD_-1%] → REG R_1_1 (8ms) [PD_+5%] → REG R_2_1 (8ms) [PD_-50%] → REG R_1_1 (8ms) [PD_-1%] → REG R_2_1 (8ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+5%] → REG R_2_1 (9ms) [PD_-51%] → REG R_1_1 (7ms) [PD_+12%] → REG R_2_1 (0ms) [PD_-100%] → BLINK → FIX R_2_1 (start) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-52%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (12ms) [PD_-100%] → REG R_0_1 (6ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-72%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-51%] → REG R_2_1 (8ms) [PD_-55%] → REG R_1_1 (8ms) [PD_-7%] → REG R_2_1 (8ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+12%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_2_1 (8ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+5%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (8ms) [PD_-50%] → REG R_1_1 (9ms) [PD_+6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_2_1 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+12%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+12%] → REG R_2_1 (8ms) [PD_-0%] → REG R_1_1 (10ms) [PD_-1%] → REG R_2_1 (6ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+0%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+0%] → REG R_2_1 (0ms) [PD_+20%] → REG R_1_1 (8ms) [PD_+20%] → REG R_2_1 (8ms) [PD_+19%] → REG R_1_1 (8ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (8ms) [PD_+0%] → REG R_1_1 (8ms) [PD_-0%] → REG R_2_1 (9ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (8ms) [PD_+10%] → REG R_2_1 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+0%] → REG R_2_1 (8ms) [PD_-0%] → REG R_1_1 (8ms) [PD_+0%] → REG R_2_1 (7ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+9%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (8ms) [PD_+4%] → REG R_2_1 (8ms) [PD_+8%] → REG R_1_1 (9ms) [PD_+0%] → REG R_2_1 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (8ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+8%] → REG R_2_1 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (24ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+6%] → REG R_2_1 (6ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (8ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (8ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+13%] → REG R_1_1 (9ms) [PD_+3%] → REG R_2_1 (7ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+15%] → REG R_1_1 (8ms) [PD_+3%] → REG R_2_1 (8ms) [PD_+14%] → REG R_1_1 (10ms) [PD_+10%] → REG R_2_1 (5ms) [PD_+11%] → REG R_1_1 (8ms) [PD_+7%] → REG R_2_1 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (8ms) [PD_+9%] → REG R_1_1 (10ms) [PD_+3%] → REG R_2_1 (7ms) [PD_+8%] → REG R_1_1 (7ms) [PD_+11%] → REG R_2_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (8ms) [PD_-0%] → REG R_1_1 (8ms) [PD_+0%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+0%] → REG R_2_1 (8ms) [PD_+16%] → REG R_1_1 (8ms) [PD_+3%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-0%] → REG R_2_1 (12ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (6ms) [PD_+0%] → REG R_2_1 (10ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-46%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+9%] → REG R_2_1 (8ms) [PD_-46%] → REG R_1_1 (0ms) [PD_+9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_2_1 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_2_1 (8ms) [PD_+1%] → REG R_1_1 (8ms) [PD_+5%] → REG R_2_1 (8ms) [PD_-51%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_2_1 (29ms) [PD_-75%] → REG R_1_1 (0ms) [PD_+11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+12%] → REG R_2_1 (48ms) [PD_-28%] → REG R_1_1 (0ms) [PD_+12%] → REG R_2_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_+7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_2_1 (8ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-44%] → REG R_2_1 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (8ms) [PD_-49%] → REG R_1_1 (8ms) [PD_+6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+7%] → REG R_2_1 (8ms) [PD_-50%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+11%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (8ms) [PD_+7%] → REG R_2_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+11%] → REG R_2_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+11%] → REG R_2_1 (8ms) [PD_+1%] → REG R_1_1 (8ms) [PD_-49%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+11%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_2_1 (8ms) [PD_-49%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+2%] → REG R_1_1 (7ms) [PD_+2%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (8ms) [PD_-49%] → REG R_1_1 (8ms) [PD_-45%] → REG R_2_1 (8ms) [PD_-49%] → REG R_1_1 (8ms) [PD_-45%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_1 (10ms) [PD_-49%] → REG R_1_1 (6ms) [PD_+1%] → REG R_2_1 (8ms) [PD_-49%] → REG R_1_1 (7ms) [PD_-50%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (8ms) [PD_+21%] → REG R_1_1 (8ms) [PD_-1%] → REG R_2_1 (8ms) [PD_+13%] → REG R_1_1 (132ms) [PD_+7%] → REG R_0_1 (21ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_1 (8ms) [PD_+10%] → REG R_0_1 (8ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (8ms) [PD_+17%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (8ms) [PD_-3%] → REG R_1_1 (8ms) [PD_+10%] → REG R_0_1 (8ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+25%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (8ms) [PD_+10%] → REG R_0_1 (8ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (5ms) [PD_+24%] → REG R_0_1 (5ms) [PD_+12%] → REG R_1_1 (8ms) [PD_+14%] → REG R_0_1 (8ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (8ms) [PD_+17%] → REG R_0_1 (8ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+24%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+24%] → REG R_0_1 (0ms) [PD_+10%] → REG R_1_1 (5ms) [PD_+16%] → REG R_0_1 (8ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (8ms) [PD_+23%] → REG R_0_1 (8ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_1 (8ms) [PD_+4%] → REG R_0_1 (8ms) [PD_+2%] → REG R_1_1 (9ms) [PD_+15%] → REG R_0_1 (7ms) [PD_+3%] → REG R_1_1 (12ms) [PD_+9%] → REG R_0_1 (4ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (8ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+20%] → REG R_0_1 (8ms) [PD_+0%] → REG R_1_1 (8ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+20%] → REG R_0_1 (8ms) [PD_+5%] → REG R_1_1 (8ms) [PD_+14%] → REG R_0_1 (8ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_1 (0ms) [PD_+0%] → REG R_1_1 (8ms) [PD_+5%] → REG R_0_1 (8ms) [PD_+1%] → REG R_1_1 (8ms) [PD_+8%] → REG R_0_1 (8ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (9ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (8ms) [PD_+10%] → REG R_0_1 (9ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (9ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (7ms) [PD_+3%] → REG R_0_1 (9ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (9ms) [PD_+7%] → REG R_1_0 (33ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (192ms) [PD_-35%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_1 (10ms) [PD_-100%] → REG R_1_0 (24ms) [PD_-53%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+17%] → REG R_0_1 (11ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+12%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_0_1 (204ms) [PD_-78%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (10ms) [PD_-100%] → REG R_0_1 (6ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_1 (33ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (94ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (852ms) [PD_+5%] → BLINK → FIX R_1_1 (start) [PD_+11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-65%] → REG R_1_0 (8ms) [PD_-31%] → REG R_0_0 (8ms) [PD_-37%] → REG R_0_1 (8ms) [PD_-37%] → REG R_0_0 (8ms) [PD_+27%] → REG R_0_1 (8ms) [PD_+27%] → REG R_0_0 (0ms) [PD_+26%] → REG R_0_1 (8ms) [PD_-32%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_1 (444ms) [PD_+11%] → REG R_0_1 (8ms) [PD_+3%] → REG R_1_1 (8ms) [PD_+11%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (8ms) [PD_+20%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_1 (8ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (6ms) [PD_+13%] → REG R_0_1 (5ms) [PD_+8%] → REG R_1_1 (8ms) [PD_+21%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+20%] → REG R_0_1 (8ms) [PD_+2%] → REG R_1_1 (8ms) [PD_+16%] → REG R_0_1 (8ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (8ms) [PD_+21%] → REG R_0_1 (8ms) [PD_+16%] → REG R_1_1 (8ms) [PD_+16%] → REG R_0_1 (8ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (8ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_1 (8ms) [PD_+9%] → REG R_1_1 (8ms) [PD_+12%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_1 (8ms) [PD_+12%] → REG R_1_1 (8ms) [PD_+12%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+0%] → REG R_1_1 (32ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_1 (4ms) [PD_+7%] → REG R_1_1 (8ms) [PD_+9%] → REG R_0_1 (9ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (24ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (256ms) [PD_+12%] → BLINK → FIX R_1_1 (start) [PD_+11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+19%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (30ms) [PD_-2%] → REG R_1_1 (44ms) [PD_-41%] → REG R_1_0 (6ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (8ms) [PD_+23%] → REG R_1_1 (1500ms) [PD_+9%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_1 (8ms) [PD_+11%] → REG R_0_1 (8ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_1 (54ms) [PD_-7%] → REG R_1_1 (27ms) [PD_+15%] +MS → REG R_1_2 (3ms) [PD_+5%] → REG R_0_1 (7ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_2 (8ms) [PD_+6%] → REG R_0_1 (8ms) [PD_-9%] → REG R_1_2 (8ms) [PD_+6%] → REG R_0_1 (8ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_2 (8ms) [PD_+6%] → REG R_0_1 (8ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_2 (8ms) [PD_+6%] → REG R_0_1 (8ms) [PD_-8%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_1 (8ms) [PD_+4%] → REG R_0_1 (9ms) [PD_-6%] → REG R_1_1 (8ms) [PD_+3%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_1 (8ms) [PD_-6%] → REG R_1_1 (8ms) [PD_+4%] → REG R_0_1 (9ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (8ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (8ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (8ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_1 (8ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (20ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (8ms) [PD_+5%] → REG R_0_1 (8ms) [PD_-1%] → REG R_1_1 (8ms) [PD_+6%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (7ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (8ms) [PD_+8%] → REG R_0_1 (8ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (8ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (9ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_1 (5ms) [PD_+10%] → REG R_0_1 (5ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_1 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_1 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_1 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_1 (0ms) [PD_+0%] → REG R_1_1 (7ms) [PD_+11%] → REG R_0_1 (8ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_1 (0ms) [PD_+0%] → REG R_1_1 (652ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_1 (6ms) [PD_+2%] → REG R_1_1 (16ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_2 (8ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (7ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_2 (6ms) [PD_+15%] → REG R_0_1 (8ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+0%] → REG R_1_2 (8ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (8ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_2 (7ms) [PD_+16%] → REG R_0_1 (8ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_2 (8ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_1 (8ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_2 (8ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (8ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_2 (8ms) [PD_+9%] → REG R_0_1 (8ms) [PD_+3%] → REG R_1_2 (8ms) [PD_+16%] → REG R_0_1 (8ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_2 (8ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_1 (8ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_2 (8ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+18%] → REG R_0_1 (8ms) [PD_+5%] → REG R_1_2 (7ms) [PD_+17%] → REG R_0_1 (8ms) [PD_+5%] → REG R_1_2 (8ms) [PD_+19%] → REG R_0_1 (8ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+19%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+19%] → REG R_0_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+13%] → BLINK → FIX R_0_1 (start) [PD_-2%] → REG R_1_2 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_2 (12ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_2 (48ms) [PD_-44%] → REG R_0_1 (7ms) [PD_-2%] → REG R_1_2 (8ms) [PD_-43%] → REG R_0_1 (8ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+12%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_2 (7ms) [PD_+11%] → REG R_0_1 (7ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+11%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_2 (8ms) [PD_-43%] → REG R_0_1 (8ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_2 (8ms) [PD_+2%] → REG R_0_1 (8ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_2 (8ms) [PD_-44%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (8ms) [PD_+11%] → REG R_1_2 (8ms) [PD_-43%] → REG R_0_1 (8ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+13%] → REG R_1_2 (8ms) [PD_-44%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-45%] → REG R_1_2 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_+10%] → REG R_1_2 (8ms) [PD_+14%] → REG R_0_1 (8ms) [PD_+6%] → REG R_1_2 (8ms) [PD_+15%] → REG R_0_1 (8ms) [PD_+12%] → REG R_1_2 (8ms) [PD_+15%] → REG R_0_1 (8ms) [PD_+4%] → REG R_1_2 (8ms) [PD_-52%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (6ms) [PD_+3%] → REG R_1_2 (8ms) [PD_-42%] → REG R_0_1 (8ms) [PD_-44%] → REG R_1_2 (8ms) [PD_-44%] → REG R_0_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (8ms) [PD_+14%] → REG R_1_2 (8ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (8ms) [PD_+4%] → REG R_1_2 (8ms) [PD_-42%] → REG R_0_1 (8ms) [PD_-51%] → REG R_1_2 (8ms) [PD_-44%] → REG R_0_1 (8ms) [PD_+12%] → REG R_1_2 (8ms) [PD_+16%] → REG R_0_1 (8ms) [PD_+12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-42%] → REG R_0_1 (8ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_2 (8ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (8ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_2 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_1 (8ms) [PD_+7%] → REG R_1_2 (8ms) [PD_-43%] → REG R_0_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+18%] → REG R_0_1 (8ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+19%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-74%] → REG R_1_0 (8ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+23%] → REG R_1_0 (11ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-57%] → REG R_0_0 (0ms) [PD_+32%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-34%] → REG R_0_1 (40ms) [PD_-51%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+13%] → REG R_0_2 (5ms) [PD_+18%] → REG R_0_1 (8ms) [PD_+15%] → REG R_0_2 (0ms) [PD_+20%] → REG R_0_1 (0ms) [PD_+15%] → REG R_0_2 (0ms) [PD_+20%] → REG R_0_1 (0ms) [PD_+16%] → REG R_0_2 (0ms) [PD_+20%] → REG R_0_1 (0ms) [PD_+16%] → REG R_0_2 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-61%] → REG R_0_2 (0ms) [PD_+19%] → REG R_0_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_+19%] → REG R_0_1 (24ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-42%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+15%] → REG R_0_2 (0ms) [PD_+18%] → REG R_0_1 (68ms) [PD_-8%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (16ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (16ms) [PD_-35%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+20%] → REG R_0_2 (0ms) [PD_+20%] → REG R_0_1 (15ms) [PD_+14%] → REG R_0_2 (0ms) [PD_+19%] → REG R_0_1 (20ms) [PD_+13%] → REG R_0_2 (0ms) [PD_+20%] → REG R_0_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_+19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-48%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (40ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] +MS → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (5ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (10ms) [PD_-100%] → REG R_0_1 (6ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (15ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-87%] → REG R_0_0 (40ms) [PD_-57%] → REG R_0_1 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+22%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+20%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-40%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+24%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+21%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-39%] → REG R_0_1 (8ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-62%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (6ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (16ms) [PD_-50%] → REG R_1_0 (0ms) [PD_+22%] → REG R_0_0 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+15%] → REG R_2_1 (8ms) [PD_-41%] → REG R_1_1 (0ms) [PD_+17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (8ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (8ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (7ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_2 (8ms) [PD_+9%] → REG R_1_1 (8ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (7ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_1 (8ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (8ms) [PD_+10%] → REG R_0_1 (8ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_2 (8ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (8ms) [PD_+1%] → REG R_1_2 (8ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-46%] → REG R_2_1 (0ms) [PD_-46%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+7%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-42%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-39%] → JMP R_3_1 → FIX R_3_1 (10ms) [PD_-34%] → REG R_1_2 (0ms) [PD_+11%] → REG R_3_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-16%] → REG R_1_2 (8ms) [PD_-44%] → REG R_3_1 (0ms) [PD_+31%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+34%] → REG R_1_2 (0ms) [PD_+34%] → REG R_3_0 (0ms) [PD_+34%] → REG R_1_2 (0ms) [PD_+11%] → REG R_2_0 (0ms) [PD_+33%] → REG R_1_2 (0ms) [PD_+11%] → REG R_2_0 (8ms) [PD_-6%] → REG R_1_2 (10ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+6%] → REG R_2_0 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+34%] → REG R_2_0 (8ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+7%] → REG R_2_0 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+7%] → REG R_2_0 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_-4%] → REG R_1_2 (8ms) [PD_+9%] → REG R_2_0 (8ms) [PD_+15%] → REG R_1_2 (9ms) [PD_+9%] → REG R_2_0 (11ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_-3%] → REG R_1_2 (4ms) [PD_-100%] → REG R_2_0 (9ms) [PD_+16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_-2%] → REG R_1_2 (8ms) [PD_-45%] → REG R_2_0 (8ms) [PD_-33%] → REG R_1_2 (8ms) [PD_+10%] → REG R_2_0 (0ms) [PD_-1%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_+8%] → REG R_2_0 (8ms) [PD_+4%] → REG R_1_2 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_+17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+10%] → REG R_2_0 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+12%] → REG R_2_0 (0ms) [PD_+33%] → REG R_1_2 (0ms) [PD_+12%] → REG R_2_0 (0ms) [PD_+3%] → REG R_1_2 (8ms) [PD_-45%] → REG R_2_0 (8ms) [PD_+33%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+5%] → REG R_1_2 (8ms) [PD_-45%] → REG R_2_0 (8ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+11%] → REG R_2_0 (0ms) [PD_+34%] → REG R_1_2 (0ms) [PD_+7%] → REG R_2_0 (0ms) [PD_+32%] → REG R_1_2 (8ms) [PD_+10%] → REG R_2_0 (0ms) [PD_+33%] → REG R_1_2 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+10%] → REG R_2_0 (8ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_+34%] → REG R_1_2 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_+35%] → REG R_2_2 (0ms) [PD_+34%] → REG R_2_0 (0ms) [PD_+33%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+10%] → REG R_2_0 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+8%] → REG R_1_2 (8ms) [PD_+11%] → REG R_2_0 (8ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+8%] → REG R_2_0 (0ms) [PD_+33%] → REG R_1_2 (8ms) [PD_-46%] → REG R_2_0 (8ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+35%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+9%] → BLINK → FIX R_1_2 (start) [PD_-100%] → REG R_0_1 (7ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+11%] → REG R_2_1 (40ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-52%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_2 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (10ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-44%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (11ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (240ms) [PD_-75%] → REG R_0_0 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+22%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-40%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+24%] → REG R_0_1 (64ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (71ms) [PD_-82%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (67ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+26%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+26%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (64ms) [PD_-77%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+26%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (380ms) [PD_-81%] → REG R_0_0 (0ms) [PD_+27%] → REG R_0_1 (88ms) [PD_-62%] → REG R_0_0 (0ms) [PD_+29%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-37%] → REG R_0_1 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (40ms) [PD_-80%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (40ms) [PD_-63%] → REG R_0_0 (8ms) [PD_-38%] → REG R_0_1 (88ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (64ms) [PD_-64%] → REG R_2_2 (0ms) [PD_-63%] → REG R_0_1 (8ms) [PD_-38%] → REG R_0_0 (0ms) [PD_+21%] → REG R_0_1 (7ms) [PD_-39%] → REG R_0_0 (8ms) [PD_-37%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (16ms) [PD_-75%] → REG R_0_0 (0ms) [PD_+24%] → REG R_0_1 (8ms) [PD_-38%] → REG R_0_0 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+23%] → REG R_0_1 (24ms) [PD_-65%] → REG R_0_0 (0ms) [PD_+24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+25%] → REG R_0_1 (8ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-38%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-37%] → REG R_0_1 (12ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-65%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_+23%] → REG R_2_0 (0ms) [PD_-31%] → REG R_0_0 (7ms) [PD_-39%] → REG R_2_0 (8ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_+22%] → REG R_2_0 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+9%] → REG R_0_0 (7ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+10%] → REG R_0_0 (7ms) [PD_-45%] → REG R_3_0 (0ms) [PD_+10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+21%] → REG R_0_0 (8ms) [PD_+22%] → REG R_0_1 (72ms) [PD_-71%] → REG R_0_0 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+24%] → REG R_0_1 (204ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (62ms) [PD_-80%] → JMP R_4_3 → FIX R_4_3 (0ms) [PD_-68%] → REG R_0_1 (30ms) [PD_-85%] → REG R_0_0 (8ms) [PD_-38%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+23%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+22%] → REG R_0_1 (32ms) [PD_-73%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (70ms) [PD_-93%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (111ms) [PD_-68%] → REG R_0_0 (4ms) [PD_-38%] → REG R_0_1 (53ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+23%] → REG R_0_1 (83ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (128ms) [PD_-66%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (11ms) [PD_+26%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+25%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+31%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+30%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+31%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-100%] → REG R_0_1 (119ms) [PD_-44%] → REG R_1_1 (0ms) [PD_+34%] → REG R_0_1 (0ms) [PD_+33%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+33%] → REG R_1_1 (0ms) [PD_+54%] → REG R_0_1 (0ms) [PD_+32%] → REG R_1_1 (9ms) [PD_+36%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-47%] → REG R_2_1 (7ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (11ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_1 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-44%] → REG R_0_1 (8ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+11%] → REG R_0_1 (8ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_2 (8ms) [PD_-43%] → REG R_0_1 (8ms) [PD_+12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+11%] → REG R_1_2 (7ms) [PD_-43%] → REG R_0_1 (8ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-42%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+10%] → REG R_0_2 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-36%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_2 (7ms) [PD_-7%] → REG R_0_1 (8ms) [PD_-27%] → REG R_1_2 (8ms) [PD_+4%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+7%] → REG R_0_1 (8ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_2 (8ms) [PD_+5%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_1 (8ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_2 (8ms) [PD_-3%] → REG R_0_1 (8ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_+2%] → REG R_0_1 (40ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_+15%] → REG R_1_2 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_+14%] → REG R_1_2 (8ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_2 (40ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-3%] → REG R_0_1 (8ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+17%] → BLINK → FIX R_0_1 (start) [PD_+15%] → REG R_1_2 (8ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+0%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (16ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (16ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (8ms) [PD_-6%] → REG R_1_1 (8ms) [PD_+2%] → REG R_1_2 (8ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (8ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_2 (8ms) [PD_+10%] → REG R_1_1 (8ms) [PD_+3%] → REG R_1_2 (8ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (8ms) [PD_+3%] → REG R_1_2 (8ms) [PD_+7%] → REG R_1_1 (8ms) [PD_+3%] → REG R_1_2 (8ms) [PD_+10%] → REG R_1_1 (8ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (8ms) [PD_-2%] → REG R_1_1 (8ms) [PD_+18%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (8ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (32ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (7ms) [PD_+18%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (8ms) [PD_-4%] → REG R_1_1 (8ms) [PD_-7%] → REG R_1_2 (8ms) [PD_+0%] → REG R_1_1 (8ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (13ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (4ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (8ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (8ms) [PD_+8%] → REG R_1_2 (8ms) [PD_+2%] → REG R_1_1 (8ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (8ms) [PD_+3%] → REG R_1_1 (7ms) [PD_-5%] → REG R_1_2 (8ms) [PD_+3%] → REG R_1_1 (9ms) [PD_+19%] → REG R_1_2 (14ms) [PD_+2%] → REG R_1_1 (6ms) [PD_+8%] → REG R_1_2 (11ms) [PD_+4%] → REG R_1_1 (3ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (7ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (8ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (9ms) [PD_+6%] → REG R_1_1 (7ms) [PD_+13%] → REG R_1_2 (8ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (8ms) [PD_-0%] → REG R_1_2 (8ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_2 (8ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (8ms) [PD_+10%] → REG R_1_2 (7ms) [PD_+14%] → REG R_1_1 (7ms) [PD_+10%] → REG R_1_2 (8ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (8ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (8ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (8ms) [PD_+13%] → REG R_1_2 (8ms) [PD_+7%] → REG R_1_1 (8ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (8ms) [PD_+11%] → REG R_1_1 (8ms) [PD_+11%] → REG R_1_2 (8ms) [PD_-49%] → REG R_1_1 (8ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (52ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → BLINK → FIX R_1_1 (start) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-72%] → REG R_0_1 (8ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (12ms) [PD_-60%] → REG R_0_0 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (8ms) [PD_+11%] → REG R_1_1 (8ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (8ms) [PD_+13%] → REG R_1_1 (8ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_2 (8ms) [PD_+15%] → REG R_1_1 (8ms) [PD_+6%] → REG R_1_2 (8ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (8ms) [PD_+15%] → REG R_1_2 (8ms) [PD_+15%] → REG R_1_1 (22ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (16ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (8ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (6ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_2 (8ms) [PD_+16%] → REG R_1_1 (8ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+24%] → BLINK → FIX R_1_1 (start) [PD_+16%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_2 (8ms) [PD_+14%] → REG R_1_1 (8ms) [PD_+15%] → REG R_1_2 (8ms) [PD_-38%] → REG R_1_1 (8ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-69%] → REG R_0_1 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_+23%] → REG R_0_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-50%] → REG R_2_1 (8ms) [PD_-75%] → REG R_1_1 (8ms) [PD_+23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+21%] → REG R_1_1 (8ms) [PD_-1%] → REG R_1_2 (9ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (9ms) [PD_+7%] → REG R_1_2 (4ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (8ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (8ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (8ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (8ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (8ms) [PD_+8%] → REG R_1_2 (8ms) [PD_+13%] → REG R_1_1 (8ms) [PD_+3%] → REG R_1_2 (8ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (8ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (8ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (8ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (8ms) [PD_+9%] → REG R_1_1 (8ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (8ms) [PD_+15%] → REG R_1_1 (7ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (8ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (8ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (8ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (8ms) [PD_+14%] → REG R_1_2 (8ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (8ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+23%] → BLINK → FIX R_1_2 (start) [PD_+15%] → REG R_1_1 (8ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (8ms) [PD_+13%] → REG R_1_1 (8ms) [PD_+30%] → REG R_1_2 (8ms) [PD_+27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-37%] → REG R_0_0 (0ms) [PD_+25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-79%] → REG R_0_1 (0ms) [PD_+21%] → REG R_2_1 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+11%] → REG R_0_1 (0ms) [PD_+19%] → REG R_1_2 (8ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+13%] → REG R_0_1 (8ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_+21%] → REG R_1_2 (12ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (8ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+21%] → REG R_1_2 (11ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+19%] → REG R_0_1 (5ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (8ms) [PD_-44%] → REG R_1_1 (8ms) [PD_-44%] → REG R_1_2 (8ms) [PD_+15%] → REG R_1_1 (8ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (8ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (8ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (9ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (8ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (8ms) [PD_+20%] → REG R_1_1 (8ms) [PD_+18%] → REG R_1_2 (8ms) [PD_+20%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_2 (8ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (9ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (6ms) [PD_+22%] → REG R_1_1 (5ms) [PD_+17%] → REG R_1_2 (5ms) [PD_+22%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_2 (8ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_2 (8ms) [PD_+20%] → REG R_1_1 (9ms) [PD_+17%] → REG R_1_2 (7ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (32ms) [PD_+23%] → REG R_1_1 (4ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (8ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (8ms) [PD_+17%] → BLINK → FIX R_1_2 (start) [PD_+23%] → REG R_1_1 (8ms) [PD_+17%] → REG R_1_2 (8ms) [PD_+21%] → REG R_1_1 (8ms) [PD_+15%] → REG R_1_2 (8ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+29%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+31%] → REG R_1_2 (4ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_2 (8ms) [PD_-3%] → REG R_1_1 (8ms) [PD_-60%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (8ms) [PD_+23%] → REG R_1_1 (8ms) [PD_+17%] → REG R_1_2 (8ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (7ms) [PD_+26%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (8ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (8ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_2 (8ms) [PD_+21%] → REG R_1_1 (8ms) [PD_+16%] → REG R_1_2 (8ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_+21%] → REG R_1_2 (8ms) [PD_+21%] → REG R_0_1 (8ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+21%] → REG R_0_1 (64ms) [PD_+16%] → REG R_0_2 (16ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+21%] → REG R_0_2 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_+22%] → REG R_1_2 (6ms) [PD_+18%] → REG R_0_1 (8ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+16%] → REG R_1_1 (8ms) [PD_+15%] → REG R_0_1 (8ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (8ms) [PD_+13%] → REG R_0_1 (8ms) [PD_+14%] → REG R_1_1 (8ms) [PD_+12%] → REG R_0_1 (8ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_1 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_1 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_1 (40ms) [PD_+20%] → REG R_1_1 (7ms) [PD_+10%] → REG R_0_1 (8ms) [PD_+11%] → REG R_1_1 (8ms) [PD_+2%] → REG R_0_1 (0ms) [PD_+25%] → REG R_1_1 (882ms) [PD_+12%] → REG R_0_1 (6ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (39ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (4ms) [PD_+17%] → REG R_0_1 (8ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_1 (56ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+18%] → REG R_1_1 (8ms) [PD_+18%] → REG R_0_1 (8ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (8ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_1 (7ms) [PD_+12%] → REG R_1_1 (8ms) [PD_+13%] → REG R_0_1 (8ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+18%] → REG R_1_1 (8ms) [PD_+18%] → REG R_0_1 (8ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_1 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+19%] → REG R_1_1 (8ms) [PD_+17%] → REG R_0_1 (8ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+17%] → REG R_1_1 (8ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_1 (8ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (8ms) [PD_+15%] → REG R_0_1 (8ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+20%] → REG R_1_1 (9ms) [PD_+15%] → REG R_0_1 (7ms) [PD_+22%] → REG R_1_1 (8ms) [PD_+18%] → REG R_0_1 (8ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (8ms) [PD_+13%] → REG R_0_1 (8ms) [PD_+4%] → REG R_1_1 (8ms) [PD_+13%] → REG R_0_1 (8ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_+21%] → REG R_1_1 (8ms) [PD_+13%] → REG R_0_1 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_1 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_1 (0ms) [PD_+26%] → REG R_1_1 (1228ms) [PD_+16%] → BLINK → FIX R_1_1 (start) [PD_-0%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+28%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+25%] → REG R_1_1 (8ms) [PD_+35%] → REG R_1_2 (8ms) [PD_+35%] → REG R_1_1 (24ms) [PD_+20%] → REG R_1_0 (0ms) [PD_+48%] → REG R_1_1 (8ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+49%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (5ms) [PD_+33%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+48%] → REG R_1_1 (1012ms) [PD_+3%] +MS → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_+30%] → REG R_0_0 (0ms) [PD_+30%] → REG R_1_0 (0ms) [PD_+30%] → REG R_0_0 (0ms) [PD_+30%] → REG R_1_1 (0ms) [PD_+30%] → REG R_0_1 (0ms) [PD_+30%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_0 (7ms) [PD_-36%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_1 (0ms) [PD_+27%] → REG R_1_0 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-47%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+26%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (12ms) [PD_+4%] → JMP R_-1_1 → FIX R_-1_1 (0ms) [PD_+25%] → REG R_1_1 (5ms) [PD_+6%] → REG R_0_1 (10ms) [PD_-37%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+34%] → REG R_1_1 (6ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+34%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (8ms) [PD_-32%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (6ms) [PD_+8%] → REG R_0_1 (9ms) [PD_-33%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+34%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-46%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (8ms) [PD_+33%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+32%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (9ms) [PD_-33%] → REG R_1_1 (8ms) [PD_+9%] → REG R_0_1 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+31%] → REG R_1_1 (8ms) [PD_+9%] → REG R_0_1 (8ms) [PD_-36%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (8ms) [PD_-33%] → REG R_1_1 (292ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (2126ms) [PD_+7%] → BLINK → FIX R_1_1 (start) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-44%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-42%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (132ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_+7%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_1 (9ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-45%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_2_1 (8ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-63%] → REG R_1_0 (0ms) [PD_+9%] → REG R_2_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_1 (15ms) [PD_-54%] → REG R_1_1 (220ms) [PD_+6%] → BLINK → FIX R_1_1 (start) [PD_+4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-47%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (276ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_1_0 (0ms) [PD_-43%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-45%] → REG R_1_0 (8ms) [PD_+9%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-45%] → REG R_0_1 (8ms) [PD_-59%] → REG R_1_1 (2032ms) [PD_+8%] → BLINK → FIX R_1_1 (start) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (16ms) [PD_-23%] → REG R_1_1 (324ms) [PD_+14%] → REG R_1_2 (1087ms) [PD_+3%] → REG R_1_1 (5ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (90ms) [PD_+9%] → REG R_1_2 (8ms) [PD_+4%] → BLINK → FIX R_1_2 (start) [PD_-3%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-46%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-46%] → REG R_1_2 (8ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (1082ms) [PD_-2%] → REG R_1_1 (2637ms) [PD_-0%] +MS → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_1_2 (7ms) [PD_-49%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-56%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-69%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-43%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-74%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_+5%] → REG R_0_1 (8ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_+11%] → REG R_1_1 (608ms) [PD_+12%] → BLINK → FIX R_1_1 (start) [PD_+8%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-44%] → REG R_2_1 (8ms) [PD_-74%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-44%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_1 (428ms) [PD_+12%] → BLINK → FIX R_1_1 (start) [PD_-2%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_0 (8ms) [PD_-36%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (740ms) [PD_+11%] → BLINK → FIX R_1_1 (start) [PD_+9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (3ms) [PD_-40%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (874ms) [PD_+9%] → BLINK → FIX R_1_1 (start) [PD_+7%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-46%] → REG R_2_0 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+13%] → REG R_0_1 (16ms) [PD_-92%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (8ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (648ms) [PD_+14%] → BLINK → FIX R_1_1 (start) [PD_+11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_0 (8ms) [PD_+17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_-45%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (8ms) [PD_-63%] → REG R_1_1 (8ms) [PD_-40%] → REG R_1_0 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (8ms) [PD_-6%] → REG R_1_1 (480ms) [PD_+15%] → BLINK → FIX R_1_1 (start) [PD_+7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-41%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-41%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (448ms) [PD_+14%] → BLINK → FIX R_1_1 (start) [PD_+9%] → REG R_1_2 (0ms) [PD_+27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (24ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_2_1 (0ms) [PD_-47%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_+18%] → REG R_1_1 (8ms) [PD_-42%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (438ms) [PD_+17%] → BLINK → FIX R_1_1 (start) [PD_+20%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-63%] → REG R_0_1 (8ms) [PD_-48%] → REG R_1_2 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_+48%] → REG R_1_1 (480ms) [PD_+15%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_2_1 (8ms) [PD_-53%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_2 (8ms) [PD_-21%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (8ms) [PD_-30%] → REG R_1_2 (8ms) [PD_-38%] → REG R_1_1 (940ms) [PD_+14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-46%] → REG R_1_2 (672ms) [PD_+4%] → REG R_1_1 (1791ms) [PD_+6%] → BLINK → FIX R_1_1 (start) [PD_+14%] → REG R_1_2 (12ms) [PD_-100%] → REG R_0_1 (16ms) [PD_-100%] → REG R_2_1 (6ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-48%] → REG R_1_1 (8ms) [PD_-45%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (489ms) [PD_+13%] → REG R_1_2 (12ms) [PD_+13%] → REG R_1_1 (39ms) [PD_+16%] → REG R_1_2 (5ms) [PD_+10%] → REG R_1_1 (24ms) [PD_+13%] → REG R_1_2 (8ms) [PD_+14%] → REG R_1_1 (12ms) [PD_+17%] → REG R_1_2 (4ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (104ms) [PD_+14%] → REG R_1_1 (241ms) [PD_+10%] → BLINK → FIX R_1_1 (start) [PD_+7%] → REG R_1_2 (19ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-42%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (9ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (8ms) [PD_-49%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (48ms) [PD_-1%] → REG R_1_1 (85ms) [PD_+5%] → REG R_1_2 (152ms) [PD_+5%] → REG R_1_1 (1153ms) [PD_+10%] → REG R_1_2 (1303ms) [PD_-3%] → REG R_1_1 (48ms) [PD_-7%] → REG R_1_2 (56ms) [PD_-1%] → REG R_1_1 (66ms) [PD_-5%] → REG R_1_2 (510ms) [PD_-2%] → REG R_1_1 (164ms) [PD_+1%] → REG R_1_2 (8ms) [PD_+0%] → REG R_1_1 (16ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (8ms) [PD_+6%] → REG R_1_2 (8ms) [PD_+3%] → REG R_1_1 (12ms) [PD_+3%] → REG R_1_2 (8ms) [PD_+1%] → REG R_1_1 (20ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (8ms) [PD_+12%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (260ms) [PD_+4%] → REG R_1_2 (9ms) [PD_+3%] → REG R_1_1 (11ms) [PD_+11%] → REG R_1_2 (22ms) [PD_+1%] → REG R_1_1 (12ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (16ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (8ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (12ms) [PD_+8%] → REG R_1_2 (16ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (4ms) [PD_-1%] → REG R_1_2 (16ms) [PD_+11%] → REG R_1_1 (8ms) [PD_+12%] → REG R_1_2 (89ms) [PD_+4%] → REG R_1_1 (9ms) [PD_+6%] → REG R_1_2 (104ms) [PD_+12%] → REG R_1_1 (18ms) [PD_+14%] → REG R_1_2 (13ms) [PD_+22%] → REG R_1_1 (28ms) [PD_+12%] → BLINK → FIX R_1_1 (start) [PD_+9%] → REG R_1_2 (24ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+20%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-39%] → REG R_1_2 (29ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (102ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+5%] → BLINK → FIX R_1_2 (start) [PD_+14%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (532ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (624ms) [PD_+5%] → End
P18_M01,Start → FIX R_1_1 (start) [PD_-27%] +MS → BLINK → FIX R_1_1 (start) [PD_-29%] → SAC R_1_0 → FIX R_1_0 (8ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-61%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-69%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_0 (12ms) [PD_-100%] → REG R_1_1 (8082ms) [PD_-26%] +MS → End
P18_M02,Start → FIX R_1_1 (start) [PD_-21%] +MS → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-18%] → REG R_1_1 (7ms) [PD_-20%] → REG R_1_0 (4ms) [PD_-59%] → REG R_1_1 (5025ms) [PD_-18%] → End
P18_M03,Start → FIX R_1_1 (start) [PD_-6%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-4%] → REG R_1_1 (8ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (215ms) [PD_-7%] → REG R_1_2 (15ms) [PD_-3%] → REG R_1_1 (44ms) [PD_-10%] → REG R_1_2 (1776ms) [PD_-8%] → BLINK → FIX R_1_2 (start) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (18ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (2368ms) [PD_-15%] → REG R_1_1 (1584ms) [PD_-10%] → REG R_1_2 (472ms) [PD_-12%] → REG R_1_1 (100ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (2687ms) [PD_-6%] → REG R_1_1 (2394ms) [PD_-6%] +MS → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-6%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (4ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_1 (2749ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-6%] → REG R_0_0 (7ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (39ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_2 (8ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → REG R_1_2 (8ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_2 (284ms) [PD_-6%] → REG R_2_2 (44ms) [PD_-6%] → REG R_1_2 (169ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-6%] → REG R_2_0 (9ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (9ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (5ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → REG R_0_0 (9ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_2 (21ms) [PD_-6%] → REG R_1_1 (3347ms) [PD_-6%] +MS → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_1 (23828ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_1 (8ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_1 (8ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_1 (904ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (10ms) [PD_-6%] → REG R_0_0 (4ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (7ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → SAC R_3_0 → FIX R_3_0 (8ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → SAC R_3_-1 → FIX R_3_-1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_3_-1 (0ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → REG R_3_-1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_3_-1 (8ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → REG R_3_-1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_3_-1 (8ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_3_-1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_3_-1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_3_-1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_3_-1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_3_-1 (0ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → REG R_3_-1 (0ms) [PD_-6%] → SAC R_4_-1 → FIX R_4_-1 (0ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → REG R_3_-1 (0ms) [PD_-6%] → SAC R_3_-2 → FIX R_3_-2 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_3_-1 (0ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → REG R_3_-1 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-6%] → REG R_2_0 (9ms) [PD_-6%] → REG R_3_0 (9ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-6%] → REG R_1_1 (7ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_3_0 (9ms) [PD_-6%] → REG R_1_1 (10278ms) [PD_-6%] +MS → REG R_2_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → SAC R_1_0 → FIX R_1_0 (24ms) [PD_-6%] → REG R_1_1 (820ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-6%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_0_-2 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → JMP R_-1_-4 → FIX R_-1_-4 (0ms) [PD_-6%] → SAC R_-2_-5 → FIX R_-2_-5 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_-2_-5 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_0_-2 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → SAC R_0_-1 → FIX R_0_-1 (0ms) [PD_-6%] → REG R_0_0 (24ms) [PD_-6%] → JMP R_2_4 → FIX R_2_4 (0ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (6595ms) [PD_-6%] → SAC R_2_1 → FIX R_2_1 (338ms) [PD_-6%] → REG R_1_1 (266ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (5ms) [PD_-6%] → REG R_0_0 (6ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-6%] → REG R_2_0 (8ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (8ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_1 (5020ms) [PD_-6%] → BLINK → BLINK → BLINK → BLINK → BLINK → BLINK → BLINK → BLINK → BLINK → End
P18_M04,Start → FIX R_1_2 (start) [PD_-25%] → SAC R_1_1 → FIX R_1_1 (17ms) [PD_-26%] → REG R_1_2 (174ms) [PD_-22%] → BLINK → FIX R_1_2 (start) [PD_-35%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (8ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-76%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-100%] → SAC R_0_1 → FIX R_0_1 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-59%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_2 (3088ms) [PD_-19%] → REG R_1_1 (1692ms) [PD_-8%] → REG R_1_2 (727ms) [PD_-11%] → BLINK → FIX R_1_2 (start) [PD_-15%] → REG R_0_1 (0ms) [PD_-100%] → JMP R_2_1 → FIX R_2_1 (4ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-13%] → REG R_1_1 (17ms) [PD_-31%] → REG R_1_2 (25ms) [PD_-10%] → REG R_1_1 (35ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_1_2 (4ms) [PD_-7%] → REG R_1_1 (16ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_1 (8ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (186ms) [PD_-6%] → BLINK → FIX R_1_2 (start) [PD_-9%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-71%] → REG R_0_1 (0ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (10ms) [PD_-52%] → REG R_1_0 (8ms) [PD_-52%] → REG R_0_1 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-9%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-69%] → REG R_1_1 (11ms) [PD_-39%] → REG R_2_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-23%] → REG R_1_1 (2ms) [PD_-17%] → REG R_1_2 (44ms) [PD_-12%] → REG R_1_1 (64ms) [PD_-11%] → REG R_1_2 (60ms) [PD_-11%] → REG R_1_1 (340ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (5ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (959ms) [PD_-17%] → REG R_1_1 (158ms) [PD_-20%] → REG R_1_2 (198ms) [PD_-18%] → REG R_1_1 (464ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (318ms) [PD_-13%] → REG R_1_2 (1342ms) [PD_-14%] → REG R_1_1 (353ms) [PD_-15%] → REG R_1_2 (1098ms) [PD_-15%] → REG R_1_1 (456ms) [PD_-12%] → REG R_1_2 (290ms) [PD_-12%] → REG R_1_1 (364ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_0 (7ms) [PD_-53%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-50%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_0 (8ms) [PD_-39%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (32ms) [PD_-29%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-11%] → REG R_1_0 (32ms) [PD_-50%] → REG R_1_-1 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_-1 (0ms) [PD_-15%] → REG R_1_0 (20ms) [PD_-32%] → BLINK → FIX R_1_0 (start) [PD_-38%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-58%] → REG R_0_1 (8ms) [PD_-52%] → REG R_1_0 (8ms) [PD_-5%] → REG R_0_1 (8ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-71%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-1%] → REG R_0_0 (8ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (24ms) [PD_-93%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (3ms) [PD_-65%] → REG R_0_0 (0ms) [PD_+1%] → REG R_0_1 (8ms) [PD_-50%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-33%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-16%] → REG R_1_1 (276ms) [PD_-5%] → REG R_1_2 (7317ms) [PD_-17%] +MS → REG R_1_1 (188ms) [PD_-15%] → REG R_1_2 (13ms) [PD_-15%] → REG R_1_1 (20ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (10ms) [PD_-15%] → REG R_1_2 (67ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (12ms) [PD_-15%] → REG R_1_1 (4ms) [PD_-15%] → REG R_1_2 (4ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_1 (60ms) [PD_-15%] → REG R_1_2 (21ms) [PD_-15%] → REG R_1_1 (11ms) [PD_-15%] → REG R_1_2 (5ms) [PD_-15%] → REG R_1_1 (13ms) [PD_-15%] → REG R_1_2 (34ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (20ms) [PD_-15%] → REG R_1_1 (16ms) [PD_-15%] → REG R_1_2 (1062ms) [PD_-15%] → REG R_1_1 (571ms) [PD_-15%] +MS → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (8ms) [PD_-15%] → REG R_2_1 (8ms) [PD_-15%] → REG R_0_1 (8ms) [PD_-15%] → REG R_2_1 (9ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (8ms) [PD_-15%] → REG R_2_1 (8ms) [PD_-15%] → REG R_0_1 (8ms) [PD_-15%] → REG R_2_1 (8ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (8ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (16ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (4316ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (8ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (8ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_1 (8ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (879ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → SAC R_3_2 → FIX R_3_2 (0ms) [PD_-15%] → REG R_2_1 (8ms) [PD_-15%] → JMP R_3_5 → FIX R_3_5 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (7ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_3_5 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (8ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (8ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (408ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_1 (4ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (8ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_0_1 (8ms) [PD_-15%] → REG R_2_1 (8ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_1 (8ms) [PD_-15%] → REG R_1_0 (8ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (8ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (8ms) [PD_-15%] → REG R_1_1 (2283ms) [PD_-15%] +MS → REG R_2_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-15%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-15%] → REG R_0_0 (8ms) [PD_-15%] → REG R_2_0 (8ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (8ms) [PD_-15%] → REG R_2_0 (8ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (5ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (8ms) [PD_-15%] → REG R_1_1 (8060ms) [PD_-15%] → REG R_2_0 (6ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (7ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_1 (6263ms) [PD_-15%] → BLINK → BLINK → BLINK → BLINK → BLINK → BLINK → End
P19_M01,Start → FIX R_1_2 (start) [PD_-27%] → SAC R_1_1 → FIX R_1_1 (880ms) [PD_-23%] → REG R_1_2 (446ms) [PD_-23%] → REG R_1_1 (696ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (312ms) [PD_-23%] → REG R_1_2 (4ms) [PD_-22%] → REG R_1_1 (57ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (2287ms) [PD_-21%] → REG R_1_2 (17ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (628ms) [PD_-22%] → REG R_1_1 (909ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (170ms) [PD_-20%] → REG R_1_1 (134ms) [PD_-20%] → REG R_1_2 (1180ms) [PD_-24%] → REG R_1_1 (2735ms) [PD_-19%] → REG R_1_2 (2047ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_2 (11ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-23%] → REG R_1_2 (12ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (75ms) [PD_-23%] → REG R_1_1 (3315ms) [PD_-20%] → REG R_1_2 (440ms) [PD_-20%] → REG R_1_1 (176ms) [PD_-22%] → REG R_1_2 (3713ms) [PD_-22%] +MS → REG R_1_1 (609ms) [PD_-21%] → REG R_1_2 (3726ms) [PD_-22%] → REG R_1_1 (1140ms) [PD_-22%] → REG R_1_2 (490ms) [PD_-24%] → REG R_1_1 (739ms) [PD_-21%] → REG R_1_2 (457ms) [PD_-20%] → REG R_1_1 (260ms) [PD_-18%] → REG R_1_2 (48ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (604ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (12ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-15%] → REG R_1_2 (477ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (6ms) [PD_-16%] → REG R_1_1 (7ms) [PD_-15%] → REG R_1_2 (15ms) [PD_-17%] → REG R_1_1 (4ms) [PD_-16%] → REG R_1_2 (24ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (60ms) [PD_-17%] → REG R_1_1 (4ms) [PD_-17%] → REG R_1_2 (472ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (4ms) [PD_-11%] → REG R_1_1 (828ms) [PD_-18%] → REG R_1_2 (296ms) [PD_-21%] → End
P19_M02,Start → FIX R_1_2 (start) [PD_-28%] → SAC R_1_1 → FIX R_1_1 (4668ms) [PD_-18%] → REG R_1_2 (3700ms) [PD_-19%] → REG R_1_1 (212ms) [PD_-17%] → REG R_1_2 (15ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (41ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (551ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (4ms) [PD_-16%] → REG R_1_1 (2026ms) [PD_-20%] → REG R_1_2 (3865ms) [PD_-17%] +MS → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (170ms) [PD_-14%] → REG R_1_2 (16ms) [PD_-13%] → REG R_1_1 (4ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (22ms) [PD_-13%] → REG R_1_2 (4ms) [PD_-12%] → REG R_1_1 (23ms) [PD_-13%] → REG R_1_2 (6ms) [PD_-16%] → REG R_1_1 (10ms) [PD_-11%] → REG R_1_2 (13ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (4ms) [PD_-13%] → REG R_1_1 (16ms) [PD_-13%] → REG R_1_2 (23ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (11ms) [PD_-11%] → REG R_1_1 (145ms) [PD_-13%] → REG R_1_2 (17ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (3ms) [PD_-16%] → REG R_1_1 (5ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (320ms) [PD_-14%] → REG R_1_1 (893ms) [PD_-13%] +MS → REG R_1_2 (1019ms) [PD_-16%] → REG R_1_1 (4362ms) [PD_-14%] → REG R_1_2 (1653ms) [PD_-14%] +MS → REG R_1_1 (440ms) [PD_-17%] → REG R_1_2 (2933ms) [PD_-19%] → REG R_1_1 (284ms) [PD_-18%] → REG R_1_2 (270ms) [PD_-19%] → REG R_1_1 (1386ms) [PD_-21%] → REG R_1_2 (417ms) [PD_-19%] → End
P19_M03,Start → FIX R_1_2 (start) [PD_-15%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-9%] → REG R_0_2 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-8%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-6%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-3%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-2%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-3%] → REG R_0_2 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-6%] → SAC R_0_3 → FIX R_0_3 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-29%] → REG R_1_2 (8ms) [PD_-8%] → REG R_0_3 (11ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-11%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-11%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-6%] → SAC R_1_3 → FIX R_1_3 (0ms) [PD_-100%] → REG R_1_2 (208ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-21%] → REG R_1_2 (208ms) [PD_-15%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-16%] → REG R_2_2 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_2 (705ms) [PD_-12%] → REG R_2_2 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (5ms) [PD_-10%] → REG R_1_2 (8ms) [PD_-20%] → REG R_2_2 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-20%] → REG R_2_2 (8ms) [PD_-4%] → REG R_1_2 (8ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-16%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-20%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-20%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-20%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-20%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_2 (272ms) [PD_-11%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (68ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (12ms) [PD_-9%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_1 (12ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (7ms) [PD_-12%] → REG R_1_1 (6ms) [PD_+1%] → REG R_0_2 (8ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (7ms) [PD_-10%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-11%] → REG R_0_2 (8ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-0%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (10ms) [PD_+2%] → REG R_0_2 (6ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_+12%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_+6%] → REG R_1_2 (8ms) [PD_+6%] → REG R_0_2 (8ms) [PD_-25%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_+4%] → REG R_0_2 (8ms) [PD_-65%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (9ms) [PD_-40%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (15ms) [PD_-29%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-28%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (16ms) [PD_-29%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (10ms) [PD_-17%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (17ms) [PD_-43%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (16ms) [PD_-43%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (16ms) [PD_-29%] → REG R_1_2 (0ms) [PD_+7%] → REG R_0_2 (16ms) [PD_-43%] → REG R_1_2 (0ms) [PD_+7%] → REG R_0_2 (23ms) [PD_-34%] → REG R_1_2 (0ms) [PD_+7%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_1 (7ms) [PD_+8%] → REG R_0_2 (4ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_2 (0ms) [PD_+13%] → REG R_1_1 (8ms) [PD_+13%] → REG R_0_2 (8ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_+2%] → REG R_0_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_2 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+20%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+20%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+20%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+20%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (8ms) [PD_-10%] → REG R_1_1 (10ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-3%] → REG R_2_2 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-7%] → REG R_2_2 (0ms) [PD_+8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_-5%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_-6%] → REG R_2_2 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_-5%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_-5%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-5%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_-7%] → REG R_2_2 (11ms) [PD_+25%] → REG R_2_1 (0ms) [PD_-9%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+110%] → REG R_2_2 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_+112%] → REG R_2_2 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_+112%] → REG R_2_2 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_+112%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_1 (16ms) [PD_+6%] → REG R_2_2 (5ms) [PD_-54%] → REG R_2_1 (0ms) [PD_+115%] → REG R_2_2 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_+6%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+6%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+6%] → REG R_2_2 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_+7%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+112%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+6%] → REG R_2_2 (64ms) [PD_+20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+6%] → REG R_2_1 (60ms) [PD_-11%] → REG R_2_2 (0ms) [PD_-8%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_-54%] → REG R_1_2 (0ms) [PD_-4%] → REG R_2_2 (0ms) [PD_+95%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+92%] → REG R_1_3 (0ms) [PD_+6%] → REG R_2_2 (0ms) [PD_+95%] → REG R_1_3 (0ms) [PD_+1%] → REG R_2_2 (0ms) [PD_+86%] → REG R_1_3 (0ms) [PD_-8%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-9%] → REG R_2_2 (0ms) [PD_+92%] → REG R_1_3 (0ms) [PD_-11%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-2%] → REG R_2_2 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_+0%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-10%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_+1%] → REG R_2_2 (0ms) [PD_+98%] → REG R_1_3 (0ms) [PD_-0%] → REG R_2_2 (0ms) [PD_+97%] → REG R_1_3 (0ms) [PD_-4%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_+1%] → REG R_2_2 (0ms) [PD_+98%] → REG R_1_3 (0ms) [PD_+2%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-3%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-2%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-1%] → REG R_2_2 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-2%] → REG R_2_2 (0ms) [PD_+99%] → REG R_1_3 (0ms) [PD_-3%] → REG R_2_2 (0ms) [PD_+94%] → REG R_1_3 (0ms) [PD_-3%] → REG R_2_2 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+71%] → REG R_1_3 (15ms) [PD_+15%] → BLINK → FIX R_1_3 (start) [PD_+7%] → REG R_1_2 (0ms) [PD_+73%] → REG R_1_3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+67%] → REG R_1_3 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+66%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+46%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (2002ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (8ms) [PD_+7%] → REG R_1_2 (17ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (12ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (4ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (67ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (59ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (442ms) [PD_-3%] → REG R_1_1 (1205ms) [PD_-1%] +MS → REG R_1_2 (12ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (8ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (7ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (122ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (22ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (1256ms) [PD_-3%] → REG R_1_1 (2324ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (224ms) [PD_+1%] → REG R_1_3 (3ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_3 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+49%] → REG R_1_3 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_3 (72ms) [PD_+1%] → REG R_1_2 (8ms) [PD_+1%] → REG R_1_3 (8ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_3 (10ms) [PD_-1%] → REG R_1_2 (9ms) [PD_+2%] → REG R_1_3 (16ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_3 (33ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_3 (13ms) [PD_-26%] → REG R_2_2 (3ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-7%] → REG R_2_2 (0ms) [PD_-7%] → SAC R_2_3 → FIX R_2_3 (0ms) [PD_-2%] → REG R_2_2 (0ms) [PD_-2%] → REG R_2_3 (0ms) [PD_-2%] → REG R_2_2 (0ms) [PD_-2%] → REG R_2_3 (0ms) [PD_-4%] → REG R_2_2 (0ms) [PD_-1%] → REG R_2_3 (0ms) [PD_-3%] → REG R_2_2 (0ms) [PD_-2%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-0%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_2_3 (7ms) [PD_-3%] → REG R_2_2 (174ms) [PD_-1%] → REG R_2_3 (0ms) [PD_-4%] → REG R_2_2 (0ms) [PD_+4%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+3%] → REG R_2_3 (0ms) [PD_-4%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+3%] → REG R_2_3 (0ms) [PD_-4%] → REG R_2_2 (0ms) [PD_+4%] → REG R_2_3 (0ms) [PD_-4%] → REG R_2_2 (0ms) [PD_+3%] → REG R_2_3 (0ms) [PD_-3%] → REG R_2_2 (0ms) [PD_+4%] → REG R_2_3 (0ms) [PD_-5%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_3 (0ms) [PD_-1%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_3 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_+4%] → REG R_2_3 (0ms) [PD_-4%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_3 (0ms) [PD_-4%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_3 (0ms) [PD_-3%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_3 (0ms) [PD_+4%] → REG R_2_2 (0ms) [PD_+4%] → REG R_2_3 (0ms) [PD_-2%] → REG R_2_2 (0ms) [PD_+4%] → REG R_2_3 (0ms) [PD_+7%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_3 (0ms) [PD_+5%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_3 (10ms) [PD_-1%] → REG R_2_2 (16ms) [PD_+6%] → REG R_2_3 (0ms) [PD_-4%] → REG R_2_2 (23ms) [PD_+4%] → REG R_2_3 (0ms) [PD_-3%] → REG R_2_2 (22ms) [PD_+5%] → REG R_2_3 (0ms) [PD_+6%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_3 (9ms) [PD_+6%] → REG R_2_2 (32ms) [PD_+5%] → REG R_2_3 (0ms) [PD_+3%] → REG R_2_2 (11ms) [PD_+5%] → BLINK → FIX R_2_2 (start) [PD_+5%] → REG R_2_3 (0ms) [PD_-1%] → REG R_2_2 (0ms) [PD_+4%] → REG R_2_3 (0ms) [PD_+4%] → REG R_2_2 (0ms) [PD_+4%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+3%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+3%] → REG R_1_3 (567ms) [PD_-10%] → BLINK → FIX R_1_3 (start) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-68%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-54%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-44%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_3 (8ms) [PD_-1%] → REG R_1_1 (402ms) [PD_+3%] → BLINK → FIX R_1_1 (start) [PD_-2%] → REG R_2_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (8ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_+7%] → REG R_1_1 (8ms) [PD_+4%] → REG R_2_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_1 (18ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_1 (18ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (24ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+9%] → REG R_1_1 (47ms) [PD_+8%] → REG R_2_1 (0ms) [PD_+22%] → REG R_1_1 (58ms) [PD_+10%] → REG R_2_1 (0ms) [PD_+13%] → REG R_1_1 (12ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+21%] → REG R_1_1 (58ms) [PD_+12%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (8ms) [PD_+14%] → REG R_1_1 (10ms) [PD_+10%] → REG R_2_1 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+6%] → REG R_2_1 (524ms) [PD_+2%] → REG R_1_1 (8ms) [PD_-16%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_3_0 (8ms) [PD_-17%] → REG R_1_1 (710ms) [PD_+7%] → REG R_1_2 (3514ms) [PD_+2%] +MS → REG R_1_1 (757ms) [PD_+2%] → REG R_1_2 (223ms) [PD_-1%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (80ms) [PD_-4%] → BLINK → FIX R_1_2 (start) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (190ms) [PD_-1%] → REG R_1_1 (2745ms) [PD_+1%] → REG R_1_2 (500ms) [PD_-1%] → REG R_1_1 (16ms) [PD_-4%] → REG R_1_2 (12ms) [PD_-8%] → REG R_1_1 (4ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (4ms) [PD_-7%] → REG R_1_1 (4ms) [PD_-6%] → REG R_1_2 (104ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (1152ms) [PD_-6%] → REG R_1_1 (894ms) [PD_-6%] +MS → REG R_1_2 (1260ms) [PD_-7%] → REG R_1_1 (511ms) [PD_-5%] → REG R_1_2 (71ms) [PD_-6%] → REG R_0_2 (108ms) [PD_-7%] → REG R_1_2 (332ms) [PD_-6%] → BLINK → FIX R_1_2 (start) [PD_-7%] → REG R_0_1 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-45%] → REG R_0_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_2 (190ms) [PD_-5%] → REG R_1_1 (1206ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-3%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (8ms) [PD_-72%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (8ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-50%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-45%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-41%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (6ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-49%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-66%] → REG R_1_0 (8ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (17ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-53%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-51%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (4ms) [PD_-2%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+0%] → REG R_2_0 (8ms) [PD_-9%] → REG R_2_1 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_+0%] → REG R_2_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_+0%] → REG R_2_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_+0%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_+3%] → REG R_2_0 (9ms) [PD_-11%] → REG R_2_1 (0ms) [PD_+0%] → REG R_2_0 (8ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_+2%] → REG R_2_0 (8ms) [PD_-6%] → REG R_2_1 (8ms) [PD_+2%] → REG R_2_0 (8ms) [PD_-1%] → REG R_2_1 (8ms) [PD_+3%] → REG R_2_0 (8ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_+3%] → REG R_2_1 (11ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-66%] → REG R_2_1 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_+0%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+0%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-36%] → REG R_2_1 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-8%] → REG R_2_1 (8ms) [PD_+2%] → REG R_2_0 (5ms) [PD_-9%] → REG R_2_1 (0ms) [PD_+0%] → REG R_2_0 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-35%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-37%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_+0%] → REG R_2_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_+0%] → REG R_2_0 (0ms) [PD_-36%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-35%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-36%] → REG R_2_1 (0ms) [PD_+0%] → REG R_2_0 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-38%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-36%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_+0%] → REG R_2_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-37%] → REG R_2_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-39%] → REG R_2_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-39%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-36%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-35%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-36%] → REG R_2_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-2%] → REG R_2_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_0 (8ms) [PD_-7%] → REG R_2_1 (8ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-35%] → REG R_2_1 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-36%] → REG R_2_1 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_1 (152ms) [PD_-2%] → REG R_2_1 (196ms) [PD_-8%] → REG R_2_2 (264ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-2%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+4%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_3 (0ms) [PD_-7%] → REG R_2_2 (8ms) [PD_-0%] → REG R_2_3 (0ms) [PD_-6%] → REG R_2_2 (8ms) [PD_-2%] → REG R_2_3 (0ms) [PD_-6%] → REG R_2_2 (8ms) [PD_+1%] → REG R_2_3 (4ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-1%] → REG R_1_3 (0ms) [PD_-2%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_3 (438ms) [PD_-11%] → BLINK → FIX R_1_3 (start) [PD_-14%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_3 (4ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-33%] → REG R_1_3 (0ms) [PD_-68%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-57%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_1_2 (135ms) [PD_-2%] → REG R_1_1 (1136ms) [PD_+2%] → REG R_1_2 (264ms) [PD_+3%] → REG R_1_1 (1053ms) [PD_-0%] → REG R_1_2 (1651ms) [PD_+2%] +MS → REG R_0_2 (4ms) [PD_+1%] → REG R_1_2 (4ms) [PD_+0%] → REG R_0_2 (180ms) [PD_+0%] → REG R_1_2 (4210ms) [PD_+1%] → REG R_2_2 (35ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_-0%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_-0%] → REG R_2_2 (0ms) [PD_+7%] → REG R_2_1 (8ms) [PD_-65%] → REG R_2_2 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_1 (8ms) [PD_-32%] → REG R_2_2 (0ms) [PD_+5%] → REG R_2_1 (16ms) [PD_-49%] → REG R_2_2 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+3%] → REG R_2_2 (8ms) [PD_+5%] → REG R_2_1 (24ms) [PD_+2%] → REG R_2_2 (0ms) [PD_+7%] → REG R_2_1 (164ms) [PD_-1%] → REG R_1_1 (940ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (411ms) [PD_-0%] → REG R_0_2 (8ms) [PD_-5%] → REG R_1_2 (212ms) [PD_-4%] → REG R_1_3 (2ms) [PD_-2%] → REG R_1_2 (8ms) [PD_+2%] → REG R_1_3 (561ms) [PD_-6%] → REG R_2_3 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_+0%] → REG R_2_3 (0ms) [PD_-1%] → REG R_1_3 (0ms) [PD_+1%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-4%] → REG R_2_3 (628ms) [PD_+0%] → REG R_1_3 (0ms) [PD_-1%] → REG R_2_3 (908ms) [PD_-1%] → BLINK → FIX R_2_3 (start) [PD_-7%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_+8%] → REG R_1_3 (519ms) [PD_-2%] → BLINK → FIX R_1_3 (start) [PD_+5%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_3 (0ms) [PD_+7%] → REG R_1_2 (8ms) [PD_+1%] → REG R_1_3 (0ms) [PD_+6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (1994ms) [PD_+4%] → BLINK → FIX R_1_1 (start) [PD_+2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-54%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_3_0 (4ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-2%] → REG R_2_0 (0ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-43%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+11%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (313ms) [PD_+4%] → REG R_1_2 (1899ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (1366ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-1%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_2 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-8%] → REG R_2_2 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-7%] → REG R_2_2 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-7%] → REG R_2_2 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-7%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-7%] → REG R_1_2 (115ms) [PD_-1%] → End
P19_M04,Start → FIX R_1_2 (start) [PD_-10%] → SAC R_1_1 → FIX R_1_1 (304ms) [PD_-5%] → REG R_1_2 (248ms) [PD_-4%] → REG R_1_1 (1116ms) [PD_-3%] → REG R_1_2 (329ms) [PD_+1%] → BLINK → FIX R_1_2 (start) [PD_+2%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (9ms) [PD_-29%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (10ms) [PD_-100%] → REG R_3_0 (12ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_2 (0ms) [PD_-53%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-36%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-34%] → REG R_1_2 (14ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (24ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (7ms) [PD_+4%] → REG R_1_2 (52ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (90ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (180ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (10ms) [PD_-7%] → REG R_1_1 (8ms) [PD_+5%] → REG R_1_2 (24ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (88ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (96ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (560ms) [PD_-5%] → REG R_1_1 (434ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (10ms) [PD_-5%] → REG R_1_1 (8ms) [PD_+1%] → REG R_1_2 (806ms) [PD_-11%] → REG R_1_1 (2ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (154ms) [PD_-13%] → REG R_1_2 (4ms) [PD_-19%] → REG R_1_1 (6008ms) [PD_-6%] → REG R_1_2 (193ms) [PD_-7%] +MS → REG R_1_1 (160ms) [PD_-6%] → REG R_1_2 (2258ms) [PD_-7%] → REG R_1_1 (7884ms) [PD_-9%] +MS → REG R_1_2 (900ms) [PD_-10%] → REG R_1_1 (796ms) [PD_-10%] → REG R_1_2 (44ms) [PD_-8%] → SAC R_0_2 → FIX R_0_2 (63ms) [PD_-14%] → BLINK → FIX R_0_2 (start) [PD_-10%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (350ms) [PD_-10%] → REG R_1_2 (52ms) [PD_-11%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-9%] → REG R_2_2 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-11%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_2_2 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-11%] → REG R_2_2 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_2 (0ms) [PD_-9%] → REG R_1_2 (8ms) [PD_-10%] → REG R_2_2 (8ms) [PD_-14%] → SAC R_2_3 → FIX R_2_3 (0ms) [PD_-12%] → REG R_2_2 (0ms) [PD_-7%] → REG R_2_3 (0ms) [PD_-13%] → REG R_2_2 (16ms) [PD_-10%] → REG R_2_3 (0ms) [PD_-9%] → REG R_2_2 (8ms) [PD_-10%] → REG R_2_3 (14ms) [PD_-11%] → REG R_2_2 (7ms) [PD_-4%] → REG R_2_3 (11ms) [PD_-10%] → REG R_2_2 (0ms) [PD_-3%] → REG R_2_3 (0ms) [PD_-11%] → REG R_2_2 (0ms) [PD_-4%] → REG R_2_3 (0ms) [PD_-9%] → REG R_2_2 (0ms) [PD_-5%] → REG R_2_3 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_-5%] → REG R_2_3 (4ms) [PD_-8%] → REG R_2_2 (2ms) [PD_-0%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_2 (4ms) [PD_-6%] → REG R_1_2 (32ms) [PD_-9%] → REG R_1_1 (1758ms) [PD_-8%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (180ms) [PD_-12%] → SAC R_2_0 → FIX R_2_0 (8ms) [PD_-6%] → REG R_2_1 (47ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-4%] → REG R_2_1 (4ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-5%] → REG R_2_1 (12ms) [PD_-3%] → REG R_2_0 (0ms) [PD_-4%] → REG R_2_1 (13ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_1 (98ms) [PD_-3%] → REG R_2_0 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-2%] → REG R_2_1 (21ms) [PD_-3%] → REG R_2_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-4%] → REG R_2_1 (26ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_-2%] → REG R_2_0 (0ms) [PD_-4%] → REG R_2_1 (18ms) [PD_-3%] → REG R_2_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-3%] → REG R_2_1 (38ms) [PD_-3%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_1 (19ms) [PD_-3%] → REG R_2_0 (0ms) [PD_-5%] → REG R_2_1 (10ms) [PD_-2%] → REG R_2_0 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-4%] → REG R_2_1 (16ms) [PD_-2%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_1 (542ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-46%] → REG R_1_1 (353ms) [PD_-9%] → REG R_1_2 (456ms) [PD_-7%] → REG R_1_1 (260ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_1 (174ms) [PD_-11%] → REG R_1_1 (668ms) [PD_-4%] → REG R_1_2 (1114ms) [PD_-4%] +MS → REG R_1_1 (135ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (32ms) [PD_-1%] → REG R_1_2 (4ms) [PD_+7%] → REG R_1_1 (15ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (18ms) [PD_-2%] → REG R_1_2 (4ms) [PD_+1%] → REG R_1_1 (4ms) [PD_+7%] → REG R_1_2 (13ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (260ms) [PD_+1%] → REG R_1_2 (1864ms) [PD_-7%] → REG R_1_1 (3256ms) [PD_-5%] → End
P20_M01,Start → FIX R_1_2 (start) [PD_-24%] → SAC R_1_1 → FIX R_1_1 (4ms) [PD_-18%] → REG R_1_2 (17ms) [PD_-17%] → REG R_1_1 (4ms) [PD_-18%] → REG R_1_2 (4ms) [PD_-17%] → REG R_1_1 (350ms) [PD_-19%] +MS → REG R_1_2 (1266ms) [PD_-22%] → REG R_1_1 (464ms) [PD_-22%] → REG R_1_2 (2007ms) [PD_-21%] → REG R_1_1 (2215ms) [PD_-21%] +MS → REG R_1_2 (4ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (13ms) [PD_-20%] → REG R_1_1 (45ms) [PD_-20%] → REG R_1_2 (2510ms) [PD_-23%] → REG R_1_1 (1230ms) [PD_-27%] → REG R_1_2 (1344ms) [PD_-26%] → REG R_1_1 (346ms) [PD_-22%] → REG R_1_2 (17ms) [PD_-20%] → REG R_1_1 (11ms) [PD_-21%] → REG R_1_2 (4ms) [PD_-21%] → REG R_1_1 (23ms) [PD_-20%] → REG R_1_2 (4ms) [PD_-21%] → REG R_1_1 (12ms) [PD_-21%] → REG R_1_2 (4ms) [PD_-21%] → REG R_1_1 (12ms) [PD_-23%] → REG R_1_2 (24ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (4ms) [PD_-21%] → REG R_1_1 (378ms) [PD_-20%] → REG R_1_2 (699ms) [PD_-20%] → BLINK → FIX R_1_2 (start) [PD_-25%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-72%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (3722ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-19%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_2 (20ms) [PD_-21%] → REG R_1_1 (7ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (12ms) [PD_-21%] → REG R_1_2 (4ms) [PD_-15%] → REG R_1_1 (78ms) [PD_-19%] → REG R_1_2 (8ms) [PD_-21%] → REG R_1_1 (472ms) [PD_-19%] +MS → REG R_1_2 (1590ms) [PD_-24%] → REG R_1_1 (2981ms) [PD_-21%] → REG R_1_2 (251ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (33ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (21ms) [PD_-17%] → REG R_1_1 (315ms) [PD_-17%] → End
P20_M02,Start → FIX R_1_2 (start) [PD_-28%] → SAC R_1_1 → FIX R_1_1 (8ms) [PD_-34%] → REG R_1_2 (3426ms) [PD_-20%] +MS → REG R_1_1 (620ms) [PD_-14%] → REG R_1_2 (210ms) [PD_-12%] → REG R_1_1 (16ms) [PD_-19%] → REG R_1_2 (263ms) [PD_-14%] → REG R_1_1 (442ms) [PD_-12%] → REG R_1_2 (1159ms) [PD_-11%] +MS → REG R_1_1 (230ms) [PD_-13%] → REG R_1_2 (2114ms) [PD_-18%] +MS → REG R_1_1 (358ms) [PD_-15%] → REG R_1_2 (19ms) [PD_-19%] → REG R_1_1 (3ms) [PD_-21%] → REG R_1_2 (33ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (109ms) [PD_-17%] → REG R_1_1 (3ms) [PD_-20%] → REG R_1_2 (120ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (88ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (20ms) [PD_-16%] → REG R_1_1 (12ms) [PD_-16%] → REG R_1_2 (124ms) [PD_-15%] → REG R_1_1 (1632ms) [PD_-15%] → REG R_1_2 (1704ms) [PD_-15%] → REG R_1_1 (443ms) [PD_-13%] → REG R_1_2 (409ms) [PD_-14%] → REG R_1_1 (4ms) [PD_-8%] → REG R_1_2 (16ms) [PD_-14%] → REG R_1_1 (4ms) [PD_-13%] → REG R_1_2 (15ms) [PD_-12%] → REG R_1_1 (4ms) [PD_-13%] → REG R_1_2 (12ms) [PD_-15%] → REG R_1_1 (4ms) [PD_-9%] → REG R_1_2 (20ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (798ms) [PD_-14%] → REG R_1_2 (158ms) [PD_-15%] → REG R_1_1 (2288ms) [PD_-13%] → REG R_1_2 (13ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (112ms) [PD_-20%] → REG R_1_1 (158ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_2 (16ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-42%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-44%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-73%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_1_2 (29ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (861ms) [PD_-18%] → REG R_1_2 (253ms) [PD_-24%] → REG R_1_1 (755ms) [PD_-22%] → REG R_1_2 (3156ms) [PD_-16%] → REG R_1_1 (76ms) [PD_-12%] → REG R_1_2 (642ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-14%] → REG R_1_2 (666ms) [PD_-12%] +MS → REG R_1_1 (835ms) [PD_-17%] → REG R_1_2 (656ms) [PD_-18%] → REG R_1_1 (16ms) [PD_-21%] → REG R_1_2 (32ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (65ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-72%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-61%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (9ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (30ms) [PD_-19%] → REG R_1_1 (32ms) [PD_-18%] → REG R_1_2 (512ms) [PD_-18%] → REG R_1_1 (516ms) [PD_-18%] → REG R_1_2 (3314ms) [PD_-16%] → REG R_1_1 (4ms) [PD_-16%] → REG R_1_2 (4ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (14ms) [PD_-16%] → REG R_1_1 (3ms) [PD_-19%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_1 (30ms) [PD_-15%] → REG R_1_2 (594ms) [PD_-15%] → End
P20_M03,Start → FIX R_1_2 (start) [PD_-25%] → BLINK → FIX R_1_2 (start) [PD_-32%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-76%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_0 (32ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-49%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-61%] → REG R_1_1 (8ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-59%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-62%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (577ms) [PD_-16%] → BLINK → FIX R_1_2 (start) [PD_-36%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-16%] → REG R_1_2 (16ms) [PD_-83%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (116ms) [PD_-34%] → BLINK → FIX R_1_2 (start) [PD_-35%] → REG R_3_0 (32ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-54%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-41%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-68%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-46%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-34%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-67%] → REG R_2_0 (0ms) [PD_-15%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-41%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_2 (1868ms) [PD_-13%] → BLINK → FIX R_1_2 (start) [PD_-31%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (49ms) [PD_-54%] → SAC R_1_3 → FIX R_1_3 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-11%] → REG R_1_2 (9ms) [PD_-58%] → REG R_1_3 (6ms) [PD_-18%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-12%] → REG R_1_2 (188ms) [PD_-30%] → REG R_3_0 (91ms) [PD_-95%] → REG R_1_2 (48ms) [PD_-45%] → REG R_1_3 (8ms) [PD_-19%] → REG R_1_2 (996ms) [PD_-10%] → BLINK → FIX R_1_2 (start) [PD_-29%] → REG R_1_0 (0ms) [PD_-67%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (351ms) [PD_-18%] → BLINK → FIX R_1_2 (start) [PD_-29%] → REG R_3_0 (52ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-57%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-34%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_3_0 (8ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-71%] → REG R_1_1 (16ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-41%] → REG R_1_0 (20ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → SAC R_0_-1 → FIX R_0_-1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-59%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-56%] → REG R_2_0 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-67%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_0 (8ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → SAC R_2_-1 → FIX R_2_-1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_-1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-68%] → REG R_1_-1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_-1 (0ms) [PD_-67%] → REG R_1_0 (32ms) [PD_-42%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_0 (8ms) [PD_-56%] → REG R_1_0 (8ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_9_-16 → FIX R_9_-16 (0ms) [PD_-75%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_3_0 (24ms) [PD_-100%] → REG R_2_0 (18ms) [PD_-16%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-55%] → REG R_1_-1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-53%] → REG R_1_-1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-56%] → REG R_3_0 (24ms) [PD_-85%] → REG R_1_2 (457ms) [PD_-10%] → BLINK → FIX R_1_2 (start) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_3_0 (55ms) [PD_-97%] → REG R_0_1 (0ms) [PD_-69%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-56%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-45%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-9%] → REG R_1_2 (7ms) [PD_-19%] → REG R_1_1 (9ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-18%] → REG R_3_0 (5ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-72%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-65%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_2 (305ms) [PD_-8%] → BLINK → FIX R_1_2 (start) [PD_-23%] → REG R_1_1 (0ms) [PD_-3%] → REG R_3_0 (14ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-48%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (7ms) [PD_-9%] → REG R_1_2 (307ms) [PD_-6%] → REG R_1_1 (22ms) [PD_-2%] → REG R_1_2 (17ms) [PD_-6%] → BLINK → FIX R_1_2 (start) [PD_-18%] → REG R_1_1 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (2440ms) [PD_-12%] → BLINK → FIX R_1_2 (start) [PD_-16%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-56%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (2ms) [PD_-28%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-44%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (80ms) [PD_-23%] → REG R_1_1 (7ms) [PD_-33%] → BLINK → FIX R_1_1 (start) [PD_-42%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (13ms) [PD_-38%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-73%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (7ms) [PD_-79%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_3_0 (54ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-55%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-55%] → REG R_1_2 (8ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (6ms) [PD_-13%] → REG R_1_2 (472ms) [PD_-5%] → BLINK → FIX R_1_2 (start) [PD_-19%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (32ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (64ms) [PD_-28%] → REG R_3_0 (48ms) [PD_-90%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-40%] → REG R_1_2 (0ms) [PD_-2%] → REG R_2_0 (0ms) [PD_-1%] → REG R_1_2 (8ms) [PD_-74%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (403ms) [PD_-6%] → BLINK → FIX R_1_2 (start) [PD_-34%] → REG R_3_0 (22ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_3_0 (9ms) [PD_-58%] → REG R_1_-1 (0ms) [PD_-4%] → REG R_3_0 (14ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-64%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-4%] → REG R_2_0 (0ms) [PD_+0%] → REG R_1_0 (8ms) [PD_-45%] → REG R_1_-1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_-1 (0ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_3_0 (16ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-71%] → REG R_3_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_2_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_0_5 → FIX R_0_5 (0ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-45%] → REG R_1_-1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_-1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_-1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_-1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (23ms) [PD_-37%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-13%] → REG R_3_0 (15ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-44%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-66%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (4ms) [PD_-9%] → REG R_1_2 (123ms) [PD_-4%] → BLINK → FIX R_1_2 (start) [PD_-6%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_2 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (28ms) [PD_-91%] → REG R_1_3 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-53%] → REG R_3_0 (0ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-48%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_3_0 (1ms) [PD_-100%] +MS → REG R_1_1 (0ms) [PD_-40%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-46%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-49%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-48%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-48%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-46%] → REG R_1_-1 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_-1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-45%] → REG R_3_0 (0ms) [PD_-46%] → REG R_1_-1 (0ms) [PD_-56%] → REG R_3_0 (12ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-53%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_2 (1658ms) [PD_-11%] → BLINK → FIX R_1_2 (start) [PD_-24%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (926ms) [PD_-5%] → BLINK → FIX R_1_2 (start) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-55%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (9ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_2 (1738ms) [PD_-4%] → REG R_1_1 (142ms) [PD_-7%] → REG R_1_2 (2876ms) [PD_-6%] +MS → REG R_1_1 (15ms) [PD_-1%] → REG R_1_2 (487ms) [PD_-13%] → BLINK → FIX R_1_2 (start) [PD_-32%] → REG R_1_1 (0ms) [PD_-52%] → REG R_1_2 (123ms) [PD_-19%] → BLINK → FIX R_1_2 (start) [PD_-22%] → REG R_1_1 (48ms) [PD_-78%] → REG R_1_0 (0ms) [PD_-67%] → REG R_1_1 (8ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (13ms) [PD_-57%] → REG R_1_2 (1635ms) [PD_-12%] → BLINK → FIX R_1_2 (start) [PD_-26%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_0 (7ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (16ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (782ms) [PD_-13%] → BLINK → FIX R_1_2 (start) [PD_-24%] → REG R_3_0 (15ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-3%] → REG R_3_0 (16ms) [PD_-76%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-59%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (7ms) [PD_-14%] → REG R_1_2 (662ms) [PD_-11%] → BLINK → FIX R_1_2 (start) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (52ms) [PD_-60%] → REG R_2_2 (0ms) [PD_-16%] → REG R_1_2 (1270ms) [PD_-10%] → BLINK → FIX R_1_2 (start) [PD_-14%] → BLINK → FIX R_1_2 (start) [PD_-29%] → BLINK → FIX R_1_2 (start) [PD_-21%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-47%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-58%] → REG R_2_2 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_2 (10ms) [PD_-15%] → REG R_1_2 (10ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_-45%] → REG R_1_2 (0ms) [PD_-32%] → REG R_2_2 (4ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-28%] → REG R_2_2 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-21%] → REG R_1_2 (2808ms) [PD_-12%] → BLINK → FIX R_1_2 (start) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (174ms) [PD_-23%] → BLINK → FIX R_1_2 (start) [PD_-36%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (3676ms) [PD_-10%] → REG R_1_1 (400ms) [PD_-11%] → REG R_1_2 (566ms) [PD_-9%] +MS → BLINK → FIX R_1_2 (start) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-44%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (83ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (21ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_2 (8ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (80ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (20ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_0 (6ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (11ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_2 (8ms) [PD_-9%] → REG R_1_1 (108ms) [PD_-7%] → REG R_1_2 (808ms) [PD_-14%] → BLINK → FIX R_1_2 (start) [PD_-26%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-52%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (786ms) [PD_-12%] → BLINK → FIX R_1_2 (start) [PD_-25%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (3558ms) [PD_-12%] → REG R_1_1 (214ms) [PD_-12%] → REG R_1_2 (1322ms) [PD_-10%] → BLINK → FIX R_1_2 (start) [PD_-25%] → REG R_1_1 (0ms) [PD_-50%] → REG R_1_2 (64ms) [PD_-28%] → REG R_1_3 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (9ms) [PD_-11%] → REG R_1_1 (8ms) [PD_-9%] → REG R_1_2 (8ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (8ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (10ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (8ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (9ms) [PD_-5%] → REG R_1_2 (587ms) [PD_-7%] → BLINK → FIX R_1_2 (start) [PD_-15%] → REG R_1_1 (10ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-53%] → REG R_1_1 (4ms) [PD_-56%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-49%] → REG R_0_0 (4ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (12ms) [PD_-68%] → REG R_0_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+45%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-49%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_2 (8ms) [PD_-79%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (283ms) [PD_-8%] → REG R_1_1 (15ms) [PD_-2%] → REG R_1_2 (375ms) [PD_-7%] → BLINK → FIX R_1_2 (start) [PD_-21%] → REG R_1_1 (20ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-51%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (950ms) [PD_-12%] → BLINK → FIX R_1_2 (start) [PD_-38%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (494ms) [PD_-11%] → BLINK → FIX R_1_2 (start) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_3_0 (47ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_0 (23ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_3_0 (38ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-57%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-68%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-62%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-52%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-57%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_3_0 (8ms) [PD_-59%] → REG R_0_0 (16ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (29ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_3_0 (44ms) [PD_-95%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (3ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-47%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_2_-1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_-1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-54%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-55%] → REG R_3_0 (6ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_3_0 (8ms) [PD_-79%] → REG R_0_0 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-53%] → REG R_3_0 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (24ms) [PD_-67%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (16ms) [PD_-77%] → REG R_3_0 (4ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (30ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (56ms) [PD_-70%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-80%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (12ms) [PD_-100%] → REG R_0_1 (5ms) [PD_-24%] → REG R_1_2 (477ms) [PD_-6%] → BLINK → FIX R_1_2 (start) [PD_-29%] → REG R_3_0 (53ms) [PD_-96%] → REG R_0_0 (22ms) [PD_-92%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-60%] → REG R_1_2 (3296ms) [PD_-12%] → REG R_1_3 (218ms) [PD_-14%] → REG R_1_2 (103ms) [PD_-16%] → REG R_2_2 (32ms) [PD_-13%] → REG R_2_1 (617ms) [PD_-15%] → REG R_1_2 (2339ms) [PD_-11%] → BLINK → FIX R_1_2 (start) [PD_-34%] → REG R_1_1 (0ms) [PD_-41%] → REG R_1_2 (307ms) [PD_-7%] → REG R_1_1 (1436ms) [PD_-9%] +MS → REG R_1_2 (300ms) [PD_-7%] → BLINK → FIX R_1_2 (start) [PD_-34%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (35ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (37ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-74%] → REG R_1_2 (8ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (786ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-9%] → REG R_1_2 (8ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (7ms) [PD_-53%] → REG R_1_2 (6ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (18ms) [PD_-41%] → REG R_1_2 (12ms) [PD_-75%] → REG R_1_1 (0ms) [PD_-7%] → REG R_3_0 (9ms) [PD_-87%] → REG R_1_0 (0ms) [PD_-41%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+13%] → REG R_2_2 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-8%] → REG R_2_2 (8ms) [PD_-9%] → REG R_1_2 (1756ms) [PD_-6%] +MS → BLINK → FIX R_1_2 (start) [PD_-23%] → REG R_3_0 (44ms) [PD_-100%] → REG R_1_2 (12ms) [PD_-77%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-6%] → REG R_1_1 (106ms) [PD_-9%] → REG R_1_2 (44ms) [PD_-10%] → REG R_1_3 (502ms) [PD_-8%] → BLINK → FIX R_1_3 (start) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-12%] → REG R_3_0 (32ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-45%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-33%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_2 (194ms) [PD_-9%] → BLINK → FIX R_1_2 (start) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (33ms) [PD_-85%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_6_-6 → FIX R_6_-6 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-45%] → REG R_2_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_+0%] → REG R_3_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-34%] → REG R_3_1 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-45%] → REG R_3_1 (0ms) [PD_-54%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-69%] → REG R_3_0 (0ms) [PD_-26%] → REG R_2_-1 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-51%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_2_-2 → FIX R_2_-2 (0ms) [PD_-45%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_3_-2 → FIX R_3_-2 (0ms) [PD_-34%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_4_-3 → FIX R_4_-3 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_-2 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → SAC R_3_-1 → FIX R_3_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-3%] → JMP R_300_-261 → FIX R_300_-261 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → JMP R_-7_6 → FIX R_-7_6 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-7_4 → FIX R_-7_4 (0ms) [PD_-4%] → REG R_1_1 (211ms) [PD_-7%] → REG R_1_2 (912ms) [PD_-7%] → REG R_1_1 (16ms) [PD_-9%] → REG R_1_2 (44ms) [PD_-10%] → BLINK → FIX R_1_2 (start) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-61%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_-1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_-1 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (49ms) [PD_-95%] → REG R_1_1 (0ms) [PD_-12%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (281ms) [PD_-7%] → REG R_1_1 (8ms) [PD_-1%] → REG R_1_2 (166ms) [PD_-4%] → REG R_1_1 (761ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_2 (24ms) [PD_-59%] → REG R_3_0 (4ms) [PD_-75%] → REG R_0_0 (0ms) [PD_-73%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-65%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-51%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-1%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (68ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-43%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-39%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-12%] → REG R_3_0 (5ms) [PD_-100%] → JMP R_1_4 → FIX R_1_4 (0ms) [PD_+121%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_4 (4ms) [PD_-57%] → REG R_3_0 (16ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-59%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-33%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (40ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-6%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_3_-3 → FIX R_3_-3 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_3_-5 → FIX R_3_-5 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-69%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (20ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (28ms) [PD_-63%] → REG R_1_-1 (0ms) [PD_-66%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-68%] → REG R_3_0 (0ms) [PD_+33%] → REG R_1_-1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-67%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-36%] → REG R_1_-1 (0ms) [PD_-58%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-66%] → REG R_3_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (20ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-64%] → REG R_0_0 (48ms) [PD_-44%] → REG R_1_-1 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-17%] → REG R_3_0 (57ms) [PD_-93%] → REG R_0_0 (0ms) [PD_-52%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-74%] → REG R_0_1 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_3_0 (12ms) [PD_-100%] → REG R_1_0 (11ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_0 (16ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-50%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (4ms) [PD_-69%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-51%] → REG R_1_2 (514ms) [PD_-3%] → BLINK → FIX R_1_2 (start) [PD_-12%] → REG R_3_0 (6ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-68%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-53%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_0 (8ms) [PD_-31%] → REG R_1_2 (8ms) [PD_-49%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (2848ms) [PD_-9%] → BLINK → FIX R_1_2 (start) [PD_-33%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (15ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-50%] → REG R_1_2 (65ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_3 (8ms) [PD_-8%] → REG R_1_2 (174ms) [PD_-8%] → BLINK → FIX R_1_2 (start) [PD_-14%] → REG R_1_1 (12ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-76%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (24ms) [PD_-47%] → REG R_1_2 (36ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (7ms) [PD_-40%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-7%] → REG R_1_2 (160ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (5ms) [PD_-6%] → REG R_1_1 (4ms) [PD_-2%] → REG R_1_2 (1854ms) [PD_-11%] → BLINK → FIX R_1_2 (start) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (24ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (232ms) [PD_-11%] → REG R_1_1 (458ms) [PD_-8%] → REG R_1_2 (1835ms) [PD_-11%] → BLINK → FIX R_1_2 (start) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (36ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (24ms) [PD_-41%] → REG R_1_3 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-21%] → REG R_1_2 (90ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (536ms) [PD_-8%] → REG R_1_2 (1543ms) [PD_-10%] → REG R_1_1 (2842ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-57%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (7ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (5ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (8ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (8ms) [PD_-51%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (16ms) [PD_-91%] → REG R_0_0 (8ms) [PD_-88%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_-1 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-19%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (12ms) [PD_-36%] → REG R_3_0 (3ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-57%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (2367ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (4ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_0 (12ms) [PD_-100%] → REG R_1_2 (36ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-39%] → REG R_1_1 (766ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (8ms) [PD_-71%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (4ms) [PD_-100%] → JMP R_-1_-1 → FIX R_-1_-1 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-7%] → REG R_0_0 (8ms) [PD_-53%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-61%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-53%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_3_-1 (0ms) [PD_-71%] → REG R_0_0 (8ms) [PD_-73%] → REG R_3_-2 (8ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-7%] → REG R_4_-3 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-6%] → JMP R_5_-6 → FIX R_5_-6 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-6%] → JMP R_4_-2 → FIX R_4_-2 (0ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_11_-12 → FIX R_11_-12 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-5%] → JMP R_-4_9 → FIX R_-4_9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-4_7 → FIX R_-4_7 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-11_13 → FIX R_-11_13 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-6_8 → FIX R_-6_8 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_116_-126 → FIX R_116_-126 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-100%] → REG R_-6_8 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+21%] → JMP R_-4_6 → FIX R_-4_6 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_82_-57 → FIX R_82_-57 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-5%] → JMP R_-15_12 → FIX R_-15_12 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-5%] → REG R_-7_6 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-100%] → JMP R_40_-92 → FIX R_40_-92 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-70%] → JMP R_29_-16 → FIX R_29_-16 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → JMP R_300_-300 → FIX R_300_-300 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-3%] → JMP R_-18_9 → FIX R_-18_9 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-4%] → JMP R_-3_4 → FIX R_-3_4 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-51%] → JMP R_-34_18 → FIX R_-34_18 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_-3_4 (0ms) [PD_-44%] → REG R_0_1 (0ms) [PD_-4%] → JMP R_-2_3 → FIX R_-2_3 (0ms) [PD_-49%] → REG R_0_1 (0ms) [PD_-3%] → JMP R_-1_3 → FIX R_-1_3 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_-1_3 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-5%] → REG R_-1_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-55%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-58%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-52%] → REG R_0_1 (0ms) [PD_-3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-42%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-53%] → REG R_0_0 (8ms) [PD_-11%] → REG R_1_0 (8ms) [PD_-59%] → REG R_0_0 (8ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_1_0 (8ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (16ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-53%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_1 (17ms) [PD_-73%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (4ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-72%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-53%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (386ms) [PD_-7%] → REG R_1_1 (365ms) [PD_-11%] → REG R_1_2 (871ms) [PD_-10%] +MS → BLINK → FIX R_1_2 (start) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-50%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-47%] → REG R_3_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (32ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (184ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_3_0 (15ms) [PD_-87%] → REG R_1_0 (0ms) [PD_-69%] → REG R_3_0 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (2ms) [PD_-38%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-61%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-9%] → REG R_1_2 (392ms) [PD_-8%] → BLINK → FIX R_1_2 (start) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_3_0 (16ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-31%] → REG R_3_0 (8ms) [PD_-67%] → REG R_1_2 (0ms) [PD_-33%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-36%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-25%] → REG R_3_0 (8ms) [PD_-77%] → REG R_1_2 (8ms) [PD_-26%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (12ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-56%] → REG R_3_0 (16ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_0 (10ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (10ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-63%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-41%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (28ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-21%] → REG R_1_1 (350ms) [PD_-4%] → REG R_1_2 (5858ms) [PD_-8%] → REG R_1_1 (4ms) [PD_-2%] → REG R_1_2 (36ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (694ms) [PD_-6%] → REG R_1_1 (220ms) [PD_-10%] → REG R_1_2 (4ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (3ms) [PD_-9%] → REG R_1_1 (4ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (4ms) [PD_-9%] → REG R_1_2 (4ms) [PD_-10%] → REG R_1_1 (201ms) [PD_-9%] → REG R_1_2 (153ms) [PD_-9%] → End
P20_M04,Start → FIX R_1_2 (start) [PD_-17%] → BLINK → FIX R_1_2 (start) [PD_-13%] → SAC R_1_1 → FIX R_1_1 (17ms) [PD_-22%] → REG R_1_2 (16ms) [PD_-54%] → REG R_1_1 (144ms) [PD_-16%] → SAC R_1_0 → FIX R_1_0 (8ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → JMP R_3_0 → FIX R_3_0 (24ms) [PD_-88%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (16ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (202ms) [PD_-9%] → REG R_1_2 (2676ms) [PD_-7%] → BLINK → FIX R_1_2 (start) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-3%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-73%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-23%] → REG R_1_2 (1974ms) [PD_-7%] → BLINK → FIX R_1_2 (start) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (46ms) [PD_-89%] → REG R_1_2 (672ms) [PD_-6%] → BLINK → FIX R_1_2 (start) [PD_-10%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-3%] → REG R_3_0 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-3%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (271ms) [PD_-6%] → BLINK → FIX R_1_2 (start) [PD_-16%] → REG R_3_0 (38ms) [PD_-100%] → REG R_1_2 (12ms) [PD_-76%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-41%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_2 (0ms) [PD_-4%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-5%] → REG R_1_2 (1102ms) [PD_-6%] → REG R_1_1 (438ms) [PD_-6%] → REG R_1_2 (95ms) [PD_-8%] → REG R_1_1 (1062ms) [PD_-4%] → REG R_1_2 (539ms) [PD_-4%] → REG R_1_1 (661ms) [PD_-2%] → REG R_1_2 (7ms) [PD_-3%] → REG R_1_1 (36ms) [PD_-3%] → REG R_1_2 (462ms) [PD_-6%] → BLINK → FIX R_1_2 (start) [PD_-40%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (24ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (8ms) [PD_-2%] → REG R_1_1 (8ms) [PD_-2%] → REG R_1_2 (71ms) [PD_-9%] → BLINK → FIX R_1_2 (start) [PD_-9%] → REG R_1_1 (14ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (5ms) [PD_-57%] → REG R_1_1 (8ms) [PD_-40%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (4ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-11%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-38%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-12%] → REG R_1_2 (8ms) [PD_-14%] → REG R_1_1 (14ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (72ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (15ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (61ms) [PD_-21%] → REG R_3_0 (55ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-9%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-70%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-13%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (82ms) [PD_-17%] → REG R_3_0 (72ms) [PD_-74%] → REG R_1_1 (8ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-66%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (43ms) [PD_-18%] → REG R_1_2 (60ms) [PD_-5%] → REG R_1_1 (106ms) [PD_-2%] → REG R_1_2 (1021ms) [PD_-8%] → REG R_1_1 (357ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (16ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-6%] → REG R_3_0 (48ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (16ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-37%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-7%] → REG R_3_0 (11ms) [PD_-100%] → REG R_1_0 (12ms) [PD_-55%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-81%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-49%] → REG R_1_0 (4ms) [PD_-55%] → REG R_1_1 (8ms) [PD_-56%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-100%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (80ms) [PD_-97%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (6ms) [PD_+7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-9%] → REG R_3_0 (128ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-57%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (235ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (199ms) [PD_-99%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-51%] → REG R_3_0 (8ms) [PD_-100%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-80%] → REG R_2_3 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_+73%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-52%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-69%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-50%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-53%] → REG R_3_0 (8ms) [PD_-76%] → REG R_2_2 (8ms) [PD_-46%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-40%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (8ms) [PD_-26%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-34%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (8ms) [PD_-57%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_2_4 → FIX R_2_4 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_+1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_+0%] → REG R_3_0 (0ms) [PD_-100%] → BLINK → FIX R_2_4 (start) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_2_5 → FIX R_2_5 (0ms) [PD_-36%] → REG R_3_0 (134ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_3_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_3_0 (56ms) [PD_-91%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-18%] → REG R_3_0 (112ms) [PD_-95%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_-2 → FIX R_1_-2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_+8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-27%] → REG R_3_0 (16ms) [PD_-72%] → REG R_0_0 (8ms) [PD_-81%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (16ms) [PD_-77%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_0 (7ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-56%] → REG R_0_1 (0ms) [PD_+20%] → REG R_3_0 (0ms) [PD_+20%] → SAC R_3_-1 → FIX R_3_-1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-18%] → REG R_3_-1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-33%] → REG R_0_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-20%] → REG R_3_0 (31ms) [PD_-82%] → REG R_2_3 (0ms) [PD_-61%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_1 (11ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (234ms) [PD_+3%] → BLINK → FIX R_1_2 (start) [PD_-7%] → REG R_3_0 (31ms) [PD_-100%] → JMP R_1_6 → FIX R_1_6 (0ms) [PD_-56%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (2342ms) [PD_-6%] → BLINK → FIX R_1_2 (start) [PD_-23%] → REG R_3_0 (28ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-59%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-62%] → REG R_1_2 (148ms) [PD_-6%] → REG R_1_1 (614ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_3_0 (14ms) [PD_-87%] → JMP R_3_-2 → FIX R_3_-2 (0ms) [PD_-57%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_3_-4 → FIX R_3_-4 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_3_-8 → FIX R_3_-8 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_4_-10 → FIX R_4_-10 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-38%] → JMP R_2_-4 → FIX R_2_-4 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_2_-5 → FIX R_2_-5 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_3_0 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (702ms) [PD_-3%] → REG R_1_2 (353ms) [PD_-2%] → REG R_1_1 (44ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (25ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (26ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (535ms) [PD_-3%] → REG R_1_2 (1324ms) [PD_-5%] → REG R_1_1 (2089ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_3_0 (36ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (687ms) [PD_-2%] → REG R_1_2 (218ms) [PD_-3%] → BLINK → FIX R_1_2 (start) [PD_-13%] → REG R_3_0 (32ms) [PD_-100%] → REG R_1_2 (53ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-16%] → REG R_1_2 (240ms) [PD_-5%] → BLINK → FIX R_1_2 (start) [PD_-32%] → REG R_3_0 (24ms) [PD_-100%] → REG R_1_0 (20ms) [PD_-38%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_2_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (6ms) [PD_-55%] → REG R_1_1 (69ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-69%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_3_0 (12ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_2 (8ms) [PD_-51%] → REG R_1_0 (8ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-2%] → REG R_2_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-64%] → REG R_3_-1 (0ms) [PD_-3%] → REG R_1_1 (91ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_3_0 (28ms) [PD_-100%] → REG R_3_-4 (0ms) [PD_-65%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_-2 (0ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_7_-8 → FIX R_7_-8 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_7_-10 → FIX R_7_-10 (0ms) [PD_-50%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_-12_19 → FIX R_-12_19 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → JMP R_-3_6 → FIX R_-3_6 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-1%] → JMP R_14_-18 → FIX R_14_-18 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_300_-300 → FIX R_300_-300 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-0%] → JMP R_70_-173 → FIX R_70_-173 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → JMP R_147_-300 → FIX R_147_-300 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+0%] → JMP R_20_-47 → FIX R_20_-47 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (335ms) [PD_-0%] → REG R_1_2 (238ms) [PD_-4%] → REG R_1_1 (326ms) [PD_-5%] → REG R_1_2 (1324ms) [PD_-8%] +MS → REG R_1_1 (1251ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_3_0 (40ms) [PD_-95%] → REG R_1_1 (12ms) [PD_-35%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+32%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_0 (8ms) [PD_-50%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (1059ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-48%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-67%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-36%] → REG R_1_1 (1885ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-69%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (8ms) [PD_-3%] → REG R_1_1 (7ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-17%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-16%] → REG R_1_1 (622ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-36%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (6ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (10ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (642ms) [PD_-7%] +MS → REG R_1_2 (25ms) [PD_-8%] → REG R_1_1 (16ms) [PD_-2%] → REG R_1_2 (80ms) [PD_-5%] → REG R_1_1 (8ms) [PD_-9%] → REG R_1_2 (406ms) [PD_-7%] → BLINK → FIX R_1_2 (start) [PD_-29%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (14ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-56%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → SAC R_2_-1 → FIX R_2_-1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-68%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-19%] → REG R_1_1 (771ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_2 (34ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (24ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_2 (38ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (194ms) [PD_-12%] → BLINK → FIX R_1_2 (start) [PD_-18%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (12ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+388%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (3158ms) [PD_-12%] → BLINK → FIX R_1_2 (start) [PD_-26%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (154ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_1_2 (12ms) [PD_-14%] → REG R_1_1 (48ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-11%] → REG R_1_1 (6ms) [PD_-58%] → REG R_1_2 (36ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (160ms) [PD_-12%] → REG R_1_1 (613ms) [PD_-8%] → REG R_1_2 (420ms) [PD_-14%] → REG R_1_1 (2020ms) [PD_-12%] → REG R_1_2 (87ms) [PD_-10%] +MS → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (807ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_3_0 (24ms) [PD_-92%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (32ms) [PD_-48%] → REG R_1_1 (16ms) [PD_-57%] → REG R_1_2 (8ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (10ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (12ms) [PD_-35%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (28ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (16ms) [PD_-65%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-46%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-42%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (48ms) [PD_-33%] → REG R_3_0 (41ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-72%] → REG R_3_0 (7ms) [PD_-100%] → REG R_1_-1 (7ms) [PD_-80%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-55%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_3_0 (68ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-5 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-12%] → JMP R_4_-17 → FIX R_4_-17 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_20_-78 → FIX R_20_-78 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-10%] → JMP R_75_-300 → FIX R_75_-300 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-12%] → JMP R_-1_17 → FIX R_-1_17 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-12%] → JMP R_-2_25 → FIX R_-2_25 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_0_7 → FIX R_0_7 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-10%] → JMP R_0_11 → FIX R_0_11 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-56%] → REG R_1_0 (34ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (2517ms) [PD_-10%] → REG R_1_1 (200ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_2 (20ms) [PD_-7%] → REG R_1_1 (9ms) [PD_-12%] → REG R_1_2 (42ms) [PD_-22%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-61%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-5%] → REG R_1_0 (15ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_2 (3167ms) [PD_-7%] → REG R_1_1 (1155ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (1240ms) [PD_-5%] → End
P21_M01,Start → FIX R_1_2 (start) [PD_-31%] → SAC R_1_1 → FIX R_1_1 (8ms) [PD_-33%] → REG R_1_2 (2132ms) [PD_-30%] → REG R_1_1 (4712ms) [PD_-22%] → SAC R_1_0 → FIX R_1_0 (322ms) [PD_-22%] +MS → REG R_1_1 (270ms) [PD_-31%] → REG R_1_2 (604ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (2832ms) [PD_-21%] → REG R_1_1 (7146ms) [PD_-22%] → REG R_1_2 (920ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (13ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (921ms) [PD_-23%] → REG R_1_1 (5657ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_6_2 → FIX R_6_2 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-58%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-33%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (11ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (826ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (744ms) [PD_-28%] → REG R_1_2 (1795ms) [PD_-27%] → REG R_1_1 (1285ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (76ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (6ms) [PD_-32%] → REG R_1_2 (13ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (3ms) [PD_-25%] → REG R_1_2 (86ms) [PD_-29%] → REG R_1_1 (8ms) [PD_-28%] → REG R_1_2 (124ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (88ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (12ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (8ms) [PD_-31%] → REG R_1_1 (4ms) [PD_-27%] → REG R_1_2 (15ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (8ms) [PD_-31%] → REG R_1_1 (4ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (20ms) [PD_-30%] → REG R_1_1 (3ms) [PD_-26%] → REG R_1_2 (4ms) [PD_-30%] → REG R_1_1 (3786ms) [PD_-25%] → REG R_1_2 (969ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-25%] +MS → REG R_1_2 (756ms) [PD_-24%] → REG R_1_1 (1492ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-35%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (10ms) [PD_-61%] → REG R_6_2 (6ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-62%] → REG R_6_2 (11ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-61%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (4509ms) [PD_-25%] → End
P21_M02,Start → FIX R_1_2 (start) [PD_-22%] +MS → SAC R_1_1 → FIX R_1_1 (5690ms) [PD_-20%] +MS → REG R_1_2 (125ms) [PD_-20%] → REG R_1_1 (16ms) [PD_-17%] → REG R_1_2 (50ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (1792ms) [PD_-21%] → REG R_1_1 (4076ms) [PD_-18%] +MS → REG R_1_2 (28ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (1765ms) [PD_-25%] → REG R_1_1 (4154ms) [PD_-20%] +MS → REG R_1_2 (743ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (1457ms) [PD_-24%] +MS → REG R_1_1 (176ms) [PD_-21%] → REG R_1_2 (232ms) [PD_-20%] → REG R_1_1 (8285ms) [PD_-22%] → JMP R_6_2 → FIX R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (1728ms) [PD_-23%] +MS → REG R_1_2 (197ms) [PD_-26%] → REG R_1_1 (13ms) [PD_-31%] → REG R_1_2 (2425ms) [PD_-24%] → BLINK → FIX R_1_2 (start) [PD_-26%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_6_2 (0ms) [PD_-34%] → REG R_1_2 (8ms) [PD_-67%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-63%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (4902ms) [PD_-24%] → End
P21_M03,Start → FIX R_1_1 (start) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-30%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → JMP R_6_2 → FIX R_6_2 (0ms) [PD_-56%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_2 → FIX R_1_2 (0ms) [PD_-19%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_2 (40ms) [PD_-23%] → REG R_1_1 (258ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (6ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_2 (8ms) [PD_-51%] → REG R_1_1 (1060ms) [PD_-20%] → REG R_1_2 (340ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (4ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-26%] → REG R_1_2 (1280ms) [PD_-21%] → BLINK → FIX R_1_2 (start) [PD_-21%] → REG R_1_1 (32ms) [PD_-29%] → REG R_1_2 (8ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-14%] → REG R_6_2 (8ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-14%] → REG R_1_2 (24ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (304ms) [PD_-18%] → BLINK → FIX R_1_2 (start) [PD_-18%] → REG R_1_1 (8ms) [PD_-46%] → REG R_1_2 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (973ms) [PD_-19%] → REG R_1_1 (4ms) [PD_-14%] → REG R_1_2 (32ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (154ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (28ms) [PD_-17%] → REG R_1_1 (4ms) [PD_-17%] → REG R_1_2 (158ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-62%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (8ms) [PD_-14%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-42%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-39%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-58%] → REG R_6_2 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-17%] → REG R_1_2 (432ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (59ms) [PD_-17%] → REG R_1_2 (33ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (146ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (28ms) [PD_-20%] → REG R_1_2 (4ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (24ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (8ms) [PD_-19%] → REG R_1_1 (4ms) [PD_-20%] → REG R_1_2 (6ms) [PD_-16%] → REG R_1_1 (4ms) [PD_-26%] → REG R_1_2 (7ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (9ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (112ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (364ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (1696ms) [PD_-20%] → REG R_1_1 (20ms) [PD_-20%] → REG R_1_2 (16ms) [PD_-42%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-20%] → REG R_1_2 (16ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (2082ms) [PD_-17%] → BLINK → FIX R_1_2 (start) [PD_-15%] → REG R_1_1 (16ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (471ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (96ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (8ms) [PD_-19%] → REG R_1_1 (188ms) [PD_-18%] → REG R_1_2 (12ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (28ms) [PD_-16%] → REG R_1_1 (20ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (22ms) [PD_-19%] → REG R_1_2 (4ms) [PD_-18%] → REG R_1_1 (16ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (16ms) [PD_-16%] → REG R_1_1 (113ms) [PD_-19%] → REG R_1_2 (326ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (36ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (250ms) [PD_-15%] → BLINK → FIX R_1_2 (start) [PD_-15%] → REG R_1_1 (4ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-62%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-20%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_+14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-56%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-57%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (166ms) [PD_-14%] → REG R_1_1 (12ms) [PD_-15%] → REG R_1_2 (15ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (8ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (1750ms) [PD_-20%] → REG R_1_1 (916ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-33%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-59%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (640ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-57%] → REG R_6_2 (9ms) [PD_-57%] → REG R_1_1 (705ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (3659ms) [PD_-17%] → REG R_1_2 (354ms) [PD_-15%] → REG R_1_1 (1149ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (246ms) [PD_-19%] → REG R_1_2 (12ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (57ms) [PD_-20%] → REG R_1_1 (20ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-69%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-72%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (575ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_2 (28ms) [PD_-17%] +MS → BLINK → FIX R_1_2 (start) [PD_-17%] → REG R_1_1 (19ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (6ms) [PD_-59%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-19%] → REG R_3_0 (9ms) [PD_-100%] → REG R_1_0 (10ms) [PD_-19%] → REG R_3_0 (5ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-14%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-13%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_6_2 (12ms) [PD_-75%] → REG R_1_1 (9ms) [PD_-36%] → REG R_1_2 (217ms) [PD_-18%] → BLINK → FIX R_1_2 (start) [PD_-15%] → REG R_1_1 (9ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-33%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-62%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (6ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-62%] → REG R_0_0 (8ms) [PD_-62%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-25%] → REG R_1_2 (8ms) [PD_-35%] → REG R_6_2 (6ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-57%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-71%] → REG R_1_2 (0ms) [PD_-21%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (18ms) [PD_-24%] → REG R_1_1 (31ms) [PD_-24%] → REG R_1_2 (329ms) [PD_-19%] → BLINK → FIX R_1_2 (start) [PD_-17%] → REG R_1_1 (8ms) [PD_-60%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (844ms) [PD_-19%] → REG R_1_1 (352ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (21ms) [PD_-84%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (670ms) [PD_-16%] → BLINK → FIX R_1_2 (start) [PD_-15%] → REG R_1_1 (6ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-35%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-60%] → REG R_1_2 (0ms) [PD_-100%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (76ms) [PD_-27%] → REG R_1_1 (32ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (48ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (36ms) [PD_-16%] → REG R_1_2 (3043ms) [PD_-16%] → BLINK → FIX R_1_2 (start) [PD_-13%] → REG R_1_1 (16ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-11%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (299ms) [PD_-15%] → REG R_1_1 (4ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (20ms) [PD_-14%] → REG R_1_1 (36ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (806ms) [PD_-17%] → REG R_1_2 (2328ms) [PD_-17%] → REG R_1_1 (554ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (2232ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_6_2 (8ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (1216ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-21%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-60%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-58%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (11ms) [PD_-59%] → REG R_6_2 (0ms) [PD_-100%] → JMP R_1_-2 → FIX R_1_-2 (0ms) [PD_-15%] → REG R_1_1 (7ms) [PD_-21%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (320ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_6_2 (14ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (4ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (6ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (11ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_6_2 (9ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (9ms) [PD_-42%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-82%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_-3 → FIX R_1_-3 (0ms) [PD_-71%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-70%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-44%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-69%] → REG R_0_2 (0ms) [PD_-14%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (208ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (13ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_6_2 (5ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-42%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_6_2 (0ms) [PD_-38%] → REG R_1_2 (0ms) [PD_-16%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_1 (192ms) [PD_-20%] → REG R_1_2 (253ms) [PD_-19%] → REG R_1_1 (1521ms) [PD_-20%] → REG R_1_2 (8ms) [PD_-13%] → REG R_1_1 (60ms) [PD_-15%] → REG R_1_2 (223ms) [PD_-17%] → REG R_1_1 (2418ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-90%] → SAC R_2_-1 → FIX R_2_-1 (0ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → JMP R_4_-3 → FIX R_4_-3 (0ms) [PD_-10%] → REG R_3_0 (17ms) [PD_-52%] → SAC R_4_-1 → FIX R_4_-1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-12%] → JMP R_4_-2 → FIX R_4_-2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-56%] → JMP R_4_0 → FIX R_4_0 (8ms) [PD_-55%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-50%] → REG R_4_0 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-15%] → JMP R_3_-1 → FIX R_3_-1 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_6_0 → FIX R_6_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_45_-12 → FIX R_45_-12 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_272_-82 → FIX R_272_-82 (0ms) [PD_-100%] → JMP R_-8_0 → FIX R_-8_0 (0ms) [PD_-14%] → REG R_1_1 (2163ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-41%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-52%] → REG R_1_1 (8ms) [PD_-17%] → REG R_1_0 (16ms) [PD_-25%] → REG R_1_1 (977ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (3ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (32ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (22ms) [PD_-15%] → REG R_1_1 (4ms) [PD_-18%] → REG R_1_2 (266ms) [PD_-18%] +MS → REG R_1_1 (15ms) [PD_-25%] → REG R_1_2 (653ms) [PD_-22%] → REG R_1_1 (892ms) [PD_-17%] → REG R_1_2 (20ms) [PD_-18%] → REG R_1_1 (5ms) [PD_-16%] → REG R_1_2 (987ms) [PD_-19%] → BLINK → FIX R_1_2 (start) [PD_-22%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (8ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (10ms) [PD_-100%] → REG R_1_2 (20ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (287ms) [PD_-19%] → REG R_1_1 (3ms) [PD_-22%] → REG R_1_2 (3ms) [PD_-15%] → REG R_1_1 (412ms) [PD_-19%] → REG R_1_2 (556ms) [PD_-22%] → BLINK → FIX R_1_2 (start) [PD_-25%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-22%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-62%] → REG R_6_2 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-63%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (4ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-24%] → REG R_1_2 (86ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (4ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (4ms) [PD_-23%] → REG R_1_1 (33ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (61ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (8ms) [PD_-19%] → REG R_1_1 (37ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (796ms) [PD_-18%] → REG R_1_2 (944ms) [PD_-17%] → REG R_1_1 (4014ms) [PD_-19%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-42%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (1461ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-22%] → JMP R_0_-4 → FIX R_0_-4 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-57%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-13%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (303ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-50%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (4ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (3038ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (5ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (2648ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (2777ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-74%] → REG R_1_2 (8ms) [PD_-46%] → REG R_1_1 (16ms) [PD_-45%] → REG R_1_2 (67ms) [PD_-17%] → REG R_1_1 (1400ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (189ms) [PD_-16%] → REG R_1_2 (440ms) [PD_-16%] → REG R_1_1 (1725ms) [PD_-18%] +MS → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (2098ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-33%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-48%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_6_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-17%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (11ms) [PD_-59%] → JMP R_2_4 → FIX R_2_4 (0ms) [PD_-63%] → REG R_1_2 (0ms) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_4_1 → FIX R_4_1 (0ms) [PD_-40%] → SAC R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-23%] → JMP R_10_3 → FIX R_10_3 (0ms) [PD_-100%] → REG R_1_1 (664ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-31%] → REG R_6_2 (8ms) [PD_-66%] → REG R_1_2 (0ms) [PD_-16%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-44%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (7ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (470ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_1_2 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-40%] → REG R_1_2 (36ms) [PD_-21%] → REG R_1_1 (528ms) [PD_-17%] → REG R_1_2 (748ms) [PD_-19%] → BLINK → FIX R_1_2 (start) [PD_-19%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_6_2 (16ms) [PD_-100%] → REG R_3_0 (4ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (6068ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (8ms) [PD_-36%] → REG R_1_1 (7ms) [PD_-27%] → REG R_1_2 (4ms) [PD_-25%] → REG R_1_1 (479ms) [PD_-21%] → BLINK → FIX R_1_2 (start) [PD_-31%] → REG R_0_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-20%] → REG R_0_2 (8ms) [PD_-60%] → REG R_6_2 (0ms) [PD_-42%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-20%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-42%] → REG R_1_2 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_0_2 (9ms) [PD_-61%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (8ms) [PD_-21%] → REG R_1_2 (282ms) [PD_-24%] → REG R_1_1 (7786ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_6_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-46%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_6_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (191ms) [PD_-18%] → BLINK → FIX R_1_2 (start) [PD_-14%] → REG R_1_1 (17ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-23%] → REG R_6_2 (7ms) [PD_-100%] → REG R_0_2 (9ms) [PD_-19%] → REG R_6_2 (6ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-59%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_2 (8ms) [PD_-14%] → REG R_1_1 (258ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-12%] → REG R_6_2 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-14%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (11ms) [PD_-100%] → REG R_6_2 (13ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-55%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (70ms) [PD_-17%] → REG R_1_1 (326ms) [PD_-15%] → REG R_1_2 (272ms) [PD_-16%] → REG R_1_1 (16ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (2562ms) [PD_-19%] +MS → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_+134%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (1019ms) [PD_-18%] → REG R_1_2 (10ms) [PD_-20%] → BLINK → FIX R_1_2 (start) [PD_-28%] → SAC R_1_3 → FIX R_1_3 (0ms) [PD_-49%] → REG R_0_2 (0ms) [PD_-53%] → REG R_0_1 (0ms) [PD_-100%] → JMP R_3_2 → FIX R_3_2 (7ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-36%] → REG R_3_2 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-15%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_2 (8ms) [PD_-33%] → REG R_0_2 (8ms) [PD_-60%] → REG R_3_2 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-22%] → REG R_3_2 (0ms) [PD_-15%] → REG R_0_2 (23ms) [PD_-20%] → REG R_1_2 (226ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (8ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_2 (8ms) [PD_-42%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-49%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (381ms) [PD_-20%] → REG R_1_1 (890ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_2 (8ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-58%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_0 (24ms) [PD_-63%] → REG R_1_1 (1319ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (6ms) [PD_-27%] → REG R_1_1 (208ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (16ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (9ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (21ms) [PD_-27%] → REG R_1_1 (4ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (12ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (48ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_2 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (8ms) [PD_-18%] → REG R_1_1 (9ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (9ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_2 (8ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_2 (8ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-33%] → REG R_1_2 (10ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (6ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-30%] → REG R_1_2 (32ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (26ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (40ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (177ms) [PD_-24%] → REG R_1_1 (364ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-41%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-27%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-71%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (8ms) [PD_-27%] → REG R_1_1 (510ms) [PD_-15%] → REG R_1_2 (33ms) [PD_-20%] → REG R_1_1 (4ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (1122ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (1302ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_6_2 (9ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-58%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (4ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-50%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_6_2 (0ms) [PD_-32%] → REG R_1_1 (482ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (9ms) [PD_-100%] → REG R_3_0 (10ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (5ms) [PD_-35%] → REG R_6_2 (7ms) [PD_-100%] → REG R_1_2 (16ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (208ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-65%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-51%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-49%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-30%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_+42%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+2%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-60%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-58%] → REG R_6_2 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_2 (12ms) [PD_-18%] → REG R_1_1 (68ms) [PD_-17%] → REG R_1_2 (96ms) [PD_-16%] → REG R_1_1 (4ms) [PD_-15%] → REG R_1_2 (12ms) [PD_-15%] → REG R_1_1 (20ms) [PD_-14%] → REG R_1_2 (12ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (4ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (4ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (24ms) [PD_-82%] → REG R_4_0 (0ms) [PD_-11%] → REG R_1_1 (8ms) [PD_-57%] → REG R_3_0 (8ms) [PD_-56%] → REG R_1_1 (7ms) [PD_-57%] → JMP R_12_0 → FIX R_12_0 (0ms) [PD_-12%] → JMP R_11_4 → FIX R_11_4 (0ms) [PD_-21%] → JMP R_-5_-1 → FIX R_-5_-1 (0ms) [PD_-15%] → REG R_1_1 (2551ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_1_2 (0ms) [PD_-13%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_0 (8ms) [PD_-75%] → REG R_1_2 (8ms) [PD_-57%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-57%] → REG R_1_1 (156ms) [PD_-19%] → End
P21_M04,Start → FIX R_1_1 (start) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-26%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-100%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-28%] → JMP R_6_2 → FIX R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (10ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-19%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-22%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-20%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_2 (0ms) [PD_-31%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_1_1 (644ms) [PD_-23%] +MS → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_6_2 (8ms) [PD_-76%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (2380ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_1_2 (0ms) [PD_-15%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-36%] → REG R_1_1 (492ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-23%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-13%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-11%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (706ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-35%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (2866ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-35%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-55%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-16%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (912ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_6_2 (4ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-53%] → REG R_1_0 (8ms) [PD_-76%] → REG R_3_0 (0ms) [PD_+9%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-69%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-13%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_6_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_1 (233ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-63%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-56%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (1608ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_0 (8ms) [PD_-56%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-11%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-8%] → REG R_1_1 (552ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-50%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+14%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-14%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (8ms) [PD_-13%] → REG R_1_1 (2742ms) [PD_-14%] +MS → BLINK → FIX R_1_1 (start) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (420ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (1382ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (3977ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-41%] → REG R_1_2 (7ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-59%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-51%] → REG R_1_2 (59ms) [PD_-25%] → REG R_1_1 (266ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (5ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-31%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_6_2 (9ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (368ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-33%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-68%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (8ms) [PD_-26%] → REG R_1_1 (29ms) [PD_-28%] → REG R_1_2 (64ms) [PD_-21%] → REG R_1_1 (60ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (32ms) [PD_-100%] → REG R_3_0 (3ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+16%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-25%] → REG R_6_2 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-58%] → REG R_6_2 (9ms) [PD_-100%] → REG R_0_0 (10ms) [PD_-17%] → REG R_6_2 (6ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-58%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-58%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_6_2 (7ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-59%] → REG R_6_2 (7ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-59%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-20%] → REG R_6_2 (8ms) [PD_-46%] → REG R_0_1 (0ms) [PD_-19%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-60%] → REG R_6_2 (8ms) [PD_-61%] → REG R_0_1 (0ms) [PD_-21%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-23%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-50%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_1 (16ms) [PD_-43%] → REG R_1_2 (92ms) [PD_-16%] → REG R_1_1 (1103ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → JMP R_4_14 → FIX R_4_14 (0ms) [PD_-54%] → REG R_3_0 (13ms) [PD_-100%] → REG R_6_2 (6ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → JMP R_6_8 → FIX R_6_8 (0ms) [PD_-72%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (10ms) [PD_-83%] → REG R_0_0 (0ms) [PD_-21%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-34%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (9ms) [PD_-100%] → JMP R_-20_14 → FIX R_-20_14 (0ms) [PD_-23%] → REG R_6_2 (0ms) [PD_-100%] → JMP R_3_-2 → FIX R_3_-2 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-23%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-21%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-68%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_-1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-23%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-18%] → JMP R_2_-40 → FIX R_2_-40 (0ms) [PD_-74%] → REG R_2_0 (0ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_6_2 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-20%] → REG R_6_2 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-23%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-19%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-59%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → JMP R_2_1 → FIX R_2_1 (7ms) [PD_-60%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-24%] → REG R_6_2 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-80%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (11ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-1%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (32ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → JMP R_-1_8 → FIX R_-1_8 (0ms) [PD_-55%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_-2_7 → FIX R_-2_7 (0ms) [PD_-17%] → REG R_3_0 (8ms) [PD_-100%] → JMP R_5_-7 → FIX R_5_-7 (0ms) [PD_-100%] → JMP R_35_-43 → FIX R_35_-43 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-58%] → JMP R_-1_6 → FIX R_-1_6 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_-1_5 → FIX R_-1_5 (0ms) [PD_-17%] → SAC R_0_5 → FIX R_0_5 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_7 → FIX R_0_7 (0ms) [PD_-100%] → JMP R_-3_13 → FIX R_-3_13 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → JMP R_-1_10 → FIX R_-1_10 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_-1_9 → FIX R_-1_9 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-55%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_6_2 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_6_2 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-59%] → REG R_6_2 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-55%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-59%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-69%] → JMP R_47_136 → FIX R_47_136 (0ms) [PD_-69%] → REG R_0_1 (0ms) [PD_-18%] → REG R_6_2 (8ms) [PD_-59%] → REG R_0_1 (8ms) [PD_-58%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_6_2 (8ms) [PD_-59%] → REG R_0_1 (0ms) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-36%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (10ms) [PD_-73%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (3ms) [PD_-28%] → REG R_6_2 (7ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-59%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-51%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_0_1 (0ms) [PD_-19%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-50%] → REG R_6_2 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (24ms) [PD_-58%] → REG R_0_0 (8ms) [PD_-67%] → REG R_0_1 (17ms) [PD_-45%] → REG R_6_2 (0ms) [PD_-57%] → REG R_0_1 (16ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-28%] → REG R_0_1 (8ms) [PD_-47%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-64%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (436ms) [PD_-18%] → REG R_1_1 (229ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-44%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-48%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-49%] → REG R_1_2 (32ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_3 (0ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-28%] → REG R_1_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_3 (8ms) [PD_+7%] → REG R_1_1 (8ms) [PD_-45%] → REG R_1_3 (7ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-24%] → REG R_1_1 (224ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-74%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (9ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (10ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-10%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-63%] → REG R_6_2 (6ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-71%] → REG R_0_2 (8ms) [PD_-46%] → REG R_1_0 (8ms) [PD_-63%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_2 (11ms) [PD_-59%] → REG R_1_1 (8ms) [PD_-59%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_3 (8ms) [PD_-19%] → REG R_1_1 (9ms) [PD_-65%] → REG R_1_3 (5ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-11%] → REG R_1_2 (7ms) [PD_-50%] → REG R_1_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (56ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (27ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-65%] → REG R_3_0 (39ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-57%] → JMP R_7_1 → FIX R_7_1 (0ms) [PD_-53%] → JMP R_-21_2 → FIX R_-21_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-3_1 → FIX R_-3_1 (0ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-14%] → JMP R_-10_0 → FIX R_-10_0 (0ms) [PD_-13%] → JMP R_109_-1 → FIX R_109_-1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-14%] → JMP R_-3_0 → FIX R_-3_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_-1_0 → FIX R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_-1_0 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-8%] → JMP R_-2_0 → FIX R_-2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → JMP R_-2_-2 → FIX R_-2_-2 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-5%] → JMP R_-8_-7 → FIX R_-8_-7 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_-17_-20 → FIX R_-17_-20 (0ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_-6_-7 → FIX R_-6_-7 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_-2_-3 → FIX R_-2_-3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_-11_-15 → FIX R_-11_-15 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_10_12 → FIX R_10_12 (0ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-13%] → JMP R_-79_-205 → FIX R_-79_-205 (0ms) [PD_-52%] → REG R_1_1 (77ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (36ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (72ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (10ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (40ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-45%] → REG R_1_1 (56ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (44ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (127ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-47%] → REG R_1_1 (48ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-50%] → REG R_1_1 (71ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (48ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (140ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-39%] → REG R_1_1 (72ms) [PD_-28%] → BLINK → FIX R_1_1 (start) [PD_-42%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-59%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-49%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-59%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (300ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-47%] → REG R_3_0 (8ms) [PD_-65%] → REG R_1_1 (0ms) [PD_-31%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_6_2 (9ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (6ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-48%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (517ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (180ms) [PD_-24%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-19%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-52%] → REG R_1_2 (8ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (56ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (165ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (40ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (96ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_2 (9ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (6ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-51%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (7ms) [PD_-6%] → REG R_1_2 (8ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (8ms) [PD_-6%] → REG R_1_2 (11ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (7ms) [PD_-37%] → REG R_1_1 (8ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-35%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (9ms) [PD_-40%] → REG R_1_1 (13ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (5ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (8ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (1ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-39%] → REG R_1_1 (8ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (8ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (8ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (8ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_2 (8ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (9ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (7ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (8ms) [PD_-29%] → REG R_1_1 (9ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (8ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (32ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (21ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (269ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (16ms) [PD_-16%] → JMP R_1_4 → FIX R_1_4 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-9%] → REG R_1_4 (8ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_4 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_4 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-11%] → REG R_2_0 (8ms) [PD_-18%] → REG R_1_4 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_4 (0ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-10%] → REG R_2_0 (16ms) [PD_-15%] → REG R_1_4 (0ms) [PD_-24%] → REG R_1_1 (15ms) [PD_-8%] → REG R_2_0 (28ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_0 (40ms) [PD_-18%] → REG R_1_4 (0ms) [PD_-9%] → REG R_2_0 (0ms) [PD_-9%] → REG R_1_4 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_4 (0ms) [PD_-26%] → REG R_1_1 (9ms) [PD_-9%] → REG R_2_0 (5ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_0 (23ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_0 (16ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_0 (56ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_0 (28ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_0 (48ms) [PD_-18%] → REG R_1_4 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_4 (0ms) [PD_-30%] → REG R_1_1 (6ms) [PD_-10%] → REG R_2_0 (17ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_0 (16ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_0 (17ms) [PD_-22%] → REG R_1_4 (0ms) [PD_-31%] → REG R_1_1 (9ms) [PD_-9%] → REG R_2_0 (29ms) [PD_-15%] → REG R_1_4 (0ms) [PD_-30%] → REG R_1_1 (8ms) [PD_-10%] → REG R_2_0 (12ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_0 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_0 (28ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_0 (96ms) [PD_-21%] → REG R_1_4 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_4 (10ms) [PD_-27%] → REG R_1_1 (7ms) [PD_-11%] → REG R_1_4 (7ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_4 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_4 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_4 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_4 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_4 (8ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_4 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_4 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_4 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-11%] → REG R_1_4 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_4 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_4 (0ms) [PD_-22%] → REG R_1_1 (13ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_0 (3ms) [PD_-17%] → REG R_1_4 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_0 (44ms) [PD_-15%] → REG R_1_1 (36ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-15%] → JMP R_6_3 → FIX R_6_3 (0ms) [PD_-100%] +MS → REG R_3_0 (7ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (6ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_6_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_+4%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_3 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-9%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (9ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-11%] → REG R_6_3 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (10ms) [PD_-100%] → REG R_6_3 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_6_3 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-70%] → REG R_2_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_1 (412ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_0_1 (0ms) [PD_-53%] → REG R_1_2 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-35%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-35%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (144ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (34ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-20%] → REG R_1_1 (688ms) [PD_-22%] → REG R_1_2 (8ms) [PD_+35%] → REG R_1_1 (24ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (0ms) [PD_+99%] → REG R_1_1 (96ms) [PD_-3%] → JMP R_7_3 → FIX R_7_3 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-23%] → REG R_7_3 (0ms) [PD_-28%] → REG R_1_1 (16ms) [PD_-23%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-20%] → REG R_7_3 (0ms) [PD_-29%] → REG R_1_1 (88ms) [PD_-10%] → REG R_2_2 (7ms) [PD_+72%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_+80%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (8ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_+63%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_+50%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_+76%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_2 (0ms) [PD_+69%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_+59%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_+80%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_2 (0ms) [PD_+58%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_2 (0ms) [PD_+59%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-27%] → REG R_1_1 (8ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+50%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_+49%] → REG R_1_1 (8ms) [PD_-15%] → REG R_2_1 (0ms) [PD_+79%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_2 (8ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-27%] → REG R_1_1 (8ms) [PD_+9%] → REG R_2_1 (0ms) [PD_-27%] → REG R_1_1 (9ms) [PD_-16%] → REG R_2_2 (0ms) [PD_+61%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_2 (0ms) [PD_+74%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_2 (0ms) [PD_+80%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_2 (0ms) [PD_+60%] → REG R_1_1 (1ms) [PD_+20%] → REG R_2_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_+22%] → REG R_2_2 (8ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_+60%] → REG R_1_1 (0ms) [PD_+60%] → REG R_2_2 (0ms) [PD_+61%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_+51%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_+51%] → REG R_1_1 (8ms) [PD_-18%] → REG R_2_1 (0ms) [PD_+80%] → REG R_1_1 (8ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (10ms) [PD_-100%] → REG R_7_3 (9ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (7ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-33%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-36%] → REG R_2_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-40%] → REG R_1_2 (8ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-65%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (8ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-21%] → REG R_1_1 (80ms) [PD_-12%] → REG R_7_3 (8ms) [PD_-61%] → REG R_1_1 (8ms) [PD_-19%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-15%] → REG R_7_3 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-11%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-23%] → REG R_1_1 (19ms) [PD_-15%] → REG R_2_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_2 (0ms) [PD_+40%] → REG R_2_1 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_2 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_2 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_2 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_2 (0ms) [PD_+26%] → REG R_1_1 (16ms) [PD_-16%] → REG R_7_3 (0ms) [PD_-25%] → REG R_1_1 (604ms) [PD_-21%] → REG R_7_3 (0ms) [PD_-30%] → REG R_1_1 (17ms) [PD_-16%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (49ms) [PD_-24%] → REG R_1_2 (628ms) [PD_-20%] → REG R_1_1 (31ms) [PD_-10%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_7_3 (20ms) [PD_-100%] → REG R_1_1 (112ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-36%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-12%] → REG R_7_3 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (168ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (32ms) [PD_-100%] → REG R_7_3 (7ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (24ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_7_3 (6ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (6ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (9ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_7_3 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (157ms) [PD_-23%] → REG R_1_2 (88ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-10%] → REG R_1_2 (63ms) [PD_-15%] → REG R_1_1 (67ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-66%] → REG R_7_3 (0ms) [PD_+33%] → REG R_1_1 (3738ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (26ms) [PD_-52%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-62%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-59%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-59%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-23%] → REG R_3_0 (8ms) [PD_-61%] → REG R_1_1 (8ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-62%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (16ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (39ms) [PD_-37%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (451ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_3_0 (24ms) [PD_-100%] → REG R_7_3 (6ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (9ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-71%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-57%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-78%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-56%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-56%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-77%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-55%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_1_1 (59ms) [PD_-74%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_7_3 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-13%] → REG R_1_1 (401ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (32ms) [PD_-100%] → REG R_7_3 (6ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (7ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_7_3 (7ms) [PD_-100%] → REG R_3_0 (17ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-69%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-40%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-42%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-43%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-38%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-68%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_3_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-32%] → REG R_1_0 (8ms) [PD_-66%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_2 (8ms) [PD_-56%] → REG R_1_1 (8ms) [PD_-69%] → REG R_1_2 (0ms) [PD_+11%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (137ms) [PD_-15%] → REG R_1_2 (12ms) [PD_-20%] → REG R_1_1 (104ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (4ms) [PD_-27%] → REG R_1_1 (24ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (12ms) [PD_-21%] → REG R_1_1 (56ms) [PD_-21%] → REG R_1_2 (4ms) [PD_-31%] → REG R_1_1 (23ms) [PD_-23%] → REG R_1_2 (362ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (80ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (108ms) [PD_-26%] → REG R_1_1 (13ms) [PD_-20%] → REG R_1_2 (97ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_2 (72ms) [PD_-20%] → REG R_1_1 (4ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (20ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_2 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_2 (8ms) [PD_-18%] → REG R_1_1 (32ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (184ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (177ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (16ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (1002ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-78%] → REG R_1_1 (7ms) [PD_-59%] → REG R_1_2 (13ms) [PD_-66%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (9ms) [PD_-59%] → REG R_1_3 (6ms) [PD_-61%] → REG R_1_1 (204ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-60%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (12ms) [PD_-48%] → REG R_1_2 (4ms) [PD_-26%] → REG R_1_1 (1211ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-33%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (1872ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (1841ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+270%] → REG R_1_1 (19ms) [PD_+38%] → REG R_2_2 (0ms) [PD_+374%] → REG R_1_1 (11ms) [PD_+89%] → REG R_2_2 (0ms) [PD_-21%] → REG R_1_1 (7ms) [PD_+93%] → REG R_2_2 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_+89%] → REG R_2_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-21%] → REG R_1_1 (160ms) [PD_+67%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (88ms) [PD_+82%] → REG R_2_2 (0ms) [PD_-21%] → REG R_1_1 (7ms) [PD_+120%] → REG R_2_2 (0ms) [PD_-20%] → REG R_1_1 (19ms) [PD_+66%] → REG R_2_2 (0ms) [PD_-20%] → REG R_1_1 (7ms) [PD_-15%] → REG R_2_2 (0ms) [PD_+299%] → REG R_1_1 (16ms) [PD_+33%] → REG R_1_2 (0ms) [PD_+262%] → REG R_1_1 (140ms) [PD_+42%] → REG R_2_2 (0ms) [PD_+375%] → REG R_1_1 (8ms) [PD_+89%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_+240%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_+257%] → REG R_1_1 (8ms) [PD_+80%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-14%] → REG R_1_2 (7ms) [PD_+241%] → REG R_1_1 (1422ms) [PD_+3%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_7_3 (7ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-17%] → REG R_7_3 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (396ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-62%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-40%] → REG R_2_1 (10ms) [PD_-49%] → REG R_3_0 (6ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+9%] → REG R_3_0 (9ms) [PD_-100%] → REG R_7_3 (8ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (7ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+1%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_7_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-19%] → REG R_2_1 (8ms) [PD_-24%] → REG R_1_1 (1100ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (1375ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_6_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+132%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (20ms) [PD_-31%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-74%] → REG R_1_2 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-16%] → REG R_6_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (249ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_2 (174ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_2 (8ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_2 (8ms) [PD_-18%] → REG R_1_1 (16ms) [PD_-23%] → REG R_1_2 (8ms) [PD_-26%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_2 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-28%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_2 (8ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_2 (8ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_2 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-28%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (34ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (8ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (703ms) [PD_-21%] +MS → BLINK → FIX R_1_2 (start) [PD_-27%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (11ms) [PD_-100%] → REG R_6_3 (5ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-100%] → REG R_1_2 (24ms) [PD_-35%] → REG R_1_1 (340ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_6_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_6_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_6_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-16%] → REG R_6_3 (0ms) [PD_-100%] → REG R_1_1 (1592ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (12ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → SAC R_3_1 → FIX R_3_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → JMP R_-5_3 → FIX R_-5_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (199ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (3054ms) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-75%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_1 (388ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_6_2 (9ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (10ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (4ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-73%] → REG R_1_2 (0ms) [PD_-13%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-41%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (481ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (1164ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-10%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (3664ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-42%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (243ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (4ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-64%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (1036ms) [PD_-18%] +MS → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-58%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (32ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (9ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-20%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (810ms) [PD_-21%] → REG R_1_1 (2525ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (8ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (1084ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (475ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (1120ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (768ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_2 (185ms) [PD_-18%] → REG R_1_1 (639ms) [PD_-14%] → REG R_1_2 (513ms) [PD_-22%] → BLINK → FIX R_1_2 (start) [PD_-27%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-37%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-62%] → REG R_0_2 (0ms) [PD_-62%] → REG R_1_2 (0ms) [PD_-51%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (3556ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+12%] → REG R_6_2 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-11%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-12%] → REG R_6_2 (5ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-12%] → REG R_6_2 (32ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (1968ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (11ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (836ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-53%] → REG R_1_1 (541ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-64%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (241ms) [PD_-20%] → REG R_1_2 (504ms) [PD_-21%] → REG R_1_1 (4104ms) [PD_-17%] +MS → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_1_2 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-42%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (10ms) [PD_-100%] → REG R_6_2 (5ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-71%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-63%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (11ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_6_2 (6ms) [PD_-100%] → REG R_3_0 (11ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (6ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_-2_7 (0ms) [PD_-65%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_17_-15 → FIX R_17_-15 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_-2_8 → FIX R_-2_8 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-18%] → SAC R_0_3 → FIX R_0_3 (0ms) [PD_-18%] → REG R_3_0 (9ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → JMP R_42_-53 → FIX R_42_-53 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_-5_17 → FIX R_-5_17 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_6_-7 → FIX R_6_-7 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → JMP R_20_-37 → FIX R_20_-37 (0ms) [PD_-100%] → JMP R_-3_7 → FIX R_-3_7 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_-1_5 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → JMP R_-21_23 → FIX R_-21_23 (0ms) [PD_-16%] → JMP R_-1_4 → FIX R_-1_4 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-17%] → REG R_0_3 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_-1_3 → FIX R_-1_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_-2_3 → FIX R_-2_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-17%] → SAC R_-1_2 → FIX R_-1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → JMP R_-26_10 → FIX R_-26_10 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → JMP R_-10_3 → FIX R_-10_3 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-100%] → SAC R_-1_1 → FIX R_-1_1 (0ms) [PD_-41%] → REG R_0_2 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (375ms) [PD_-16%] → BLINK → FIX R_1_2 (start) [PD_-22%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-21%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (458ms) [PD_-21%] → REG R_1_2 (271ms) [PD_-22%] → REG R_1_1 (4827ms) [PD_-19%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-41%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (669ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-40%] → REG R_6_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (7ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_6_2 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-29%] → REG R_1_1 (1199ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_6_2 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (2926ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_6_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_6_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_6_2 (11ms) [PD_-100%] → REG R_1_1 (2240ms) [PD_-24%] → End
P22_M01,Start → FIX R_1_2 (start) [PD_-18%] → SAC R_1_1 → FIX R_1_1 (20ms) [PD_-16%] → REG R_1_2 (1299ms) [PD_-18%] → REG R_1_1 (6787ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (66ms) [PD_-10%] → REG R_1_1 (24ms) [PD_-8%] → REG R_1_2 (1063ms) [PD_-13%] → REG R_1_1 (16ms) [PD_-13%] → REG R_1_2 (179ms) [PD_-14%] → REG R_1_1 (7298ms) [PD_-10%] → REG R_1_2 (944ms) [PD_-11%] → REG R_1_1 (3672ms) [PD_-5%] +MS → REG R_1_2 (25ms) [PD_-6%] → REG R_1_1 (14ms) [PD_-8%] → REG R_1_2 (778ms) [PD_-10%] → REG R_1_1 (6284ms) [PD_-4%] → REG R_1_2 (4ms) [PD_-6%] → REG R_1_1 (24ms) [PD_-8%] → REG R_1_2 (328ms) [PD_-7%] → REG R_1_1 (16ms) [PD_-7%] → REG R_1_2 (401ms) [PD_-8%] → REG R_1_1 (10800ms) [PD_-4%] → End
P22_M02,Start → FIX R_1_2 (start) [PD_-10%] → SAC R_1_1 → FIX R_1_1 (24ms) [PD_-7%] → REG R_1_2 (123ms) [PD_-8%] → SAC R_0_2 → FIX R_0_2 (356ms) [PD_-8%] → REG R_1_2 (748ms) [PD_-12%] → REG R_0_2 (336ms) [PD_-11%] → REG R_1_1 (196ms) [PD_-10%] → SAC R_0_1 → FIX R_0_1 (344ms) [PD_-6%] → REG R_1_1 (2400ms) [PD_-5%] → REG R_0_1 (68ms) [PD_-4%] → REG R_1_1 (964ms) [PD_-2%] → REG R_1_2 (22ms) [PD_-5%] → REG R_0_2 (270ms) [PD_-5%] → REG R_1_2 (742ms) [PD_-7%] → REG R_1_1 (209ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (44ms) [PD_-5%] → REG R_1_2 (23ms) [PD_-5%] → REG R_1_1 (3ms) [PD_-5%] → REG R_1_2 (13ms) [PD_-5%] → REG R_1_1 (14ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (4ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (4ms) [PD_-5%] → REG R_1_2 (828ms) [PD_-3%] → REG R_1_1 (4ms) [PD_-5%] → REG R_1_2 (12ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (292ms) [PD_-5%] → REG R_1_1 (2196ms) [PD_-1%] +MS → REG R_1_2 (143ms) [PD_-3%] → REG R_0_2 (36ms) [PD_-5%] → REG R_1_1 (24ms) [PD_-2%] → REG R_0_2 (87ms) [PD_-6%] → REG R_1_2 (668ms) [PD_-8%] → REG R_1_1 (3996ms) [PD_-2%] → REG R_1_2 (364ms) [PD_-6%] +MS → REG R_0_2 (15ms) [PD_-8%] → REG R_1_2 (8ms) [PD_-8%] → REG R_0_2 (147ms) [PD_-6%] → REG R_1_1 (24ms) [PD_-5%] → REG R_1_2 (1189ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (300ms) [PD_-1%] → REG R_0_2 (204ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (294ms) [PD_-4%] → REG R_1_2 (551ms) [PD_-4%] → REG R_1_1 (4608ms) [PD_-4%] → REG R_1_2 (74ms) [PD_-4%] → REG R_1_1 (20ms) [PD_-1%] → REG R_1_2 (47ms) [PD_-3%] → REG R_0_2 (102ms) [PD_-5%] → REG R_1_2 (1380ms) [PD_-9%] → REG R_1_1 (5164ms) [PD_-0%] → REG R_1_2 (193ms) [PD_-3%] → REG R_1_1 (388ms) [PD_-4%] → REG R_1_2 (16ms) [PD_-3%] → End
P22_M03,Start → FIX R_1_2 (start) [PD_-10%] → SAC R_0_2 → FIX R_0_2 (5ms) [PD_-7%] → REG R_1_2 (27ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_2 (8ms) [PD_-7%] → REG R_0_2 (8ms) [PD_-5%] → REG R_1_2 (38ms) [PD_-9%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_2 (4ms) [PD_-8%] → REG R_0_2 (21ms) [PD_-7%] → REG R_1_2 (3ms) [PD_-8%] → REG R_0_2 (263ms) [PD_-8%] → REG R_1_2 (139ms) [PD_-6%] → SAC R_1_1 → FIX R_1_1 (34ms) [PD_-6%] → SAC R_1_0 → FIX R_1_0 (532ms) [PD_-7%] → BLINK → FIX R_1_0 (start) [PD_-10%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-10%] → REG R_1_0 (32ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (4ms) [PD_-13%] → JMP R_3_2 → FIX R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_1_2 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_2 (637ms) [PD_-6%] → REG R_1_1 (318ms) [PD_-2%] → REG R_1_2 (988ms) [PD_-1%] → REG R_0_2 (217ms) [PD_-4%] → REG R_1_2 (5ms) [PD_-1%] → REG R_0_2 (4ms) [PD_-3%] → REG R_1_2 (5ms) [PD_-1%] → REG R_0_2 (4ms) [PD_-1%] → REG R_1_2 (11ms) [PD_-4%] → REG R_0_2 (59ms) [PD_-3%] → REG R_1_2 (4ms) [PD_-3%] → REG R_0_2 (4ms) [PD_-3%] → REG R_1_2 (12ms) [PD_-4%] → REG R_0_2 (4ms) [PD_-3%] → REG R_1_2 (4604ms) [PD_-1%] → BLINK → FIX R_1_2 (start) [PD_-8%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (2006ms) [PD_-7%] → REG R_1_1 (4010ms) [PD_+3%] → REG R_1_2 (218ms) [PD_+0%] → REG R_1_1 (32ms) [PD_-0%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (4ms) [PD_+1%] → REG R_1_2 (4ms) [PD_-1%] → REG R_1_1 (39ms) [PD_-1%] → REG R_1_2 (101ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_2 (9ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (8ms) [PD_-3%] → REG R_1_1 (29ms) [PD_-2%] → REG R_1_2 (3ms) [PD_-2%] → REG R_1_1 (108ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (9ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (1888ms) [PD_-3%] → REG R_1_2 (514ms) [PD_-3%] → REG R_1_1 (20ms) [PD_+2%] → REG R_1_2 (325ms) [PD_+1%] → REG R_1_1 (852ms) [PD_+2%] → REG R_1_2 (109ms) [PD_+3%] → REG R_1_1 (1072ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_2 (19ms) [PD_-2%] → REG R_1_1 (416ms) [PD_-2%] → REG R_1_2 (2436ms) [PD_-3%] → REG R_1_1 (16ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (74ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (4ms) [PD_-7%] → REG R_1_2 (8ms) [PD_-7%] → REG R_1_1 (4ms) [PD_-6%] → REG R_1_2 (4ms) [PD_-6%] → REG R_1_1 (4ms) [PD_-8%] → REG R_1_2 (4ms) [PD_-6%] → REG R_1_1 (456ms) [PD_-4%] → REG R_1_2 (64ms) [PD_-2%] → REG R_1_1 (8ms) [PD_-2%] → REG R_1_2 (8ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (8ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (310ms) [PD_-1%] → REG R_1_1 (4ms) [PD_-2%] → REG R_1_2 (8ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (508ms) [PD_-2%] → REG R_1_1 (4ms) [PD_-3%] → REG R_1_2 (4ms) [PD_-3%] → REG R_1_1 (17ms) [PD_-3%] → REG R_1_2 (7ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (34ms) [PD_-4%] → REG R_1_1 (2186ms) [PD_-6%] → REG R_1_2 (609ms) [PD_-7%] → REG R_1_1 (3543ms) [PD_-4%] → REG R_1_2 (400ms) [PD_-7%] → REG R_1_1 (236ms) [PD_-7%] → REG R_1_2 (678ms) [PD_-8%] → REG R_1_1 (299ms) [PD_-5%] → REG R_1_2 (3742ms) [PD_-3%] → REG R_1_1 (4469ms) [PD_-2%] → REG R_1_2 (13ms) [PD_-3%] → REG R_1_1 (11ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (5ms) [PD_-3%] → REG R_1_2 (79ms) [PD_-2%] → REG R_1_1 (88ms) [PD_-2%] → REG R_1_2 (804ms) [PD_-2%] → REG R_1_1 (24ms) [PD_+1%] → REG R_1_2 (120ms) [PD_+1%] → REG R_1_1 (320ms) [PD_+2%] → REG R_1_2 (3432ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (5ms) [PD_+5%] → REG R_1_1 (507ms) [PD_+5%] → REG R_1_2 (1083ms) [PD_+1%] → REG R_1_1 (236ms) [PD_-0%] → REG R_1_2 (2068ms) [PD_-5%] +MS → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (366ms) [PD_-9%] → REG R_1_1 (2299ms) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (8ms) [PD_-32%] → REG R_1_1 (120ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_1_0 (0ms) [PD_-59%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-53%] → REG R_1_2 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (2892ms) [PD_-1%] → REG R_1_2 (404ms) [PD_-4%] → REG R_1_1 (44ms) [PD_-8%] → End
P22_M04,Start → FIX R_1_2 (start) [PD_-7%] → SAC R_1_1 → FIX R_1_1 (24ms) [PD_-1%] → REG R_1_2 (643ms) [PD_+1%] → REG R_1_1 (284ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (12ms) [PD_+6%] → REG R_1_2 (191ms) [PD_+4%] → REG R_1_1 (12ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (3ms) [PD_+6%] → REG R_1_2 (331ms) [PD_+4%] → SAC R_0_2 → FIX R_0_2 (17ms) [PD_+3%] → REG R_1_2 (5ms) [PD_+3%] → REG R_0_2 (12ms) [PD_+3%] → REG R_1_2 (4ms) [PD_+2%] → REG R_0_2 (3ms) [PD_+2%] → REG R_1_2 (3ms) [PD_+2%] → REG R_0_2 (28ms) [PD_+2%] → REG R_1_2 (5ms) [PD_+2%] → REG R_0_2 (4ms) [PD_+1%] → REG R_1_2 (3ms) [PD_+1%] → REG R_0_2 (51ms) [PD_+0%] → REG R_1_2 (905ms) [PD_-4%] → REG R_1_1 (217ms) [PD_-3%] → REG R_1_2 (1035ms) [PD_+2%] → REG R_1_1 (2153ms) [PD_+3%] → REG R_1_2 (577ms) [PD_-2%] → REG R_1_1 (412ms) [PD_+2%] → SAC R_1_0 → FIX R_1_0 (280ms) [PD_+0%] → REG R_1_1 (208ms) [PD_+2%] +MS → REG R_1_2 (262ms) [PD_+3%] +MS → REG R_1_1 (3035ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (96ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (948ms) [PD_+14%] → REG R_1_2 (122ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (192ms) [PD_+13%] → REG R_1_2 (1303ms) [PD_+7%] → BLINK → FIX R_1_2 (start) [PD_+4%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (20ms) [PD_-25%] → JMP R_3_2 → FIX R_3_2 (0ms) [PD_-100%] → REG R_1_2 (27ms) [PD_-55%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (9ms) [PD_-4%] → SAC R_1_3 → FIX R_1_3 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (1432ms) [PD_+13%] → REG R_1_2 (1288ms) [PD_+8%] → REG R_0_2 (206ms) [PD_+4%] → REG R_1_2 (696ms) [PD_+3%] → REG R_1_1 (172ms) [PD_+4%] → REG R_1_2 (1344ms) [PD_+6%] → REG R_1_1 (2341ms) [PD_+11%] → SAC R_0_1 → FIX R_0_1 (195ms) [PD_+10%] → REG R_1_1 (192ms) [PD_+10%] → REG R_0_1 (260ms) [PD_+9%] → REG R_1_1 (216ms) [PD_+10%] → REG R_0_1 (456ms) [PD_+12%] → REG R_1_1 (740ms) [PD_+11%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (406ms) [PD_+7%] → REG R_1_2 (696ms) [PD_+3%] → REG R_1_1 (168ms) [PD_-0%] → REG R_1_2 (407ms) [PD_+3%] → REG R_1_1 (580ms) [PD_+4%] → REG R_1_2 (343ms) [PD_+5%] → REG R_1_1 (190ms) [PD_+5%] → REG R_1_2 (330ms) [PD_+10%] +MS → REG R_0_2 (1099ms) [PD_+8%] → REG R_1_2 (1695ms) [PD_+6%] → REG R_0_2 (252ms) [PD_+6%] → REG R_1_2 (849ms) [PD_+2%] → REG R_0_2 (287ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (192ms) [PD_-0%] → REG R_1_2 (45ms) [PD_+0%] → REG R_1_1 (8ms) [PD_-1%] → REG R_1_2 (12ms) [PD_+1%] → REG R_1_1 (32ms) [PD_+1%] → REG R_1_2 (8ms) [PD_-0%] → REG R_1_1 (108ms) [PD_+0%] → REG R_1_2 (76ms) [PD_+1%] → REG R_1_1 (460ms) [PD_+2%] → REG R_1_2 (184ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (4ms) [PD_+4%] → REG R_1_1 (1200ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (153ms) [PD_+8%] → REG R_0_2 (52ms) [PD_+6%] → REG R_1_2 (24ms) [PD_+8%] → REG R_0_2 (309ms) [PD_+3%] → REG R_1_2 (1174ms) [PD_+8%] → REG R_1_1 (540ms) [PD_+10%] → REG R_1_2 (256ms) [PD_+8%] → REG R_1_1 (448ms) [PD_+3%] → REG R_1_2 (52ms) [PD_+4%] → REG R_0_2 (4ms) [PD_+5%] → REG R_1_2 (4ms) [PD_+3%] → REG R_0_2 (0ms) [PD_+6%] → REG R_1_2 (8ms) [PD_+3%] → REG R_0_2 (4ms) [PD_+1%] → REG R_1_2 (11ms) [PD_+4%] → REG R_0_2 (0ms) [PD_+6%] → REG R_1_2 (8ms) [PD_+2%] → REG R_0_2 (4ms) [PD_+2%] → REG R_1_2 (12ms) [PD_+6%] → REG R_0_2 (98ms) [PD_+3%] → REG R_1_2 (1760ms) [PD_-1%] → REG R_1_1 (617ms) [PD_+4%] → REG R_1_2 (1123ms) [PD_+2%] → REG R_1_1 (1025ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_2 (11ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-5%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-39%] → REG R_2_2 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-5%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (764ms) [PD_+0%] → REG R_0_1 (208ms) [PD_-5%] → REG R_1_1 (212ms) [PD_-6%] → REG R_1_2 (703ms) [PD_-6%] → REG R_1_1 (740ms) [PD_-8%] → REG R_0_1 (675ms) [PD_-2%] → REG R_1_1 (61ms) [PD_+6%] → REG R_0_1 (4ms) [PD_+5%] → REG R_1_1 (4ms) [PD_+5%] → REG R_0_1 (23ms) [PD_+7%] → REG R_1_1 (10ms) [PD_+8%] → REG R_0_1 (5ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_1 (30ms) [PD_+5%] → REG R_1_1 (8ms) [PD_+6%] → REG R_0_1 (260ms) [PD_+4%] → REG R_1_1 (3ms) [PD_+3%] → REG R_0_1 (20ms) [PD_+3%] → REG R_1_1 (2824ms) [PD_-1%] → REG R_1_2 (327ms) [PD_-8%] → REG R_1_1 (635ms) [PD_-4%] → REG R_1_2 (129ms) [PD_-4%] → REG R_0_2 (124ms) [PD_-5%] → REG R_1_1 (1096ms) [PD_-0%] → REG R_1_2 (957ms) [PD_+1%] → REG R_0_2 (4ms) [PD_+5%] → REG R_1_2 (100ms) [PD_+3%] → REG R_0_2 (202ms) [PD_+2%] → REG R_1_2 (356ms) [PD_-1%] → REG R_0_2 (468ms) [PD_-4%] → REG R_1_2 (5ms) [PD_-3%] → REG R_0_2 (361ms) [PD_-3%] → REG R_1_2 (4ms) [PD_-2%] → REG R_0_2 (4ms) [PD_-5%] → REG R_1_2 (20ms) [PD_-3%] → REG R_0_2 (5ms) [PD_-3%] → REG R_1_2 (725ms) [PD_-3%] → REG R_1_1 (168ms) [PD_-6%] → REG R_1_2 (1736ms) [PD_-2%] → REG R_1_1 (987ms) [PD_+2%] → End
P23_M01,Start → FIX R_1_1 (start) [PD_-6%] +MS → SAC R_1_0 → FIX R_1_0 (442ms) [PD_+0%] → REG R_1_1 (4979ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (885ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_1 (11ms) [PD_+6%] → REG R_1_0 (8ms) [PD_-31%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-2%] → REG R_1_0 (32ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (2059ms) [PD_+5%] → REG R_1_0 (201ms) [PD_+7%] → REG R_1_1 (2756ms) [PD_+8%] → REG R_1_0 (0ms) [PD_+10%] → REG R_1_1 (207ms) [PD_+9%] → REG R_1_0 (2ms) [PD_+10%] → REG R_1_1 (90ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+6%] → REG R_1_1 (11ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (8ms) [PD_+7%] → REG R_1_1 (16ms) [PD_+10%] → REG R_1_0 (11ms) [PD_+10%] → REG R_1_1 (17ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+6%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_0 (12ms) [PD_+8%] → REG R_1_1 (13200ms) [PD_+3%] → BLINK → FIX R_1_1 (start) [PD_-5%] → JMP R_4_-1 → FIX R_4_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-42%] → REG R_4_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_4_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (10874ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (31ms) [PD_+4%] → REG R_1_0 (20ms) [PD_+5%] → REG R_1_1 (12ms) [PD_+5%] → REG R_1_0 (28ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (48ms) [PD_+6%] → REG R_1_1 (1040ms) [PD_+2%] → End
P23_M02,Start → FIX R_1_1 (start) [PD_+3%] +MS → End
P23_M03,Start → FIX R_1_1 (start) [PD_+7%] → SAC R_1_0 → FIX R_1_0 (314ms) [PD_+21%] → REG R_1_1 (944ms) [PD_+21%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_1 (18ms) [PD_+21%] → REG R_1_0 (102ms) [PD_+22%] → REG R_1_1 (431ms) [PD_+20%] → REG R_1_0 (3ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (59ms) [PD_+19%] → REG R_1_1 (4018ms) [PD_+17%] → REG R_1_0 (308ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (1130ms) [PD_+12%] +MS → REG R_1_1 (244ms) [PD_+15%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+14%] → JMP R_4_-1 → FIX R_4_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (3524ms) [PD_+11%] → BLINK → FIX R_1_1 (start) [PD_+11%] → BLINK → FIX R_1_1 (start) [PD_+11%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+14%] → REG R_1_0 (8ms) [PD_+0%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+18%] → REG R_4_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_0 (12ms) [PD_-18%] → REG R_1_1 (185ms) [PD_+12%] → REG R_0_1 (0ms) [PD_+21%] → BLINK → FIX R_0_1 (start) [PD_+3%] → REG R_1_1 (1670ms) [PD_+11%] → REG R_1_0 (119ms) [PD_+13%] → REG R_1_1 (1300ms) [PD_+16%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_+19%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (787ms) [PD_+19%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_4_-1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_4_-1 (0ms) [PD_-100%] → REG R_1_1 (468ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+22%] → REG R_1_1 (3253ms) [PD_+14%] → End
P23_M04,Start → FIX R_1_1 (start) [PD_+6%] → BLINK → FIX R_1_1 (start) [PD_+5%] → SAC R_1_0 → FIX R_1_0 (1297ms) [PD_+11%] +MS → REG R_1_1 (0ms) [PD_+15%] → REG R_1_0 (4ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (18ms) [PD_+14%] → REG R_1_1 (4ms) [PD_+14%] → REG R_1_0 (72ms) [PD_+15%] → REG R_1_1 (4592ms) [PD_+10%] +MS → REG R_1_0 (338ms) [PD_+17%] → REG R_1_1 (889ms) [PD_+16%] +MS → BLINK → FIX R_1_1 (start) [PD_-2%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (15ms) [PD_-30%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (6ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (630ms) [PD_+12%] → BLINK → FIX R_1_1 (start) [PD_-3%] → JMP R_4_-1 → FIX R_4_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_4_-1 (0ms) [PD_-100%] → REG R_1_1 (39ms) [PD_-56%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (8ms) [PD_-1%] → REG R_1_1 (2206ms) [PD_+13%] → REG R_1_0 (8ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_0 (20ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_0 (57ms) [PD_+14%] → REG R_1_1 (106ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_0 (94ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_0 (19ms) [PD_+15%] → REG R_1_1 (8ms) [PD_+16%] → REG R_1_0 (4ms) [PD_+16%] → REG R_1_1 (5ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_0 (8ms) [PD_+15%] → REG R_1_1 (4ms) [PD_+15%] → REG R_1_0 (4ms) [PD_+17%] → REG R_1_1 (344ms) [PD_+16%] → REG R_1_0 (8ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_0 (4ms) [PD_+15%] → REG R_1_1 (564ms) [PD_+14%] → REG R_1_0 (412ms) [PD_+14%] → REG R_1_1 (1256ms) [PD_+9%] +MS → BLINK → FIX R_1_1 (start) [PD_+13%] → BLINK → FIX R_1_1 (start) [PD_+15%] → REG R_1_0 (0ms) [PD_+9%] → REG R_1_1 (32ms) [PD_-20%] → REG R_1_0 (9ms) [PD_-43%] → REG R_1_1 (7ms) [PD_-41%] → REG R_1_0 (8ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-51%] → REG R_1_1 (8ms) [PD_-42%] → REG R_1_0 (8ms) [PD_-45%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_+11%] → REG R_1_0 (24ms) [PD_-27%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-45%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (524ms) [PD_+14%] → BLINK → FIX R_1_1 (start) [PD_+14%] → REG R_1_0 (0ms) [PD_+13%] → REG R_1_1 (20ms) [PD_-61%] → REG R_4_-1 (0ms) [PD_-100%] → SAC R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_4_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_4_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_4_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_4_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (48ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (681ms) [PD_+13%] → REG R_1_0 (2724ms) [PD_+14%] → REG R_1_1 (100ms) [PD_+19%] → End
P24_M01,Start → FIX R_1_1 (start) [PD_-3%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_+10%] → REG R_1_1 (20ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (11ms) [PD_+3%] → REG R_1_0 (22ms) [PD_-6%] → REG R_1_1 (22ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_+1%] → REG R_1_0 (4ms) [PD_-6%] → REG R_1_1 (20ms) [PD_-5%] → REG R_1_0 (4ms) [PD_-5%] → REG R_1_1 (892ms) [PD_-1%] → REG R_1_0 (1900ms) [PD_-2%] → SAC R_2_0 → FIX R_2_0 (5ms) [PD_-2%] → REG R_1_0 (13ms) [PD_-8%] → REG R_2_0 (6ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+15%] → REG R_2_0 (2ms) [PD_-2%] → REG R_1_0 (8ms) [PD_+4%] → REG R_2_0 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+15%] → REG R_2_0 (3ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (15ms) [PD_+9%] → REG R_1_0 (56ms) [PD_-3%] → REG R_2_0 (8ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+16%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (1490ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-12%] → REG R_1_0 (226ms) [PD_+9%] → REG R_2_0 (246ms) [PD_+3%] → REG R_1_0 (978ms) [PD_+7%] → REG R_1_1 (739ms) [PD_+4%] +MS → SAC R_2_1 → FIX R_2_1 (233ms) [PD_+4%] → REG R_1_1 (4ms) [PD_+23%] → REG R_1_0 (4ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (1154ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+33%] → REG R_1_0 (254ms) [PD_+13%] → REG R_2_0 (0ms) [PD_-8%] → REG R_1_0 (26ms) [PD_+9%] → REG R_2_0 (4ms) [PD_-8%] → REG R_1_0 (51ms) [PD_+12%] → REG R_2_0 (5ms) [PD_+12%] → REG R_1_0 (43ms) [PD_+9%] → REG R_2_0 (0ms) [PD_+32%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_0 (20ms) [PD_+6%] → REG R_1_0 (12ms) [PD_+13%] → REG R_2_0 (8ms) [PD_+33%] → REG R_1_0 (12ms) [PD_+13%] → REG R_2_0 (60ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-6%] → REG R_2_0 (176ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-7%] → REG R_2_0 (230ms) [PD_+12%] → REG R_1_0 (383ms) [PD_+14%] → REG R_2_0 (472ms) [PD_+13%] → REG R_1_0 (107ms) [PD_+7%] → BLINK → FIX R_1_0 (start) [PD_+11%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_0_-3 → FIX R_0_-3 (0ms) [PD_-100%] → SAC R_1_-2 → FIX R_1_-2 (13ms) [PD_-100%] → REG R_0_-3 (6ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-66%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (56ms) [PD_-10%] → SAC R_0_1 → FIX R_0_1 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+24%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+24%] → REG R_0_1 (9ms) [PD_-53%] → REG R_1_0 (874ms) [PD_+7%] +MS → REG R_1_1 (892ms) [PD_+9%] → REG R_2_1 (256ms) [PD_+8%] → REG R_1_0 (1543ms) [PD_+12%] → REG R_2_0 (0ms) [PD_+37%] → REG R_1_0 (0ms) [PD_-5%] → REG R_2_0 (1591ms) [PD_+12%] → REG R_1_1 (100ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+29%] → REG R_1_1 (21ms) [PD_+5%] → REG R_1_0 (67ms) [PD_+8%] → REG R_1_1 (4ms) [PD_+9%] → REG R_1_0 (156ms) [PD_+7%] → REG R_2_0 (252ms) [PD_+9%] → REG R_1_0 (1323ms) [PD_+9%] → BLINK → FIX R_1_0 (start) [PD_+4%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_0 (8ms) [PD_-21%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+30%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+33%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-53%] → REG R_1_1 (8ms) [PD_-6%] → REG R_1_0 (8ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_+32%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_+34%] → REG R_0_1 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_+27%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+26%] → REG R_0_1 (0ms) [PD_-52%] → REG R_1_1 (0ms) [PD_+28%] → REG R_0_1 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_+29%] → REG R_0_1 (8ms) [PD_-46%] → REG R_1_1 (8ms) [PD_+29%] → REG R_0_1 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_+29%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+29%] → SAC R_0_2 → FIX R_0_2 (10ms) [PD_-19%] → REG R_1_1 (178ms) [PD_+9%] → REG R_2_1 (12ms) [PD_+10%] → REG R_1_1 (514ms) [PD_+8%] → REG R_1_0 (2ms) [PD_+6%] → REG R_1_1 (20ms) [PD_+12%] → REG R_1_0 (8ms) [PD_+11%] → REG R_1_1 (4ms) [PD_+5%] → REG R_1_0 (406ms) [PD_+6%] → REG R_1_1 (459ms) [PD_+4%] → REG R_1_0 (126ms) [PD_+7%] → REG R_2_0 (116ms) [PD_+6%] → BLINK → FIX R_2_0 (start) [PD_+10%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_+28%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (96ms) [PD_-1%] → REG R_2_0 (0ms) [PD_+30%] → REG R_1_1 (0ms) [PD_-47%] → REG R_2_0 (10ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+30%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_+30%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_0 (15ms) [PD_+12%] → REG R_2_1 (36ms) [PD_+6%] → REG R_1_0 (2082ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+33%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (800ms) [PD_+13%] → REG R_1_0 (2442ms) [PD_+13%] → REG R_1_1 (13ms) [PD_-7%] → REG R_1_0 (23ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (158ms) [PD_+5%] → REG R_1_1 (695ms) [PD_+2%] → REG R_2_1 (116ms) [PD_-1%] → BLINK → FIX R_2_1 (start) [PD_+12%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_1 (32ms) [PD_-41%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (16ms) [PD_-36%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_2 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_2 (8ms) [PD_-25%] → REG R_1_0 (8ms) [PD_+17%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_0 (5700ms) [PD_+3%] → REG R_2_0 (0ms) [PD_+14%] → REG R_1_0 (8ms) [PD_-60%] → REG R_2_0 (550ms) [PD_-4%] → REG R_1_0 (822ms) [PD_+3%] → BLINK → FIX R_1_0 (start) [PD_-3%] → REG R_2_0 (0ms) [PD_+25%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-11%] → REG R_1_0 (33ms) [PD_-13%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-24%] → REG R_1_1 (4ms) [PD_+19%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (12ms) [PD_-37%] → REG R_1_1 (166ms) [PD_-3%] → REG R_2_1 (35ms) [PD_+1%] → End
P24_M02,Start → FIX R_1_0 (start) [PD_+4%] → SAC R_2_0 → FIX R_2_0 (410ms) [PD_+14%] → REG R_1_0 (182ms) [PD_+16%] → REG R_2_0 (1284ms) [PD_+19%] → REG R_1_0 (358ms) [PD_+20%] → REG R_2_0 (4ms) [PD_+19%] → REG R_1_0 (23ms) [PD_+33%] → REG R_2_0 (0ms) [PD_+1%] → REG R_1_0 (4ms) [PD_+19%] → REG R_2_0 (0ms) [PD_+39%] → REG R_1_0 (28ms) [PD_+20%] → REG R_2_0 (702ms) [PD_+19%] → REG R_1_0 (13ms) [PD_+25%] → REG R_2_0 (19ms) [PD_+22%] → REG R_1_0 (3ms) [PD_+15%] → REG R_2_0 (0ms) [PD_-3%] → REG R_1_0 (23ms) [PD_+7%] → REG R_2_0 (5ms) [PD_+16%] → REG R_1_0 (12ms) [PD_+25%] → REG R_2_0 (0ms) [PD_+35%] → REG R_1_0 (25ms) [PD_+19%] → REG R_2_0 (4ms) [PD_+15%] → REG R_1_0 (0ms) [PD_-2%] → REG R_2_0 (0ms) [PD_-2%] → REG R_1_0 (4ms) [PD_+15%] → REG R_2_0 (33ms) [PD_+29%] → REG R_1_0 (17ms) [PD_+8%] → SAC R_1_1 → FIX R_1_1 (8ms) [PD_+18%] → REG R_1_0 (314ms) [PD_+9%] → REG R_2_0 (366ms) [PD_+8%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-38%] → REG R_1_0 (408ms) [PD_+7%] → REG R_2_0 (1274ms) [PD_+16%] → REG R_1_0 (582ms) [PD_+18%] → REG R_2_0 (429ms) [PD_+15%] → REG R_1_0 (705ms) [PD_+15%] → REG R_2_0 (1355ms) [PD_+13%] +MS → REG R_1_0 (651ms) [PD_+11%] → REG R_2_0 (434ms) [PD_+8%] → REG R_1_0 (948ms) [PD_+14%] → REG R_2_0 (710ms) [PD_+15%] → REG R_1_0 (1294ms) [PD_+13%] → REG R_2_0 (4ms) [PD_+11%] → REG R_1_0 (16ms) [PD_+15%] → REG R_2_0 (0ms) [PD_+30%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_0 (17ms) [PD_+7%] → REG R_1_0 (4ms) [PD_+11%] → REG R_2_0 (623ms) [PD_+9%] → REG R_1_0 (259ms) [PD_+12%] → REG R_2_0 (1090ms) [PD_+12%] → REG R_1_0 (1505ms) [PD_+13%] → REG R_2_0 (576ms) [PD_+13%] → REG R_1_0 (682ms) [PD_+11%] → REG R_1_1 (4ms) [PD_-10%] → REG R_1_0 (94ms) [PD_+11%] → REG R_1_1 (11ms) [PD_+6%] → REG R_1_0 (4ms) [PD_+6%] → REG R_1_1 (24ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (8ms) [PD_+11%] → REG R_1_1 (4ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+22%] → REG R_1_1 (15ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+22%] → REG R_1_1 (4ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (75ms) [PD_+9%] → REG R_1_1 (30ms) [PD_+2%] → REG R_2_1 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_+23%] → REG R_2_1 (0ms) [PD_+24%] → REG R_2_0 (178ms) [PD_+8%] → BLINK → FIX R_2_0 (start) [PD_+12%] → REG R_2_1 (3ms) [PD_-15%] → REG R_1_1 (19ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_-2 (0ms) [PD_-100%] → SAC R_1_-2 → FIX R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-67%] → SAC R_0_0 → FIX R_0_0 (7ms) [PD_-51%] → REG R_1_1 (8ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_1 (7ms) [PD_+13%] → REG R_0_0 (0ms) [PD_-39%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_+22%] → REG R_1_0 (1954ms) [PD_+10%] → REG R_2_0 (926ms) [PD_+13%] → REG R_1_0 (268ms) [PD_+13%] → End
P24_M03,Start → FIX R_1_1 (start) [PD_-0%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-16%] → REG R_1_1 (20ms) [PD_+0%] → REG R_1_0 (12ms) [PD_+0%] → REG R_1_1 (12ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (3ms) [PD_-14%] → REG R_1_1 (51ms) [PD_-4%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (79ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-7%] → JMP R_1_-2 → FIX R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+15%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-64%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_-2 (9ms) [PD_-46%] → JMP R_4_0 → FIX R_4_0 (0ms) [PD_+23%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-59%] → REG R_4_0 (8ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_6_-3 → FIX R_6_-3 (0ms) [PD_+23%] → JMP R_0_-1 → FIX R_0_-1 (4ms) [PD_-100%] → JMP R_9_-5 → FIX R_9_-5 (0ms) [PD_-21%] → REG R_0_-1 (0ms) [PD_-6%] → REG R_1_-2 (0ms) [PD_-100%] → SAC R_0_-2 → FIX R_0_-2 (0ms) [PD_-100%] → JMP R_300_-300 → FIX R_300_-300 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_-63%] → REG R_1_1 (609ms) [PD_+3%] → SAC R_2_1 → FIX R_2_1 (143ms) [PD_+8%] → BLINK → FIX R_2_1 (start) [PD_-2%] → REG R_1_1 (0ms) [PD_+19%] → REG R_2_1 (8ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-56%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-53%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+21%] → REG R_0_0 (0ms) [PD_+0%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_0 (0ms) [PD_-68%] → REG R_1_1 (16ms) [PD_-24%] → REG R_1_-2 (0ms) [PD_-100%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-67%] → REG R_2_0 (3ms) [PD_-23%] → REG R_1_1 (52ms) [PD_-1%] → REG R_2_1 (515ms) [PD_+7%] → REG R_1_1 (117ms) [PD_+11%] → BLINK → FIX R_1_1 (start) [PD_+4%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-15%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → SAC R_2_-1 → FIX R_2_-1 (0ms) [PD_-55%] → REG R_1_-2 (0ms) [PD_-100%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-34%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-56%] → REG R_0_-2 (8ms) [PD_-47%] → REG R_1_1 (619ms) [PD_+13%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (11ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (10ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (15ms) [PD_-100%] → REG R_1_-2 (5ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (81ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (10ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (16ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (5ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (9ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-33%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (9ms) [PD_-100%] → REG R_0_-2 (11ms) [PD_-100%] → REG R_0_-1 (7ms) [PD_-34%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-7%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-5%] → REG R_2_0 (0ms) [PD_+31%] → REG R_0_0 (0ms) [PD_-38%] → REG R_2_0 (0ms) [PD_+31%] → REG R_0_0 (0ms) [PD_-6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (112ms) [PD_-5%] → BLINK → FIX R_1_0 (start) [PD_+15%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-1 (9ms) [PD_+23%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-42%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-22%] → REG R_0_-2 (0ms) [PD_-100%] → SAC R_0_-3 → FIX R_0_-3 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_-3 (0ms) [PD_+18%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_-2 (10ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-33%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-31%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_0 (10ms) [PD_+3%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_-1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_-1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_-1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_-1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_-1 (0ms) [PD_-21%] → REG R_1_0 (26ms) [PD_-15%] → REG R_1_-1 (16ms) [PD_-76%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-6%] → REG R_2_-1 (0ms) [PD_+27%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-37%] → REG R_1_-1 (9ms) [PD_-54%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_-1 (7ms) [PD_-37%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+25%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_-1 (17ms) [PD_-69%] → SAC R_2_-2 → FIX R_2_-2 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-9%] → REG R_2_-2 (8ms) [PD_-39%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_+23%] → REG R_1_-1 (0ms) [PD_-8%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-7%] → REG R_1_-2 (0ms) [PD_+25%] → REG R_2_-1 (8ms) [PD_-8%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-8%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-10%] → REG R_0_-2 (10ms) [PD_-100%] → SAC R_1_-3 → FIX R_1_-3 (0ms) [PD_-100%] → JMP R_4_79 → FIX R_4_79 (0ms) [PD_-9%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (4ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (5ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (10ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (9ms) [PD_-100%] → REG R_0_-2 (5ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (9ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (10ms) [PD_-100%] → REG R_1_-2 (6ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-55%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-37%] → REG R_0_-2 (8ms) [PD_-42%] → REG R_1_0 (0ms) [PD_+16%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (8ms) [PD_-30%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_+23%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-25%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-72%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_-65%] → REG R_0_-2 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (40ms) [PD_+5%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-18%] → REG R_1_0 (405ms) [PD_+12%] → REG R_1_1 (1044ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (4ms) [PD_+9%] → REG R_1_1 (99ms) [PD_+12%] → REG R_1_0 (32ms) [PD_+20%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (70ms) [PD_+17%] → REG R_1_0 (44ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+33%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (424ms) [PD_+16%] → BLINK → FIX R_1_1 (start) [PD_+8%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+34%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+36%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+36%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (8ms) [PD_+34%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_0 (44ms) [PD_+17%] → BLINK → FIX R_1_0 (start) [PD_-1%] → REG R_1_1 (8ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_0_-2 (8ms) [PD_-50%] → REG R_1_0 (24ms) [PD_-72%] → REG R_1_-1 (0ms) [PD_+33%] → REG R_0_0 (8ms) [PD_-34%] → REG R_1_-1 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_0 (9ms) [PD_-34%] → REG R_1_-1 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-2%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+36%] → REG R_2_0 (5ms) [PD_-52%] → REG R_1_1 (0ms) [PD_+35%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+36%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (277ms) [PD_+22%] → REG R_1_1 (463ms) [PD_+15%] → REG R_2_1 (447ms) [PD_+13%] → REG R_2_0 (391ms) [PD_+15%] → REG R_2_1 (4ms) [PD_+32%] → REG R_1_1 (181ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (118ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+35%] → REG R_2_0 (710ms) [PD_+20%] → REG R_1_0 (4ms) [PD_+19%] → REG R_1_1 (8ms) [PD_+13%] → REG R_1_0 (234ms) [PD_+22%] → REG R_1_1 (110ms) [PD_+20%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (500ms) [PD_+14%] → REG R_1_0 (888ms) [PD_+10%] → BLINK → FIX R_1_0 (start) [PD_+8%] → REG R_1_1 (0ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-66%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (5ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+32%] → REG R_1_1 (6ms) [PD_-87%] → REG R_0_1 (0ms) [PD_-56%] → REG R_1_1 (8ms) [PD_+31%] → REG R_0_0 (8ms) [PD_-56%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_0 (190ms) [PD_+4%] → REG R_2_0 (530ms) [PD_+14%] → REG R_1_0 (17ms) [PD_+6%] → REG R_1_1 (548ms) [PD_+9%] → BLINK → FIX R_1_1 (start) [PD_+11%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (12ms) [PD_-68%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-36%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (52ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_0 (10ms) [PD_-22%] → REG R_1_1 (217ms) [PD_+11%] → REG R_1_0 (8ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (190ms) [PD_+13%] → BLINK → FIX R_1_0 (start) [PD_+19%] → REG R_2_0 (0ms) [PD_+39%] → REG R_1_-1 (0ms) [PD_+0%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+40%] → REG R_2_-1 (0ms) [PD_-3%] → REG R_2_0 (0ms) [PD_+39%] → REG R_2_-1 (0ms) [PD_-3%] → REG R_2_0 (0ms) [PD_+40%] → REG R_2_-1 (25ms) [PD_-33%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_-1 (5ms) [PD_-67%] → REG R_2_0 (0ms) [PD_+41%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (56ms) [PD_-16%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-4%] → REG R_1_-1 (0ms) [PD_-4%] → REG R_2_-1 (8ms) [PD_-22%] → REG R_1_-1 (0ms) [PD_-2%] → REG R_2_-1 (17ms) [PD_-44%] → REG R_1_-1 (0ms) [PD_-3%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_-1 (40ms) [PD_-42%] → REG R_1_-1 (8ms) [PD_+35%] → REG R_2_-1 (0ms) [PD_-5%] → REG R_1_-1 (0ms) [PD_-52%] → REG R_2_-1 (40ms) [PD_-3%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-4%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-4%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-4%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-4%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_2_-4 → FIX R_2_-4 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_8_-46 → FIX R_8_-46 (0ms) [PD_-5%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (4ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-10%] → REG R_1_-2 (0ms) [PD_-10%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-45%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-48%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (8ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (16ms) [PD_+1%] → REG R_1_1 (6ms) [PD_+30%] → REG R_1_0 (274ms) [PD_+15%] → BLINK → FIX R_1_0 (start) [PD_+22%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (8ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (10ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (8ms) [PD_-1%] → REG R_1_2 (8ms) [PD_+21%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (31ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+32%] → REG R_0_1 (8ms) [PD_-17%] → REG R_1_1 (10ms) [PD_+33%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_0 (712ms) [PD_+19%] → BLINK → FIX R_1_0 (start) [PD_+4%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+29%] → REG R_1_-2 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+33%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+26%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+26%] → REG R_1_0 (8ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+20%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_0 (242ms) [PD_+19%] → BLINK → FIX R_1_0 (start) [PD_+7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_0 (32ms) [PD_-35%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (9ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-74%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_+40%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_+40%] → REG R_1_0 (8ms) [PD_+26%] → REG R_2_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_+41%] → REG R_2_1 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+40%] → REG R_1_-2 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_+42%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (1152ms) [PD_+15%] → REG R_1_1 (290ms) [PD_+17%] → REG R_1_0 (291ms) [PD_+19%] → REG R_1_1 (462ms) [PD_+19%] → REG R_2_1 (437ms) [PD_+16%] → REG R_2_0 (17ms) [PD_+19%] → REG R_1_0 (28ms) [PD_+17%] → REG R_2_0 (158ms) [PD_+11%] → REG R_1_0 (1741ms) [PD_+19%] → REG R_2_0 (610ms) [PD_+19%] → BLINK → FIX R_2_0 (start) [PD_+13%] → REG R_2_1 (0ms) [PD_+31%] → REG R_1_0 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_+36%] → REG R_1_0 (6ms) [PD_-18%] → REG R_0_-1 (0ms) [PD_-57%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_+40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_3 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_+6%] → REG R_0_-2 (0ms) [PD_+7%] → REG R_0_0 (8ms) [PD_-47%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-47%] → REG R_0_-2 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-45%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-19%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_1 (9ms) [PD_+4%] → REG R_1_0 (20ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_+27%] → REG R_1_0 (80ms) [PD_+1%] → BLINK → FIX R_1_0 (start) [PD_+7%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (28ms) [PD_-40%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-67%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-15%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-13%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_-2 (11ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (5ms) [PD_-23%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-13%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-1 (9ms) [PD_-51%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-4%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-5%] → REG R_1_-3 (0ms) [PD_-5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-5%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-7%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-7%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-7%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-8%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-7%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-7%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-7%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-8%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-4 (0ms) [PD_-100%] → JMP R_2_-6 → FIX R_2_-6 (0ms) [PD_-8%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_-6 (0ms) [PD_-10%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_3_-7 → FIX R_3_-7 (0ms) [PD_-9%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_3_-8 → FIX R_3_-8 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_3_-9 → FIX R_3_-9 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_4_-13 → FIX R_4_-13 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_5_-14 → FIX R_5_-14 (0ms) [PD_-9%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_2_-3 → FIX R_2_-3 (0ms) [PD_-14%] → JMP R_3_-5 → FIX R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (5ms) [PD_-100%] → JMP R_3_-6 → FIX R_3_-6 (0ms) [PD_-10%] → REG R_3_-5 (0ms) [PD_-12%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-14%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-13%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-11%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-12%] → REG R_3_-6 (0ms) [PD_-11%] → REG R_0_-2 (0ms) [PD_-11%] → JMP R_4_-7 → FIX R_4_-7 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-11%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_4_-6 → FIX R_4_-6 (0ms) [PD_-11%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-14%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-12%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-14%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-7 (0ms) [PD_-10%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-15%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-7 (0ms) [PD_-8%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-8%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_2_-5 → FIX R_2_-5 (0ms) [PD_-7%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-6 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-5 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_2_-7 → FIX R_2_-7 (0ms) [PD_-9%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-7 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-8 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-10%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_3_-4 → FIX R_3_-4 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-4 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-4 (0ms) [PD_-11%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-4 (0ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-5 (0ms) [PD_-13%] → REG R_2_-6 (0ms) [PD_-10%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-6 (0ms) [PD_-9%] → REG R_0_-2 (4ms) [PD_-100%] → REG R_3_-4 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-17%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_-8_41 → FIX R_-8_41 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-4 (0ms) [PD_-13%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-4 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (11ms) [PD_-56%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (14ms) [PD_-71%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-14%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-13%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-14%] → REG R_3_-5 (0ms) [PD_-16%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_3_-7 (0ms) [PD_-11%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-13%] → REG R_4_-6 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-14%] → REG R_3_-7 (0ms) [PD_-12%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_4_-6 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-14%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-13%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-17%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-7 (0ms) [PD_-10%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-7 (0ms) [PD_-12%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_4_-12 → FIX R_4_-12 (0ms) [PD_-10%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_4_-11 → FIX R_4_-11 (0ms) [PD_-12%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_4_-12 (0ms) [PD_-12%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_6_-22 → FIX R_6_-22 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_6_-19 → FIX R_6_-19 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_5_-13 → FIX R_5_-13 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-4 (0ms) [PD_-14%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-15%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_4_-32 → FIX R_4_-32 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-5%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+25%] → REG R_1_-1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-55%] → REG R_1_-1 (0ms) [PD_-7%] → REG R_1_0 (788ms) [PD_+14%] +MS → REG R_1_1 (259ms) [PD_+12%] → REG R_2_1 (585ms) [PD_+8%] → REG R_2_0 (0ms) [PD_+26%] → REG R_1_0 (730ms) [PD_+14%] → REG R_2_0 (1477ms) [PD_+14%] → REG R_1_0 (761ms) [PD_+12%] → BLINK → FIX R_1_0 (start) [PD_+7%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+30%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (60ms) [PD_-14%] → REG R_1_1 (128ms) [PD_+12%] → REG R_1_0 (4ms) [PD_-5%] → REG R_1_1 (10ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+29%] → REG R_1_1 (24ms) [PD_+15%] → REG R_1_0 (4ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+30%] → REG R_1_0 (105ms) [PD_+16%] → BLINK → FIX R_1_0 (start) [PD_+14%] → REG R_1_1 (32ms) [PD_+15%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (8ms) [PD_-36%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (11ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (4ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-36%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-36%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-21%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-56%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-60%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-13%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+24%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+31%] → REG R_2_-1 (0ms) [PD_+31%] → REG R_0_-2 (0ms) [PD_+21%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+30%] → REG R_2_-1 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-4%] → REG R_2_-1 (0ms) [PD_+32%] → REG R_2_1 (0ms) [PD_+32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+46%] → REG R_2_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_+32%] → REG R_2_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+32%] → REG R_2_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_+32%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+32%] → REG R_2_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+28%] → REG R_2_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+30%] → REG R_2_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+36%] → REG R_2_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+28%] → REG R_2_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+23%] → REG R_2_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+26%] → REG R_2_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+26%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+36%] → REG R_2_0 (702ms) [PD_+9%] → REG R_1_0 (281ms) [PD_+13%] → REG R_1_1 (939ms) [PD_+17%] → REG R_2_1 (689ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+31%] → REG R_2_1 (0ms) [PD_-7%] → REG R_1_1 (16ms) [PD_+2%] → REG R_0_-1 (0ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_-1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+30%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (384ms) [PD_+13%] → REG R_2_1 (411ms) [PD_+15%] → REG R_2_0 (268ms) [PD_+14%] → BLINK → FIX R_2_0 (start) [PD_+22%] → REG R_1_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_+35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+29%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+33%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+59%] → REG R_1_0 (0ms) [PD_+34%] → REG R_1_1 (9ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_+35%] → REG R_1_1 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_+34%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_+34%] → REG R_1_1 (8ms) [PD_-5%] → REG R_1_0 (8ms) [PD_+33%] → REG R_1_1 (8ms) [PD_-84%] → REG R_1_0 (0ms) [PD_+34%] → REG R_1_1 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_+33%] → REG R_1_1 (8ms) [PD_-86%] → REG R_2_0 (8ms) [PD_+25%] → REG R_1_0 (44ms) [PD_-3%] → REG R_2_0 (314ms) [PD_+16%] → REG R_1_0 (740ms) [PD_+23%] → REG R_2_0 (696ms) [PD_+27%] → BLINK → FIX R_2_0 (start) [PD_+27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+48%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_+9%] → REG R_2_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_+48%] → REG R_1_0 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_+45%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+47%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+48%] → REG R_1_0 (0ms) [PD_-48%] → REG R_2_1 (0ms) [PD_+47%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_+45%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_0 (9ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+44%] → REG R_2_0 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_+44%] → REG R_2_0 (0ms) [PD_-59%] → REG R_2_1 (0ms) [PD_+44%] → REG R_2_0 (5ms) [PD_+4%] → REG R_2_1 (8ms) [PD_+45%] → REG R_2_0 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_+45%] → REG R_2_0 (32ms) [PD_-9%] → REG R_2_1 (0ms) [PD_+46%] → REG R_2_0 (806ms) [PD_+26%] → REG R_1_0 (288ms) [PD_+21%] → BLINK → FIX R_1_0 (start) [PD_+23%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+41%] → REG R_1_-2 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+38%] → JMP R_2_14 → FIX R_2_14 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-50%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+27%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+32%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_4_1 → FIX R_4_1 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-100%] → REG R_4_1 (0ms) [PD_+4%] → SAC R_5_1 → FIX R_5_1 (0ms) [PD_-100%] → REG R_1_0 (11ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+35%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-33%] → REG R_3_1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_+17%] → REG R_0_0 (0ms) [PD_+32%] → REG R_1_0 (0ms) [PD_+37%] → REG R_3_1 (0ms) [PD_+4%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-32%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+41%] → REG R_3_1 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_+36%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+43%] → JMP R_3_2 → FIX R_3_2 (0ms) [PD_+2%] → REG R_3_1 (0ms) [PD_+2%] → REG R_1_0 (8ms) [PD_-30%] → REG R_3_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (11ms) [PD_-11%] → REG R_2_0 (0ms) [PD_+42%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-0%] → REG R_2_0 (8ms) [PD_+44%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+42%] → REG R_2_2 (0ms) [PD_+42%] → REG R_3_1 (0ms) [PD_-0%] → REG R_2_0 (8ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+1%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+0%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_+1%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+1%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+1%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+0%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-0%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-1%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+4%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+4%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+3%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_6_1 → FIX R_6_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-32%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (10ms) [PD_-100%] → REG R_1_-2 (14ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (5ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+42%] → REG R_3_0 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_+42%] → REG R_3_0 (0ms) [PD_-45%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_+32%] → REG R_1_-2 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_+31%] → REG R_1_-2 (0ms) [PD_-17%] → REG R_3_0 (8ms) [PD_-3%] → REG R_2_0 (12ms) [PD_-5%] → REG R_2_1 (0ms) [PD_+32%] → REG R_1_0 (0ms) [PD_-43%] → REG R_2_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_+32%] → REG R_2_0 (324ms) [PD_+9%] → BLINK → FIX R_2_0 (start) [PD_+7%] → REG R_2_1 (0ms) [PD_+25%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-68%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+29%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+12%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (11ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_2 (7ms) [PD_-15%] → REG R_1_0 (1227ms) [PD_+9%] → REG R_2_0 (565ms) [PD_+14%] → REG R_2_1 (558ms) [PD_+10%] → REG R_2_0 (586ms) [PD_+8%] → REG R_1_0 (1340ms) [PD_+10%] → REG R_2_0 (223ms) [PD_+14%] → REG R_2_1 (0ms) [PD_+36%] → REG R_1_0 (0ms) [PD_-5%] → REG R_2_1 (8ms) [PD_+35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_-2 (0ms) [PD_-34%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (10ms) [PD_-100%] → REG R_0_-2 (12ms) [PD_-100%] → REG R_1_-2 (5ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (4ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (4ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (5ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (9ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (10ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-77%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (5ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_1_-2 (11ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (5ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (107ms) [PD_+12%] +MS → BLINK → FIX R_1_0 (start) [PD_+26%] → REG R_1_1 (12ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_-59%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-78%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (6ms) [PD_+23%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_1 (1532ms) [PD_+12%] → REG R_2_1 (16ms) [PD_+11%] → REG R_2_0 (137ms) [PD_+16%] → BLINK → FIX R_2_0 (start) [PD_+24%] → REG R_2_1 (0ms) [PD_+35%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_1 (8ms) [PD_+20%] → REG R_2_0 (8ms) [PD_-5%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-48%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-48%] → REG R_2_1 (0ms) [PD_+36%] → REG R_0_0 (0ms) [PD_+33%] → REG R_1_1 (0ms) [PD_+33%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-75%] → REG R_2_1 (0ms) [PD_+36%] → REG R_0_1 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+35%] → REG R_0_1 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_+32%] → REG R_0_1 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_+37%] → REG R_0_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+36%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+36%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+35%] → REG R_1_2 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_+36%] → REG R_1_2 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_+37%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+37%] → REG R_1_-2 (13ms) [PD_-100%] → REG R_2_0 (206ms) [PD_+13%] → REG R_1_0 (1129ms) [PD_+21%] → BLINK → FIX R_1_0 (start) [PD_+6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+42%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+42%] → REG R_0_0 (8ms) [PD_-40%] → REG R_1_1 (8ms) [PD_+24%] → REG R_0_1 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-65%] → REG R_0_1 (13ms) [PD_-68%] → REG R_1_1 (8ms) [PD_+37%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+39%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+38%] → REG R_0_1 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_+37%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+39%] → REG R_0_1 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-38%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_0 (312ms) [PD_+21%] → REG R_1_1 (902ms) [PD_+18%] → REG R_2_1 (412ms) [PD_+8%] → REG R_2_0 (4ms) [PD_+9%] → REG R_1_0 (459ms) [PD_+7%] → REG R_1_1 (541ms) [PD_+10%] → REG R_1_0 (537ms) [PD_+8%] → REG R_1_1 (208ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_0 (4ms) [PD_+9%] → REG R_1_1 (4ms) [PD_-6%] → REG R_1_0 (10ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (504ms) [PD_+11%] → REG R_1_1 (23ms) [PD_+16%] → REG R_2_1 (0ms) [PD_-12%] → REG R_1_1 (12ms) [PD_+12%] → REG R_2_1 (0ms) [PD_+31%] → REG R_1_1 (40ms) [PD_+8%] → REG R_2_1 (285ms) [PD_+13%] → REG R_2_0 (2ms) [PD_+36%] → REG R_2_1 (5ms) [PD_+14%] → REG R_2_0 (830ms) [PD_+14%] → REG R_2_1 (776ms) [PD_+12%] → BLINK → FIX R_2_1 (start) [PD_+15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-49%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (9ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+38%] → REG R_1_1 (0ms) [PD_+35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+34%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+33%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+32%] → REG R_1_1 (16ms) [PD_-3%] → REG R_1_0 (24ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_0 (258ms) [PD_+16%] → REG R_2_0 (545ms) [PD_+15%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (146ms) [PD_+8%] → End
P24_M04,Start → FIX R_2_0 (start) [PD_+14%] → SAC R_1_0 → FIX R_1_0 (8ms) [PD_+2%] → SAC R_1_1 → FIX R_1_1 (308ms) [PD_+7%] → REG R_1_0 (600ms) [PD_+10%] → REG R_1_1 (472ms) [PD_+13%] → SAC R_2_1 → FIX R_2_1 (254ms) [PD_+16%] → REG R_2_0 (18ms) [PD_+11%] → REG R_2_1 (0ms) [PD_-4%] → REG R_2_0 (12ms) [PD_+24%] → REG R_2_1 (8ms) [PD_+21%] → REG R_2_0 (1056ms) [PD_+17%] → REG R_2_1 (0ms) [PD_+39%] → REG R_2_0 (0ms) [PD_-2%] → REG R_2_1 (4ms) [PD_-1%] → REG R_1_1 (1840ms) [PD_+19%] → BLINK → FIX R_1_1 (start) [PD_-0%] → JMP R_1_-2 → FIX R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (40ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (1434ms) [PD_+23%] → REG R_1_0 (132ms) [PD_+21%] → REG R_2_0 (24ms) [PD_+26%] → REG R_1_0 (4ms) [PD_+24%] → REG R_2_0 (45ms) [PD_+30%] → REG R_1_0 (4ms) [PD_+24%] → REG R_2_0 (16ms) [PD_+12%] → REG R_1_0 (152ms) [PD_+26%] → REG R_1_1 (1772ms) [PD_+23%] → REG R_2_1 (511ms) [PD_+19%] → REG R_2_0 (6ms) [PD_+25%] → REG R_2_1 (0ms) [PD_+39%] → REG R_2_0 (0ms) [PD_+39%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_0 (62ms) [PD_+17%] → BLINK → FIX R_2_0 (start) [PD_+18%] → REG R_2_1 (12ms) [PD_+38%] → REG R_1_1 (0ms) [PD_+38%] → REG R_2_1 (8ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+40%] → REG R_2_1 (0ms) [PD_-53%] → REG R_1_1 (8ms) [PD_-41%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (56ms) [PD_-4%] → SAC R_1_2 → FIX R_1_2 (8ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (8ms) [PD_+13%] → REG R_1_2 (8ms) [PD_-6%] → REG R_1_1 (11ms) [PD_+29%] → REG R_1_2 (14ms) [PD_+21%] → REG R_1_0 (31ms) [PD_+19%] → REG R_1_1 (11ms) [PD_+34%] → REG R_1_0 (333ms) [PD_+14%] → REG R_2_0 (416ms) [PD_+16%] → REG R_1_0 (9ms) [PD_+19%] → REG R_2_0 (12ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+33%] → REG R_2_0 (700ms) [PD_+16%] → REG R_1_0 (294ms) [PD_+21%] → REG R_2_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+38%] → REG R_2_0 (1900ms) [PD_+19%] → REG R_1_0 (1872ms) [PD_+18%] → BLINK → FIX R_1_0 (start) [PD_+15%] → REG R_1_1 (10ms) [PD_+34%] → REG R_1_0 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-68%] → REG R_1_-2 (0ms) [PD_-100%] → SAC R_0_-2 → FIX R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_1 (13ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (8ms) [PD_-67%] → REG R_1_2 (6ms) [PD_+5%] → REG R_1_0 (7ms) [PD_-51%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_0 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_0 (86ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_0 (974ms) [PD_+21%] → BLINK → FIX R_1_0 (start) [PD_+1%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+39%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (14ms) [PD_-33%] → REG R_1_0 (12ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+37%] → REG R_1_0 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-49%] → REG R_1_1 (0ms) [PD_+40%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (5ms) [PD_+41%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-18%] → REG R_1_0 (57ms) [PD_+15%] → REG R_1_1 (8ms) [PD_+19%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_0 (416ms) [PD_+19%] → REG R_2_0 (0ms) [PD_-0%] → REG R_1_0 (40ms) [PD_+23%] → REG R_2_0 (4ms) [PD_+22%] → REG R_1_0 (25ms) [PD_+30%] → REG R_2_0 (982ms) [PD_+24%] → REG R_1_0 (1098ms) [PD_+24%] → REG R_2_0 (1033ms) [PD_+25%] → REG R_1_0 (0ms) [PD_+6%] → REG R_2_0 (768ms) [PD_+28%] → REG R_1_0 (1366ms) [PD_+23%] → REG R_2_0 (815ms) [PD_+23%] → BLINK → FIX R_2_0 (start) [PD_+24%] → REG R_2_1 (0ms) [PD_+49%] → REG R_2_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_+47%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_0 (0ms) [PD_+24%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → REG R_1_1 (72ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (11ms) [PD_+43%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+43%] → REG R_1_0 (3ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+36%] → REG R_1_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+42%] → REG R_1_0 (243ms) [PD_+29%] → REG R_1_1 (578ms) [PD_+24%] → REG R_2_0 (0ms) [PD_+37%] → REG R_2_1 (0ms) [PD_-6%] → REG R_2_0 (357ms) [PD_+15%] → BLINK → FIX R_2_0 (start) [PD_+19%] → REG R_2_1 (29ms) [PD_-16%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+33%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+35%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+38%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+44%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_+48%] → JMP R_7_3 → FIX R_7_3 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_+51%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_+51%] → JMP R_4_2 → FIX R_4_2 (0ms) [PD_-61%] → REG R_1_1 (8ms) [PD_+24%] → JMP R_5_3 → FIX R_5_3 (0ms) [PD_+25%] → SAC R_5_2 → FIX R_5_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+27%] → REG R_4_2 (0ms) [PD_-2%] → REG R_1_1 (7ms) [PD_+29%] → JMP R_6_3 → FIX R_6_3 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_+30%] → REG R_5_3 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+30%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_-2 (0ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_+29%] → REG R_1_-2 (9ms) [PD_-58%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-33%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+30%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+32%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+29%] → REG R_3_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_+36%] → REG R_3_1 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-42%] → REG R_0_1 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_+19%] → REG R_4_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+19%] → JMP R_3_2 → FIX R_3_2 (0ms) [PD_-5%] → REG R_1_0 (626ms) [PD_+17%] → REG R_2_0 (1074ms) [PD_+19%] → BLINK → FIX R_2_0 (start) [PD_+2%] → REG R_1_1 (0ms) [PD_+41%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-31%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (45ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+37%] → REG R_1_2 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_+36%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_2 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_+38%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_0 (958ms) [PD_+22%] → BLINK → FIX R_1_0 (start) [PD_+10%] → REG R_1_1 (0ms) [PD_+36%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+33%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+40%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-79%] → REG R_1_-2 (8ms) [PD_-73%] → REG R_1_1 (0ms) [PD_+34%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-76%] → REG R_1_1 (8ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+38%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_+39%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+39%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (7ms) [PD_+33%] → REG R_0_1 (5ms) [PD_+8%] → REG R_1_1 (16ms) [PD_+15%] → REG R_1_0 (213ms) [PD_+14%] → REG R_2_0 (205ms) [PD_+23%] → BLINK → FIX R_2_0 (start) [PD_+14%] → REG R_2_1 (0ms) [PD_+45%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (6ms) [PD_+44%] → REG R_2_0 (8ms) [PD_-50%] → REG R_2_1 (8ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-1%] → SAC R_2_-1 → FIX R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_15_-57 → FIX R_15_-57 (0ms) [PD_+0%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_6_-20 → FIX R_6_-20 (0ms) [PD_-3%] → REG R_0_-2 (8ms) [PD_-100%] → JMP R_16_-56 → FIX R_16_-56 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_3_-5 → FIX R_3_-5 (0ms) [PD_-2%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+41%] → JMP R_4_-17 → FIX R_4_-17 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+42%] → JMP R_2_-3 → FIX R_2_-3 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+3%] → JMP R_3_-4 → FIX R_3_-4 (0ms) [PD_-100%] → JMP R_3_-9 → FIX R_3_-9 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_1_1 (0ms) [PD_+42%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+42%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+42%] → REG R_2_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+43%] → REG R_2_0 (8ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+34%] → REG R_1_0 (56ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_0 (1256ms) [PD_+20%] → BLINK → FIX R_1_0 (start) [PD_+23%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+40%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+42%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+41%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-53%] → REG R_1_1 (0ms) [PD_+45%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+40%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+42%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+42%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+42%] → REG R_0_1 (0ms) [PD_+42%] → REG R_2_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_0 (328ms) [PD_+24%] → REG R_1_0 (3ms) [PD_+23%] → REG R_1_1 (20ms) [PD_+29%] → REG R_1_0 (238ms) [PD_+22%] → REG R_1_1 (328ms) [PD_+18%] → REG R_1_0 (4ms) [PD_+20%] → REG R_1_1 (30ms) [PD_+20%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (4ms) [PD_+20%] → REG R_1_1 (8ms) [PD_+26%] → REG R_1_0 (4ms) [PD_+19%] → REG R_1_1 (12ms) [PD_+29%] → REG R_1_0 (4ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+37%] → REG R_1_0 (4ms) [PD_+2%] → REG R_1_1 (4ms) [PD_+1%] → REG R_1_0 (4ms) [PD_+20%] → REG R_1_1 (16ms) [PD_+31%] → REG R_1_0 (12ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (12ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (4ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_0 (12ms) [PD_+10%] → REG R_1_1 (4ms) [PD_+19%] → BLINK → FIX R_1_1 (start) [PD_+25%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (38ms) [PD_-51%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (12ms) [PD_-8%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+34%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+34%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+35%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+36%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_0 (1176ms) [PD_+19%] → REG R_2_0 (384ms) [PD_+19%] → REG R_1_0 (136ms) [PD_+17%] → REG R_2_0 (0ms) [PD_+39%] → REG R_1_0 (16ms) [PD_+15%] → REG R_2_0 (198ms) [PD_+20%] → REG R_1_0 (12ms) [PD_+19%] → REG R_2_0 (0ms) [PD_-2%] → REG R_1_0 (4ms) [PD_+19%] → REG R_2_0 (4ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-3%] → REG R_2_0 (12ms) [PD_+30%] → REG R_1_0 (12ms) [PD_+30%] → REG R_2_0 (4ms) [PD_+41%] → REG R_1_0 (8ms) [PD_+27%] → REG R_2_0 (4ms) [PD_+41%] → REG R_1_0 (0ms) [PD_-1%] → REG R_2_0 (12ms) [PD_+9%] → REG R_1_0 (12ms) [PD_+10%] → REG R_2_0 (8ms) [PD_+27%] → REG R_1_0 (4ms) [PD_+41%] → REG R_2_0 (16ms) [PD_+17%] → REG R_1_0 (12ms) [PD_+31%] → REG R_1_1 (1040ms) [PD_+19%] → REG R_1_2 (1663ms) [PD_+17%] → SAC R_2_2 → FIX R_2_2 (55ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+43%] → REG R_2_2 (0ms) [PD_+43%] → REG R_1_2 (0ms) [PD_+9%] → REG R_2_2 (58ms) [PD_+24%] → SAC R_2_3 → FIX R_2_3 (8ms) [PD_+20%] → REG R_2_2 (0ms) [PD_+44%] → REG R_2_3 (4ms) [PD_+26%] → REG R_2_2 (13ms) [PD_+35%] → REG R_2_3 (98ms) [PD_+28%] → REG R_2_2 (20ms) [PD_+28%] → REG R_1_2 (0ms) [PD_+12%] → REG R_2_2 (4ms) [PD_+50%] → REG R_2_1 (20ms) [PD_+30%] → REG R_2_0 (680ms) [PD_+34%] → REG R_1_0 (12ms) [PD_+43%] → REG R_1_1 (559ms) [PD_+31%] → REG R_1_0 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+48%] → REG R_1_0 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+48%] → REG R_1_1 (17ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+48%] → REG R_1_1 (15ms) [PD_+25%] → REG R_1_0 (4ms) [PD_+48%] → REG R_1_1 (5ms) [PD_+8%] → REG R_1_0 (306ms) [PD_+25%] → REG R_1_1 (11ms) [PD_+26%] → REG R_1_0 (20ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_0 (15ms) [PD_+30%] → REG R_1_1 (4ms) [PD_+26%] → REG R_1_0 (48ms) [PD_+25%] → REG R_1_1 (4ms) [PD_+45%] → REG R_1_0 (134ms) [PD_+29%] → REG R_1_1 (0ms) [PD_+43%] → REG R_1_0 (15ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+42%] → REG R_1_0 (164ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (1850ms) [PD_+20%] → REG R_1_1 (864ms) [PD_+20%] → REG R_1_0 (8ms) [PD_+28%] → REG R_2_0 (819ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+41%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+41%] → REG R_1_0 (212ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+36%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (194ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (6ms) [PD_+15%] → REG R_1_0 (0ms) [PD_-2%] → REG R_2_0 (0ms) [PD_+33%] → REG R_2_1 (0ms) [PD_+34%] → REG R_2_0 (573ms) [PD_+9%] → REG R_1_0 (1941ms) [PD_+17%] → BLINK → FIX R_1_0 (start) [PD_+6%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (16ms) [PD_-2%] → REG R_1_1 (7ms) [PD_-29%] → REG R_1_0 (8ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-50%] → REG R_1_0 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_-71%] → REG R_1_0 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (1366ms) [PD_+26%] → REG R_2_0 (861ms) [PD_+25%] → REG R_1_0 (1529ms) [PD_+14%] → REG R_2_0 (8ms) [PD_-52%] → REG R_1_0 (1133ms) [PD_+20%] → BLINK → FIX R_1_0 (start) [PD_+9%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (9ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+41%] → REG R_2_0 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+38%] → REG R_2_0 (9ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-47%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_+38%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_+39%] → REG R_2_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_+39%] → REG R_2_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_+40%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_+40%] → REG R_2_1 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_+23%] → REG R_2_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+40%] → REG R_2_2 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_+41%] → REG R_2_2 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+41%] → REG R_2_2 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_+36%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_+37%] → REG R_2_2 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+40%] → REG R_2_2 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+39%] → REG R_2_2 (8ms) [PD_-2%] → REG R_1_0 (186ms) [PD_+24%] → REG R_2_0 (16ms) [PD_-20%] → REG R_1_0 (0ms) [PD_+47%] → REG R_2_0 (428ms) [PD_+25%] → BLINK → FIX R_2_0 (start) [PD_+25%] → REG R_1_0 (0ms) [PD_+7%] → REG R_2_0 (0ms) [PD_+49%] → REG R_1_-2 (6ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (5ms) [PD_-100%] → REG R_1_-2 (9ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-72%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+56%] → REG R_1_1 (0ms) [PD_+8%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_0 (0ms) [PD_+54%] → REG R_1_1 (0ms) [PD_-50%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_3_0 (0ms) [PD_+52%] → REG R_1_1 (0ms) [PD_-44%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_+26%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+40%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+43%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+43%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+43%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+44%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+43%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_0 (26ms) [PD_+28%] → BLINK → FIX R_1_0 (start) [PD_+5%] → REG R_1_1 (0ms) [PD_+44%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (8ms) [PD_+41%] → REG R_1_0 (8ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+41%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (98ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (31ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+44%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (46ms) [PD_+27%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+40%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (40ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (8ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+43%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_+43%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+44%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+44%] → REG R_1_-2 (8ms) [PD_-56%] → REG R_1_1 (8ms) [PD_+45%] → REG R_1_-2 (16ms) [PD_-71%] → REG R_1_0 (11ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+45%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+45%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+45%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+45%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+45%] → REG R_1_0 (443ms) [PD_+25%] → REG R_1_1 (7ms) [PD_-0%] → REG R_2_1 (54ms) [PD_-14%] → REG R_2_0 (308ms) [PD_+13%] → REG R_1_1 (590ms) [PD_+11%] → BLINK → FIX R_1_1 (start) [PD_+10%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (9ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+30%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-41%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (48ms) [PD_-36%] → REG R_1_2 (8ms) [PD_-52%] → REG R_1_1 (0ms) [PD_+33%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_+33%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (8ms) [PD_+34%] → REG R_1_2 (8ms) [PD_+14%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_0 (424ms) [PD_+22%] → REG R_2_0 (0ms) [PD_+45%] → REG R_2_1 (8ms) [PD_+5%] → REG R_2_0 (295ms) [PD_+22%] → REG R_2_1 (0ms) [PD_+3%] → REG R_1_1 (218ms) [PD_+21%] → REG R_1_0 (8ms) [PD_+25%] → REG R_1_1 (186ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+36%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+36%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_+37%] → REG R_2_1 (0ms) [PD_+39%] → REG R_2_0 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+40%] → REG R_2_0 (920ms) [PD_+22%] → BLINK → FIX R_2_0 (start) [PD_+23%] → REG R_1_0 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+37%] → REG R_1_-2 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_1 (8ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_1 (24ms) [PD_-70%] → REG R_1_0 (0ms) [PD_+31%] → REG R_1_1 (8ms) [PD_-51%] → REG R_1_0 (0ms) [PD_+33%] → REG R_1_1 (8ms) [PD_+29%] → REG R_0_1 (0ms) [PD_-71%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_+7%] → REG R_1_0 (692ms) [PD_+27%] → REG R_2_0 (714ms) [PD_+26%] → BLINK → FIX R_2_0 (start) [PD_+16%] → REG R_2_1 (0ms) [PD_+48%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (9ms) [PD_-2%] → REG R_1_-2 (9ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-69%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_-2 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+44%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+44%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_+39%] → REG R_2_2 (8ms) [PD_-51%] → REG R_2_0 (47ms) [PD_+17%] → REG R_1_0 (0ms) [PD_+41%] → REG R_2_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+41%] → REG R_2_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+42%] → REG R_2_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+42%] → REG R_2_0 (463ms) [PD_+21%] → REG R_1_0 (185ms) [PD_+23%] → REG R_1_1 (12ms) [PD_+31%] → REG R_1_0 (158ms) [PD_+21%] → REG R_1_1 (16ms) [PD_+17%] → REG R_1_0 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_+2%] → REG R_2_1 (17ms) [PD_+17%] → REG R_2_0 (4ms) [PD_+22%] → REG R_2_1 (11ms) [PD_+11%] → REG R_2_0 (0ms) [PD_+41%] → REG R_2_1 (24ms) [PD_+19%] → REG R_2_0 (43ms) [PD_+23%] → REG R_2_1 (0ms) [PD_+40%] → REG R_2_0 (56ms) [PD_+19%] → REG R_2_1 (8ms) [PD_+12%] → REG R_2_0 (338ms) [PD_+17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (131ms) [PD_+16%] → BLINK → FIX R_2_0 (start) [PD_+12%] → REG R_1_0 (16ms) [PD_-16%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-2 (4ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-61%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+42%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-26%] → REG R_1_1 (11ms) [PD_-51%] → REG R_2_0 (8ms) [PD_+30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (5ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_0 (6ms) [PD_+41%] → REG R_1_1 (8ms) [PD_-0%] → REG R_2_0 (0ms) [PD_+33%] → REG R_1_1 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_+34%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_+33%] → REG R_1_1 (8ms) [PD_-4%] → REG R_2_0 (178ms) [PD_+12%] → REG R_1_0 (8ms) [PD_+35%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (2134ms) [PD_+19%] → BLINK → FIX R_1_0 (start) [PD_-1%] → REG R_2_0 (828ms) [PD_+13%] → REG R_1_0 (1577ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+30%] → REG R_1_0 (141ms) [PD_+12%] → REG R_2_0 (1150ms) [PD_+15%] → REG R_1_0 (8ms) [PD_+11%] → REG R_2_0 (4ms) [PD_-3%] → REG R_1_0 (19ms) [PD_+17%] → REG R_2_0 (4ms) [PD_+17%] → REG R_1_0 (4ms) [PD_-3%] → REG R_2_0 (246ms) [PD_+15%] → BLINK → FIX R_2_0 (start) [PD_+18%] → REG R_1_0 (4ms) [PD_+39%] → REG R_1_1 (8ms) [PD_+38%] → REG R_1_0 (8ms) [PD_+17%] → REG R_1_1 (8ms) [PD_+17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+37%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+37%] → REG R_1_0 (0ms) [PD_-0%] → REG R_1_1 (10ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (146ms) [PD_+18%] → BLINK → FIX R_1_0 (start) [PD_+13%] → REG R_1_1 (8ms) [PD_+17%] → REG R_1_0 (8ms) [PD_-51%] → REG R_1_1 (16ms) [PD_-6%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-31%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (44ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+40%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+34%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+40%] → REG R_1_0 (1648ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+44%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (140ms) [PD_+20%] → REG R_2_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+43%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+43%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+43%] → REG R_2_1 (0ms) [PD_-9%] → REG R_1_1 (15ms) [PD_+21%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+44%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+44%] → REG R_2_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+42%] → REG R_2_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+40%] → REG R_2_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+41%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+44%] → REG R_2_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+44%] → REG R_2_1 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+44%] → REG R_2_1 (0ms) [PD_-3%] → REG R_1_1 (1232ms) [PD_+4%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+45%] → REG R_2_1 (410ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (240ms) [PD_+17%] → BLINK → FIX R_2_0 (start) [PD_+21%] → REG R_1_1 (0ms) [PD_+47%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+46%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (7ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+43%] → REG R_1_0 (8ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (32ms) [PD_-62%] → REG R_1_1 (9ms) [PD_-27%] → REG R_1_0 (7ms) [PD_-27%] → REG R_1_1 (8ms) [PD_+43%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_-1 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+45%] → REG R_1_-1 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+44%] → REG R_1_-1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+45%] → REG R_1_-1 (8ms) [PD_-50%] → REG R_1_0 (5ms) [PD_-6%] → REG R_1_1 (48ms) [PD_+18%] → REG R_1_0 (71ms) [PD_+22%] → REG R_1_1 (543ms) [PD_+27%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (16ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+44%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+42%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-49%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-54%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-45%] → REG R_2_1 (8ms) [PD_+45%] → REG R_1_2 (8ms) [PD_+1%] → REG R_1_0 (4ms) [PD_-7%] → REG R_1_1 (8ms) [PD_+48%] → REG R_1_0 (8ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_0 (35ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+40%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+41%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+41%] → REG R_1_0 (538ms) [PD_+23%] → BLINK → FIX R_1_0 (start) [PD_+16%] → REG R_1_1 (0ms) [PD_+44%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+43%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+41%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-49%] → REG R_1_1 (0ms) [PD_+40%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-30%] → REG R_1_0 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+38%] → REG R_2_1 (0ms) [PD_+43%] → REG R_1_0 (8ms) [PD_-19%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_0 (1492ms) [PD_+26%] → REG R_1_1 (356ms) [PD_+26%] → REG R_2_1 (8ms) [PD_+31%] → REG R_2_0 (416ms) [PD_+25%] → REG R_2_1 (202ms) [PD_+22%] → BLINK → FIX R_2_1 (start) [PD_+12%] → REG R_1_1 (0ms) [PD_+39%] → REG R_2_1 (0ms) [PD_-8%] → REG R_1_1 (12ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (8ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_0 (8ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_+2%] → REG R_1_1 (8ms) [PD_+33%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+37%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+36%] → REG R_1_0 (165ms) [PD_+15%] → REG R_2_0 (424ms) [PD_+20%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_1 (718ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_+29%] → REG R_2_1 (22ms) [PD_+11%] → REG R_2_0 (20ms) [PD_+17%] → REG R_2_1 (0ms) [PD_+30%] → REG R_2_0 (15ms) [PD_+6%] → REG R_2_1 (8ms) [PD_-10%] → REG R_2_0 (28ms) [PD_+20%] → REG R_2_1 (0ms) [PD_-9%] → REG R_2_0 (549ms) [PD_+12%] → BLINK → FIX R_2_0 (start) [PD_+11%] → REG R_2_1 (8ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+28%] → REG R_2_1 (8ms) [PD_+30%] → REG R_2_0 (8ms) [PD_-55%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (4ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_+33%] → REG R_1_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_+31%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-38%] → REG R_2_1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_+24%] → REG R_1_0 (8ms) [PD_-13%] → REG R_2_1 (0ms) [PD_+29%] → REG R_1_0 (2058ms) [PD_+19%] → BLINK → FIX R_1_0 (start) [PD_+25%] → REG R_1_1 (0ms) [PD_+42%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-9%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+41%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+43%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (25ms) [PD_-74%] → REG R_0_1 (11ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+43%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (8ms) [PD_+32%] → REG R_0_1 (6ms) [PD_-4%] → REG R_1_0 (678ms) [PD_+20%] → BLINK → FIX R_1_0 (start) [PD_+23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-72%] → REG R_1_0 (9ms) [PD_-86%] → REG R_1_1 (9ms) [PD_-50%] → REG R_1_0 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_+32%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_0 (5ms) [PD_+32%] → REG R_1_1 (8ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+31%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_+36%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_0 (656ms) [PD_+17%] → BLINK → FIX R_1_0 (start) [PD_+9%] → REG R_2_0 (10ms) [PD_+16%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (2ms) [PD_+24%] → REG R_2_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-52%] → REG R_2_0 (0ms) [PD_+0%] → REG R_1_0 (128ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-61%] → REG R_1_0 (9ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+47%] → REG R_1_1 (6ms) [PD_-20%] → REG R_1_0 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+49%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (6ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+48%] → REG R_1_0 (140ms) [PD_-1%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_0 (12ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_+19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (394ms) [PD_-13%] → REG R_2_0 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+50%] → REG R_2_0 (0ms) [PD_+6%] → REG R_1_0 (8ms) [PD_-14%] → REG R_2_0 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+51%] → REG R_2_0 (0ms) [PD_+6%] → REG R_1_0 (32ms) [PD_-51%] → REG R_1_-1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+44%] → REG R_1_-1 (8ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-29%] → REG R_2_-1 (13ms) [PD_-47%] → REG R_1_0 (5ms) [PD_+43%] → REG R_2_-1 (6ms) [PD_-47%] → REG R_1_0 (7ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+44%] → REG R_2_-1 (0ms) [PD_+7%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+7%] → REG R_1_0 (16ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+44%] → REG R_2_0 (8ms) [PD_+22%] → REG R_1_0 (8ms) [PD_+15%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_2_0 (8ms) [PD_-46%] → REG R_1_0 (9ms) [PD_+4%] → REG R_1_-1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-36%] → REG R_2_-1 (8ms) [PD_+6%] → REG R_1_0 (26ms) [PD_+10%] → REG R_2_0 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+42%] → REG R_2_-1 (0ms) [PD_+42%] → REG R_0_0 (0ms) [PD_-100%] → BLINK → FIX R_1_-1 (start) [PD_+9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-26%] → REG R_0_0 (0ms) [PD_+34%] → REG R_1_-1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_+32%] → REG R_2_-1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_+32%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_+31%] → REG R_2_-1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_+32%] → REG R_2_-1 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_+33%] → REG R_2_-1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_+32%] → REG R_2_-1 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_+33%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+33%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+28%] → REG R_2_-1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+30%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+23%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+27%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_1 (10ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+36%] → REG R_2_-1 (0ms) [PD_+36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+30%] → REG R_2_-1 (8ms) [PD_-75%] → REG R_0_0 (0ms) [PD_+34%] → REG R_2_-1 (0ms) [PD_+5%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_-1 (9ms) [PD_+6%] → REG R_0_0 (0ms) [PD_+32%] → REG R_2_-1 (0ms) [PD_+6%] → JMP R_0_-1 → FIX R_0_-1 (5ms) [PD_+30%] → REG R_2_-1 (7ms) [PD_+5%] → REG R_0_-1 (0ms) [PD_+31%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (9ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → JMP R_0_-4 → FIX R_0_-4 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+3%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+7%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+8%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+4%] → REG R_0_-2 (0ms) [PD_-40%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+2%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+4%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_+6%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_-1 (16ms) [PD_-79%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-54%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-46%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-42%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-48%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+8%] → REG R_0_-2 (8ms) [PD_-76%] → REG R_2_-1 (10ms) [PD_-52%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_2_-1 (7ms) [PD_-73%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-47%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_+6%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-48%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_+5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+5%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (7ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-60%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-41%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+7%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+8%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+7%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_+6%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_2_-1 (7ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-48%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+5%] → REG R_1_-1 (0ms) [PD_+5%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (10ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (6ms) [PD_-47%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_+5%] → REG R_0_-2 (8ms) [PD_-47%] → REG R_2_-1 (9ms) [PD_-48%] → REG R_0_-2 (12ms) [PD_-100%] → REG R_2_-1 (10ms) [PD_-47%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+4%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+4%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-48%] → REG R_0_-2 (9ms) [PD_-48%] → REG R_2_-1 (0ms) [PD_+5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-4%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_-1 (11ms) [PD_-48%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+6%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+4%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_2_-2 → FIX R_2_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_2_-6 → FIX R_2_-6 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_0_7 → FIX R_0_7 (0ms) [PD_+2%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_5_3 (0ms) [PD_-62%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-7%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-52%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-2%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (9ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (12ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (9ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_+3%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-51%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-51%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (13ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (5ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (9ms) [PD_-100%] → REG R_0_-2 (13ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_+39%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-53%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (5ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-77%] → REG R_1_-2 (9ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-19%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (14ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (5ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (10ms) [PD_-100%] → REG R_1_-2 (5ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (10ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (10ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (10ms) [PD_-100%] → REG R_0_-2 (14ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (5ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (5ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-52%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-40%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_2_4 → FIX R_2_4 (0ms) [PD_-43%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-56%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (5ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-9%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-14%] → REG R_0_0 (8ms) [PD_-12%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-56%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-11%] → REG R_0_-2 (8ms) [PD_-71%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-55%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-48%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-41%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_-1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_+30%] → REG R_1_-2 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_+34%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (1160ms) [PD_+23%] → BLINK → FIX R_1_0 (start) [PD_+20%] → REG R_1_1 (0ms) [PD_+40%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+36%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+43%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (36ms) [PD_-46%] → REG R_1_0 (472ms) [PD_+26%] → BLINK → FIX R_1_0 (start) [PD_+17%] → REG R_1_1 (8ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (33ms) [PD_-100%] → REG R_1_-2 (14ms) [PD_-100%] +MS → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (5ms) [PD_-100%] → REG R_0_-2 (4ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (10ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (9ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → JMP R_0_6 → FIX R_0_6 (0ms) [PD_-59%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-57%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-65%] → REG R_2_1 (0ms) [PD_-2%] → REG R_2_0 (0ms) [PD_+41%] → REG R_2_1 (0ms) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_3_0 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_0 (8ms) [PD_+39%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_-2 (96ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+50%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (7ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (10ms) [PD_-100%] → REG R_1_-2 (16ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+30%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_0 (32ms) [PD_-38%] → REG R_1_1 (0ms) [PD_+54%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+54%] → REG R_1_0 (360ms) [PD_+29%] → BLINK → FIX R_1_0 (start) [PD_+27%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → SAC R_-1_-3 → FIX R_-1_-3 (0ms) [PD_-71%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+48%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_+50%] → JMP R_-19_-25 → FIX R_-19_-25 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_+58%] → JMP R_-3_-4 → FIX R_-3_-4 (0ms) [PD_+11%] → REG R_2_0 (0ms) [PD_+36%] → JMP R_-7_-9 → FIX R_-7_-9 (0ms) [PD_+12%] → REG R_2_0 (0ms) [PD_+35%] → JMP R_-1_-2 → FIX R_-1_-2 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_+33%] → JMP R_-1_-1 → FIX R_-1_-1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+35%] → REG R_0_0 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+37%] → JMP R_-1_0 → FIX R_-1_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+46%] → JMP R_-2_1 → FIX R_-2_1 (0ms) [PD_+12%] → REG R_1_0 (8ms) [PD_+41%] → JMP R_5_1 → FIX R_5_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+42%] → JMP R_8_0 → FIX R_8_0 (0ms) [PD_+10%] → JMP R_6_0 → FIX R_6_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+38%] → JMP R_9_0 → FIX R_9_0 (0ms) [PD_+9%] → REG R_1_0 (8ms) [PD_+23%] → JMP R_-41_4 → FIX R_-41_4 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+38%] → JMP R_70_-21 → FIX R_70_-21 (0ms) [PD_+10%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_0 (2068ms) [PD_+23%] → BLINK → FIX R_1_0 (start) [PD_+33%] → REG R_1_1 (0ms) [PD_+50%] → REG R_1_0 (0ms) [PD_+10%] → REG R_1_1 (7ms) [PD_+2%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-44%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+51%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+51%] → REG R_0_0 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+52%] → REG R_0_0 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-59%] → REG R_0_1 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_1 (0ms) [PD_-39%] → REG R_1_1 (9ms) [PD_-39%] → REG R_0_1 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+52%] → REG R_0_1 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_+35%] → REG R_0_1 (8ms) [PD_+34%] → REG R_1_1 (8ms) [PD_+43%] → REG R_0_1 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_+38%] → REG R_0_1 (8ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+41%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+43%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_0 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+45%] → REG R_1_0 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_0 (7ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_0 (0ms) [PD_-36%] → REG R_1_1 (8ms) [PD_+46%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_0 (8ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_0 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_0 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_+46%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_0 (48ms) [PD_+21%] → REG R_1_1 (8ms) [PD_+47%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+6%] → REG R_2_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+48%] → REG R_2_1 (36ms) [PD_+24%] → REG R_2_0 (0ms) [PD_+6%] → REG R_2_1 (16ms) [PD_+25%] → REG R_2_0 (0ms) [PD_+5%] → REG R_2_1 (8ms) [PD_+34%] → REG R_2_0 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_+50%] → REG R_2_0 (0ms) [PD_+4%] → REG R_2_1 (16ms) [PD_+27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (20ms) [PD_+25%] → REG R_2_0 (11ms) [PD_+27%] → REG R_2_1 (0ms) [PD_+48%] → REG R_2_0 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_+49%] → REG R_2_0 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+49%] → REG R_2_0 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+49%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (112ms) [PD_+24%] → REG R_2_0 (0ms) [PD_+4%] → REG R_2_1 (26ms) [PD_+18%] → REG R_2_0 (0ms) [PD_+5%] → REG R_2_1 (56ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+41%] → REG R_2_1 (8ms) [PD_+44%] → REG R_2_0 (0ms) [PD_+39%] → REG R_2_1 (9ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+48%] → REG R_2_1 (23ms) [PD_+17%] → REG R_1_1 (5ms) [PD_+37%] → REG R_2_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+37%] → REG R_2_1 (10ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+38%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+47%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+37%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+38%] → REG R_2_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+38%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+38%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+38%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+38%] → REG R_2_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+38%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (10ms) [PD_-2%] → REG R_2_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+46%] → REG R_2_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+46%] → REG R_2_1 (0ms) [PD_+5%] → REG R_1_1 (16ms) [PD_+25%] → REG R_2_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+38%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+39%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+40%] → REG R_1_0 (0ms) [PD_+5%] → REG R_2_1 (9ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+41%] → REG R_2_0 (0ms) [PD_+40%] → REG R_2_1 (129ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+44%] → REG R_2_0 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+44%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_+25%] → REG R_2_0 (0ms) [PD_+6%] → REG R_2_1 (35ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_-39%] → REG R_2_1 (24ms) [PD_+18%] → REG R_1_0 (8ms) [PD_-36%] → REG R_2_1 (0ms) [PD_+46%] → REG R_2_0 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_+46%] → REG R_2_0 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_+46%] → REG R_2_0 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_+47%] → REG R_2_0 (0ms) [PD_-32%] → REG R_2_1 (32ms) [PD_+0%] → REG R_2_0 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+47%] → REG R_2_0 (0ms) [PD_-46%] → REG R_2_1 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_-42%] → REG R_2_1 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_-40%] → REG R_2_1 (0ms) [PD_+48%] → REG R_2_0 (0ms) [PD_-39%] → REG R_2_1 (0ms) [PD_+47%] → REG R_2_0 (0ms) [PD_-41%] → REG R_2_1 (0ms) [PD_+47%] → REG R_2_0 (0ms) [PD_-38%] → REG R_2_1 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_+46%] → REG R_2_0 (0ms) [PD_-37%] → REG R_2_1 (0ms) [PD_+48%] → REG R_2_0 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_+47%] → REG R_2_0 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_+48%] → REG R_2_0 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+48%] → REG R_2_0 (0ms) [PD_+7%] → REG R_2_1 (30ms) [PD_+18%] → REG R_2_0 (0ms) [PD_-42%] → REG R_2_1 (8ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+48%] → REG R_2_0 (0ms) [PD_+6%] → REG R_2_1 (8ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+49%] → REG R_2_1 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_+49%] → REG R_2_1 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_+49%] → REG R_2_0 (8ms) [PD_-22%] → REG R_1_1 (10ms) [PD_+0%] → REG R_2_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+49%] → REG R_2_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+49%] → REG R_2_0 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_+49%] → REG R_2_0 (0ms) [PD_+6%] → REG R_1_1 (7ms) [PD_+35%] → REG R_2_1 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_+50%] → REG R_2_1 (5ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+50%] → REG R_2_1 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_+50%] → REG R_2_1 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_+50%] → REG R_2_1 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_+50%] → REG R_2_1 (0ms) [PD_+50%] → REG R_1_1 (8ms) [PD_+50%] → REG R_2_1 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_+50%] → REG R_2_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+50%] → REG R_2_1 (8ms) [PD_-36%] → REG R_1_1 (0ms) [PD_+50%] → REG R_2_1 (24ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+51%] → REG R_2_1 (108ms) [PD_+23%] → REG R_2_0 (19ms) [PD_+30%] → REG R_2_1 (28ms) [PD_+21%] → REG R_2_0 (24ms) [PD_+9%] → REG R_1_1 (25ms) [PD_+24%] → REG R_2_0 (0ms) [PD_+51%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_0 (108ms) [PD_+33%] → REG R_2_1 (4ms) [PD_+26%] → REG R_1_1 (270ms) [PD_+26%] → REG R_2_1 (138ms) [PD_+27%] → REG R_1_1 (174ms) [PD_+19%] +MS → BLINK → FIX R_1_1 (start) [PD_-1%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (10ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-36%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (33ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (5ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+36%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+32%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+30%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+30%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+30%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+30%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+31%] → REG R_0_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+31%] → REG R_0_1 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_+31%] → REG R_0_2 (0ms) [PD_+3%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (476ms) [PD_+13%] → REG R_2_1 (202ms) [PD_+11%] → BLINK → FIX R_2_1 (start) [PD_+4%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (6ms) [PD_-100%] → REG R_1_-2 (7ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (9ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+26%] → REG R_1_1 (12ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_+26%] → REG R_2_1 (8ms) [PD_-56%] → REG R_1_2 (467ms) [PD_+16%] → REG R_2_2 (24ms) [PD_+10%] → BLINK → FIX R_2_2 (start) [PD_-4%] → REG R_1_1 (0ms) [PD_-46%] → REG R_2_2 (0ms) [PD_+38%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+39%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (8ms) [PD_-30%] → REG R_1_1 (9ms) [PD_-67%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_-43%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+43%] → REG R_1_1 (9ms) [PD_-0%] → REG R_2_1 (7ms) [PD_+20%] → REG R_1_1 (8ms) [PD_-1%] → REG R_2_1 (222ms) [PD_+21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_+30%] → REG R_1_1 (573ms) [PD_+24%] → REG R_1_0 (476ms) [PD_+28%] → REG R_2_0 (141ms) [PD_+23%] → REG R_2_1 (95ms) [PD_+4%] → REG R_2_0 (43ms) [PD_+24%] → REG R_2_1 (0ms) [PD_+43%] → REG R_2_0 (0ms) [PD_+43%] → REG R_1_0 (1831ms) [PD_+18%] +MS → REG R_2_0 (778ms) [PD_+15%] → REG R_1_0 (1174ms) [PD_+13%] → REG R_2_0 (324ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+22%] → REG R_2_0 (28ms) [PD_+8%] → BLINK → FIX R_2_0 (start) [PD_+8%] → REG R_1_0 (36ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (19ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (7ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_+14%] → REG R_0_1 (8ms) [PD_-5%] → REG R_1_0 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_-8%] → REG R_2_0 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-56%] → REG R_2_0 (4ms) [PD_-2%] → REG R_1_0 (24ms) [PD_+10%] → REG R_2_0 (0ms) [PD_-12%] → REG R_1_0 (8ms) [PD_+19%] → REG R_2_0 (8ms) [PD_-12%] → REG R_1_0 (8ms) [PD_+19%] → REG R_2_0 (8ms) [PD_-55%] → REG R_1_0 (9ms) [PD_+19%] → REG R_2_0 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_+19%] → REG R_2_0 (8ms) [PD_-50%] → REG R_1_0 (8ms) [PD_+20%] → REG R_2_0 (8ms) [PD_-30%] → REG R_1_0 (8ms) [PD_+20%] → REG R_2_0 (8ms) [PD_-44%] → REG R_1_0 (0ms) [PD_+19%] → REG R_2_0 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_+20%] → REG R_2_0 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_+20%] → REG R_2_0 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_+19%] → REG R_2_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_+19%] → REG R_2_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_+20%] → REG R_2_0 (328ms) [PD_+3%] → REG R_1_0 (162ms) [PD_-3%] → REG R_2_0 (8ms) [PD_-3%] → REG R_1_0 (0ms) [PD_+19%] → REG R_2_0 (9ms) [PD_+7%] → REG R_1_0 (16ms) [PD_+5%] → REG R_2_0 (4ms) [PD_+1%] → REG R_1_0 (4ms) [PD_-15%] → REG R_2_0 (4ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+18%] → REG R_2_0 (12ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+18%] → REG R_2_0 (62ms) [PD_+5%] → REG R_1_0 (14ms) [PD_+2%] → REG R_2_0 (5ms) [PD_+1%] → REG R_1_0 (16ms) [PD_+7%] → REG R_1_1 (72ms) [PD_-3%] → REG R_2_0 (142ms) [PD_+2%] +MS → BLINK → FIX R_2_0 (start) [PD_-17%] → REG R_2_1 (28ms) [PD_+2%] → REG R_1_1 (8ms) [PD_+7%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_+17%] → REG R_2_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+18%] → REG R_2_0 (8ms) [PD_-43%] → REG R_1_1 (24ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (100ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-41%] → JMP R_-3_-3 → FIX R_-3_-3 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-10%] → JMP R_-9_-9 → FIX R_-9_-9 (0ms) [PD_-10%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → JMP R_-5_-1 → FIX R_-5_-1 (0ms) [PD_-100%] → REG R_1_1 (11ms) [PD_-27%] → JMP R_6_2 → FIX R_6_2 (0ms) [PD_-11%] → REG R_5_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+15%] → REG R_5_2 (0ms) [PD_-12%] → REG R_1_1 (448ms) [PD_+13%] → REG R_1_0 (282ms) [PD_+18%] → REG R_0_0 (2295ms) [PD_+23%] → REG R_0_1 (182ms) [PD_+27%] → REG R_1_1 (8ms) [PD_+33%] → REG R_1_2 (632ms) [PD_+18%] → BLINK → FIX R_1_2 (start) [PD_+3%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-67%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_+9%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+25%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_2 (7ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-53%] → REG R_1_2 (0ms) [PD_+26%] → REG R_2_0 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_+18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+20%] → REG R_3_0 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_+18%] → REG R_3_0 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_2 (401ms) [PD_+9%] → REG R_1_1 (24ms) [PD_+16%] → REG R_1_0 (269ms) [PD_+19%] → BLINK → FIX R_1_0 (start) [PD_+18%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+33%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (40ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (374ms) [PD_+21%] → REG R_1_0 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_0 (767ms) [PD_+18%] → REG R_1_0 (796ms) [PD_+18%] → REG R_2_0 (295ms) [PD_+20%] → BLINK → FIX R_2_0 (start) [PD_+16%] → REG R_1_0 (20ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-50%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+35%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+35%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+34%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-73%] → REG R_1_1 (0ms) [PD_+34%] → REG R_2_1 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_+37%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_+34%] → REG R_2_0 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_+35%] → REG R_2_0 (0ms) [PD_+40%] → REG R_1_0 (9ms) [PD_+39%] → REG R_2_0 (7ms) [PD_-29%] → REG R_1_0 (8ms) [PD_+37%] → REG R_2_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_+39%] → REG R_2_0 (0ms) [PD_+39%] → REG R_1_0 (0ms) [PD_+38%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-1%] → REG R_2_0 (20ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+0%] → REG R_2_0 (12ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+7%] → REG R_2_0 (99ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+41%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (258ms) [PD_+20%] → REG R_2_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-29%] → REG R_2_0 (1038ms) [PD_+16%] → BLINK → FIX R_2_0 (start) [PD_+13%] → REG R_1_1 (0ms) [PD_+37%] → REG R_2_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (32ms) [PD_-1%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-69%] → REG R_1_-2 (0ms) [PD_-100%] → JMP R_5_-4 → FIX R_5_-4 (0ms) [PD_-58%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (8ms) [PD_-20%] → REG R_1_1 (814ms) [PD_+16%] → REG R_1_0 (756ms) [PD_+18%] → REG R_2_0 (8ms) [PD_-3%] → REG R_1_0 (8ms) [PD_+35%] → REG R_2_0 (7ms) [PD_-2%] → REG R_1_0 (269ms) [PD_+16%] → REG R_2_0 (0ms) [PD_-1%] → REG R_1_0 (38ms) [PD_+14%] → End
P25_M01,Start → FIX R_1_2 (start) [PD_+13%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_+13%] → REG R_1_2 (3ms) [PD_-1%] → REG R_1_1 (51ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (172ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (512ms) [PD_-1%] → BLINK → FIX R_1_2 (start) [PD_-6%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-57%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (18ms) [PD_-46%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (1381ms) [PD_-6%] → REG R_1_1 (7926ms) [PD_-3%] → REG R_1_2 (1972ms) [PD_-11%] → REG R_1_1 (4003ms) [PD_-8%] → REG R_1_2 (3895ms) [PD_-7%] → REG R_1_1 (5065ms) [PD_-5%] → REG R_1_2 (1780ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (166ms) [PD_-9%] → REG R_1_1 (4777ms) [PD_-2%] → REG R_1_2 (2048ms) [PD_-5%] → REG R_1_1 (12ms) [PD_-14%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (98ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (4ms) [PD_-8%] → REG R_1_2 (12ms) [PD_-8%] → REG R_1_1 (4ms) [PD_+5%] → REG R_1_2 (4ms) [PD_-9%] → REG R_1_1 (15ms) [PD_-10%] → REG R_1_2 (15ms) [PD_-10%] → REG R_1_1 (117ms) [PD_-4%] → REG R_1_2 (444ms) [PD_-7%] → REG R_1_1 (309ms) [PD_-6%] → REG R_1_2 (469ms) [PD_-4%] → REG R_1_1 (183ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (454ms) [PD_-2%] → REG R_1_1 (771ms) [PD_-1%] → End
P25_M02,Start → FIX R_1_1 (start) [PD_-4%] → SAC R_1_2 → FIX R_1_2 (194ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (234ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (1158ms) [PD_-1%] → REG R_1_1 (4547ms) [PD_+5%] → REG R_1_2 (1267ms) [PD_+1%] → REG R_1_1 (3239ms) [PD_+6%] → REG R_1_2 (1466ms) [PD_-2%] → REG R_1_1 (2102ms) [PD_+5%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (1370ms) [PD_+2%] → REG R_1_1 (4182ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (103ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (1062ms) [PD_+1%] → REG R_1_1 (2456ms) [PD_+5%] → End
P25_M03,Start → FIX R_1_2 (start) [PD_+89%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+89%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+30%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+31%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+31%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+31%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+89%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+31%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+32%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+89%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (130ms) [PD_+25%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (114ms) [PD_+30%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+91%] → REG R_1_1 (8ms) [PD_+28%] → REG R_1_2 (0ms) [PD_+90%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+90%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+90%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+90%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+30%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+92%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+30%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+91%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+92%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+30%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+92%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+92%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (1104ms) [PD_+28%] → BLINK → FIX R_1_2 (start) [PD_+6%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-66%] → REG R_1_1 (0ms) [PD_+95%] → REG R_1_2 (25ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+94%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+92%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-4%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_+105%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+96%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+95%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+98%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+33%] → REG R_1_2 (0ms) [PD_-9%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_2 (1204ms) [PD_+33%] → REG R_1_1 (0ms) [PD_+107%] → REG R_1_2 (120ms) [PD_+33%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_+106%] → REG R_1_2 (0ms) [PD_+3%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_+40%] → REG R_1_2 (377ms) [PD_+39%] → REG R_2_1 (0ms) [PD_+116%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_2 (0ms) [PD_+111%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_2 (0ms) [PD_+112%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_2 (0ms) [PD_+112%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_2 (0ms) [PD_+111%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+112%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+111%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+110%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+113%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+112%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+113%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_2 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+115%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+114%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+116%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (16ms) [PD_+34%] → REG R_1_2 (8ms) [PD_+80%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+116%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (8ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+116%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+115%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+116%] → REG R_1_1 (8ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+115%] → REG R_1_1 (0ms) [PD_+60%] → REG R_1_2 (0ms) [PD_+118%] → REG R_1_1 (16ms) [PD_+49%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_2 (0ms) [PD_+117%] → REG R_1_1 (8ms) [PD_+5%] → REG R_2_2 (0ms) [PD_+5%] → REG R_1_1 (8ms) [PD_+43%] → REG R_1_2 (0ms) [PD_+116%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_2 (0ms) [PD_+117%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+118%] → REG R_1_1 (16ms) [PD_+33%] → REG R_1_2 (0ms) [PD_+117%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_2 (0ms) [PD_+117%] → REG R_1_1 (0ms) [PD_+6%] → REG R_2_2 (0ms) [PD_+116%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+117%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+117%] → REG R_1_1 (8ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+118%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+116%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+114%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+116%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+115%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (604ms) [PD_+36%] → REG R_1_1 (0ms) [PD_+40%] → REG R_1_2 (235ms) [PD_+39%] → REG R_2_2 (0ms) [PD_+121%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_+135%] → REG R_1_2 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_+136%] → REG R_1_2 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_2 (0ms) [PD_+129%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+137%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+134%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+136%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+136%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+135%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+135%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+138%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+138%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+137%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+135%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+40%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_2 (0ms) [PD_+40%] → REG R_1_2 (0ms) [PD_+138%] → REG R_2_1 (0ms) [PD_+138%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (7ms) [PD_+88%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+40%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+137%] → REG R_1_2 (8ms) [PD_+2%] → REG R_2_1 (8ms) [PD_+89%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+138%] → REG R_1_2 (8ms) [PD_+1%] → REG R_2_2 (0ms) [PD_+39%] → REG R_1_2 (257ms) [PD_+35%] → BLINK → FIX R_1_2 (start) [PD_+60%] → REG R_1_1 (0ms) [PD_+127%] → REG R_1_2 (25ms) [PD_+41%] → REG R_2_2 (0ms) [PD_+123%] → REG R_1_2 (9ms) [PD_-29%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_2 (0ms) [PD_+122%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → SAC R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (16ms) [PD_-7%] → SAC R_2_3 → FIX R_2_3 (0ms) [PD_+118%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-56%] → REG R_2_3 (7ms) [PD_+102%] → REG R_1_2 (0ms) [PD_+4%] → REG R_2_3 (0ms) [PD_+115%] → REG R_1_3 (0ms) [PD_-9%] → REG R_2_3 (0ms) [PD_+114%] → REG R_1_3 (0ms) [PD_+3%] → REG R_2_3 (8ms) [PD_+3%] → REG R_1_2 (209ms) [PD_+30%] → REG R_2_2 (0ms) [PD_+113%] → REG R_1_2 (71ms) [PD_+37%] → REG R_2_2 (0ms) [PD_+44%] → REG R_1_2 (324ms) [PD_+41%] → REG R_2_1 (0ms) [PD_+131%] → REG R_1_2 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+130%] → REG R_1_2 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+4%] → REG R_2_1 (0ms) [PD_+132%] → REG R_1_2 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_+4%] → REG R_2_2 (0ms) [PD_+42%] → REG R_1_2 (273ms) [PD_+44%] → REG R_2_2 (0ms) [PD_+42%] → REG R_2_1 (0ms) [PD_+43%] → REG R_1_2 (8ms) [PD_+2%] → REG R_2_1 (8ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_2 (8ms) [PD_+2%] → REG R_2_1 (8ms) [PD_+135%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+136%] → REG R_1_2 (0ms) [PD_+136%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+43%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+43%] → REG R_1_2 (8ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+134%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+134%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+135%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+43%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+135%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+136%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+43%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+136%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+43%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+134%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+134%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+135%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+135%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+43%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_2 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (6ms) [PD_+89%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+135%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+40%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+40%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+138%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+136%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+136%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+136%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+40%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (8ms) [PD_+40%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+137%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+40%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+39%] → REG R_1_2 (8ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+39%] → REG R_1_2 (0ms) [PD_+1%] → REG R_2_1 (8ms) [PD_+69%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+138%] → REG R_1_2 (10ms) [PD_+1%] → REG R_2_1 (9ms) [PD_+39%] → REG R_1_2 (6ms) [PD_+1%] → REG R_2_1 (4ms) [PD_+88%] → REG R_1_2 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_+39%] → REG R_1_2 (24ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+122%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+121%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+39%] → REG R_1_1 (9ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+121%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+121%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+121%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+38%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+122%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+121%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+122%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+118%] → REG R_1_1 (8ms) [PD_+44%] → REG R_1_2 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+122%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+122%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+120%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+122%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+38%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+38%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+121%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+121%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+119%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+118%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+117%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+123%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+122%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+123%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+122%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+124%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+123%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (8ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (8ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (8ms) [PD_+45%] → REG R_1_2 (9ms) [PD_+83%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+124%] → REG R_1_1 (5ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+124%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+125%] → REG R_1_1 (0ms) [PD_+41%] → REG R_1_2 (8ms) [PD_+83%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (7ms) [PD_+64%] → REG R_1_2 (6ms) [PD_+82%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+124%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (8ms) [PD_+5%] → REG R_1_2 (8ms) [PD_+125%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (8ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+125%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+125%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+126%] → REG R_1_1 (6ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+126%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+127%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+126%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+126%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+127%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+126%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+126%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+127%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+127%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+128%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+127%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+127%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+127%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+125%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+129%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+128%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (8ms) [PD_+128%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+127%] → REG R_1_1 (8ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_+70%] → REG R_1_2 (0ms) [PD_+129%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+129%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+129%] → REG R_1_1 (12ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_+72%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+129%] → REG R_1_1 (8ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+130%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (8ms) [PD_+86%] → REG R_1_1 (16ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+130%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+129%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (8ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+130%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+130%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+130%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+131%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+131%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+131%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+131%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+132%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+131%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+132%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+132%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+131%] → REG R_1_1 (8ms) [PD_+48%] → REG R_1_2 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+132%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+132%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+132%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+133%] → REG R_1_1 (9ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+134%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+133%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (8ms) [PD_+88%] → REG R_1_1 (8ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (8ms) [PD_+69%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+134%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+134%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+133%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+134%] → REG R_1_1 (8ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+134%] → REG R_1_1 (8ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+134%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+133%] → REG R_1_1 (0ms) [PD_+4%] → BLINK → FIX R_1_2 (start) [PD_+43%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+134%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+134%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+135%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_2 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_+13%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+6%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_2 (0ms) [PD_+133%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+5%] → REG R_2_2 (0ms) [PD_+134%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_3 (0ms) [PD_+130%] → REG R_1_2 (0ms) [PD_+1%] → REG R_2_3 (0ms) [PD_+130%] → REG R_1_2 (0ms) [PD_-16%] → REG R_2_2 (0ms) [PD_+27%] → REG R_1_3 (0ms) [PD_-15%] → REG R_2_3 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-14%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-11%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-9%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_3 (0ms) [PD_+119%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_3 (0ms) [PD_+114%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_3 (0ms) [PD_+116%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_3 (0ms) [PD_+114%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_3 (0ms) [PD_+113%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_3 (8ms) [PD_-33%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_3 (0ms) [PD_+116%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_3 (0ms) [PD_+36%] → REG R_1_1 (0ms) [PD_+36%] → REG R_1_3 (0ms) [PD_+115%] → REG R_1_1 (8ms) [PD_+6%] → REG R_1_3 (8ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_3 (0ms) [PD_+38%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_3 (0ms) [PD_+116%] → REG R_1_1 (0ms) [PD_+9%] → REG R_2_3 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+9%] → REG R_2_3 (0ms) [PD_+118%] → REG R_1_1 (7ms) [PD_+9%] → REG R_1_3 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_3 (8ms) [PD_+116%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_3 (0ms) [PD_+116%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+41%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+134%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+133%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+133%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (6ms) [PD_+90%] → REG R_1_1 (8ms) [PD_+52%] → REG R_1_2 (0ms) [PD_+135%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+135%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+135%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+135%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+135%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+134%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+136%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+135%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+135%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+136%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+136%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+136%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (65ms) [PD_+51%] → REG R_1_1 (10ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (9ms) [PD_+92%] → REG R_1_1 (5ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (8ms) [PD_+26%] → REG R_1_1 (11ms) [PD_+5%] → REG R_1_2 (7ms) [PD_+92%] → REG R_1_1 (0ms) [PD_+136%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (0ms) [PD_+138%] → REG R_1_2 (0ms) [PD_+49%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (8ms) [PD_+6%] → REG R_1_2 (8ms) [PD_+49%] → REG R_1_1 (8ms) [PD_+27%] → REG R_1_2 (8ms) [PD_+93%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+49%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+49%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (8ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+49%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+49%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+139%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+50%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+50%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+51%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+135%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+135%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (8ms) [PD_+52%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+139%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+139%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (10ms) [PD_+91%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (11ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (8ms) [PD_+92%] → REG R_1_1 (7ms) [PD_+6%] → REG R_1_2 (8ms) [PD_+91%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+140%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+49%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+52%] → REG R_1_1 (8ms) [PD_+30%] → REG R_1_2 (9ms) [PD_+98%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+139%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+52%] → REG R_1_1 (4ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+139%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (7ms) [PD_+96%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+139%] → REG R_1_1 (8ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_1 (8ms) [PD_+55%] → REG R_1_2 (0ms) [PD_+143%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+142%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+141%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+142%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+140%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+140%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+140%] → REG R_1_1 (10ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+142%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+142%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+138%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+137%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+139%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+144%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+141%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (12ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+143%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+143%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (6ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (8ms) [PD_+77%] → REG R_1_2 (8ms) [PD_+95%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+144%] → REG R_1_1 (8ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+145%] → REG R_1_1 (0ms) [PD_+145%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+145%] → REG R_1_1 (7ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+145%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (8ms) [PD_+145%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+145%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+146%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+146%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+145%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+147%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+147%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+147%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+147%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+147%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+148%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+148%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+147%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+147%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+148%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_3 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_3 (10ms) [PD_+87%] → REG R_1_2 (8ms) [PD_+30%] → REG R_1_1 (11ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+52%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+149%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+149%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+50%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+49%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (8ms) [PD_+99%] → REG R_1_1 (0ms) [PD_+149%] → REG R_1_2 (146ms) [PD_+60%] → REG R_1_1 (0ms) [PD_+47%] → REG R_1_2 (27ms) [PD_+66%] → REG R_1_1 (7ms) [PD_+59%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+152%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+154%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+49%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+152%] → REG R_1_1 (8ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+49%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+153%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+153%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+153%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+154%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+155%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+49%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (368ms) [PD_+51%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_2 (16ms) [PD_+44%] → REG R_1_1 (4ms) [PD_+86%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (8ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+50%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+50%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+163%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+163%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+163%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+164%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (8ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (8ms) [PD_+62%] → REG R_1_2 (0ms) [PD_+167%] → REG R_1_1 (7ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+163%] → REG R_1_1 (8ms) [PD_+4%] → REG R_2_2 (0ms) [PD_+46%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (16ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+165%] → REG R_1_1 (5ms) [PD_+71%] → REG R_1_2 (0ms) [PD_+164%] → REG R_1_1 (0ms) [PD_+87%] → REG R_1_2 (0ms) [PD_+164%] → REG R_1_1 (9ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+164%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (12ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+165%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+167%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+168%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+169%] → REG R_1_1 (8ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+168%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+168%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+168%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+167%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+169%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+169%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+169%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+170%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+168%] → REG R_1_1 (9ms) [PD_+64%] → REG R_1_2 (0ms) [PD_+170%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+169%] → REG R_1_1 (8ms) [PD_+62%] → REG R_1_2 (0ms) [PD_+169%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+169%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+44%] → REG R_1_1 (10ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+170%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (8ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+171%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (11ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+171%] → REG R_1_1 (2ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+170%] → REG R_1_1 (24ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+171%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+172%] → REG R_1_1 (4ms) [PD_+5%] → REG R_1_2 (5ms) [PD_+108%] → REG R_1_1 (6ms) [PD_+6%] → REG R_1_2 (6ms) [PD_+46%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (8ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_+90%] → REG R_1_2 (0ms) [PD_+171%] → REG R_1_1 (8ms) [PD_+6%] → REG R_1_2 (8ms) [PD_+110%] → REG R_1_1 (16ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (8ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (16ms) [PD_+49%] → REG R_1_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+173%] → REG R_1_1 (16ms) [PD_+50%] → REG R_1_2 (0ms) [PD_+174%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+49%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+49%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+49%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+49%] → REG R_1_1 (10ms) [PD_+67%] → REG R_1_2 (0ms) [PD_+175%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+175%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+173%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+170%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (151ms) [PD_+59%] → BLINK → FIX R_1_1 (start) [PD_+49%] → REG R_1_2 (8ms) [PD_+112%] → REG R_1_1 (39ms) [PD_-29%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_+40%] → REG R_1_0 (8ms) [PD_+9%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_+168%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_+49%] → REG R_1_0 (7ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_+169%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (8ms) [PD_+90%] → REG R_1_0 (8ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_0_0 (8ms) [PD_+33%] → REG R_1_0 (6ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (83ms) [PD_+30%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_+196%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_-1 (0ms) [PD_+193%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+56%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_-1 (8ms) [PD_+194%] → REG R_1_1 (4ms) [PD_-7%] → REG R_2_1 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_+188%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+190%] → REG R_1_2 (8ms) [PD_+2%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+7%] → REG R_2_0 (0ms) [PD_+45%] → REG R_1_0 (0ms) [PD_+45%] → REG R_1_2 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_+206%] → REG R_1_2 (0ms) [PD_+6%] → REG R_2_0 (0ms) [PD_+209%] → REG R_1_2 (1008ms) [PD_+30%] +MS → BLINK → FIX R_1_2 (start) [PD_+13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+41%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-40%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+47%] → REG R_1_1 (0ms) [PD_-71%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (51ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (948ms) [PD_+23%] → BLINK → FIX R_1_2 (start) [PD_+15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_2_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+48%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+53%] → REG R_1_3 (0ms) [PD_+53%] → REG R_2_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+57%] → REG R_2_2 (0ms) [PD_-6%] → REG R_1_0 (8ms) [PD_-2%] → REG R_2_2 (1336ms) [PD_+19%] → BLINK → FIX R_2_2 (start) [PD_+23%] → REG R_1_2 (0ms) [PD_-1%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+0%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (10ms) [PD_+2%] → REG R_3_1 (6ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-71%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-47%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+10%] → REG R_3_1 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (12ms) [PD_+13%] → REG R_2_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (550ms) [PD_+24%] → BLINK → FIX R_1_2 (start) [PD_+7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+41%] → REG R_0_0 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_2 (0ms) [PD_+42%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+41%] → REG R_3_0 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_+42%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+16%] → REG R_3_0 (8ms) [PD_-30%] → REG R_1_2 (0ms) [PD_+40%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (852ms) [PD_+22%] → BLINK → FIX R_1_2 (start) [PD_+20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (6ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_+23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (28ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (1030ms) [PD_+21%] → BLINK → FIX R_1_2 (start) [PD_+24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-65%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-59%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (36ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (8ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (4654ms) [PD_+18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-58%] → REG R_1_0 (8ms) [PD_-79%] → REG R_3_1 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-72%] → REG R_3_1 (6ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-58%] → REG R_1_2 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-47%] → REG R_1_2 (8ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-43%] → REG R_1_2 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_2 (0ms) [PD_+28%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_2 (2627ms) [PD_+19%] → REG R_1_1 (1175ms) [PD_+20%] → REG R_1_2 (489ms) [PD_+18%] +MS → BLINK → FIX R_1_2 (start) [PD_+19%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+38%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_+36%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+38%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+39%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_2 (0ms) [PD_+36%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+36%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (644ms) [PD_+15%] → BLINK → FIX R_1_2 (start) [PD_+10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (71ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_+34%] → REG R_1_3 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+30%] → REG R_1_3 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (716ms) [PD_+23%] → BLINK → FIX R_1_2 (start) [PD_+7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-50%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+39%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (82ms) [PD_-38%] → REG R_1_1 (8ms) [PD_+14%] → REG R_1_2 (8ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (3848ms) [PD_+16%] → BLINK → FIX R_1_2 (start) [PD_+18%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+32%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (6ms) [PD_-77%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-43%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (16ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+34%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (8ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (202ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (612ms) [PD_+20%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (3350ms) [PD_+16%] → REG R_1_1 (628ms) [PD_+18%] → REG R_1_2 (1109ms) [PD_+10%] → REG R_1_1 (4ms) [PD_+9%] → REG R_1_2 (12ms) [PD_+1%] → REG R_1_1 (8ms) [PD_+15%] → REG R_1_2 (246ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (89ms) [PD_+8%] → REG R_1_1 (8ms) [PD_+4%] → REG R_1_2 (12ms) [PD_+10%] → REG R_1_1 (166ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_1 (148ms) [PD_+5%] → REG R_1_2 (262ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (295ms) [PD_+6%] → REG R_1_1 (514ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+28%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_2 (930ms) [PD_+12%] → REG R_1_1 (646ms) [PD_+17%] → REG R_1_2 (1388ms) [PD_+14%] +MS → BLINK → FIX R_1_2 (start) [PD_+4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-63%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-52%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (382ms) [PD_+11%] → BLINK → FIX R_1_2 (start) [PD_+0%] → REG R_1_1 (0ms) [PD_+42%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+38%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+38%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-51%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (508ms) [PD_+6%] → BLINK → FIX R_1_2 (start) [PD_+10%] → REG R_3_1 (7ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (594ms) [PD_+14%] → REG R_1_1 (8ms) [PD_+30%] → REG R_1_2 (194ms) [PD_+26%] → REG R_1_1 (1472ms) [PD_+24%] → REG R_1_2 (4156ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (4ms) [PD_+10%] → REG R_1_1 (4ms) [PD_+10%] → REG R_1_2 (4ms) [PD_+10%] → REG R_1_1 (16ms) [PD_+7%] → REG R_1_2 (17ms) [PD_+7%] → REG R_1_1 (26ms) [PD_+15%] → REG R_1_2 (8ms) [PD_+16%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_2 (732ms) [PD_+13%] → BLINK → FIX R_1_2 (start) [PD_+0%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-60%] → REG R_1_2 (8ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (29ms) [PD_-53%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_+34%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+35%] → REG R_1_2 (8ms) [PD_-30%] → REG R_1_1 (0ms) [PD_+37%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+34%] → REG R_1_2 (2926ms) [PD_+18%] → REG R_1_1 (4ms) [PD_+32%] → REG R_1_2 (185ms) [PD_+15%] → REG R_1_1 (4ms) [PD_+15%] → REG R_1_2 (993ms) [PD_+15%] → REG R_1_1 (85ms) [PD_+12%] → REG R_1_2 (244ms) [PD_+17%] → REG R_1_1 (498ms) [PD_+21%] → BLINK → FIX R_1_1 (start) [PD_+15%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (8ms) [PD_-31%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_2 (86ms) [PD_-4%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+37%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_+37%] → REG R_1_3 (0ms) [PD_+3%] → REG R_1_2 (10ms) [PD_+22%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_+37%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (94ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_2 (1014ms) [PD_+20%] → BLINK → FIX R_1_2 (start) [PD_+15%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (8ms) [PD_+39%] → REG R_1_1 (8ms) [PD_-50%] → REG R_1_2 (8ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-46%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+37%] → REG R_3_0 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_+36%] → REG R_1_1 (0ms) [PD_-74%] → REG R_1_2 (0ms) [PD_+38%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+38%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_+38%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+38%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+38%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (264ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+37%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (8ms) [PD_-8%] → REG R_1_1 (1188ms) [PD_+19%] → REG R_2_1 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_+44%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_2 (0ms) [PD_+43%] → REG R_1_1 (64ms) [PD_+11%] → REG R_2_1 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (8ms) [PD_+42%] → REG R_1_1 (8ms) [PD_-12%] → REG R_2_1 (8ms) [PD_+44%] → REG R_1_1 (16ms) [PD_+7%] → REG R_2_2 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_2 (6ms) [PD_+36%] → REG R_1_1 (0ms) [PD_+42%] → REG R_2_2 (0ms) [PD_+29%] → REG R_1_1 (8ms) [PD_-12%] → REG R_2_1 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (7ms) [PD_+36%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_2 (0ms) [PD_+42%] → REG R_1_1 (8ms) [PD_-11%] → REG R_2_2 (8ms) [PD_+42%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_2 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_2 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_2 (0ms) [PD_+30%] → REG R_1_1 (11ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_1 (4ms) [PD_-11%] → REG R_2_1 (0ms) [PD_+31%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_+32%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_+31%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_+32%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_+32%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_+42%] → REG R_1_1 (4ms) [PD_+16%] → REG R_2_1 (0ms) [PD_+31%] → REG R_1_1 (214ms) [PD_+17%] → REG R_2_1 (0ms) [PD_+43%] → REG R_1_1 (194ms) [PD_+19%] → REG R_1_2 (1294ms) [PD_+12%] → BLINK → FIX R_1_2 (start) [PD_-9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (60ms) [PD_-39%] → REG R_1_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_+26%] → REG R_1_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (908ms) [PD_+14%] → REG R_1_1 (32ms) [PD_+20%] → REG R_1_2 (4445ms) [PD_+13%] +MS → REG R_1_1 (107ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+35%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+34%] → REG R_1_1 (289ms) [PD_+16%] → REG R_1_2 (222ms) [PD_+16%] → End
P25_M04,Start → FIX R_1_2 (start) [PD_+7%] → BLINK → FIX R_1_2 (start) [PD_-11%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_-12%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → SAC R_3_0 → FIX R_3_0 (9ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (178ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (303ms) [PD_+9%] → REG R_1_2 (2113ms) [PD_+9%] +MS → BLINK → FIX R_1_2 (start) [PD_+4%] → REG R_3_1 (7ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_3_1 (7ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-52%] → REG R_1_2 (3090ms) [PD_+12%] → BLINK → FIX R_1_2 (start) [PD_+7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (4ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-49%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+5%] → REG R_3_1 (5ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+2%] → REG R_3_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-47%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (1442ms) [PD_+12%] → REG R_1_1 (362ms) [PD_+17%] → REG R_1_2 (8ms) [PD_+31%] → REG R_1_1 (12ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+31%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (18ms) [PD_+26%] → REG R_1_1 (7ms) [PD_+12%] → REG R_1_2 (18ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_2 (1165ms) [PD_+14%] +MS → BLINK → FIX R_1_2 (start) [PD_+2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-24%] → SAC R_0_2 → FIX R_0_2 (8ms) [PD_-48%] → REG R_1_2 (8ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_2 (8ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (527ms) [PD_+14%] → BLINK → FIX R_1_2 (start) [PD_+9%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-69%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+32%] → REG R_1_0 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+6%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-47%] → REG R_1_2 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_2 (2918ms) [PD_+15%] → BLINK → FIX R_1_2 (start) [PD_-4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (3ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-58%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-52%] → REG R_1_2 (0ms) [PD_-63%] → REG R_0_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_2 (2804ms) [PD_+14%] → REG R_1_1 (357ms) [PD_+9%] → BLINK → FIX R_1_1 (start) [PD_+4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (12ms) [PD_-38%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+112%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (12ms) [PD_-51%] → REG R_1_1 (9ms) [PD_-59%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (8ms) [PD_-35%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_-48%] → REG R_1_2 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-46%] → REG R_1_2 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (387ms) [PD_+10%] → REG R_1_2 (177ms) [PD_+15%] → REG R_1_1 (109ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+31%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-3%] → REG R_1_2 (1222ms) [PD_+10%] → REG R_1_1 (1391ms) [PD_+9%] +MS → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-72%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-63%] → REG R_1_2 (0ms) [PD_-46%] → REG R_1_1 (8ms) [PD_-32%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (8ms) [PD_-73%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (17ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (464ms) [PD_+6%] → BLINK → FIX R_1_2 (start) [PD_+14%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-60%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-47%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-41%] → REG R_1_2 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (8ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (23ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (1329ms) [PD_+10%] → BLINK → FIX R_1_2 (start) [PD_-1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (5ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (16ms) [PD_+12%] → REG R_1_1 (4ms) [PD_-3%] → REG R_1_2 (1726ms) [PD_+10%] → REG R_1_1 (2170ms) [PD_+13%] → REG R_1_2 (6ms) [PD_-34%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-67%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_1 (12ms) [PD_-10%] → REG R_0_1 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-72%] → REG R_1_1 (15ms) [PD_-33%] → REG R_0_1 (0ms) [PD_+25%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_1 (4ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_+35%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_+37%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (698ms) [PD_+17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (170ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+34%] → REG R_1_2 (12ms) [PD_+17%] → REG R_1_1 (8ms) [PD_+12%] → REG R_1_2 (10ms) [PD_+23%] → REG R_1_1 (5ms) [PD_+17%] → REG R_1_2 (1167ms) [PD_+11%] → BLINK → FIX R_1_2 (start) [PD_-21%] → REG R_1_1 (0ms) [PD_+28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-58%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (759ms) [PD_+12%] → REG R_1_1 (16ms) [PD_+13%] → SAC R_2_1 → FIX R_2_1 (392ms) [PD_+13%] → REG R_1_1 (4ms) [PD_+13%] → REG R_2_1 (0ms) [PD_+32%] → REG R_1_1 (156ms) [PD_+13%] → REG R_1_2 (1672ms) [PD_+6%] → BLINK → FIX R_1_2 (start) [PD_-5%] → JMP R_2_4 → FIX R_2_4 (0ms) [PD_-66%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-40%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (2996ms) [PD_+8%] → REG R_1_1 (1556ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (4ms) [PD_-51%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (14ms) [PD_-14%] → REG R_1_2 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-48%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-41%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_1 (655ms) [PD_+7%] → REG R_1_2 (740ms) [PD_+13%] → BLINK → FIX R_1_2 (start) [PD_+11%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (4ms) [PD_+15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-40%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_1_2 (34ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-42%] → REG R_1_2 (7ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (1340ms) [PD_+11%] → BLINK → FIX R_1_2 (start) [PD_-8%] → REG R_3_0 (13ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-43%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-40%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (6ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-41%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+8%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-46%] → REG R_1_2 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_+25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+21%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+23%] → REG R_0_2 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+23%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_+24%] → REG R_0_2 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_2 (1793ms) [PD_+9%] → BLINK → FIX R_1_2 (start) [PD_-8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (1942ms) [PD_+10%] → REG R_1_1 (3481ms) [PD_+11%] → End
P26_M01,Start → FIX R_1_1 (start) [PD_-10%] +MS → End
P26_M02,Start → FIX R_1_1 (start) [PD_-11%] +MS → BLINK → FIX R_1_1 (start) [PD_-3%] +MS → BLINK → FIX R_1_1 (start) [PD_-3%] +MS → BLINK → FIX R_1_1 (start) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-21%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-3%] → REG R_1_1 (6808ms) [PD_-6%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (3533ms) [PD_+4%] → REG R_1_0 (180ms) [PD_+3%] → REG R_1_1 (2930ms) [PD_-0%] +MS → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (5ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (3574ms) [PD_-4%] → End
P26_M03,Start → FIX R_1_1 (start) [PD_-0%] → BLINK → FIX R_1_1 (start) [PD_+6%] → BLINK → FIX R_1_1 (start) [PD_-21%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (8ms) [PD_-48%] → REG R_1_1 (1716ms) [PD_+11%] → BLINK → FIX R_1_1 (start) [PD_-3%] → JMP R_3_0 → FIX R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_3_0 (52ms) [PD_-95%] → REG R_1_1 (8ms) [PD_-41%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-65%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_+31%] → REG R_1_1 (0ms) [PD_+8%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_+61%] → REG R_1_1 (7836ms) [PD_+9%] → BLINK → FIX R_1_1 (start) [PD_+7%] +MS → REG R_1_0 (408ms) [PD_+9%] → REG R_1_1 (2800ms) [PD_+14%] +MS → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (48ms) [PD_-41%] → REG R_1_2 (8ms) [PD_+2%] → REG R_1_1 (6986ms) [PD_+8%] → REG R_1_0 (905ms) [PD_+14%] → REG R_1_1 (5939ms) [PD_+12%] +MS → BLINK → FIX R_1_1 (start) [PD_+11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-48%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+7%] → REG R_3_0 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (19ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-46%] → REG R_3_0 (8ms) [PD_-22%] → REG R_0_0 (0ms) [PD_+12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (10ms) [PD_+11%] → REG R_3_0 (6ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+15%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+24%] → REG R_3_0 (10ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-49%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (48ms) [PD_-2%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+24%] → REG R_2_1 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+23%] → REG R_2_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+23%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (8ms) [PD_-5%] → REG R_1_1 (5186ms) [PD_+2%] → REG R_0_1 (318ms) [PD_+8%] → REG R_1_1 (2494ms) [PD_+10%] → BLINK → FIX R_1_1 (start) [PD_+11%] → BLINK → FIX R_1_1 (start) [PD_+3%] → End
P26_M04,Start → FIX R_1_1 (start) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_+7%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+17%] → REG R_3_0 (15ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (1352ms) [PD_+4%] → BLINK → FIX R_1_1 (start) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-12%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-36%] → REG R_1_1 (3754ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_+4%] → BLINK → FIX R_1_1 (start) [PD_+11%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+11%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (16ms) [PD_-13%] → REG R_0_2 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+8%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+7%] → REG R_0_2 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (160ms) [PD_-11%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+3%] → REG R_1_2 (24ms) [PD_-29%] → REG R_0_2 (8ms) [PD_+4%] → REG R_1_2 (8ms) [PD_-46%] → REG R_0_2 (8ms) [PD_+3%] → REG R_1_2 (8ms) [PD_-49%] → REG R_0_2 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+9%] → REG R_0_2 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_+3%] → REG R_1_2 (8ms) [PD_+7%] → REG R_0_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+3%] → REG R_0_2 (8ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+8%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+7%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+9%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+7%] → REG R_0_2 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (8ms) [PD_-100%] → REG R_0_2 (8ms) [PD_+1%] → REG R_1_2 (8ms) [PD_+5%] → REG R_0_2 (8ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-59%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+2%] → REG R_1_2 (8ms) [PD_+5%] → REG R_0_2 (8ms) [PD_+1%] → REG R_1_2 (8ms) [PD_-47%] → REG R_0_2 (11ms) [PD_+1%] → REG R_1_2 (7ms) [PD_-100%] → REG R_0_2 (7ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+8%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+7%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+9%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+9%] → REG R_0_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+3%] → REG R_1_2 (56ms) [PD_-50%] → REG R_1_1 (273ms) [PD_+6%] → BLINK → FIX R_1_1 (start) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-3%] → End
P27_M01,Start → FIX R_1_1 (start) [PD_-16%] → SAC R_1_0 → FIX R_1_0 (135ms) [PD_-15%] → REG R_1_1 (1164ms) [PD_-11%] → REG R_1_0 (398ms) [PD_-10%] → REG R_1_1 (17491ms) [PD_-11%] +MS → REG R_1_0 (23ms) [PD_+2%] → REG R_1_1 (1119ms) [PD_-9%] → REG R_1_0 (52ms) [PD_-3%] → REG R_1_1 (49ms) [PD_-10%] → REG R_1_0 (47ms) [PD_-2%] → REG R_1_1 (96ms) [PD_-11%] → REG R_1_0 (32ms) [PD_+1%] → REG R_1_1 (4604ms) [PD_-10%] +MS → REG R_1_0 (24ms) [PD_+6%] → REG R_1_1 (1687ms) [PD_-8%] → REG R_1_0 (48ms) [PD_+7%] → REG R_1_1 (2209ms) [PD_-6%] → End
P27_M02,Start → FIX R_1_1 (start) [PD_-10%] +MS → End
P27_M03,Start → FIX R_1_1 (start) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-28%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-69%] → REG R_1_1 (8ms) [PD_-64%] → REG R_0_1 (8ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (654ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_0_0 (15ms) [PD_-100%] → JMP R_3_-1 → FIX R_3_-1 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_3_-3 → FIX R_3_-3 (0ms) [PD_+70%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-3 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_4_-3 → FIX R_4_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_4_-4 → FIX R_4_-4 (0ms) [PD_-19%] → REG R_0_0 (12ms) [PD_-84%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-61%] → REG R_1_1 (0ms) [PD_+11%] → JMP R_7_-7 → FIX R_7_-7 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_+12%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (16ms) [PD_-68%] → REG R_1_1 (886ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_0 (0ms) [PD_+5%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-69%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_0_-3 → FIX R_0_-3 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_+4%] → REG R_0_0 (7ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+25%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-6%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-100%] → JMP R_2_-2 → FIX R_2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-54%] → JMP R_3_-5 → FIX R_3_-5 (0ms) [PD_-23%] → REG R_2_-1 (0ms) [PD_-52%] → REG R_1_-1 (0ms) [PD_-44%] → JMP R_6_-18 → FIX R_6_-18 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-4%] → JMP R_3_-6 → FIX R_3_-6 (0ms) [PD_-22%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_-6 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-2%] → JMP R_43_-155 → FIX R_43_-155 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → JMP R_7_-25 → FIX R_7_-25 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-2%] → JMP R_23_-83 → FIX R_23_-83 (0ms) [PD_-23%] → JMP R_1_-2 → FIX R_1_-2 (0ms) [PD_-2%] → REG R_1_-1 (0ms) [PD_-54%] → JMP R_-12_83 → FIX R_-12_83 (0ms) [PD_-23%] → JMP R_0_10 → FIX R_0_10 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-33%] → JMP R_0_9 → FIX R_0_9 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-72%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_+59%] → REG R_1_-1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_+32%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_+34%] → REG R_1_-1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_1_-3 → FIX R_1_-3 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_1_-7 → FIX R_1_-7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_1_-6 → FIX R_1_-6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-7 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_1_-8 → FIX R_1_-8 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_1_-9 → FIX R_1_-9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_1_-4 → FIX R_1_-4 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_1_-5 → FIX R_1_-5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-5 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-4 (0ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → JMP R_0_-16 → FIX R_0_-16 (0ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_-6 (0ms) [PD_-2%] → REG R_1_-5 (0ms) [PD_-57%] → REG R_0_0 (8ms) [PD_-100%] → JMP R_0_-13 → FIX R_0_-13 (0ms) [PD_-100%] → REG R_0_0 (144ms) [PD_-95%] → REG R_1_2 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (626ms) [PD_-5%] → SAC R_0_2 → FIX R_0_2 (420ms) [PD_-8%] → REG R_1_2 (4ms) [PD_-5%] → REG R_1_1 (158ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_0_0 (88ms) [PD_-98%] → REG R_1_1 (629ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_0_0 (4ms) [PD_-100%] → JMP R_0_-6 → FIX R_0_-6 (0ms) [PD_-24%] → REG R_0_0 (30ms) [PD_-89%] → JMP R_12_-17 → FIX R_12_-17 (0ms) [PD_-73%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-22%] → JMP R_5_-6 → FIX R_5_-6 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_6_-8 → FIX R_6_-8 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-7%] → JMP R_5_-7 → FIX R_5_-7 (0ms) [PD_-100%] → REG R_0_0 (57ms) [PD_-88%] → JMP R_2_1 → FIX R_2_1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-75%] → REG R_1_1 (0ms) [PD_+11%] → REG R_3_0 (6ms) [PD_-84%] → REG R_1_1 (0ms) [PD_+10%] → REG R_3_0 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+5%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-9%] → REG R_1_1 (1214ms) [PD_-0%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-30%] → REG R_0_0 (7ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-49%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (528ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_2_0 (10ms) [PD_-76%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_+2%] → REG R_2_-1 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-1%] → REG R_1_-1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_+0%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-72%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-68%] → REG R_1_0 (0ms) [PD_+6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-44%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_4_0 → FIX R_4_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_4_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+12%] → REG R_4_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+13%] → REG R_4_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-22%] → REG R_4_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_4_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_4_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-21%] → REG R_4_0 (0ms) [PD_-23%] → REG R_1_1 (1399ms) [PD_+0%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-30%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+3%] → REG R_0_0 (15ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-39%] → REG R_1_1 (582ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_0_0 (60ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (679ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_+0%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (70ms) [PD_-95%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_2 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_-37%] → REG R_1_2 (90ms) [PD_-4%] → REG R_1_1 (4037ms) [PD_-0%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_0_0 (16ms) [PD_-100%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-51%] → JMP R_-10_-22 → FIX R_-10_-22 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_+11%] → JMP R_12_22 → FIX R_12_22 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_6_11 → FIX R_6_11 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_5_9 → FIX R_5_9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_11_15 → FIX R_11_15 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_5_7 → FIX R_5_7 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_6_6 → FIX R_6_6 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_4_4 → FIX R_4_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_3_3 → FIX R_3_3 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_3_2 → FIX R_3_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-4%] → REG R_1_1 (779ms) [PD_+0%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (60ms) [PD_-92%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (5ms) [PD_-57%] → REG R_0_0 (7ms) [PD_-59%] → REG R_1_1 (8ms) [PD_+2%] → REG R_0_0 (8ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (1602ms) [PD_+3%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_0_0 (13ms) [PD_-100%] → JMP R_4_-1 → FIX R_4_-1 (0ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_-1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_-1 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_+18%] → REG R_3_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+19%] → REG R_4_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_4_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_4_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-22%] → REG R_4_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_4_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_4_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+16%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (4450ms) [PD_-0%] +MS → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (32ms) [PD_-92%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-69%] → REG R_1_1 (349ms) [PD_-9%] → REG R_1_2 (1400ms) [PD_-6%] → REG R_0_2 (12ms) [PD_-9%] → REG R_0_1 (4ms) [PD_-1%] → REG R_0_2 (4ms) [PD_-0%] → REG R_0_1 (28ms) [PD_-0%] → REG R_0_2 (0ms) [PD_+17%] → REG R_0_1 (682ms) [PD_-2%] → REG R_0_2 (0ms) [PD_+16%] → REG R_0_1 (3ms) [PD_+16%] → REG R_1_1 (4640ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (24ms) [PD_-72%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-16%] → REG R_0_0 (8ms) [PD_+0%] → JMP R_7_-4 → FIX R_7_-4 (0ms) [PD_-100%] → JMP R_10_-6 → FIX R_10_-6 (0ms) [PD_-19%] → JMP R_-1_-4 → FIX R_-1_-4 (0ms) [PD_-44%] → JMP R_10_-5 → FIX R_10_-5 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_0_-1 → FIX R_0_-1 (0ms) [PD_-100%] → JMP R_5_-4 → FIX R_5_-4 (0ms) [PD_-100%] → JMP R_-1_-1 → FIX R_-1_-1 (0ms) [PD_+9%] → JMP R_4_-2 → FIX R_4_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_-1_0 → FIX R_-1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → JMP R_-6_-1 → FIX R_-6_-1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-8_-2 → FIX R_-8_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-45_-27 → FIX R_-45_-27 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (1805ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_+2%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-65%] → REG R_0_0 (137ms) [PD_-98%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (34ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (22ms) [PD_-25%] → REG R_0_0 (263ms) [PD_-95%] → JMP R_2_-7 → FIX R_2_-7 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-7%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-7%] → REG R_0_0 (24ms) [PD_-86%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-49%] → REG R_1_1 (38ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (28ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (460ms) [PD_+3%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_0_0 (52ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (15ms) [PD_-63%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (4ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-74%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-59%] → REG R_1_-2 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_5_-7 (0ms) [PD_-68%] → REG R_1_1 (8ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (24ms) [PD_-85%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_0 (8ms) [PD_-52%] → REG R_2_1 (8ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-4%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_1 (96ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-6%] → REG R_0_0 (37ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-55%] → REG R_2_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (324ms) [PD_-8%] → BLINK → FIX R_2_1 (start) [PD_-21%] → REG R_1_1 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-47%] → REG R_0_0 (56ms) [PD_-96%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (167ms) [PD_-49%] → REG R_1_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_0_0 (6ms) [PD_-100%] → REG R_1_0 (221ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (152ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (76ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (7ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (259ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (26ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-18%] → REG R_1_1 (56ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (413ms) [PD_-0%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_1 (5ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (58ms) [PD_-8%] → REG R_1_0 (8ms) [PD_-2%] → REG R_1_1 (120ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (48ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-100%] → BLINK → FIX R_1_1 (start) [PD_-56%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_0 (39ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-42%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (3ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (274ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (236ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_1 (7ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_-63%] → REG R_1_1 (8ms) [PD_-7%] → REG R_0_1 (8ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (8ms) [PD_+15%] → REG R_0_1 (8ms) [PD_-42%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_+17%] → REG R_0_1 (8ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-62%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+25%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+28%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (32ms) [PD_-43%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (156ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (184ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (16ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_0 (18ms) [PD_-100%] → REG R_2_0 (16ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-44%] → REG R_1_1 (23ms) [PD_-72%] → REG R_1_2 (8ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_2 (37ms) [PD_+0%] → REG R_1_1 (3ms) [PD_+5%] → REG R_1_2 (352ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_+18%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_2 (8ms) [PD_-23%] → REG R_1_2 (10ms) [PD_+15%] → REG R_0_2 (6ms) [PD_-18%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_+13%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_2 (8ms) [PD_+14%] → REG R_0_2 (8ms) [PD_-23%] → REG R_1_2 (0ms) [PD_+13%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (12ms) [PD_+13%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_+13%] → REG R_0_2 (5ms) [PD_-22%] → REG R_1_2 (0ms) [PD_+11%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_+11%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_+12%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_+12%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_+11%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+11%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_2 (8ms) [PD_+11%] → REG R_0_2 (40ms) [PD_-10%] → SAC R_0_3 → FIX R_0_3 (8ms) [PD_-24%] → REG R_0_2 (0ms) [PD_+11%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_+10%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_2 (8ms) [PD_+10%] → REG R_0_3 (8ms) [PD_-25%] → REG R_0_2 (0ms) [PD_+10%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_2 (8ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (8ms) [PD_-2%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_+10%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_+10%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_+10%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_+10%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_+10%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_2 (8ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_+11%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_+11%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_+10%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_+11%] → REG R_0_3 (0ms) [PD_-23%] → REG R_0_2 (16ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_+12%] → REG R_0_3 (0ms) [PD_-28%] → REG R_0_2 (0ms) [PD_+12%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_+13%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_+13%] → REG R_0_3 (0ms) [PD_-28%] → REG R_0_2 (0ms) [PD_+13%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_+13%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_+14%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_+14%] → REG R_0_3 (0ms) [PD_-28%] → REG R_0_2 (0ms) [PD_+15%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_+14%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_+15%] → REG R_0_3 (8ms) [PD_-25%] → REG R_0_2 (7ms) [PD_+15%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_+16%] → REG R_0_3 (8ms) [PD_-4%] → REG R_0_2 (0ms) [PD_+16%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_2 (8ms) [PD_+16%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-21%] → REG R_0_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_+17%] → REG R_0_3 (0ms) [PD_+17%] → REG R_0_2 (0ms) [PD_+17%] → REG R_0_3 (0ms) [PD_+17%] → REG R_0_2 (0ms) [PD_-18%] → REG R_0_3 (8ms) [PD_-23%] → REG R_0_2 (8ms) [PD_+17%] → REG R_0_3 (8ms) [PD_-6%] → REG R_0_2 (0ms) [PD_+18%] → REG R_0_3 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_+17%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_+17%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_+16%] → REG R_0_3 (0ms) [PD_-28%] → REG R_0_2 (0ms) [PD_+17%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-23%] → REG R_0_2 (8ms) [PD_+4%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_+17%] → REG R_0_3 (16ms) [PD_-26%] → REG R_0_2 (48ms) [PD_+12%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_+16%] → REG R_0_3 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_+15%] → REG R_0_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_+17%] → REG R_0_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_+16%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_+16%] → REG R_0_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_+16%] → REG R_0_3 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_+16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_+17%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_+17%] → REG R_0_3 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_+16%] → REG R_0_3 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_+16%] → REG R_0_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_+16%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_+17%] → REG R_0_3 (0ms) [PD_-23%] → REG R_0_2 (40ms) [PD_-1%] → REG R_0_3 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_+18%] → REG R_0_3 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_+17%] → REG R_0_3 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_+17%] → REG R_0_3 (0ms) [PD_-21%] → REG R_0_2 (0ms) [PD_+16%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (16ms) [PD_+1%] → REG R_0_3 (8ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-21%] → REG R_0_2 (24ms) [PD_-0%] → REG R_0_3 (0ms) [PD_-21%] → REG R_0_2 (8ms) [PD_+18%] → REG R_0_3 (12ms) [PD_-23%] → REG R_0_2 (0ms) [PD_+17%] → REG R_0_3 (0ms) [PD_-18%] → REG R_0_2 (10ms) [PD_+17%] → REG R_0_3 (4ms) [PD_-22%] → REG R_0_2 (11ms) [PD_-4%] → REG R_0_3 (0ms) [PD_-25%] → REG R_0_2 (4024ms) [PD_-3%] → BLINK → FIX R_0_2 (start) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (14ms) [PD_-46%] → REG R_1_2 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (8ms) [PD_+18%] → REG R_1_1 (32ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (92ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (11ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (13ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (344ms) [PD_-6%] → REG R_1_1 (24ms) [PD_+10%] → REG R_1_0 (7ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (9ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (26ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (42ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (42ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (8ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_0 (8ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_+8%] → REG R_1_0 (8ms) [PD_-23%] → REG R_1_1 (9ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (5ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (4ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (3ms) [PD_-20%] → REG R_1_1 (8ms) [PD_+6%] → REG R_1_0 (8ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (8ms) [PD_+6%] → REG R_1_0 (8ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (8ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (48ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (8ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (40ms) [PD_+1%] → REG R_1_0 (6ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-5%] → REG R_1_0 (8ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_0 (8ms) [PD_-17%] → REG R_1_1 (56ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (8ms) [PD_-5%] → REG R_1_1 (8ms) [PD_+9%] → REG R_0_0 (8ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (8ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (7ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (440ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_0 (24ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_0 (47ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_0 (19ms) [PD_-6%] → REG R_1_1 (408ms) [PD_-2%] → REG R_1_0 (12ms) [PD_-13%] → REG R_1_1 (516ms) [PD_-6%] → REG R_1_0 (16ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (30ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (68ms) [PD_-1%] → REG R_1_1 (4104ms) [PD_-7%] +MS → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_1 (8ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (30ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (32ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (16ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (62ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (104ms) [PD_-12%] → REG R_0_1 (40ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (16ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (16ms) [PD_-16%] → REG R_1_1 (8ms) [PD_+8%] → REG R_0_1 (130ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (76ms) [PD_-5%] → REG R_1_1 (48ms) [PD_+10%] → REG R_0_1 (355ms) [PD_-6%] → REG R_1_1 (234ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_1_0 (0ms) [PD_-31%] → REG R_1_1 (8ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (15ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (4ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-42%] → REG R_1_0 (8ms) [PD_-27%] → REG R_1_1 (523ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+20%] → REG R_2_0 (2ms) [PD_-54%] → REG R_3_-1 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-17%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_3_-2 → FIX R_3_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-75%] → REG R_1_0 (0ms) [PD_-1%] → REG R_3_-2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (2130ms) [PD_-3%] → REG R_1_0 (8ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (37ms) [PD_+5%] → REG R_1_1 (7ms) [PD_+18%] → REG R_1_0 (312ms) [PD_+2%] → REG R_1_1 (525ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-68%] → REG R_0_0 (44ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-29%] → REG R_1_-1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (13ms) [PD_-7%] → REG R_0_0 (5ms) [PD_-68%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (8ms) [PD_-65%] → REG R_1_1 (1550ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (2068ms) [PD_-9%] → REG R_1_2 (208ms) [PD_-10%] → REG R_0_2 (220ms) [PD_-12%] → REG R_1_2 (8ms) [PD_-18%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-29%] → REG R_0_2 (8ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-29%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_2 (8ms) [PD_+7%] → REG R_1_1 (8ms) [PD_-11%] → REG R_0_1 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (8ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (8ms) [PD_-29%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_1 (11ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (56ms) [PD_+6%] → REG R_1_1 (6ms) [PD_-27%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_1 (7ms) [PD_-26%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (8ms) [PD_+8%] → REG R_1_1 (8ms) [PD_-26%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (8ms) [PD_-10%] → REG R_1_1 (8ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (8ms) [PD_+7%] → REG R_1_1 (8ms) [PD_-10%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (8ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_+10%] → REG R_1_1 (8ms) [PD_-22%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_1 (132ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (12ms) [PD_-100%] → JMP R_-54_-118 → FIX R_-54_-118 (0ms) [PD_-35%] → REG R_2_1 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_-1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_+50%] → REG R_2_-1 (0ms) [PD_-8%] → REG R_1_-1 (0ms) [PD_-26%] → REG R_2_-1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (57ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (5ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (4417ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_0 (4ms) [PD_-29%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (8ms) [PD_-24%] → REG R_1_1 (1615ms) [PD_-7%] → REG R_1_0 (8ms) [PD_-2%] → REG R_1_1 (131ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_0 (114ms) [PD_-4%] → REG R_1_1 (289ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_0 (2ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (14ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-50%] → REG R_0_0 (8ms) [PD_-50%] → REG R_1_2 (8ms) [PD_+0%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-69%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_2 (0ms) [PD_+4%] → REG R_2_2 (0ms) [PD_-56%] → REG R_1_2 (1006ms) [PD_-11%] → REG R_0_2 (90ms) [PD_-17%] → REG R_0_1 (893ms) [PD_-8%] → REG R_1_1 (148ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (9ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-67%] → REG R_0_0 (9ms) [PD_-100%] → REG R_2_0 (5ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (11ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_0 (9ms) [PD_-17%] → REG R_0_0 (4ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-73%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (5ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (24ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (5ms) [PD_+9%] → REG R_1_0 (8ms) [PD_-22%] → REG R_1_1 (139ms) [PD_-7%] → REG R_1_0 (4ms) [PD_-6%] → REG R_1_1 (16ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (48ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (12ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (60ms) [PD_-1%] → REG R_1_0 (20ms) [PD_-3%] → REG R_0_0 (924ms) [PD_-7%] → REG R_1_0 (1240ms) [PD_-7%] → REG R_1_1 (5304ms) [PD_-8%] +MS → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (11ms) [PD_-80%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_-1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (1104ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_1_0 (44ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-1%] → REG R_1_0 (24ms) [PD_-45%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_2 (574ms) [PD_-9%] → REG R_0_2 (21ms) [PD_-13%] → REG R_0_1 (1096ms) [PD_-12%] → REG R_1_1 (328ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_0_0 (44ms) [PD_-100%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-16%] → REG R_0_0 (13ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-48%] → REG R_1_1 (5596ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_0_0 (24ms) [PD_-100%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-65%] → REG R_0_0 (12ms) [PD_-100%] → JMP R_2_13 → FIX R_2_13 (0ms) [PD_-7%] → REG R_1_-1 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (42ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+5%] → REG R_2_0 (0ms) [PD_-14%] → REG R_1_0 (8ms) [PD_-2%] → REG R_1_1 (123ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-88%] → REG R_1_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-11%] → REG R_0_0 (8ms) [PD_-56%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-10%] → REG R_2_0 (0ms) [PD_-7%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (10ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (3ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-100%] → REG R_1_2 (68ms) [PD_-7%] → REG R_1_1 (114ms) [PD_-6%] → REG R_1_2 (222ms) [PD_-9%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_2 (0ms) [PD_-0%] → REG R_1_2 (284ms) [PD_-15%] → REG R_0_2 (832ms) [PD_-11%] → REG R_1_2 (11ms) [PD_-12%] → REG R_0_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (19ms) [PD_-14%] → REG R_0_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-39%] → REG R_0_1 (0ms) [PD_+12%] → REG R_1_2 (8ms) [PD_-35%] → REG R_1_1 (24ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (122ms) [PD_-5%] → REG R_0_1 (0ms) [PD_+15%] → REG R_1_1 (85ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (60ms) [PD_-96%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_1_1 (16ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-5%] → REG R_1_0 (8ms) [PD_-22%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (6794ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-75%] → REG R_1_0 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_+22%] → REG R_0_-1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-8%] → REG R_1_-1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-8%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-7%] → REG R_0_-1 (8ms) [PD_-67%] → REG R_2_0 (0ms) [PD_-12%] → REG R_1_-1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_+31%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-38%] → REG R_0_-2 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-29%] → REG R_1_-2 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-8%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-27%] → REG R_2_0 (8ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-9%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-43%] → REG R_0_0 (79ms) [PD_-94%] → REG R_1_2 (228ms) [PD_-10%] → REG R_0_2 (3934ms) [PD_-4%] → BLINK → FIX R_0_2 (start) [PD_-11%] → REG R_1_2 (0ms) [PD_-64%] → REG R_0_2 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_-17%] → REG R_0_2 (8ms) [PD_-14%] → REG R_0_0 (44ms) [PD_-73%] → REG R_0_2 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (2518ms) [PD_-4%] → BLINK → FIX R_0_2 (start) [PD_-18%] → REG R_0_0 (80ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_+12%] → REG R_0_2 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_+6%] → REG R_0_2 (924ms) [PD_-8%] → BLINK → FIX R_0_2 (start) [PD_-1%] → REG R_1_2 (34ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (12ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-3%] → REG R_0_0 (4ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-48%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (644ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-46%] → REG R_0_0 (33ms) [PD_-84%] → REG R_2_-1 (0ms) [PD_-73%] → REG R_0_0 (20ms) [PD_-56%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (16ms) [PD_-94%] → REG R_1_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (270ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (2187ms) [PD_-6%] +MS → REG R_1_0 (23ms) [PD_+8%] → REG R_1_1 (3093ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_0 (0ms) [PD_+21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-57%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (480ms) [PD_-9%] → REG R_0_2 (632ms) [PD_-13%] → REG R_0_1 (1003ms) [PD_-9%] → REG R_0_2 (30ms) [PD_+14%] → REG R_0_1 (1142ms) [PD_-3%] → REG R_0_2 (0ms) [PD_-24%] → REG R_0_1 (16ms) [PD_-16%] → REG R_1_1 (24ms) [PD_+0%] → REG R_1_0 (968ms) [PD_-8%] → REG R_1_1 (138ms) [PD_-9%] → REG R_1_0 (5ms) [PD_-9%] → REG R_1_1 (15ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (1368ms) [PD_-9%] → REG R_1_1 (852ms) [PD_-7%] → REG R_1_0 (750ms) [PD_-7%] → BLINK → FIX R_1_0 (start) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_0 (8ms) [PD_-79%] → REG R_0_0 (8ms) [PD_-65%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (24ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-52%] → REG R_0_0 (8ms) [PD_-53%] → REG R_2_0 (8ms) [PD_-54%] → REG R_1_0 (8ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_0 (805ms) [PD_-5%] → End
P27_M04,Start → FIX R_1_1 (start) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-17%] → JMP R_3_2 → FIX R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_3_2 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (7ms) [PD_-79%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-65%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-1%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_0_-1 (0ms) [PD_+0%] → REG R_3_2 (0ms) [PD_-11%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-1%] → REG R_0_-1 (0ms) [PD_+1%] → REG R_3_2 (6ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (13ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_3_2 (4ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+2%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_3_2 (8ms) [PD_-100%] → REG R_1_1 (926ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_0_0 (7ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (2ms) [PD_-15%] → REG R_0_-1 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-15%] → JMP R_-1_-3 → FIX R_-1_-3 (0ms) [PD_-42%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → JMP R_-2_-5 → FIX R_-2_-5 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → JMP R_-17_-30 → FIX R_-17_-30 (0ms) [PD_-100%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-16%] → JMP R_-6_-9 → FIX R_-6_-9 (0ms) [PD_+2%] → REG R_2_-1 (0ms) [PD_-16%] → JMP R_144_96 → FIX R_144_96 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → JMP R_14_15 → FIX R_14_15 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → JMP R_5_5 → FIX R_5_5 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → JMP R_5_4 → FIX R_5_4 (0ms) [PD_+1%] → REG R_3_2 (0ms) [PD_-100%] → JMP R_102_42 → FIX R_102_42 (0ms) [PD_+3%] → REG R_3_2 (0ms) [PD_-100%] → JMP R_-6_-2 → FIX R_-6_-2 (0ms) [PD_-16%] → REG R_3_2 (0ms) [PD_-100%] → JMP R_18_7 → FIX R_18_7 (0ms) [PD_+2%] → REG R_3_2 (0ms) [PD_-100%] → JMP R_12_5 → FIX R_12_5 (0ms) [PD_-13%] → REG R_1_1 (3655ms) [PD_-8%] +MS → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-37%] → REG R_1_1 (2885ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-56%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_-57%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_3_2 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-2%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-73%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-100%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_1 (8ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-60%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_1 (8ms) [PD_-55%] → REG R_3_2 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_2_1 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-11%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_1 (8ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-13%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-12%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-8%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-11%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-14%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-14%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-15%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-14%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-15%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-14%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (350ms) [PD_-11%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-61%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (1878ms) [PD_-13%] → SAC R_0_1 → FIX R_0_1 (150ms) [PD_-13%] → SAC R_1_2 → FIX R_1_2 (920ms) [PD_-14%] → REG R_1_1 (666ms) [PD_-6%] → REG R_1_0 (12ms) [PD_-5%] → REG R_1_1 (3ms) [PD_-13%] → REG R_1_0 (80ms) [PD_-6%] → REG R_1_1 (3049ms) [PD_-8%] +MS → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-50%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (20ms) [PD_-43%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_3_2 (8ms) [PD_-40%] → REG R_1_1 (1254ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (704ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-11%] → REG R_0_0 (8ms) [PD_-56%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-65%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (7570ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_1_17 → FIX R_1_17 (0ms) [PD_-57%] → REG R_0_0 (52ms) [PD_-84%] → REG R_3_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_3_2 (8ms) [PD_-100%] → REG R_1_1 (5744ms) [PD_-11%] +MS → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_+84%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_+44%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_-2 → FIX R_2_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-20%] → JMP R_2_-4 → FIX R_2_-4 (0ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (1252ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-4 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (4268ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_2 (0ms) [PD_-68%] → REG R_1_0 (8ms) [PD_-36%] → REG R_3_2 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-9%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-6%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-1%] → REG R_3_2 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-77%] → REG R_1_1 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_1 (871ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-37%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_-1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_+7%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+7%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-26%] → JMP R_-2_0 → FIX R_-2_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-21%] → REG R_-2_0 (0ms) [PD_+4%] → SAC R_-3_0 → FIX R_-3_0 (0ms) [PD_+4%] → REG R_1_1 (662ms) [PD_-10%] → REG R_1_0 (8ms) [PD_-10%] → REG R_1_1 (425ms) [PD_-8%] → REG R_1_0 (13ms) [PD_-9%] → REG R_1_1 (532ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-8%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-62%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-8%] → REG R_2_-1 (0ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-10%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-6%] → JMP R_3_-2 → FIX R_3_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_2_-2 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-48%] → REG R_3_-2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-0%] → REG R_3_-2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-1%] → REG R_3_-2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-36%] → JMP R_3_-1 → FIX R_3_-1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+0%] → REG R_3_-2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+0%] → REG R_3_-1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-0%] → JMP R_4_-2 → FIX R_4_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → JMP R_4_-3 → FIX R_4_-3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_4_-3 (0ms) [PD_-14%] → JMP R_5_-5 → FIX R_5_-5 (0ms) [PD_-100%] → REG R_1_1 (554ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (9ms) [PD_-48%] → REG R_0_0 (13ms) [PD_-74%] → REG R_3_2 (0ms) [PD_-100%] → REG R_0_0 (12ms) [PD_-100%] → REG R_3_2 (7ms) [PD_-100%] → JMP R_1_-2 → FIX R_1_-2 (0ms) [PD_-72%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-62%] → REG R_3_2 (0ms) [PD_-100%] → JMP R_3_-11 → FIX R_3_-11 (0ms) [PD_-64%] → REG R_1_-1 (8ms) [PD_-7%] → JMP R_1_-3 → FIX R_1_-3 (0ms) [PD_-18%] → REG R_2_-4 (0ms) [PD_-71%] → REG R_1_-1 (8ms) [PD_-53%] → REG R_2_-4 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-10%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_2_-2 (8ms) [PD_-36%] → REG R_2_-1 (0ms) [PD_-10%] → REG R_1_-1 (0ms) [PD_-7%] → REG R_2_-2 (8ms) [PD_-11%] → REG R_2_-1 (0ms) [PD_-9%] → JMP R_1_-5 → FIX R_1_-5 (0ms) [PD_-21%] → REG R_1_-1 (0ms) [PD_-8%] → REG R_1_-5 (0ms) [PD_-22%] → REG R_1_-1 (0ms) [PD_-8%] → JMP R_1_-7 → FIX R_1_-7 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-8%] → JMP R_1_-8 → FIX R_1_-8 (0ms) [PD_-24%] → REG R_1_-1 (0ms) [PD_-100%] → JMP R_1_-9 → FIX R_1_-9 (0ms) [PD_-22%] → REG R_1_-2 (0ms) [PD_-9%] → JMP R_1_-34 → FIX R_1_-34 (0ms) [PD_-19%] → REG R_1_-2 (0ms) [PD_-9%] → JMP R_1_-6 → FIX R_1_-6 (0ms) [PD_-21%] → REG R_1_-3 (0ms) [PD_-35%] → SAC R_1_-4 → FIX R_1_-4 (0ms) [PD_-100%] → SAC R_2_-3 → FIX R_2_-3 (0ms) [PD_-100%] → REG R_1_-8 (0ms) [PD_-21%] → REG R_1_-2 (0ms) [PD_-100%] → JMP R_300_-300 → FIX R_300_-300 (0ms) [PD_-23%] → REG R_1_-2 (0ms) [PD_-6%] → REG R_1_17 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_0_9 → FIX R_0_9 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_9 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-49%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_3_2 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-1%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (8ms) [PD_-62%] → REG R_1_1 (27ms) [PD_-9%] → REG R_1_0 (121ms) [PD_-6%] → REG R_1_1 (155ms) [PD_-5%] → REG R_1_0 (8ms) [PD_-17%] → REG R_1_1 (3587ms) [PD_-9%] → End
P28_M01,Start → FIX R_1_1 (start) [PD_-26%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (6538ms) [PD_-20%] +MS → REG R_1_2 (14ms) [PD_-21%] → REG R_1_1 (163ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (52ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (20ms) [PD_-23%] → REG R_1_2 (12ms) [PD_-21%] → REG R_1_1 (20ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (16ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (28ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-25%] → REG R_1_2 (4ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (4ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (33ms) [PD_-24%] → REG R_1_2 (4ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (7ms) [PD_-23%] → REG R_1_1 (8523ms) [PD_-17%] → REG R_1_2 (201ms) [PD_-19%] → REG R_1_1 (4ms) [PD_-13%] → REG R_1_2 (20ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (37ms) [PD_-17%] → REG R_1_1 (180ms) [PD_-17%] +MS → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (180ms) [PD_-18%] → REG R_1_2 (240ms) [PD_-20%] → BLINK → FIX R_1_2 (start) [PD_-22%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (13ms) [PD_-40%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → SAC R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (2ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (4ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (130ms) [PD_-27%] → BLINK → FIX R_1_2 (start) [PD_-24%] → REG R_1_1 (7ms) [PD_-75%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-69%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-55%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+148%] → REG R_1_-1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-41%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-100%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-67%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-33%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (116ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-17%] → REG R_1_2 (9ms) [PD_-22%] → REG R_1_1 (3ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (4912ms) [PD_-18%] → REG R_1_2 (178ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (117ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_2 (4ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (4ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (6ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-44%] → REG R_1_2 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-28%] → REG R_0_1 (9ms) [PD_-59%] → REG R_1_2 (15ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_-1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_-1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_-1 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_-1 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_-1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_-1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_4_1 → FIX R_4_1 (0ms) [PD_-60%] → REG R_0_1 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-50%] → REG R_0_1 (8ms) [PD_-44%] → REG R_1_2 (208ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (26ms) [PD_-23%] → REG R_1_1 (114ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_1_2 (20ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (12ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (12ms) [PD_-20%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-47%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (16ms) [PD_-39%] → REG R_1_1 (6216ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (484ms) [PD_-20%] → REG R_1_2 (4ms) [PD_-18%] → REG R_1_1 (26ms) [PD_-20%] → REG R_1_2 (11ms) [PD_-21%] → REG R_1_1 (21ms) [PD_-19%] → REG R_1_2 (8ms) [PD_-20%] → REG R_1_1 (40ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (9ms) [PD_-18%] → REG R_1_1 (112ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (148ms) [PD_-18%] → BLINK → FIX R_1_2 (start) [PD_-18%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (14ms) [PD_-57%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-61%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (4ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-44%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-41%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (328ms) [PD_-21%] → REG R_1_1 (7806ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (1486ms) [PD_-16%] → REG R_1_2 (15ms) [PD_-12%] → REG R_1_1 (226ms) [PD_-17%] → REG R_1_2 (71ms) [PD_-18%] → End
P28_M02,Start → FIX R_1_1 (start) [PD_-18%] → SAC R_1_0 → FIX R_1_0 (674ms) [PD_-16%] → REG R_1_1 (9411ms) [PD_-16%] +MS → SAC R_1_2 → FIX R_1_2 (13ms) [PD_-15%] → REG R_1_1 (144ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (2561ms) [PD_-13%] → REG R_1_2 (11ms) [PD_-11%] → REG R_1_1 (8ms) [PD_-13%] → REG R_1_2 (131ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (2752ms) [PD_-17%] → End
P28_M03,Start → FIX R_1_1 (start) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-34%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (7ms) [PD_-65%] → REG R_1_1 (1504ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-27%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-48%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (36ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-49%] → REG R_1_1 (6600ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-30%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (2566ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (26ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (29ms) [PD_-12%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-1%] → REG R_1_2 (4ms) [PD_-16%] → REG R_2_2 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-24%] → REG R_2_2 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-16%] → REG R_2_2 (7ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-15%] → REG R_2_2 (54ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_2 (8ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-31%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-24%] → REG R_2_2 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_2 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-16%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_2 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-9%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-8%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-8%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_-4%] → REG R_2_2 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (32ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+4%] → REG R_1_2 (25ms) [PD_-20%] → REG R_1_1 (4857ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-12%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-1%] → SAC R_2_0 → FIX R_2_0 (76ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-17%] → BLINK → FIX R_2_1 (start) [PD_-10%] → REG R_2_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-20%] → REG R_2_1 (8ms) [PD_-40%] → REG R_1_1 (20ms) [PD_-64%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (52ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-46%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_1 (8ms) [PD_-49%] → REG R_1_1 (2622ms) [PD_-9%] +MS → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (1920ms) [PD_-9%] → REG R_1_2 (23ms) [PD_-14%] → REG R_1_1 (10ms) [PD_-12%] → REG R_1_2 (73ms) [PD_-13%] → REG R_1_1 (1476ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (3ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_+67%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-12%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (5472ms) [PD_-11%] +MS → BLINK → FIX R_1_1 (start) [PD_-37%] → REG R_1_0 (0ms) [PD_-47%] → REG R_1_1 (6198ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_7_9 → FIX R_7_9 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-71%] → REG R_1_1 (5735ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_2 (4ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (3ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (13ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-5%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_3 (8ms) [PD_-100%] → REG R_1_1 (1810ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-6%] → End
P28_M04,Start → FIX R_1_1 (start) [PD_-16%] → SAC R_0_1 → FIX R_0_1 (94ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → SAC R_0_2 → FIX R_0_2 (8ms) [PD_-15%] → REG R_0_1 (109ms) [PD_-16%] → REG R_1_1 (30ms) [PD_-17%] → BLINK → FIX R_1_2 (start) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (42ms) [PD_-61%] → REG R_1_2 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (8ms) [PD_-25%] → REG R_1_1 (887ms) [PD_-14%] → REG R_0_1 (91ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (4ms) [PD_-17%] → REG R_1_2 (4ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (16ms) [PD_-12%] → REG R_1_1 (4ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (8ms) [PD_-10%] → REG R_1_1 (960ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-64%] → REG R_1_2 (18ms) [PD_-44%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (8ms) [PD_-54%] → REG R_1_1 (5ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (72ms) [PD_-13%] → REG R_0_1 (82ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (8ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (4ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (24ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (96ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (8ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → BLINK → FIX R_0_2 (start) [PD_-9%] → REG R_1_1 (17ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (15ms) [PD_-41%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (34ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-9%] → REG R_1_1 (10ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (8ms) [PD_-9%] → REG R_1_1 (10ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (16ms) [PD_-10%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (17ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (9ms) [PD_-12%] → REG R_0_1 (8ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (8ms) [PD_-10%] → REG R_1_1 (98ms) [PD_-12%] → REG R_0_2 (8ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-10%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (461ms) [PD_-14%] → REG R_0_1 (12ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (58ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (19ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (22ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (19ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (13ms) [PD_-17%] → REG R_1_1 (2771ms) [PD_-11%] → REG R_0_1 (131ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (11ms) [PD_-13%] → REG R_1_1 (404ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-11%] +MS → REG R_1_1 (115ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (228ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-59%] → REG R_1_1 (99ms) [PD_-12%] → REG R_0_1 (107ms) [PD_-11%] → REG R_1_1 (1402ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (5ms) [PD_-12%] → REG R_1_1 (3ms) [PD_-12%] → REG R_0_1 (52ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-6%] → REG R_0_1 (48ms) [PD_-10%] → REG R_1_1 (205ms) [PD_-10%] → REG R_0_2 (0ms) [PD_-8%] → REG R_0_1 (15ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (7ms) [PD_-9%] → REG R_0_1 (16ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (202ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (40ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (155ms) [PD_-12%] → REG R_1_1 (2692ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-13%] +MS → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (111ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (18ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (8ms) [PD_-8%] → REG R_0_1 (15ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (8ms) [PD_-9%] → REG R_0_1 (8ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (6ms) [PD_-10%] → REG R_1_1 (478ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (8ms) [PD_-13%] → REG R_0_1 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-12%] → BLINK → FIX R_0_2 (start) [PD_-14%] → REG R_0_1 (8ms) [PD_-17%] → REG R_1_1 (22ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → SAC R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (1242ms) [PD_-15%] → REG R_0_1 (41ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (365ms) [PD_-16%] → REG R_1_1 (1844ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-36%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-49%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_3 (6ms) [PD_-53%] → REG R_1_1 (1241ms) [PD_-12%] → REG R_0_1 (12ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (8ms) [PD_-13%] → REG R_0_1 (8ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-15%] → BLINK → FIX R_0_1 (start) [PD_-15%] → REG R_1_1 (16ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (17ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (52ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (1004ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (24ms) [PD_-18%] → REG R_0_1 (84ms) [PD_-17%] → REG R_1_1 (5ms) [PD_-17%] → REG R_0_1 (51ms) [PD_-17%] → REG R_1_1 (3104ms) [PD_-13%] → REG R_0_1 (241ms) [PD_-14%] → REG R_1_1 (262ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-9%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-41%] → End
P29_M01,Start → FIX R_1_2 (start) [PD_-4%] → BLINK → FIX R_1_2 (start) [PD_-10%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_-1%] → REG R_1_2 (8ms) [PD_-44%] → REG R_1_1 (8ms) [PD_-51%] → REG R_1_2 (147ms) [PD_-2%] → REG R_1_1 (3ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (1213ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (5710ms) [PD_+7%] → REG R_1_2 (522ms) [PD_+8%] → BLINK → FIX R_1_2 (start) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-47%] → REG R_1_1 (9ms) [PD_-45%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-45%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-19%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+12%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-49%] → REG R_1_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-80%] → REG R_1_0 (8ms) [PD_-30%] → REG R_0_0 (8ms) [PD_-26%] → REG R_1_0 (8ms) [PD_+13%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+5%] → REG R_1_0 (8ms) [PD_+1%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+12%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+13%] → REG R_0_0 (8ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+12%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_0 (8ms) [PD_+7%] → REG R_0_0 (8ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (8ms) [PD_+7%] → REG R_0_0 (8ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (9ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_0 (56ms) [PD_-14%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+12%] → REG R_2_0 (23ms) [PD_-92%] → REG R_1_1 (6ms) [PD_-100%] → REG R_2_0 (6ms) [PD_-50%] → REG R_1_1 (0ms) [PD_+6%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (223ms) [PD_+4%] → REG R_1_1 (956ms) [PD_+8%] +MS → REG R_1_2 (1532ms) [PD_+5%] → REG R_1_1 (5246ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (391ms) [PD_+9%] → REG R_1_1 (820ms) [PD_+6%] → REG R_1_2 (1436ms) [PD_+4%] → REG R_1_1 (4474ms) [PD_+10%] +MS → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (4ms) [PD_+8%] → REG R_1_2 (6ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (1080ms) [PD_+5%] → REG R_1_1 (2252ms) [PD_+9%] → REG R_1_2 (20ms) [PD_+14%] → REG R_1_1 (5ms) [PD_+12%] → REG R_1_2 (2ms) [PD_+14%] → REG R_1_1 (460ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (48ms) [PD_+12%] → REG R_1_2 (8ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_2 (88ms) [PD_+12%] → REG R_1_1 (1172ms) [PD_+11%] → REG R_1_2 (1192ms) [PD_+4%] → REG R_1_1 (3957ms) [PD_+10%] → End
P29_M02,Start → FIX R_1_1 (start) [PD_-5%] → SAC R_1_2 → FIX R_1_2 (1301ms) [PD_+2%] → REG R_1_1 (3382ms) [PD_+15%] → SAC R_1_0 → FIX R_1_0 (203ms) [PD_+20%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_+18%] → REG R_1_0 (12ms) [PD_+19%] → REG R_0_0 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+19%] → REG R_0_0 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+19%] → REG R_0_0 (0ms) [PD_+16%] → REG R_1_0 (8ms) [PD_+20%] → REG R_0_0 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+19%] → REG R_0_0 (8ms) [PD_+19%] → REG R_1_0 (64ms) [PD_+3%] → REG R_1_1 (816ms) [PD_+9%] +MS → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (4ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (156ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (644ms) [PD_-2%] → REG R_1_1 (4826ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (44ms) [PD_+7%] → REG R_1_2 (4ms) [PD_+7%] → REG R_1_1 (8ms) [PD_+6%] → REG R_1_2 (4ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (16ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (28ms) [PD_+6%] → REG R_1_1 (4ms) [PD_+4%] → REG R_1_2 (16ms) [PD_+7%] → REG R_1_1 (42ms) [PD_+5%] → REG R_1_2 (158ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (8ms) [PD_+6%] → REG R_1_1 (44ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (72ms) [PD_+5%] → REG R_1_1 (8ms) [PD_+5%] → REG R_1_2 (4ms) [PD_+4%] → REG R_1_1 (4ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (5023ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (197ms) [PD_+8%] → REG R_1_2 (4ms) [PD_+8%] → REG R_1_1 (3025ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (124ms) [PD_+10%] → REG R_1_2 (8ms) [PD_+7%] → REG R_1_1 (4ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (4ms) [PD_+6%] → REG R_1_2 (188ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (169ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (255ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (272ms) [PD_+4%] → REG R_1_2 (16ms) [PD_-31%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-53%] → REG R_1_2 (0ms) [PD_+0%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-0%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+7%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-60%] → REG R_1_2 (0ms) [PD_+3%] → REG R_0_2 (0ms) [PD_+6%] → REG R_1_2 (6ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (9ms) [PD_+4%] → REG R_1_1 (957ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (112ms) [PD_+9%] → REG R_1_2 (9ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (7ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (4ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (56ms) [PD_+8%] → REG R_1_1 (96ms) [PD_+8%] → REG R_1_2 (4ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (4ms) [PD_+5%] → REG R_1_1 (2493ms) [PD_+12%] → End
P29_M03,Start → FIX R_1_1 (start) [PD_-2%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (930ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (220ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (4ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (75ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (12ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (32ms) [PD_+8%] → REG R_1_2 (8ms) [PD_+3%] → REG R_1_1 (80ms) [PD_+7%] → REG R_1_2 (2176ms) [PD_+5%] → REG R_1_1 (17ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (347ms) [PD_+9%] → REG R_1_2 (16ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (192ms) [PD_+11%] → SAC R_1_3 → FIX R_1_3 (256ms) [PD_+8%] → BLINK → FIX R_1_3 (start) [PD_-7%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+9%] → REG R_2_0 (112ms) [PD_-92%] → REG R_1_3 (9ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_3 (8ms) [PD_+5%] → REG R_1_2 (8ms) [PD_+12%] → JMP R_1_4 → FIX R_1_4 (8ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_4 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_4 (0ms) [PD_-3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (245ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (8ms) [PD_+21%] → REG R_1_2 (17ms) [PD_+12%] → REG R_1_1 (4ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (18ms) [PD_+11%] → REG R_1_1 (93ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (16ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (10ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (24ms) [PD_+16%] → REG R_1_2 (8ms) [PD_+11%] → REG R_1_1 (12ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (12ms) [PD_+12%] → REG R_1_2 (8ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (16ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (8ms) [PD_+17%] → REG R_1_2 (70ms) [PD_+0%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (5ms) [PD_-64%] → REG R_1_3 (300ms) [PD_+11%] → REG R_1_2 (120ms) [PD_+10%] → REG R_1_1 (268ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (9ms) [PD_+20%] → REG R_1_2 (8ms) [PD_+11%] → REG R_1_1 (9ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (7ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (8ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (8ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (8ms) [PD_+20%] → REG R_1_2 (8ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (8ms) [PD_+19%] → REG R_1_2 (8ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (8ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (7ms) [PD_+14%] → REG R_1_1 (8ms) [PD_+19%] → REG R_1_2 (16ms) [PD_+14%] → REG R_1_1 (16ms) [PD_-13%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (4ms) [PD_+16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (9ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (11ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (22ms) [PD_-5%] → REG R_1_1 (9ms) [PD_+18%] → REG R_1_2 (7ms) [PD_-44%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (32ms) [PD_-1%] → REG R_1_1 (8ms) [PD_+18%] → REG R_1_2 (28ms) [PD_-35%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_2 (8ms) [PD_+12%] → REG R_1_1 (8ms) [PD_+18%] → REG R_1_2 (24ms) [PD_-9%] → REG R_1_1 (8ms) [PD_+18%] → REG R_1_2 (8ms) [PD_-41%] → REG R_1_1 (8ms) [PD_+17%] → REG R_1_2 (8ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (22ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (52ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (16ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+20%] → REG R_1_2 (11ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (95ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (5ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (16ms) [PD_+20%] → REG R_1_1 (8ms) [PD_+22%] → REG R_1_2 (8ms) [PD_-44%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (23ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (16ms) [PD_+15%] → REG R_1_1 (16ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (47ms) [PD_+20%] → REG R_1_2 (15ms) [PD_-62%] → REG R_1_1 (12ms) [PD_+20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+22%] → REG R_1_2 (8ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (4ms) [PD_+17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (109ms) [PD_+19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (88ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (108ms) [PD_+20%] → BLINK → FIX R_1_1 (start) [PD_+15%] → REG R_1_2 (80ms) [PD_-4%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-42%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_+12%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_+23%] → REG R_1_2 (32ms) [PD_-43%] → REG R_2_2 (305ms) [PD_+16%] → REG R_1_2 (996ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (13ms) [PD_-12%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (16ms) [PD_-6%] → REG R_1_1 (16ms) [PD_-11%] → REG R_1_2 (35ms) [PD_-26%] → REG R_1_1 (6ms) [PD_+20%] → REG R_1_2 (8ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (12ms) [PD_+18%] → REG R_1_1 (8ms) [PD_+20%] → REG R_1_2 (8ms) [PD_-40%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (8ms) [PD_-41%] → REG R_1_1 (12ms) [PD_+20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (12ms) [PD_+21%] → REG R_1_2 (15ms) [PD_-61%] → REG R_1_1 (64ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (12ms) [PD_+19%] → REG R_1_2 (16ms) [PD_-61%] → REG R_1_1 (16ms) [PD_-42%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_+16%] → REG R_1_2 (4ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-39%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (8ms) [PD_-39%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (16ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (8ms) [PD_+22%] → REG R_1_2 (48ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (16ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (14ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (8ms) [PD_+16%] → REG R_1_1 (8ms) [PD_+20%] → REG R_1_2 (8ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (8ms) [PD_+8%] → REG R_1_1 (8ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (8ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (80ms) [PD_+14%] → REG R_1_1 (8ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (730ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (96ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (20ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (16ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (4ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (10ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (71ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (132ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (3353ms) [PD_+7%] → REG R_1_2 (9ms) [PD_+13%] → REG R_1_1 (59ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (504ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (248ms) [PD_+13%] → REG R_1_2 (528ms) [PD_+9%] +MS → REG R_1_1 (4ms) [PD_+8%] → REG R_1_2 (4ms) [PD_+6%] → REG R_1_1 (8ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (8ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (8ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (8ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (8ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (8ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (364ms) [PD_-13%] → BLINK → FIX R_1_2 (start) [PD_-35%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-48%] → REG R_2_0 (10ms) [PD_-76%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-42%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-60%] → REG R_0_1 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (6ms) [PD_-48%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_3 (8ms) [PD_-50%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+0%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+0%] → REG R_0_2 (8ms) [PD_+3%] → REG R_1_3 (9ms) [PD_+4%] → REG R_0_2 (0ms) [PD_+4%] → REG R_1_3 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+5%] → REG R_1_3 (0ms) [PD_+7%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+3%] → REG R_1_3 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+3%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (1380ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_3 (0ms) [PD_+16%] → REG R_1_2 (72ms) [PD_+14%] → REG R_1_1 (4ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (12ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (4ms) [PD_+19%] → REG R_1_2 (264ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (88ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (8ms) [PD_-40%] → REG R_1_1 (80ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (8ms) [PD_-40%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-1%] → REG R_1_2 (8ms) [PD_+23%] → REG R_1_1 (8ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (12ms) [PD_-9%] → REG R_1_2 (7ms) [PD_-41%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_+26%] → REG R_1_2 (7ms) [PD_-40%] → REG R_1_1 (43ms) [PD_+14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (8ms) [PD_-69%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+26%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (24ms) [PD_+5%] → BLINK → FIX R_1_1 (start) [PD_+24%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (0ms) [PD_+20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_2_0 (71ms) [PD_-100%] → REG R_1_2 (40ms) [PD_-12%] → REG R_1_1 (8ms) [PD_+22%] → REG R_1_2 (392ms) [PD_+25%] → REG R_1_1 (52ms) [PD_+28%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (93ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (12ms) [PD_+28%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (16ms) [PD_+27%] → REG R_1_2 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (4ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (7ms) [PD_+26%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (35ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (7ms) [PD_-39%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (8ms) [PD_-37%] → REG R_1_1 (13ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (8ms) [PD_+27%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (7ms) [PD_-58%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (18ms) [PD_-7%] → REG R_1_1 (7ms) [PD_+22%] → REG R_1_2 (8ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_2 (9ms) [PD_+21%] → REG R_1_1 (5ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (12ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_2 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (4ms) [PD_+27%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (33ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (8ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (20ms) [PD_+19%] → REG R_1_2 (8ms) [PD_+20%] → REG R_1_1 (8ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (32ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (13ms) [PD_+26%] → REG R_1_2 (8ms) [PD_+20%] → REG R_1_1 (32ms) [PD_+22%] → BLINK → FIX R_1_1 (start) [PD_+26%] → REG R_1_2 (9ms) [PD_+24%] → REG R_1_1 (8ms) [PD_+28%] → REG R_1_2 (7ms) [PD_+25%] → REG R_2_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+22%] → REG R_2_0 (0ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_+29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (40ms) [PD_-97%] → REG R_2_1 (8ms) [PD_+17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-49%] → REG R_1_2 (0ms) [PD_-69%] → REG R_2_2 (0ms) [PD_-37%] → REG R_2_1 (0ms) [PD_+20%] → REG R_1_2 (8ms) [PD_-40%] → REG R_2_2 (8ms) [PD_-42%] → REG R_1_2 (8ms) [PD_+16%] → REG R_1_3 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+19%] → SAC R_2_3 → FIX R_2_3 (7ms) [PD_-16%] → REG R_1_2 (8ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_2 (420ms) [PD_+24%] → REG R_2_2 (309ms) [PD_+18%] → REG R_1_2 (32ms) [PD_-6%] → REG R_1_1 (210ms) [PD_+21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (127ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (310ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (64ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_1 (8ms) [PD_+27%] → REG R_1_2 (8ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (8ms) [PD_+27%] → REG R_1_2 (12ms) [PD_-40%] → REG R_1_1 (14ms) [PD_-7%] → REG R_1_2 (16ms) [PD_+23%] → REG R_1_1 (8ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (8ms) [PD_+25%] → REG R_1_2 (8ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (8ms) [PD_+25%] → REG R_1_2 (156ms) [PD_+22%] → REG R_1_1 (1239ms) [PD_+17%] → BLINK → FIX R_1_1 (start) [PD_+9%] → REG R_1_2 (17ms) [PD_-29%] → REG R_2_0 (54ms) [PD_-93%] → REG R_1_3 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-64%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_3 (312ms) [PD_+12%] → BLINK → FIX R_1_3 (start) [PD_+1%] → REG R_2_0 (72ms) [PD_-96%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-35%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_+29%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_+29%] → REG R_1_3 (0ms) [PD_+8%] → REG R_0_1 (8ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (620ms) [PD_+22%] → REG R_1_2 (456ms) [PD_+19%] → REG R_1_1 (3264ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (696ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (52ms) [PD_+29%] → REG R_1_2 (62ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+33%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+33%] → REG R_1_2 (24ms) [PD_-27%] → REG R_1_1 (0ms) [PD_+33%] → REG R_1_2 (44ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-35%] → REG R_1_2 (8ms) [PD_-38%] → REG R_1_1 (0ms) [PD_+30%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+30%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (8ms) [PD_+30%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+29%] → REG R_1_2 (11ms) [PD_-38%] → REG R_1_1 (5ms) [PD_+28%] → REG R_1_2 (8ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_2 (168ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (7ms) [PD_+22%] → REG R_1_2 (8ms) [PD_-40%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (622ms) [PD_+11%] → REG R_1_1 (12ms) [PD_+9%] → REG R_1_2 (115ms) [PD_+12%] → BLINK → FIX R_1_2 (start) [PD_-11%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_3 (1064ms) [PD_+11%] → BLINK → FIX R_1_3 (start) [PD_+9%] → REG R_2_0 (74ms) [PD_-94%] → REG R_2_3 (8ms) [PD_-11%] → REG R_1_3 (8ms) [PD_-34%] → REG R_1_1 (824ms) [PD_+25%] → BLINK → FIX R_1_1 (start) [PD_+6%] → REG R_1_2 (2ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_0 (39ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_+22%] → REG R_2_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+22%] → REG R_2_1 (0ms) [PD_+19%] → REG R_2_2 (0ms) [PD_+16%] → REG R_1_2 (5ms) [PD_+22%] → REG R_2_1 (0ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+21%] → REG R_2_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+17%] → REG R_2_1 (0ms) [PD_+24%] → REG R_1_1 (230ms) [PD_+24%] → BLINK → FIX R_1_1 (start) [PD_+27%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (8ms) [PD_+18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+21%] → REG R_2_0 (72ms) [PD_-93%] → REG R_1_2 (0ms) [PD_+20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (32ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (16ms) [PD_-46%] → REG R_1_2 (0ms) [PD_-64%] → REG R_1_1 (332ms) [PD_+27%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_2 (772ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (4ms) [PD_+14%] → REG R_1_1 (80ms) [PD_+15%] → REG R_1_2 (4ms) [PD_+17%] → REG R_1_1 (4ms) [PD_+12%] → REG R_1_2 (7ms) [PD_+13%] → REG R_1_1 (8ms) [PD_+15%] → REG R_1_2 (36ms) [PD_+14%] → REG R_1_1 (32ms) [PD_+14%] → REG R_1_2 (12ms) [PD_+14%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (336ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (5ms) [PD_+17%] → REG R_1_2 (7ms) [PD_-44%] → REG R_1_1 (2515ms) [PD_+23%] → BLINK → FIX R_1_1 (start) [PD_+29%] → REG R_1_2 (65ms) [PD_-6%] → REG R_1_3 (13ms) [PD_-41%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (4ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_3 (0ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_3 (228ms) [PD_+10%] → BLINK → FIX R_1_3 (start) [PD_+20%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_3 (7ms) [PD_-70%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (97ms) [PD_-73%] → REG R_1_3 (8ms) [PD_+22%] → REG R_1_1 (4388ms) [PD_+21%] → BLINK → FIX R_1_1 (start) [PD_+9%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (4ms) [PD_-93%] → REG R_2_1 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-62%] → REG R_1_2 (7ms) [PD_-45%] → REG R_2_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_2 (8ms) [PD_+6%] → REG R_1_1 (600ms) [PD_+15%] → BLINK → FIX R_1_1 (start) [PD_+4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (76ms) [PD_-99%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-41%] → REG R_2_0 (33ms) [PD_-100%] → REG R_1_3 (256ms) [PD_+3%] → BLINK → FIX R_1_3 (start) [PD_+2%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+8%] → REG R_2_0 (32ms) [PD_-86%] → REG R_1_0 (0ms) [PD_+18%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-41%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+18%] → REG R_2_0 (10ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (7ms) [PD_-44%] → REG R_0_0 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+16%] → REG R_0_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_0 (0ms) [PD_+19%] → REG R_1_1 (604ms) [PD_+23%] → REG R_1_2 (460ms) [PD_+16%] → REG R_1_1 (864ms) [PD_+22%] → BLINK → FIX R_1_1 (start) [PD_+16%] → REG R_2_0 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (48ms) [PD_-78%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+19%] → REG R_2_1 (8ms) [PD_-43%] → REG R_1_1 (8ms) [PD_+9%] → REG R_2_1 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+17%] → REG R_1_1 (2240ms) [PD_+24%] → BLINK → FIX R_1_1 (start) [PD_+16%] → REG R_1_2 (0ms) [PD_+23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (40ms) [PD_-96%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+19%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_1 (3456ms) [PD_+17%] +MS → BLINK → FIX R_1_1 (start) [PD_+5%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (20ms) [PD_-28%] → REG R_2_0 (24ms) [PD_-82%] → REG R_2_1 (0ms) [PD_-3%] → REG R_2_0 (8ms) [PD_-66%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-65%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+10%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (16ms) [PD_-60%] → REG R_1_3 (872ms) [PD_+6%] → BLINK → FIX R_1_3 (start) [PD_+7%] → REG R_2_0 (48ms) [PD_-85%] → REG R_0_1 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (7ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_+18%] → REG R_2_0 (8ms) [PD_-39%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+19%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+16%] → REG R_2_0 (8ms) [PD_-42%] → REG R_0_1 (8ms) [PD_+16%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+4%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+6%] → REG R_1_3 (0ms) [PD_+4%] → SAC R_0_3 → FIX R_0_3 (0ms) [PD_-100%] → REG R_1_3 (242ms) [PD_+7%] → BLINK → FIX R_1_3 (start) [PD_+7%] → BLINK → FIX R_1_3 (start) [PD_+4%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_+18%] → REG R_2_0 (44ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+10%] → REG R_0_3 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+17%] → REG R_0_3 (8ms) [PD_-42%] → REG R_1_2 (8ms) [PD_-42%] → REG R_0_3 (0ms) [PD_+17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (8ms) [PD_-40%] → REG R_1_2 (10ms) [PD_+18%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+15%] → REG R_2_0 (131ms) [PD_-98%] → REG R_1_1 (0ms) [PD_-49%] → REG R_2_0 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+25%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (16ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+11%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+13%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (216ms) [PD_+18%] → REG R_1_1 (689ms) [PD_+18%] → REG R_1_2 (176ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (941ms) [PD_+8%] → REG R_1_1 (302ms) [PD_+6%] → REG R_1_2 (8ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (8ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (7ms) [PD_-48%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_2 (8ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (8ms) [PD_+6%] → REG R_1_2 (8ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (12ms) [PD_-20%] → REG R_1_2 (16ms) [PD_-65%] → REG R_1_1 (8ms) [PD_+11%] → REG R_1_2 (8ms) [PD_-83%] → REG R_1_1 (12ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (60ms) [PD_-27%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (8ms) [PD_+7%] → REG R_1_2 (9ms) [PD_+8%] → REG R_1_1 (7ms) [PD_+12%] → REG R_1_2 (8ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+12%] → REG R_1_2 (8ms) [PD_-44%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (84ms) [PD_-22%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (32ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (87ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (539ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (3377ms) [PD_+13%] → End
P29_M04,Start → FIX R_1_1 (start) [PD_+12%] → SAC R_1_2 → FIX R_1_2 (179ms) [PD_+9%] → BLINK → FIX R_1_2 (start) [PD_+1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+8%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (3ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (139ms) [PD_+10%] → BLINK → FIX R_1_2 (start) [PD_+10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+9%] → REG R_2_0 (56ms) [PD_-87%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-62%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-66%] → REG R_1_1 (8ms) [PD_-31%] → REG R_1_2 (9ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (16ms) [PD_+10%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_2 (8ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_2 (870ms) [PD_+14%] → REG R_1_1 (134ms) [PD_+9%] → REG R_1_2 (1544ms) [PD_+8%] → REG R_1_1 (244ms) [PD_+9%] → REG R_1_2 (676ms) [PD_+14%] → REG R_1_1 (12ms) [PD_+18%] → REG R_1_2 (24ms) [PD_+17%] → REG R_1_1 (4ms) [PD_+18%] → REG R_1_2 (8ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (4ms) [PD_+18%] → REG R_1_1 (4ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (40ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (120ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (3180ms) [PD_+20%] → BLINK → FIX R_1_1 (start) [PD_+20%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_+21%] → REG R_2_0 (5ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (24ms) [PD_-94%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → SAC R_1_3 → FIX R_1_3 (0ms) [PD_+11%] → REG R_2_2 (8ms) [PD_+8%] → REG R_1_3 (212ms) [PD_+11%] → BLINK → FIX R_1_3 (start) [PD_+11%] → REG R_2_0 (100ms) [PD_-95%] → REG R_1_1 (0ms) [PD_-5%] → REG R_2_0 (0ms) [PD_+20%] → REG R_1_1 (8ms) [PD_+23%] → REG R_2_0 (0ms) [PD_+22%] → REG R_1_1 (8ms) [PD_+22%] → REG R_1_2 (12ms) [PD_+25%] → REG R_1_1 (388ms) [PD_+22%] → SAC R_1_0 → FIX R_1_0 (488ms) [PD_+21%] → REG R_1_1 (280ms) [PD_+20%] +MS → BLINK → FIX R_1_1 (start) [PD_+21%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_2 (0ms) [PD_+19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (6ms) [PD_+18%] → REG R_1_1 (1ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (8ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_2 (96ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (8ms) [PD_+19%] → REG R_1_1 (264ms) [PD_+23%] → BLINK → FIX R_1_1 (start) [PD_+26%] → REG R_1_2 (8ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+20%] → REG R_2_0 (40ms) [PD_-89%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (24ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (216ms) [PD_+25%] → REG R_1_2 (252ms) [PD_+28%] → BLINK → FIX R_1_2 (start) [PD_+26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (92ms) [PD_-96%] → REG R_2_1 (0ms) [PD_+18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-65%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-43%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-79%] → REG R_2_0 (96ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-48%] → REG R_2_0 (48ms) [PD_-86%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_+21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+21%] → JMP R_3_2 → FIX R_3_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_-100%] → REG R_1_1 (6ms) [PD_-39%] → REG R_3_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → SAC R_3_3 → FIX R_3_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-39%] → REG R_3_3 (0ms) [PD_+7%] → REG R_1_2 (8ms) [PD_+13%] → JMP R_3_4 → FIX R_3_4 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_-100%] → JMP R_4_4 → FIX R_4_4 (0ms) [PD_+5%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_3 (45ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (30ms) [PD_+13%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (24ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (140ms) [PD_-21%] → REG R_2_0 (68ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+24%] → REG R_1_2 (4ms) [PD_+25%] → REG R_1_1 (5ms) [PD_-17%] → REG R_1_2 (12ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+86%] → REG R_1_2 (664ms) [PD_+28%] → BLINK → FIX R_1_2 (start) [PD_+22%] → REG R_1_1 (11ms) [PD_+23%] → REG R_1_2 (11ms) [PD_-40%] → REG R_2_0 (48ms) [PD_-89%] → REG R_1_2 (0ms) [PD_-11%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-70%] → REG R_1_2 (0ms) [PD_+66%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+21%] → REG R_0_0 (8ms) [PD_+32%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_2 (1132ms) [PD_+21%] → REG R_1_1 (2460ms) [PD_+25%] → BLINK → FIX R_1_1 (start) [PD_+23%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (8ms) [PD_-36%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+27%] → REG R_2_1 (0ms) [PD_-72%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-39%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+17%] → REG R_2_0 (0ms) [PD_+17%] → REG R_2_1 (8ms) [PD_+17%] → REG R_2_0 (120ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-41%] → REG R_2_0 (8ms) [PD_-41%] → REG R_2_1 (0ms) [PD_+18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (284ms) [PD_-97%] → REG R_1_3 (0ms) [PD_+12%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+9%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-46%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+11%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+12%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+10%] → REG R_2_0 (0ms) [PD_+10%] → REG R_1_3 (0ms) [PD_+11%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+12%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+12%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+13%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+13%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+12%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+13%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+11%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+9%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+12%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+12%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+11%] → REG R_2_0 (8ms) [PD_-44%] → REG R_1_3 (8ms) [PD_+12%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+12%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (15ms) [PD_-16%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_3 (0ms) [PD_+13%] → REG R_1_2 (1215ms) [PD_+9%] +MS → REG R_1_3 (0ms) [PD_+13%] → REG R_1_2 (8ms) [PD_+16%] → REG R_1_3 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_2 (324ms) [PD_+13%] → BLINK → FIX R_1_2 (start) [PD_-22%] → REG R_1_3 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+14%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-43%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-44%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+11%] → REG R_2_3 (0ms) [PD_-53%] → REG R_0_1 (5ms) [PD_+11%] → REG R_2_3 (7ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (8ms) [PD_+8%] → JMP R_2_4 → FIX R_2_4 (0ms) [PD_-1%] → REG R_0_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+1%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_+9%] → REG R_2_2 (0ms) [PD_+15%] → REG R_0_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+13%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-0%] → REG R_2_2 (0ms) [PD_+14%] → REG R_2_0 (8ms) [PD_-62%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-18%] → REG R_2_0 (9ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_0 (13ms) [PD_-100%] → JMP R_1_4 → FIX R_1_4 (0ms) [PD_-35%] → REG R_1_3 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+1%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+2%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-2%] → REG R_2_0 (10ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+0%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+0%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+1%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-100%] → REG R_1_3 (7ms) [PD_-47%] → REG R_2_0 (7ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (8ms) [PD_-51%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (8ms) [PD_-2%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+1%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_4 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (8ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_+6%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_+6%] → REG R_2_0 (0ms) [PD_+6%] → REG R_1_4 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_+0%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_4 (8ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (8ms) [PD_-2%] → REG R_2_0 (9ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_4 (7ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_4 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+6%] → REG R_1_4 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+4%] → REG R_1_4 (8ms) [PD_-3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_+9%] → REG R_1_4 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_+11%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (8ms) [PD_-2%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_4 (8ms) [PD_-50%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_4 (8ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-24%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_4 (8ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-38%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_4 (8ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-2%] → REG R_2_0 (8ms) [PD_-51%] → REG R_1_4 (8ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-33%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+5%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+7%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+6%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+4%] → REG R_2_0 (24ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-50%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-49%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+6%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+5%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_4 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_+0%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_+15%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_4 (8ms) [PD_-72%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-2%] → REG R_2_0 (0ms) [PD_+5%] → REG R_1_3 (8ms) [PD_-23%] → REG R_2_0 (8ms) [PD_-75%] → REG R_1_3 (9ms) [PD_-22%] → REG R_2_0 (9ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-49%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (4ms) [PD_+6%] → REG R_2_0 (6ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-46%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (7ms) [PD_-44%] → REG R_2_0 (9ms) [PD_-100%] → REG R_1_3 (7ms) [PD_-17%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+1%] → REG R_2_0 (8ms) [PD_-49%] → REG R_1_3 (8ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-50%] → REG R_1_3 (8ms) [PD_-50%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+1%] → REG R_2_0 (20ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-48%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+5%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+5%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+5%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+27%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+5%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+11%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+15%] → REG R_2_0 (10ms) [PD_-100%] → REG R_1_3 (13ms) [PD_+17%] → REG R_2_0 (6ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+17%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+8%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-45%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-46%] → REG R_2_0 (180ms) [PD_-99%] → REG R_0_0 (8ms) [PD_-39%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-13%] → REG R_2_0 (8ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-14%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-76%] → REG R_0_0 (0ms) [PD_-52%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_2 (0ms) [PD_+28%] → REG R_0_1 (0ms) [PD_-4%] → REG R_3_2 (0ms) [PD_+26%] → REG R_0_1 (0ms) [PD_-16%] → REG R_2_2 (0ms) [PD_+25%] → REG R_0_1 (0ms) [PD_-17%] → REG R_3_3 (0ms) [PD_+7%] → REG R_0_1 (8ms) [PD_-100%] → REG R_3_3 (8ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (34ms) [PD_+29%] → REG R_1_2 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_1 (239ms) [PD_+29%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_1 (28ms) [PD_+28%] → REG R_1_2 (0ms) [PD_+26%] → REG R_1_1 (204ms) [PD_+26%] → REG R_1_2 (36ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (44ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_2 (377ms) [PD_+19%] → REG R_1_1 (9ms) [PD_+20%] → REG R_1_2 (239ms) [PD_+21%] → REG R_1_1 (184ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (280ms) [PD_+27%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (152ms) [PD_+31%] → BLINK → FIX R_1_2 (start) [PD_+20%] → REG R_1_1 (0ms) [PD_+34%] → REG R_1_2 (16ms) [PD_+20%] → REG R_1_1 (16ms) [PD_+29%] → REG R_1_2 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_-43%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+23%] → REG R_2_0 (32ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+38%] → REG R_0_1 (0ms) [PD_+37%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+26%] → REG R_0_1 (0ms) [PD_+37%] → REG R_1_2 (0ms) [PD_+36%] → REG R_0_1 (8ms) [PD_+36%] → REG R_1_2 (0ms) [PD_+24%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+25%] → REG R_0_2 (0ms) [PD_+32%] → REG R_1_2 (0ms) [PD_+25%] → REG R_0_2 (0ms) [PD_+32%] → REG R_1_1 (60ms) [PD_+33%] → REG R_1_2 (0ms) [PD_+30%] → REG R_1_1 (327ms) [PD_+34%] → REG R_1_2 (0ms) [PD_+32%] → REG R_1_1 (0ms) [PD_+40%] → REG R_1_2 (0ms) [PD_+31%] → REG R_1_1 (0ms) [PD_+41%] → REG R_1_2 (8ms) [PD_+28%] → REG R_1_1 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_+32%] → REG R_1_1 (9ms) [PD_+37%] → REG R_1_2 (11ms) [PD_+29%] → REG R_1_1 (10ms) [PD_+41%] → REG R_1_2 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_+31%] → REG R_1_1 (0ms) [PD_+41%] → REG R_1_2 (8ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_2 (0ms) [PD_+26%] → REG R_1_1 (7ms) [PD_+37%] → REG R_1_2 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_+41%] → REG R_1_2 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_2 (0ms) [PD_+30%] → REG R_1_1 (24ms) [PD_+35%] → REG R_1_2 (0ms) [PD_+30%] → REG R_1_1 (0ms) [PD_+40%] → REG R_1_2 (0ms) [PD_+30%] → REG R_1_1 (1262ms) [PD_+31%] → BLINK → FIX R_1_1 (start) [PD_+23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+43%] → REG R_2_0 (24ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+34%] → REG R_1_1 (0ms) [PD_+41%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+30%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+10%] → REG R_0_2 (0ms) [PD_+37%] → REG R_1_1 (0ms) [PD_+31%] → REG R_0_2 (8ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+31%] → REG R_0_2 (0ms) [PD_+34%] → REG R_1_1 (0ms) [PD_+36%] → REG R_0_2 (0ms) [PD_+36%] → REG R_1_1 (719ms) [PD_+34%] → REG R_2_1 (38ms) [PD_+29%] → REG R_2_2 (0ms) [PD_+34%] → REG R_2_1 (0ms) [PD_+27%] → REG R_2_2 (0ms) [PD_+31%] → REG R_2_1 (288ms) [PD_+27%] → REG R_2_2 (188ms) [PD_+27%] → BLINK → FIX R_2_2 (start) [PD_+26%] → REG R_1_2 (16ms) [PD_-37%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (31ms) [PD_-88%] → REG R_2_1 (8ms) [PD_-40%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+22%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+19%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+20%] → REG R_2_2 (8ms) [PD_-38%] → REG R_1_3 (8ms) [PD_-30%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_3 (404ms) [PD_+27%] → BLINK → FIX R_1_3 (start) [PD_+30%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (16ms) [PD_+21%] → REG R_2_0 (96ms) [PD_-96%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+30%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+32%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_3 (0ms) [PD_+33%] → REG R_1_1 (424ms) [PD_+34%] → REG R_1_2 (0ms) [PD_+35%] → REG R_1_1 (0ms) [PD_+35%] → REG R_1_2 (184ms) [PD_+31%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (117ms) [PD_+28%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (4ms) [PD_+26%] → REG R_1_1 (172ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (52ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (2940ms) [PD_+26%] → BLINK → FIX R_1_1 (start) [PD_+9%] → REG R_2_0 (0ms) [PD_-67%] → REG R_2_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_+17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-38%] → REG R_3_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_+28%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+16%] → REG R_1_2 (8ms) [PD_+23%] → REG R_1_1 (12ms) [PD_+27%] → REG R_1_2 (8ms) [PD_+20%] → REG R_1_1 (56ms) [PD_+23%] → BLINK → FIX R_1_1 (start) [PD_+23%] → REG R_1_2 (9ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_2 (7ms) [PD_-36%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (6ms) [PD_-40%] → REG R_2_0 (235ms) [PD_-99%] → SAC R_2_-1 → FIX R_2_-1 (0ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-63%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+8%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-56%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (25ms) [PD_-75%] → REG R_2_-1 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+9%] → REG R_2_0 (16ms) [PD_-58%] → REG R_1_3 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+16%] → REG R_2_1 (0ms) [PD_+9%] → REG R_1_3 (0ms) [PD_+14%] → REG R_2_1 (0ms) [PD_+9%] → REG R_1_3 (0ms) [PD_+13%] → REG R_2_1 (0ms) [PD_-75%] → REG R_1_2 (0ms) [PD_+21%] → REG R_2_2 (7ms) [PD_-45%] → REG R_1_2 (23ms) [PD_-6%] → REG R_2_2 (8ms) [PD_-46%] → REG R_1_2 (0ms) [PD_+23%] → REG R_2_2 (0ms) [PD_+7%] → REG R_1_2 (16ms) [PD_+21%] → REG R_1_1 (196ms) [PD_+27%] → REG R_1_2 (16ms) [PD_+28%] → REG R_1_1 (28ms) [PD_+28%] → REG R_1_2 (0ms) [PD_+30%] → REG R_1_1 (123ms) [PD_+26%] → REG R_1_2 (68ms) [PD_+18%] → REG R_1_1 (324ms) [PD_+12%] → REG R_1_2 (124ms) [PD_+12%] → REG R_2_2 (656ms) [PD_+19%] → REG R_1_2 (2036ms) [PD_+32%] → BLINK → FIX R_1_2 (start) [PD_+24%] → REG R_2_0 (56ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+38%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (10ms) [PD_+47%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (4ms) [PD_+19%] → REG R_1_3 (0ms) [PD_+45%] → REG R_1_2 (0ms) [PD_+38%] → REG R_1_1 (8ms) [PD_+39%] → REG R_1_3 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+40%] → REG R_1_3 (14ms) [PD_+42%] → REG R_1_1 (1536ms) [PD_+43%] → REG R_1_2 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_2 (12ms) [PD_+39%] → REG R_1_1 (8ms) [PD_+47%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+46%] → REG R_1_2 (0ms) [PD_+40%] → REG R_1_1 (8ms) [PD_+47%] → REG R_1_2 (9ms) [PD_+40%] → REG R_1_1 (686ms) [PD_+43%] → REG R_1_2 (0ms) [PD_+37%] → REG R_1_1 (0ms) [PD_+45%] → REG R_1_2 (8ms) [PD_-31%] → REG R_1_1 (120ms) [PD_+38%] → REG R_1_2 (152ms) [PD_+35%] → REG R_1_1 (0ms) [PD_+44%] → REG R_1_2 (4686ms) [PD_+32%] → BLINK → FIX R_1_2 (start) [PD_+41%] → REG R_1_1 (16ms) [PD_+42%] → REG R_1_2 (8ms) [PD_+37%] → REG R_1_1 (8ms) [PD_-28%] → REG R_1_2 (8ms) [PD_+38%] → REG R_1_1 (0ms) [PD_+45%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_0 (16ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-68%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+44%] → REG R_1_2 (0ms) [PD_+43%] → REG R_1_0 (0ms) [PD_+50%] → REG R_1_2 (0ms) [PD_+42%] → REG R_1_0 (0ms) [PD_+51%] → REG R_1_2 (1390ms) [PD_+34%] → REG R_1_1 (0ms) [PD_+30%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (62ms) [PD_+23%] → REG R_1_2 (4ms) [PD_+24%] → REG R_1_1 (16ms) [PD_+25%] → REG R_1_2 (12ms) [PD_+26%] → REG R_1_1 (8ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (1364ms) [PD_+31%] → REG R_1_0 (92ms) [PD_+34%] → REG R_1_1 (296ms) [PD_+29%] +MS → REG R_1_2 (120ms) [PD_+27%] → REG R_1_1 (312ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (352ms) [PD_+19%] → REG R_1_2 (101ms) [PD_+19%] → BLINK → FIX R_1_2 (start) [PD_-0%] → REG R_1_3 (8ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (592ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_3 (0ms) [PD_+18%] → REG R_1_2 (24ms) [PD_+23%] → REG R_1_1 (10ms) [PD_+21%] → REG R_1_2 (792ms) [PD_+18%] → REG R_1_1 (2096ms) [PD_+19%] → REG R_1_0 (116ms) [PD_+17%] → End
P30_M01,Start → FIX R_1_1 (start) [PD_-2%] → SAC R_1_0 → FIX R_1_0 (238ms) [PD_-13%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-73%] → REG R_1_0 (8ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (6ms) [PD_-51%] → REG R_1_0 (43ms) [PD_-43%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (20690ms) [PD_-1%] +MS → REG R_1_0 (504ms) [PD_-2%] → REG R_1_1 (388ms) [PD_-8%] → REG R_1_0 (352ms) [PD_-4%] → REG R_1_1 (846ms) [PD_+4%] → REG R_1_0 (591ms) [PD_+5%] → REG R_1_1 (806ms) [PD_+2%] → REG R_1_0 (602ms) [PD_+5%] → REG R_1_1 (1437ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-18%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_+1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (2164ms) [PD_-5%] → REG R_1_0 (481ms) [PD_+2%] → REG R_1_1 (1825ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (9249ms) [PD_+3%] → End
P30_M02,Start → FIX R_1_1 (start) [PD_-7%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_+12%] → REG R_1_1 (824ms) [PD_+7%] → REG R_1_0 (8ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (154ms) [PD_+11%] → REG R_1_0 (140ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (6ms) [PD_-42%] → REG R_1_1 (308ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_+9%] → BLINK → FIX R_1_0 (start) [PD_-23%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_-100%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+6%] → REG R_1_1 (10ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (3677ms) [PD_+4%] +MS → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (1365ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (1492ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (555ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (645ms) [PD_+12%] → REG R_1_0 (8ms) [PD_-44%] → REG R_1_1 (425ms) [PD_+8%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (628ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (3592ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+13%] → REG R_1_1 (2054ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+6%] → REG R_1_1 (1348ms) [PD_+10%] → End
P30_M03,Start → FIX R_1_1 (start) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-16%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+0%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_+1%] → REG R_3_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-35%] → REG R_3_1 (10ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (10ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (7ms) [PD_-9%] → REG R_1_1 (7734ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+6%] → REG R_1_1 (3038ms) [PD_+3%] → REG R_1_0 (139ms) [PD_+3%] → BLINK → FIX R_1_0 (start) [PD_-24%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_+7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-70%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-62%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_+5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → SAC R_2_1 → FIX R_2_1 (8ms) [PD_-38%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (4298ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (1087ms) [PD_+4%] → REG R_1_0 (108ms) [PD_+6%] → BLINK → FIX R_1_0 (start) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-41%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-39%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (24ms) [PD_-36%] → REG R_1_-1 (0ms) [PD_+6%] → REG R_1_0 (40ms) [PD_-14%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_-1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_-1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_-1 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_-1 (16ms) [PD_-29%] → REG R_1_0 (4ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_-1 (7ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_-1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+12%] → SAC R_0_-1 → FIX R_0_-1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+6%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+12%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-53%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-49%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-52%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-51%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-43%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-39%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (24ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (41ms) [PD_-50%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (33ms) [PD_-60%] → REG R_1_1 (2724ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (4123ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (1764ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (3894ms) [PD_+8%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (2841ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (1644ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+13%] → REG R_1_1 (1688ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (1123ms) [PD_+6%] → BLINK → FIX R_1_1 (start) [PD_+8%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-44%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-45%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-48%] → REG R_3_1 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-1%] → REG R_3_1 (10ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-2%] → JMP R_1_5 → FIX R_1_5 (0ms) [PD_-66%] → REG R_2_0 (6ms) [PD_-49%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-56%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (138ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_2_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_3_1 (0ms) [PD_-33%] → REG R_1_1 (8ms) [PD_-27%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_3_1 (16ms) [PD_-65%] → REG R_1_1 (1897ms) [PD_+5%] → BLINK → FIX R_1_1 (start) [PD_+6%] → REG R_1_0 (176ms) [PD_-9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (18ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-42%] → REG R_1_-1 (0ms) [PD_+15%] → REG R_1_0 (36ms) [PD_-39%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (20ms) [PD_-12%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_-1 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_-1 (6ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-68%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-73%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-79%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-5%] → REG R_1_0 (7ms) [PD_-46%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8122ms) [PD_+8%] +MS → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (2ms) [PD_-46%] → REG R_1_2 (292ms) [PD_-30%] → REG R_1_1 (3807ms) [PD_+6%] → BLINK → FIX R_1_1 (start) [PD_+15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-52%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-64%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-62%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-58%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-50%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-68%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_+25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+23%] → JMP R_0_5 → FIX R_0_5 (0ms) [PD_-59%] → REG R_1_-1 (0ms) [PD_-61%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-56%] → REG R_1_-1 (0ms) [PD_+22%] → REG R_0_3 (0ms) [PD_+8%] → REG R_1_-1 (0ms) [PD_+21%] → REG R_0_3 (0ms) [PD_+6%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_3 (8ms) [PD_+6%] → REG R_1_-1 (8ms) [PD_+20%] → REG R_0_3 (8ms) [PD_-39%] → REG R_1_-1 (8ms) [PD_+21%] → REG R_0_3 (8ms) [PD_-100%] → REG R_1_-1 (5ms) [PD_+18%] → REG R_0_3 (8ms) [PD_-48%] → REG R_1_-1 (8ms) [PD_-41%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-60%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+18%] → REG R_3_1 (17ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-41%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-54%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-63%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-44%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (291ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-54%] → REG R_1_0 (7ms) [PD_+20%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_0 (3ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_+21%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (6ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (8ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-73%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (35ms) [PD_+1%] → End
P30_M04,Start → FIX R_1_1 (start) [PD_-7%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (12ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (8ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (8ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (6ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (85ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (8ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_1 (10ms) [PD_-14%] → REG R_1_1 (5ms) [PD_-3%] → REG R_0_1 (5ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-3%] → REG R_0_1 (8ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-4%] → REG R_0_1 (8ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (1676ms) [PD_+0%] → REG R_0_1 (6ms) [PD_-3%] → REG R_1_1 (8ms) [PD_+4%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (7ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_1 (8ms) [PD_+5%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_1 (8ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (8ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_1 (8ms) [PD_+1%] → REG R_1_1 (8ms) [PD_+4%] → REG R_0_1 (8ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (9ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_1 (5ms) [PD_-5%] → REG R_1_1 (9ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (8ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (8ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (967ms) [PD_+4%] → REG R_0_1 (8ms) [PD_+5%] → REG R_1_1 (8ms) [PD_+7%] → REG R_0_1 (9ms) [PD_+2%] → REG R_1_1 (9ms) [PD_+6%] → REG R_0_1 (11ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (5ms) [PD_+6%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_1 (2952ms) [PD_+8%] → BLINK → FIX R_1_1 (start) [PD_+14%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_+21%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+22%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (66ms) [PD_-9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+36%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+35%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+35%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+37%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+36%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+35%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+36%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-74%] → REG R_0_0 (8ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-40%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-73%] → REG R_0_1 (0ms) [PD_+32%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-66%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_2 (6ms) [PD_-100%] → JMP R_2_4 → FIX R_2_4 (8ms) [PD_-74%] → REG R_0_2 (0ms) [PD_+25%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_+4%] → JMP R_-1_3 → FIX R_-1_3 (0ms) [PD_+25%] → REG R_2_3 (0ms) [PD_-100%] → REG R_-1_3 (0ms) [PD_+23%] → JMP R_-13_14 → FIX R_-13_14 (0ms) [PD_+22%] → REG R_2_3 (7ms) [PD_+3%] → JMP R_-20_20 → FIX R_-20_20 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_+24%] → REG R_-1_3 (0ms) [PD_+22%] → REG R_2_3 (0ms) [PD_+10%] → REG R_0_3 (0ms) [PD_+22%] → REG R_2_3 (0ms) [PD_+8%] → REG R_0_3 (0ms) [PD_+21%] → REG R_2_3 (0ms) [PD_+14%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_+15%] → REG R_0_4 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_+16%] → JMP R_-1_4 → FIX R_-1_4 (0ms) [PD_+19%] → REG R_2_3 (0ms) [PD_+5%] → REG R_-1_4 (0ms) [PD_+23%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_+3%] → REG R_0_4 (0ms) [PD_+21%] → REG R_2_4 (0ms) [PD_+1%] → REG R_0_4 (0ms) [PD_+19%] → REG R_2_4 (0ms) [PD_+0%] → REG R_0_4 (0ms) [PD_+20%] → REG R_2_3 (0ms) [PD_+5%] → REG R_0_3 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_+3%] → REG R_0_4 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_+7%] → REG R_0_4 (0ms) [PD_+18%] → REG R_2_4 (0ms) [PD_+11%] → REG R_0_4 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_+12%] → REG R_0_4 (0ms) [PD_+18%] → REG R_2_3 (0ms) [PD_+5%] → REG R_0_4 (0ms) [PD_+17%] → REG R_2_3 (0ms) [PD_+14%] → REG R_0_4 (0ms) [PD_+20%] → REG R_2_3 (0ms) [PD_+14%] → REG R_0_4 (0ms) [PD_+17%] → REG R_2_3 (0ms) [PD_+3%] → REG R_0_4 (0ms) [PD_+17%] → REG R_2_3 (0ms) [PD_+7%] → REG R_0_4 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_+7%] → REG R_0_4 (0ms) [PD_+17%] → REG R_2_3 (0ms) [PD_+15%] → REG R_0_4 (0ms) [PD_+17%] → REG R_2_3 (0ms) [PD_+7%] → REG R_0_4 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_+7%] → REG R_0_4 (0ms) [PD_-100%] → REG R_2_3 (10ms) [PD_+9%] → REG R_0_4 (0ms) [PD_+17%] → REG R_2_3 (0ms) [PD_+12%] → REG R_0_4 (6ms) [PD_-42%] → REG R_2_3 (7ms) [PD_+12%] → REG R_0_4 (4ms) [PD_-41%] → REG R_2_3 (0ms) [PD_+9%] → REG R_0_4 (0ms) [PD_+15%] → REG R_2_3 (0ms) [PD_+15%] → JMP R_-1_5 → FIX R_-1_5 (0ms) [PD_+18%] → REG R_2_3 (0ms) [PD_+16%] → REG R_-1_4 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_+3%] → REG R_-1_4 (0ms) [PD_+18%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → SAC R_1_4 → FIX R_1_4 (0ms) [PD_+1%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-1%] → REG R_-1_5 (0ms) [PD_+21%] → REG R_1_4 (0ms) [PD_-1%] → REG R_-1_5 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_-1_5 (0ms) [PD_-100%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-3%] → REG R_-1_5 (0ms) [PD_+18%] → REG R_1_3 (0ms) [PD_-100%] → REG R_-1_4 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → JMP R_-2_5 → FIX R_-2_5 (0ms) [PD_+16%] → REG R_1_3 (8ms) [PD_-50%] → REG R_-1_5 (0ms) [PD_+17%] → REG R_1_3 (0ms) [PD_-1%] → JMP R_-2_6 → FIX R_-2_6 (0ms) [PD_+19%] → REG R_-1_5 (0ms) [PD_+19%] → REG R_1_3 (8ms) [PD_-51%] → REG R_-1_5 (0ms) [PD_+19%] → REG R_1_3 (0ms) [PD_-2%] → REG R_-1_5 (0ms) [PD_+18%] → REG R_1_3 (0ms) [PD_+18%] → REG R_-1_5 (0ms) [PD_+18%] → REG R_1_3 (0ms) [PD_-0%] → REG R_-1_5 (0ms) [PD_+18%] → REG R_1_3 (0ms) [PD_-1%] → REG R_-1_5 (8ms) [PD_+17%] → REG R_1_3 (8ms) [PD_-41%] → REG R_-1_5 (0ms) [PD_+18%] → REG R_0_4 (0ms) [PD_+17%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-3%] → REG R_1_3 (0ms) [PD_-3%] → JMP R_0_5 → FIX R_0_5 (0ms) [PD_+13%] → REG R_1_3 (8ms) [PD_+4%] → REG R_0_4 (0ms) [PD_+12%] → REG R_1_4 (0ms) [PD_-0%] → REG R_0_4 (0ms) [PD_+14%] → REG R_-1_4 (0ms) [PD_+18%] → REG R_1_4 (0ms) [PD_-100%] → REG R_-1_5 (0ms) [PD_+14%] → REG R_1_4 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_+14%] → REG R_1_3 (0ms) [PD_+3%] → REG R_0_3 (0ms) [PD_+19%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_+18%] → REG R_1_3 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-42%] → REG R_1_3 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_3 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_3 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+11%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+7%] → SAC R_1_2 → FIX R_1_2 (36ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_2 (16ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-29%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (36ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (990ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (43ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (18ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (59ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (362ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (346ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+15%] → BLINK → FIX R_1_1 (start) [PD_+9%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (7ms) [PD_-31%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (8ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (8ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-12%] → REG R_1_0 (8ms) [PD_+17%] → REG R_1_1 (8ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (8ms) [PD_-42%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-39%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-70%] → REG R_1_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (32ms) [PD_-4%] → REG R_1_0 (12ms) [PD_+0%] → REG R_1_1 (8ms) [PD_-44%] → REG R_1_0 (0ms) [PD_+88%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (8ms) [PD_-43%] → REG R_1_1 (8ms) [PD_+2%] → REG R_0_1 (0ms) [PD_+19%] → REG R_1_1 (64ms) [PD_-36%] → REG R_0_2 (8ms) [PD_-41%] → REG R_1_1 (5ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_+54%] → REG R_1_1 (0ms) [PD_+14%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-53%] → REG R_1_1 (0ms) [PD_+12%] → REG R_2_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+13%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (8ms) [PD_+21%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (7ms) [PD_+16%] → REG R_1_1 (8ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (8ms) [PD_+17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_+17%] → REG R_1_1 (112ms) [PD_-17%] → REG R_1_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_1 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+20%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-43%] → REG R_1_1 (10ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+10%] → REG R_1_0 (7ms) [PD_-41%] → REG R_1_1 (7ms) [PD_+9%] → REG R_1_0 (7ms) [PD_-100%] → REG R_1_1 (7ms) [PD_+14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (8ms) [PD_-40%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (136ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_0_1 (0ms) [PD_+15%] → REG R_1_1 (49ms) [PD_+18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+26%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (8ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (8ms) [PD_+20%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (8ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-47%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-45%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-47%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-45%] → REG R_1_2 (4ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-7%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (16ms) [PD_-35%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-48%] → REG R_1_2 (8ms) [PD_+4%] → REG R_1_1 (9ms) [PD_+6%] → REG R_1_2 (12ms) [PD_-50%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (20ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-52%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (24ms) [PD_-13%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (8ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (31ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (6ms) [PD_+4%] → REG R_1_2 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (40ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (48ms) [PD_-42%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (8ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (8ms) [PD_-0%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (8ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (9ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+76%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+15%] → REG R_2_1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+12%] → REG R_2_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+14%] → REG R_2_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (8ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+15%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+16%] → REG R_2_1 (0ms) [PD_+9%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_1 (8ms) [PD_+16%] → REG R_2_2 (8ms) [PD_-3%] → REG R_1_1 (8ms) [PD_+6%] → REG R_2_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+15%] → REG R_2_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+17%] → REG R_2_2 (10ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+19%] → REG R_2_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+18%] → REG R_2_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+19%] → REG R_2_2 (0ms) [PD_+7%] → REG R_1_1 (7ms) [PD_+18%] → REG R_2_1 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+20%] → REG R_2_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+18%] → REG R_2_2 (9ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+16%] → REG R_2_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+18%] → REG R_2_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+20%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+17%] → REG R_2_1 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+19%] → REG R_2_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+16%] → REG R_2_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+18%] → REG R_2_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+20%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_2_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+19%] → REG R_2_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+18%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+18%] → REG R_2_2 (0ms) [PD_+48%] → REG R_1_1 (0ms) [PD_+20%] → REG R_2_2 (0ms) [PD_+76%] → REG R_1_1 (0ms) [PD_+20%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+18%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+17%] → REG R_2_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+20%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+20%] → REG R_2_2 (0ms) [PD_-3%] → REG R_1_1 (512ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (12ms) [PD_-91%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+34%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_-45%] → REG R_1_1 (20ms) [PD_-15%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_2 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (8ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (8ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (8ms) [PD_+19%] → REG R_1_1 (8ms) [PD_-62%] → REG R_1_2 (8ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (8ms) [PD_-57%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+18%] → REG R_1_1 (8ms) [PD_+7%] → REG R_1_2 (391ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (8ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (40ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-63%] → REG R_1_2 (89ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+56%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (177ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+15%] → REG R_2_2 (0ms) [PD_+15%] → REG R_1_2 (22ms) [PD_-21%] → REG R_2_2 (0ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+11%] → REG R_2_2 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+10%] → REG R_2_2 (0ms) [PD_+17%] → REG R_1_2 (0ms) [PD_-43%] → REG R_2_2 (0ms) [PD_+16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+13%] → REG R_2_2 (0ms) [PD_+16%] → REG R_1_2 (212ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-63%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+21%] → REG R_1_2 (44ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-43%] → REG R_1_2 (64ms) [PD_-30%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_2 (101ms) [PD_-11%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (128ms) [PD_-11%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (597ms) [PD_-30%] → REG R_1_1 (681ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+19%] → REG R_1_1 (150ms) [PD_+18%] → REG R_1_0 (98ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (8ms) [PD_-36%] → REG R_1_1 (8ms) [PD_+21%] → REG R_1_0 (8ms) [PD_+27%] → REG R_1_1 (8ms) [PD_-39%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (636ms) [PD_+21%] → REG R_1_0 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (1278ms) [PD_+21%] → BLINK → FIX R_1_1 (start) [PD_+10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-60%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_+32%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+35%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_+38%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+17%] → REG R_2_0 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+23%] → REG R_1_1 (330ms) [PD_+15%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_2_1 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_+13%] → REG R_2_1 (0ms) [PD_+45%] → REG R_1_1 (0ms) [PD_+13%] → REG R_2_1 (47ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+13%] → REG R_2_1 (40ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+15%] → REG R_2_1 (0ms) [PD_+35%] → REG R_1_1 (0ms) [PD_-29%] → REG R_2_1 (515ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+31%] → REG R_2_1 (0ms) [PD_+7%] → REG R_1_1 (7ms) [PD_-5%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (8ms) [PD_-38%] → REG R_1_0 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_0 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+19%] → REG R_1_1 (16ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+10%] → REG R_1_1 (42ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (20ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (22ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (16ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+22%] → REG R_1_1 (90ms) [PD_+23%] → REG R_1_0 (8ms) [PD_+22%] → REG R_1_1 (27ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (6ms) [PD_+26%] → REG R_1_0 (0ms) [PD_+24%] → REG R_1_1 (48ms) [PD_+27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-39%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (8ms) [PD_+25%] → REG R_1_1 (8ms) [PD_-40%] → REG R_1_0 (8ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (8ms) [PD_-1%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+68%] → REG R_1_0 (8ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (8ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (180ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (12ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_1_1 (16ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_1 (8ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+17%] → REG R_0_1 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (16ms) [PD_+22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (180ms) [PD_-2%] → REG R_0_0 (0ms) [PD_+41%] → REG R_0_1 (30ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+27%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-47%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-39%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+40%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+42%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+41%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+42%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_-1_0 → FIX R_-1_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_-1_-1 → FIX R_-1_-1 (0ms) [PD_+41%] → REG R_3_1 (0ms) [PD_-100%] → REG R_-1_-1 (0ms) [PD_+41%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+41%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+42%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+43%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+42%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+42%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_+41%] → REG R_3_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_+40%] → REG R_3_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_+41%] → REG R_3_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_-2_0 → FIX R_-2_0 (0ms) [PD_+40%] → REG R_0_1 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_+41%] → REG R_0_1 (0ms) [PD_+15%] → REG R_-2_0 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_+19%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_-2_0 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_0 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+26%] → REG R_-1_0 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (8ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (21ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_+9%] → REG R_1_1 (16ms) [PD_+26%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_0 (7ms) [PD_+21%] → REG R_1_1 (8ms) [PD_+31%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+30%] → REG R_1_0 (8ms) [PD_+9%] → REG R_1_1 (8ms) [PD_+30%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (8ms) [PD_+31%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_+10%] → REG R_1_1 (8ms) [PD_+21%] → REG R_1_0 (6ms) [PD_+4%] → REG R_1_1 (7ms) [PD_+26%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (372ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+36%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+33%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+34%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (5ms) [PD_+26%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+36%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+30%] → REG R_1_0 (8ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+36%] → REG R_1_0 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_0 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+37%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+37%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+34%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+36%] → REG R_1_0 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+36%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+39%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+37%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+36%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+36%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+36%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (410ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+24%] → REG R_1_1 (5ms) [PD_+22%] → REG R_1_0 (4ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_+21%] → BLINK → FIX R_1_1 (start) [PD_+22%] → REG R_1_0 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_+24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+26%] → REG R_1_2 (0ms) [PD_+22%] → REG R_0_0 (0ms) [PD_+27%] → REG R_1_2 (7ms) [PD_-11%] → REG R_0_1 (0ms) [PD_+27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-19%] → REG R_0_1 (0ms) [PD_+61%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+75%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+33%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+34%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+35%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+35%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+34%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+33%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+34%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+34%] → REG R_1_2 (0ms) [PD_+62%] → REG R_1_1 (0ms) [PD_+38%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+34%] → REG R_1_2 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_2 (16ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_2 (890ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (16ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-49%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+41%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+39%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+41%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+38%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+37%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+39%] → REG R_1_2 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-72%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_+37%] → REG R_1_2 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+37%] → REG R_1_2 (0ms) [PD_-49%] → REG R_0_1 (0ms) [PD_+38%] → REG R_1_2 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_+37%] → REG R_1_2 (0ms) [PD_+12%] → REG R_0_1 (0ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_+42%] → REG R_1_2 (8ms) [PD_-43%] → REG R_0_1 (8ms) [PD_+37%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+37%] → REG R_1_2 (0ms) [PD_+12%] → REG R_-2_0 (0ms) [PD_-67%] → REG R_1_2 (8ms) [PD_-34%] → JMP R_6_0 → FIX R_6_0 (0ms) [PD_+32%] → REG R_1_2 (0ms) [PD_+13%] → JMP R_-2_3 → FIX R_-2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+34%] → REG R_1_2 (8ms) [PD_+12%] → REG R_0_2 (16ms) [PD_-79%] → REG R_1_1 (174ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_1 (29ms) [PD_-6%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+30%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+30%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+30%] → REG R_1_0 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+31%] → REG R_1_0 (0ms) [PD_-0%] → REG R_1_1 (19ms) [PD_+25%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (30ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (7ms) [PD_+23%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (8ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (8ms) [PD_+25%] → REG R_1_0 (13ms) [PD_+1%] → REG R_1_1 (18ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (7ms) [PD_+11%] → REG R_1_1 (31ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (6ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (56ms) [PD_+19%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (30ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+70%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+63%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (4ms) [PD_+14%] → REG R_1_0 (20ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_0 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (8ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_0 (0ms) [PD_+22%] → REG R_1_1 (3ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_0 (0ms) [PD_+24%] → REG R_1_1 (32ms) [PD_+8%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+15%] → BLINK → FIX R_1_0 (start) [PD_+24%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (9ms) [PD_+19%] → REG R_1_0 (11ms) [PD_-37%] → REG R_1_1 (10ms) [PD_+18%] → REG R_1_0 (5ms) [PD_-37%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (7ms) [PD_-53%] → REG R_1_0 (8ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (13ms) [PD_-38%] → REG R_1_1 (7ms) [PD_-83%] → REG R_1_0 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+27%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+27%] → REG R_0_1 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_+27%] → REG R_0_1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_+47%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (8ms) [PD_-44%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (11ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_1 (7ms) [PD_-9%] → REG R_1_0 (8ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (54ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (26ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (68ms) [PD_-26%] → REG R_1_1 (311ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+55%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+63%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (164ms) [PD_-21%] → REG R_1_-1 (0ms) [PD_+31%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+30%] → REG R_1_0 (0ms) [PD_-100%] → SAC R_0_-1 → FIX R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-33%] → REG R_1_-1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_+29%] → REG R_0_-1 (0ms) [PD_+26%] → REG R_1_0 (0ms) [PD_+32%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+33%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+31%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-73%] → REG R_1_0 (0ms) [PD_+34%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+33%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-61%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-64%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-57%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-47%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+37%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-68%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (1306ms) [PD_+25%] +MS → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-16%] → REG R_1_0 (0ms) [PD_+30%] → REG R_1_1 (2276ms) [PD_+23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (2ms) [PD_-100%] → REG R_1_0 (780ms) [PD_+23%] → REG R_1_1 (6ms) [PD_+26%] → REG R_1_0 (3ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (119ms) [PD_+24%] → BLINK → FIX R_1_0 (start) [PD_+3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+29%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (7ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+24%] → REG R_1_1 (8ms) [PD_-38%] → REG R_1_0 (8ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (208ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (238ms) [PD_+30%] → BLINK → FIX R_1_1 (start) [PD_+28%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (4ms) [PD_+26%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_-61%] → REG R_1_1 (4ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_-3 → FIX R_0_-3 (0ms) [PD_-72%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-67%] → REG R_3_1 (0ms) [PD_-100%] → REG R_-1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_-2_-1 → FIX R_-2_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_-5_-4 → FIX R_-5_-4 (0ms) [PD_+44%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_-4_-2 → FIX R_-4_-2 (0ms) [PD_-62%] → REG R_3_1 (0ms) [PD_-100%] → REG R_-2_0 (0ms) [PD_+43%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_-3_0 → FIX R_-3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_-4_0 → FIX R_-4_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+25%] → REG R_-1_0 (0ms) [PD_+43%] → REG R_1_1 (0ms) [PD_+30%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+30%] → REG R_-1_0 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_+26%] → REG R_0_1 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-1_1 → FIX R_-1_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+25%] → REG R_0_0 (0ms) [PD_-75%] → REG R_1_1 (0ms) [PD_+30%] → REG R_0_0 (0ms) [PD_+46%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-2_1 → FIX R_-2_1 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → JMP R_-12_0 → FIX R_-12_0 (0ms) [PD_+41%] → REG R_1_1 (0ms) [PD_+29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+29%] → REG R_1_1 (1098ms) [PD_+31%] → REG R_1_0 (0ms) [PD_+33%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_+33%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_0 (8ms) [PD_+34%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_0 (0ms) [PD_+35%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_0 (0ms) [PD_+32%] → REG R_1_1 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (8ms) [PD_+33%] → REG R_1_1 (532ms) [PD_+31%] → REG R_1_0 (0ms) [PD_+34%] → REG R_1_1 (1917ms) [PD_+25%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (1523ms) [PD_+26%] → REG R_1_0 (0ms) [PD_+31%] → REG R_1_1 (12ms) [PD_-5%] → REG R_1_0 (0ms) [PD_+30%] → REG R_1_1 (1620ms) [PD_+21%] → BLINK → FIX R_1_1 (start) [PD_+10%] → REG R_0_1 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_+30%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_1 (0ms) [PD_+30%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_1 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+30%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (23ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (24ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_-41%] → REG R_0_1 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_1 (32ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (20ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (104ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+20%] → REG R_0_1 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (50ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (56ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (48ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (48ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (56ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (229ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_1 (71ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-38%] → REG R_0_1 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (156ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (48ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (4ms) [PD_+13%] → REG R_0_1 (145ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_1 (56ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_1 (0ms) [PD_+31%] → REG R_1_1 (4020ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (1126ms) [PD_+25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (10ms) [PD_+21%] → REG R_1_0 (8ms) [PD_-36%] → REG R_1_1 (259ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+32%] → REG R_1_1 (1681ms) [PD_+23%] → REG R_0_0 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_0 (0ms) [PD_+26%] → REG R_1_1 (9ms) [PD_+19%] → REG R_0_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_0 (9ms) [PD_+19%] → REG R_1_1 (6ms) [PD_+11%] → REG R_0_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+25%] → REG R_0_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_0 (8ms) [PD_+26%] → REG R_1_1 (8ms) [PD_+19%] → REG R_0_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (9ms) [PD_+19%] → REG R_1_1 (7ms) [PD_+11%] → REG R_0_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_0 (9ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+27%] → REG R_1_1 (18ms) [PD_+21%] → REG R_1_0 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+26%] → REG R_1_1 (517ms) [PD_+19%] → REG R_1_0 (527ms) [PD_-16%] → REG R_1_-1 (0ms) [PD_-75%] → REG R_1_0 (20ms) [PD_-63%] → REG R_1_-1 (0ms) [PD_+22%] → REG R_1_0 (13ms) [PD_-62%] → REG R_1_-1 (0ms) [PD_+24%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-14%] → REG R_3_1 (8ms) [PD_+7%] → REG R_1_-1 (0ms) [PD_+27%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (7ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (2320ms) [PD_+15%] +MS → REG R_1_0 (0ms) [PD_+20%] → REG R_1_1 (1502ms) [PD_+17%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-66%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+35%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+35%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+36%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+36%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_+35%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+35%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_-1_1 (0ms) [PD_+36%] → REG R_-2_1 (0ms) [PD_-100%] → REG R_1_1 (4393ms) [PD_+20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (512ms) [PD_+21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (3792ms) [PD_+13%] → REG R_1_0 (262ms) [PD_+14%] → REG R_1_1 (356ms) [PD_+14%] → REG R_1_0 (7ms) [PD_+14%] → REG R_1_1 (38ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (424ms) [PD_+14%] → REG R_1_0 (8ms) [PD_+17%] → REG R_1_1 (2861ms) [PD_+13%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (4ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-71%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+17%] → REG R_2_0 (8ms) [PD_-21%] → REG R_1_1 (1380ms) [PD_+17%] → REG R_1_0 (0ms) [PD_+23%] → REG R_1_1 (1866ms) [PD_+12%] +MS → REG R_1_0 (0ms) [PD_+23%] → REG R_1_1 (1732ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (673ms) [PD_+14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (692ms) [PD_+19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (7073ms) [PD_+11%] +MS → BLINK → FIX R_1_1 (start) [PD_+11%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-52%] → REG R_1_1 (0ms) [PD_+32%] → REG R_1_0 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (2438ms) [PD_+14%] → REG R_1_0 (729ms) [PD_+20%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (580ms) [PD_+10%] → BLINK → FIX R_1_1 (start) [PD_+5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+18%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+19%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-42%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (182ms) [PD_-6%] → End
P31_M01,Start → FIX R_1_1 (start) [PD_-26%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (6538ms) [PD_-20%] +MS → REG R_1_2 (14ms) [PD_-21%] → REG R_1_1 (163ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (52ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (20ms) [PD_-23%] → REG R_1_2 (12ms) [PD_-21%] → REG R_1_1 (20ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (16ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (28ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-25%] → REG R_1_2 (4ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (4ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (33ms) [PD_-24%] → REG R_1_2 (4ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (7ms) [PD_-23%] → REG R_1_1 (8523ms) [PD_-17%] → REG R_1_2 (201ms) [PD_-19%] → REG R_1_1 (4ms) [PD_-13%] → REG R_1_2 (20ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (37ms) [PD_-17%] → REG R_1_1 (180ms) [PD_-17%] +MS → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (180ms) [PD_-18%] → REG R_1_2 (240ms) [PD_-20%] → BLINK → FIX R_1_2 (start) [PD_-22%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (13ms) [PD_-40%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → SAC R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (2ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (4ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (130ms) [PD_-27%] → BLINK → FIX R_1_2 (start) [PD_-24%] → REG R_1_1 (7ms) [PD_-75%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-69%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-55%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+148%] → REG R_1_-1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-41%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-100%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-67%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-33%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (116ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-17%] → REG R_1_2 (9ms) [PD_-22%] → REG R_1_1 (3ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (4912ms) [PD_-18%] → REG R_1_2 (178ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (117ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_2 (4ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (4ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (6ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-20%] → REG R_0_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-44%] → REG R_1_2 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-28%] → REG R_0_1 (9ms) [PD_-59%] → REG R_1_2 (15ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_-1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_-1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_-1 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_-1 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_-1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_-1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_4_1 → FIX R_4_1 (0ms) [PD_-60%] → REG R_0_1 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-50%] → REG R_0_1 (8ms) [PD_-44%] → REG R_1_2 (208ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (26ms) [PD_-23%] → REG R_1_1 (114ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_1_2 (20ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (12ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (12ms) [PD_-20%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-47%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (16ms) [PD_-39%] → REG R_1_1 (6216ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (484ms) [PD_-20%] → REG R_1_2 (4ms) [PD_-18%] → REG R_1_1 (26ms) [PD_-20%] → REG R_1_2 (11ms) [PD_-21%] → REG R_1_1 (21ms) [PD_-19%] → REG R_1_2 (8ms) [PD_-20%] → REG R_1_1 (40ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (9ms) [PD_-18%] → REG R_1_1 (112ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (148ms) [PD_-18%] → BLINK → FIX R_1_2 (start) [PD_-18%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (14ms) [PD_-57%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-61%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (4ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_+7%] → REG R_0_1 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-44%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-41%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (328ms) [PD_-21%] → REG R_1_1 (7806ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (1486ms) [PD_-16%] → REG R_1_2 (15ms) [PD_-12%] → REG R_1_1 (226ms) [PD_-17%] → REG R_1_2 (71ms) [PD_-18%] → End
P31_M02,Start → FIX R_1_1 (start) [PD_-18%] → SAC R_1_0 → FIX R_1_0 (674ms) [PD_-16%] → REG R_1_1 (9411ms) [PD_-16%] +MS → SAC R_1_2 → FIX R_1_2 (13ms) [PD_-15%] → REG R_1_1 (144ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (2561ms) [PD_-13%] → REG R_1_2 (11ms) [PD_-11%] → REG R_1_1 (8ms) [PD_-13%] → REG R_1_2 (131ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (2752ms) [PD_-17%] → End
P31_M03,Start → FIX R_1_1 (start) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-34%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (7ms) [PD_-65%] → REG R_1_1 (1504ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-27%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-48%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (36ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-49%] → REG R_1_1 (6600ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-30%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (2566ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (26ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (29ms) [PD_-12%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_2 (0ms) [PD_-1%] → REG R_1_2 (4ms) [PD_-16%] → REG R_2_2 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-24%] → REG R_2_2 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-16%] → REG R_2_2 (7ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-15%] → REG R_2_2 (54ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_2 (8ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-31%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-24%] → REG R_2_2 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_2 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-16%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_2 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-9%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-8%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-8%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_-4%] → REG R_2_2 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (32ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+4%] → REG R_1_2 (25ms) [PD_-20%] → REG R_1_1 (4857ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-12%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-1%] → SAC R_2_0 → FIX R_2_0 (76ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-17%] → BLINK → FIX R_2_1 (start) [PD_-10%] → REG R_2_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-20%] → REG R_2_1 (8ms) [PD_-40%] → REG R_1_1 (20ms) [PD_-64%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (52ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-46%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_1 (8ms) [PD_-49%] → REG R_1_1 (2622ms) [PD_-9%] +MS → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (1920ms) [PD_-9%] → REG R_1_2 (23ms) [PD_-14%] → REG R_1_1 (10ms) [PD_-12%] → REG R_1_2 (73ms) [PD_-13%] → REG R_1_1 (1476ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (3ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_+67%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-12%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (5472ms) [PD_-11%] +MS → BLINK → FIX R_1_1 (start) [PD_-37%] → REG R_1_0 (0ms) [PD_-47%] → REG R_1_1 (6198ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_7_9 → FIX R_7_9 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-71%] → REG R_1_1 (5735ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_2 (4ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_3_1 (3ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (13ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-5%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-6%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_3 (8ms) [PD_-100%] → REG R_1_1 (1810ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-100%] → REG R_3_0 (5ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-6%] → End
P31_M04,Start → FIX R_1_1 (start) [PD_-16%] → SAC R_0_1 → FIX R_0_1 (94ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → SAC R_0_2 → FIX R_0_2 (8ms) [PD_-15%] → REG R_0_1 (109ms) [PD_-16%] → REG R_1_1 (30ms) [PD_-17%] → BLINK → FIX R_1_2 (start) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (42ms) [PD_-61%] → REG R_1_2 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (8ms) [PD_-25%] → REG R_1_1 (887ms) [PD_-14%] → REG R_0_1 (91ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (4ms) [PD_-17%] → REG R_1_2 (4ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (16ms) [PD_-12%] → REG R_1_1 (4ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (8ms) [PD_-10%] → REG R_1_1 (960ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-64%] → REG R_1_2 (18ms) [PD_-44%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (8ms) [PD_-54%] → REG R_1_1 (5ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (72ms) [PD_-13%] → REG R_0_1 (82ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (8ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (4ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (24ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (96ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (8ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → BLINK → FIX R_0_2 (start) [PD_-9%] → REG R_1_1 (17ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (15ms) [PD_-41%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (34ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-9%] → REG R_1_1 (10ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (8ms) [PD_-9%] → REG R_1_1 (10ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (16ms) [PD_-10%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (17ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (9ms) [PD_-12%] → REG R_0_1 (8ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (8ms) [PD_-10%] → REG R_1_1 (98ms) [PD_-12%] → REG R_0_2 (8ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-10%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (461ms) [PD_-14%] → REG R_0_1 (12ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (58ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (19ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (22ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (19ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (13ms) [PD_-17%] → REG R_1_1 (2771ms) [PD_-11%] → REG R_0_1 (131ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (11ms) [PD_-13%] → REG R_1_1 (404ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-11%] +MS → REG R_1_1 (115ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (228ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-59%] → REG R_1_1 (99ms) [PD_-12%] → REG R_0_1 (107ms) [PD_-11%] → REG R_1_1 (1402ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (5ms) [PD_-12%] → REG R_1_1 (3ms) [PD_-12%] → REG R_0_1 (52ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-6%] → REG R_0_1 (48ms) [PD_-10%] → REG R_1_1 (205ms) [PD_-10%] → REG R_0_2 (0ms) [PD_-8%] → REG R_0_1 (15ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (7ms) [PD_-9%] → REG R_0_1 (16ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (202ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (40ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (155ms) [PD_-12%] → REG R_1_1 (2692ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-13%] +MS → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (111ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (18ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (8ms) [PD_-8%] → REG R_0_1 (15ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (8ms) [PD_-9%] → REG R_0_1 (8ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (6ms) [PD_-10%] → REG R_1_1 (478ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (8ms) [PD_-13%] → REG R_0_1 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-12%] → BLINK → FIX R_0_2 (start) [PD_-14%] → REG R_0_1 (8ms) [PD_-17%] → REG R_1_1 (22ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → SAC R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (1242ms) [PD_-15%] → REG R_0_1 (41ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (365ms) [PD_-16%] → REG R_1_1 (1844ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-36%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-49%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_3 (6ms) [PD_-53%] → REG R_1_1 (1241ms) [PD_-12%] → REG R_0_1 (12ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_2 (8ms) [PD_-13%] → REG R_0_1 (8ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-15%] → BLINK → FIX R_0_1 (start) [PD_-15%] → REG R_1_1 (16ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (17ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (52ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (1004ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (24ms) [PD_-18%] → REG R_0_1 (84ms) [PD_-17%] → REG R_1_1 (5ms) [PD_-17%] → REG R_0_1 (51ms) [PD_-17%] → REG R_1_1 (3104ms) [PD_-13%] → REG R_0_1 (241ms) [PD_-14%] → REG R_1_1 (262ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-9%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-41%] → End
P32_M01,Start → FIX R_1_1 (start) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-9%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (6ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-35%] → REG R_0_0 (8ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (32ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-7%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-27%] → REG R_1_0 (208ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (31ms) [PD_-6%] → REG R_1_0 (12ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (16ms) [PD_-0%] → REG R_0_0 (9ms) [PD_-3%] → REG R_1_0 (12ms) [PD_-0%] → REG R_0_0 (9ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (4ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (15ms) [PD_+1%] → REG R_0_0 (8ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (8ms) [PD_+1%] → REG R_0_0 (8ms) [PD_-7%] → REG R_1_0 (8ms) [PD_+1%] → REG R_0_0 (8ms) [PD_-3%] → REG R_1_0 (8ms) [PD_+1%] → REG R_0_0 (8ms) [PD_-7%] → REG R_1_0 (8ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (8ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (24ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_0 (32ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (41ms) [PD_-38%] → REG R_0_0 (16ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (15431ms) [PD_-4%] +MS → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (10588ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (10920ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (27182ms) [PD_-3%] +MS → End
P32_M02,Start → FIX R_1_1 (start) [PD_-6%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_+3%] → REG R_1_1 (3498ms) [PD_+4%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (297ms) [PD_+13%] → REG R_1_1 (7533ms) [PD_+4%] +MS → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (344ms) [PD_-5%] → REG R_1_1 (4970ms) [PD_-2%] +MS → REG R_1_2 (4ms) [PD_+3%] → REG R_1_1 (12ms) [PD_+1%] → REG R_1_2 (13ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (58ms) [PD_-1%] → REG R_1_1 (8ms) [PD_-3%] → REG R_1_2 (44ms) [PD_-4%] → REG R_1_1 (8ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (4ms) [PD_-6%] → REG R_1_2 (186ms) [PD_-5%] → REG R_1_1 (6438ms) [PD_+2%] → REG R_1_2 (253ms) [PD_+7%] → REG R_1_1 (47ms) [PD_+2%] → REG R_1_2 (48ms) [PD_+4%] → REG R_1_1 (6ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (5729ms) [PD_+3%] +MS → End
P32_M03,Start → FIX R_1_1 (start) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_+1%] → JMP R_-1_0 → FIX R_-1_0 (0ms) [PD_-100%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_-1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (1380ms) [PD_+5%] → BLINK → FIX R_1_1 (start) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-44%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (4892ms) [PD_+4%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (1504ms) [PD_+1%] → SAC R_1_2 → FIX R_1_2 (270ms) [PD_+2%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-1%] → REG R_1_2 (154ms) [PD_-2%] → REG R_0_2 (32ms) [PD_+1%] → REG R_1_2 (832ms) [PD_+2%] → REG R_0_2 (0ms) [PD_+3%] → REG R_1_2 (136ms) [PD_+4%] → BLINK → FIX R_1_2 (start) [PD_-11%] → REG R_0_2 (0ms) [PD_+3%] → REG R_1_2 (7ms) [PD_-3%] → REG R_0_2 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+5%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+14%] → REG R_0_2 (9ms) [PD_-1%] → REG R_1_1 (6424ms) [PD_+5%] +MS → BLINK → FIX R_1_1 (start) [PD_+5%] +MS → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_3_1 (0ms) [PD_+11%] → REG R_1_1 (8ms) [PD_+9%] → REG R_3_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+9%] → REG R_3_1 (8ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-43%] → REG R_3_1 (0ms) [PD_+13%] → REG R_1_1 (3431ms) [PD_+7%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (1461ms) [PD_+6%] → BLINK → FIX R_1_1 (start) [PD_+10%] → REG R_1_2 (30ms) [PD_+14%] → REG R_1_1 (951ms) [PD_+12%] → BLINK → FIX R_1_1 (start) [PD_+12%] → REG R_1_2 (32ms) [PD_+13%] → REG R_1_1 (19ms) [PD_+46%] → REG R_1_2 (0ms) [PD_+15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-51%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (6426ms) [PD_+4%] → BLINK → FIX R_1_1 (start) [PD_+1%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (7ms) [PD_+1%] → REG R_1_2 (8ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (404ms) [PD_+5%] → REG R_1_2 (29ms) [PD_+7%] → REG R_1_1 (28ms) [PD_+5%] → REG R_1_2 (32ms) [PD_+6%] → REG R_1_1 (630ms) [PD_+3%] → REG R_1_2 (566ms) [PD_-1%] → REG R_0_2 (0ms) [PD_-3%] → REG R_1_2 (784ms) [PD_-0%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (16ms) [PD_-59%] → REG R_0_2 (0ms) [PD_+3%] → REG R_1_2 (18ms) [PD_+1%] → REG R_1_1 (928ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-45%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (7264ms) [PD_+3%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-26%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (3ms) [PD_+7%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (10ms) [PD_-2%] → REG R_1_1 (242ms) [PD_+1%] → REG R_1_2 (1570ms) [PD_-1%] → BLINK → FIX R_1_2 (start) [PD_-4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (5260ms) [PD_+2%] +MS → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (8ms) [PD_+1%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (8ms) [PD_+1%] → REG R_1_2 (60ms) [PD_+3%] → REG R_1_1 (4ms) [PD_+1%] → REG R_1_2 (1646ms) [PD_+2%] → REG R_1_1 (1094ms) [PD_-0%] +MS → REG R_1_2 (1332ms) [PD_-1%] → REG R_1_1 (5096ms) [PD_-0%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-68%] → REG R_1_2 (5ms) [PD_-2%] → REG R_0_1 (8ms) [PD_-51%] → REG R_1_2 (8ms) [PD_-51%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_2 (8ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_1 (8ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_2 (578ms) [PD_-0%] → REG R_1_1 (674ms) [PD_+2%] → REG R_1_2 (351ms) [PD_+4%] → REG R_1_1 (10462ms) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_-0%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (16ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (8408ms) [PD_+2%] → End
P32_M04,Start → FIX R_1_1 (start) [PD_+1%] → SAC R_0_1 → FIX R_0_1 (183ms) [PD_+2%] → REG R_1_1 (32ms) [PD_-1%] → REG R_0_1 (354ms) [PD_-1%] → REG R_1_1 (222ms) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_+4%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_+6%] → REG R_1_1 (2660ms) [PD_+12%] → REG R_0_1 (292ms) [PD_+3%] → REG R_1_1 (12ms) [PD_+1%] → REG R_0_1 (29ms) [PD_+2%] → REG R_1_1 (10ms) [PD_+2%] → REG R_0_1 (4ms) [PD_+1%] → REG R_1_1 (4ms) [PD_+3%] → REG R_0_1 (116ms) [PD_+3%] → REG R_1_1 (16ms) [PD_+5%] → REG R_0_1 (5ms) [PD_+6%] → REG R_1_1 (103ms) [PD_+7%] → REG R_0_1 (1576ms) [PD_+12%] → BLINK → FIX R_0_1 (start) [PD_+15%] → REG R_1_1 (38ms) [PD_+13%] → REG R_0_1 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+17%] → REG R_1_1 (8ms) [PD_+22%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_1 (1397ms) [PD_+12%] → REG R_0_1 (22ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (11ms) [PD_+12%] → REG R_1_1 (4168ms) [PD_+15%] → BLINK → FIX R_1_1 (start) [PD_+8%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_+9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-41%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (24ms) [PD_-32%] → REG R_1_1 (4ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (690ms) [PD_+11%] → REG R_1_2 (316ms) [PD_-1%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (8ms) [PD_+5%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_2 (46ms) [PD_-12%] → REG R_1_2 (0ms) [PD_+8%] → REG R_0_2 (161ms) [PD_+8%] → REG R_1_2 (16ms) [PD_+9%] → REG R_0_2 (40ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+7%] → REG R_0_2 (35ms) [PD_-15%] → REG R_0_1 (2168ms) [PD_+15%] → REG R_1_1 (1230ms) [PD_+14%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (1818ms) [PD_+16%] → BLINK → FIX R_1_1 (start) [PD_+17%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-44%] → REG R_1_1 (249ms) [PD_+14%] → REG R_0_1 (116ms) [PD_+22%] → REG R_1_1 (12ms) [PD_+22%] → REG R_0_1 (4ms) [PD_+23%] → REG R_1_1 (94ms) [PD_+23%] → REG R_0_1 (0ms) [PD_+22%] → REG R_1_1 (16ms) [PD_+24%] → REG R_0_1 (132ms) [PD_+23%] → REG R_1_1 (736ms) [PD_+21%] → BLINK → FIX R_1_1 (start) [PD_+8%] → REG R_1_2 (0ms) [PD_+17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+18%] → REG R_3_1 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+18%] → REG R_0_2 (8ms) [PD_+19%] → REG R_1_2 (16ms) [PD_-40%] → REG R_1_1 (8ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (10ms) [PD_+19%] → REG R_0_1 (244ms) [PD_+22%] → REG R_1_1 (3792ms) [PD_+26%] → REG R_0_1 (160ms) [PD_+23%] → BLINK → FIX R_0_1 (start) [PD_+26%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_-63%] → REG R_1_1 (16ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (666ms) [PD_+25%] → REG R_0_1 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+34%] → REG R_1_1 (5ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (136ms) [PD_+32%] → REG R_1_1 (2480ms) [PD_+24%] +MS → BLINK → FIX R_1_1 (start) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (16ms) [PD_-56%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (290ms) [PD_+9%] → BLINK → FIX R_1_1 (start) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (448ms) [PD_+14%] → REG R_0_1 (452ms) [PD_+11%] → REG R_0_2 (0ms) [PD_+2%] → REG R_0_1 (444ms) [PD_+14%] → REG R_1_1 (15ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (1843ms) [PD_+20%] → BLINK → FIX R_1_1 (start) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (5ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-77%] → REG R_0_1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (2788ms) [PD_+21%] → REG R_1_2 (159ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+25%] → REG R_1_1 (12ms) [PD_+19%] → REG R_1_2 (223ms) [PD_+19%] → BLINK → FIX R_1_2 (start) [PD_+11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (5ms) [PD_+20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+10%] → SAC R_1_3 → FIX R_1_3 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+7%] → REG R_1_1 (1490ms) [PD_+18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (314ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+25%] → REG R_1_1 (8ms) [PD_+21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (12ms) [PD_-13%] → REG R_1_2 (20ms) [PD_-2%] → REG R_1_1 (809ms) [PD_+17%] → REG R_1_2 (6ms) [PD_+17%] → REG R_1_1 (12ms) [PD_+18%] → REG R_1_2 (846ms) [PD_+19%] → REG R_0_2 (408ms) [PD_+20%] → REG R_0_1 (3ms) [PD_+19%] → REG R_0_2 (16ms) [PD_+19%] → REG R_0_1 (0ms) [PD_+19%] → REG R_0_2 (0ms) [PD_+19%] → REG R_0_1 (16ms) [PD_+20%] → REG R_0_2 (8ms) [PD_+21%] → REG R_0_1 (16ms) [PD_+21%] → REG R_0_2 (20ms) [PD_+21%] → REG R_1_2 (1304ms) [PD_+16%] → REG R_0_2 (588ms) [PD_+19%] → REG R_1_2 (1047ms) [PD_+14%] → REG R_1_1 (1978ms) [PD_+17%] → BLINK → FIX R_1_1 (start) [PD_+17%] → REG R_1_2 (12ms) [PD_-65%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (345ms) [PD_+14%] → REG R_0_2 (204ms) [PD_+16%] → REG R_1_2 (822ms) [PD_+6%] → REG R_0_2 (4ms) [PD_+15%] → REG R_0_1 (8ms) [PD_+16%] → REG R_0_2 (6ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+14%] → REG R_0_2 (4ms) [PD_+19%] → REG R_0_1 (0ms) [PD_+16%] → REG R_0_2 (48ms) [PD_+16%] → REG R_0_1 (0ms) [PD_+17%] → REG R_0_2 (847ms) [PD_+18%] → REG R_1_2 (9ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-42%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (500ms) [PD_+17%] → BLINK → FIX R_1_1 (start) [PD_+13%] → REG R_1_2 (0ms) [PD_+17%] → REG R_3_1 (0ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (8ms) [PD_+20%] → REG R_1_1 (1814ms) [PD_+17%] → BLINK → FIX R_1_1 (start) [PD_+20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (985ms) [PD_+19%] → BLINK → FIX R_1_1 (start) [PD_+16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+20%] → REG R_3_1 (4ms) [PD_-100%] → REG R_1_2 (28ms) [PD_+4%] → REG R_1_1 (710ms) [PD_+16%] → BLINK → FIX R_1_1 (start) [PD_+11%] → REG R_1_2 (0ms) [PD_+15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (272ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (4ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (504ms) [PD_+13%] → REG R_0_2 (80ms) [PD_+12%] → REG R_0_1 (332ms) [PD_+14%] → REG R_1_1 (148ms) [PD_+18%] → BLINK → FIX R_1_1 (start) [PD_+10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (2778ms) [PD_+16%] → BLINK → FIX R_1_1 (start) [PD_+16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (20ms) [PD_+16%] → REG R_1_1 (254ms) [PD_+14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (3110ms) [PD_+14%] +MS → BLINK → FIX R_1_1 (start) [PD_+14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+23%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+28%] → REG R_1_1 (304ms) [PD_+4%] → REG R_1_2 (108ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (32ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (8ms) [PD_+5%] → REG R_1_1 (20ms) [PD_+4%] → REG R_1_2 (8ms) [PD_+4%] → REG R_1_1 (100ms) [PD_+4%] → REG R_1_2 (4ms) [PD_+7%] → REG R_1_1 (40ms) [PD_+5%] → REG R_0_1 (342ms) [PD_+7%] → REG R_1_1 (4ms) [PD_+8%] → REG R_0_1 (385ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_1 (586ms) [PD_+14%] → REG R_1_1 (43ms) [PD_+13%] → REG R_1_2 (230ms) [PD_+12%] → REG R_1_1 (8ms) [PD_+12%] → REG R_1_2 (8ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (94ms) [PD_+14%] → BLINK → FIX R_1_2 (start) [PD_+12%] → REG R_1_1 (20ms) [PD_+12%] → REG R_1_2 (16ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+13%] → REG R_0_2 (0ms) [PD_-72%] → REG R_1_2 (0ms) [PD_+16%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+0%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+22%] → REG R_0_2 (8ms) [PD_+3%] → REG R_1_2 (82ms) [PD_+13%] → REG R_1_1 (4ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (352ms) [PD_+14%] → REG R_1_2 (16ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (78ms) [PD_+13%] → REG R_1_1 (701ms) [PD_+10%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (2940ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+6%] → REG R_1_2 (334ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (24ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (13ms) [PD_+10%] → REG R_1_1 (11ms) [PD_+9%] → REG R_1_2 (8ms) [PD_+9%] → BLINK → FIX R_1_2 (start) [PD_+11%] → REG R_1_1 (32ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-46%] → REG R_1_2 (0ms) [PD_+6%] → REG R_3_1 (9ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-74%] → REG R_0_0 (7ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+10%] → REG R_0_2 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+20%] → REG R_0_2 (0ms) [PD_+6%] → REG R_1_2 (12ms) [PD_+8%] → REG R_0_2 (142ms) [PD_+10%] → REG R_0_1 (0ms) [PD_+8%] → REG R_0_2 (23ms) [PD_+11%] → REG R_0_1 (4ms) [PD_+11%] → REG R_0_2 (4ms) [PD_+12%] → REG R_0_1 (8ms) [PD_+11%] → REG R_0_2 (3ms) [PD_+12%] → REG R_0_1 (15ms) [PD_+12%] → REG R_0_2 (0ms) [PD_+11%] → REG R_0_1 (47ms) [PD_+12%] → REG R_0_2 (4ms) [PD_+13%] → REG R_0_1 (6ms) [PD_+14%] → REG R_0_2 (0ms) [PD_+11%] → REG R_0_1 (97ms) [PD_+11%] → REG R_0_2 (0ms) [PD_+10%] → REG R_0_1 (163ms) [PD_+8%] → REG R_0_2 (3ms) [PD_+6%] → REG R_0_1 (16ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+4%] → REG R_0_1 (23ms) [PD_+6%] → REG R_0_2 (12ms) [PD_+6%] → REG R_0_1 (48ms) [PD_+6%] → REG R_0_2 (0ms) [PD_+7%] → REG R_0_1 (12ms) [PD_+6%] → REG R_0_2 (4ms) [PD_+6%] → REG R_0_1 (24ms) [PD_+5%] → REG R_0_2 (4ms) [PD_+5%] → REG R_0_1 (91ms) [PD_+4%] → REG R_0_2 (4ms) [PD_+5%] → REG R_0_1 (36ms) [PD_+3%] → REG R_0_2 (4ms) [PD_+3%] → REG R_0_1 (60ms) [PD_+4%] → REG R_0_2 (4ms) [PD_+5%] → REG R_0_1 (9ms) [PD_+4%] → REG R_0_2 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_+6%] → REG R_0_2 (4ms) [PD_+4%] → REG R_0_1 (15ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+7%] → REG R_0_1 (19ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+5%] → REG R_0_1 (64ms) [PD_+5%] → REG R_1_1 (713ms) [PD_+10%] → BLINK → FIX R_1_1 (start) [PD_+6%] → REG R_3_1 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (1155ms) [PD_+16%] → REG R_1_2 (8ms) [PD_-42%] → REG R_1_1 (362ms) [PD_+16%] → REG R_1_2 (16ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (1112ms) [PD_+13%] → REG R_1_2 (360ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (4ms) [PD_+14%] → REG R_1_1 (104ms) [PD_+14%] → BLINK → FIX R_1_1 (start) [PD_+14%] → REG R_1_2 (0ms) [PD_+101%] → REG R_1_1 (0ms) [PD_+101%] → REG R_1_2 (8ms) [PD_-25%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-42%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+14%] → REG R_1_2 (8ms) [PD_-61%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (11702ms) [PD_+7%] +MS → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_2 (4ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_+2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (4ms) [PD_-51%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8078ms) [PD_+1%] +MS → End
P33_M01,Start → FIX R_1_1 (start) [PD_-23%] +MS → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-16%] → REG R_1_1 (9034ms) [PD_-23%] +MS → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (43ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (18ms) [PD_-26%] → REG R_1_0 (40ms) [PD_-25%] → REG R_1_1 (3ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (30ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (56ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (10ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (18ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (48ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (10ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (7ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (72ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (3111ms) [PD_-18%] +MS → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (3654ms) [PD_-24%] +MS → REG R_1_0 (23ms) [PD_-26%] → REG R_1_1 (743ms) [PD_-27%] → REG R_1_0 (8ms) [PD_-28%] → REG R_1_1 (247ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (102ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (47ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (20ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (6ms) [PD_-25%] → REG R_1_1 (10ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (9ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (13ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-22%] → End
P33_M02,Start → FIX R_1_1 (start) [PD_-25%] +MS → BLINK → FIX R_1_1 (start) [PD_-25%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_1 (100ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-47%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-25%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_2 (7ms) [PD_-21%] → REG R_1_1 (3248ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_3_1 (200ms) [PD_-96%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (12ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-36%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-16%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (3216ms) [PD_-12%] +MS → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (73ms) [PD_-9%] → REG R_1_2 (23ms) [PD_-11%] → REG R_1_1 (215ms) [PD_-9%] → REG R_1_2 (984ms) [PD_-11%] → REG R_1_1 (2246ms) [PD_-10%] +MS → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (454ms) [PD_-9%] → REG R_1_1 (5964ms) [PD_-13%] +MS → REG R_1_2 (32ms) [PD_-17%] → REG R_1_1 (5107ms) [PD_-14%] → End
P33_M03,Start → FIX R_1_1 (start) [PD_-19%] → SAC R_1_0 → FIX R_1_0 (24ms) [PD_-17%] → REG R_1_1 (556ms) [PD_-16%] → REG R_1_0 (39ms) [PD_-15%] → REG R_1_1 (487ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (250ms) [PD_-15%] → REG R_1_0 (24ms) [PD_-14%] → REG R_1_1 (267ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (267ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_3_1 → FIX R_3_1 (24ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (8ms) [PD_-13%] → REG R_1_1 (6ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (230ms) [PD_-14%] → REG R_1_0 (24ms) [PD_-13%] → REG R_1_1 (4ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (266ms) [PD_-15%] → REG R_1_1 (762ms) [PD_-17%] → REG R_1_0 (24ms) [PD_-19%] → REG R_1_1 (946ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-16%] → REG R_1_1 (186ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-17%] → REG R_1_1 (203ms) [PD_-17%] → REG R_1_0 (22ms) [PD_-15%] → REG R_1_1 (5456ms) [PD_-16%] +MS → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_3_1 (40ms) [PD_-95%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (16944ms) [PD_-14%] +MS → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-29%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_1_2 → FIX R_1_2 (0ms) [PD_-10%] → REG R_3_1 (48ms) [PD_-93%] → REG R_1_2 (0ms) [PD_-12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (4383ms) [PD_-14%] → End
P33_M04,Start → FIX R_1_2 (start) [PD_-15%] → SAC R_0_1 → FIX R_0_1 (185ms) [PD_-16%] → SAC R_1_1 → FIX R_1_1 (25ms) [PD_-17%] → REG R_1_2 (24ms) [PD_-16%] → REG R_1_1 (5523ms) [PD_-13%] +MS → REG R_1_2 (8ms) [PD_-19%] → REG R_1_1 (900ms) [PD_-16%] → REG R_1_2 (24ms) [PD_-12%] → REG R_1_1 (350ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-23%] → JMP R_3_1 → FIX R_3_1 (36ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (3725ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-10%] → REG R_3_1 (45ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (4458ms) [PD_-8%] → REG R_1_2 (23ms) [PD_-7%] → REG R_1_1 (71ms) [PD_-5%] → REG R_1_0 (4ms) [PD_-4%] → REG R_1_1 (574ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (16ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-1%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (8ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_2 (0ms) [PD_-4%] → REG R_0_1 (8ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (16ms) [PD_-10%] → REG R_1_1 (1860ms) [PD_-8%] +MS → REG R_1_2 (8ms) [PD_-12%] → REG R_1_1 (110ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (4ms) [PD_-14%] → REG R_1_2 (50ms) [PD_-14%] → REG R_1_1 (193ms) [PD_-16%] → REG R_1_2 (23ms) [PD_-17%] → REG R_1_1 (3891ms) [PD_-7%] +MS → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (12ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (810ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (12ms) [PD_-12%] → REG R_1_1 (474ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_1_2 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (432ms) [PD_-8%] → REG R_1_2 (22ms) [PD_-6%] → REG R_1_1 (6179ms) [PD_-11%] +MS → REG R_1_2 (24ms) [PD_-9%] → REG R_1_1 (303ms) [PD_-7%] → REG R_1_2 (33ms) [PD_-9%] → BLINK → FIX R_1_2 (start) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (19ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_3_1 (48ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (15ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_2 (6ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (188ms) [PD_-11%] → REG R_1_2 (112ms) [PD_-11%] → REG R_1_1 (24ms) [PD_-8%] → REG R_1_2 (332ms) [PD_-9%] +MS → REG R_1_1 (8ms) [PD_-10%] → REG R_1_2 (4ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (61ms) [PD_-10%] → REG R_1_2 (227ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (48ms) [PD_-10%] → REG R_1_1 (118ms) [PD_-9%] → REG R_1_2 (93ms) [PD_-9%] → REG R_1_1 (76ms) [PD_-8%] → REG R_1_2 (164ms) [PD_-9%] → REG R_1_1 (51ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (3ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (260ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (225ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (183ms) [PD_-11%] → REG R_1_2 (176ms) [PD_-13%] → REG R_1_1 (3760ms) [PD_-12%] +MS → REG R_1_2 (32ms) [PD_-10%] → REG R_1_1 (1285ms) [PD_-10%] +MS → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_2 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_3_1 (24ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_3_1 (6ms) [PD_-100%] → REG R_1_2 (4ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (740ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (8ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-10%] → REG R_0_1 (8ms) [PD_-8%] → REG R_1_1 (1950ms) [PD_-10%] → REG R_1_2 (4ms) [PD_-13%] → REG R_1_1 (1637ms) [PD_-12%] → End
P34_M01,Start → FIX R_1_2 (start) [PD_-33%] → SAC R_1_1 → FIX R_1_1 (32999ms) [PD_-33%] +MS → End
P34_M02,Start → FIX R_1_1 (start) [PD_-30%] → End
P34_M03,Start → FIX R_1_1 (start) [PD_-32%] +MS → End
P34_M04,Start → FIX R_1_2 (start) [PD_-33%] → SAC R_1_1 → FIX R_1_1 (157ms) [PD_-31%] → REG R_1_2 (468ms) [PD_-31%] → REG R_1_1 (1102ms) [PD_-27%] → REG R_1_2 (4ms) [PD_-24%] → REG R_1_1 (12ms) [PD_-26%] → REG R_1_2 (108ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (7098ms) [PD_-18%] → REG R_1_2 (4ms) [PD_-19%] → REG R_1_1 (6875ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-23%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (6926ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (9774ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (2912ms) [PD_-27%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-38%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (5ms) [PD_-63%] → REG R_1_1 (4340ms) [PD_-25%] +MS → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (1092ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (2609ms) [PD_-26%] → End
P35_M01,Start → FIX R_1_1 (start) [PD_-15%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-18%] → REG R_1_1 (2243ms) [PD_-14%] → SAC R_1_0 → FIX R_1_0 (996ms) [PD_-10%] → REG R_1_1 (748ms) [PD_-12%] → REG R_1_0 (204ms) [PD_-10%] → BLINK → FIX R_1_0 (start) [PD_-20%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-6%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-44%] → REG R_1_-1 (0ms) [PD_-100%] → JMP R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (16ms) [PD_-100%] → REG R_1_1 (1404ms) [PD_-15%] → REG R_1_0 (168ms) [PD_-14%] → REG R_1_1 (4ms) [PD_-12%] → REG R_1_0 (9ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-14%] → REG R_1_0 (32ms) [PD_-13%] → REG R_1_1 (1030ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (12ms) [PD_-12%] → REG R_1_0 (8ms) [PD_-12%] → REG R_1_1 (140ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (2336ms) [PD_-12%] → REG R_1_0 (204ms) [PD_-11%] → REG R_1_1 (176ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (33ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (37ms) [PD_-11%] → REG R_1_0 (8ms) [PD_-10%] → REG R_1_1 (16ms) [PD_-10%] → REG R_1_0 (4ms) [PD_-11%] → REG R_1_1 (140ms) [PD_-11%] → REG R_1_0 (8ms) [PD_-11%] → REG R_1_1 (4396ms) [PD_-13%] → REG R_1_0 (1032ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (128ms) [PD_-9%] → REG R_1_0 (392ms) [PD_-9%] → REG R_1_1 (20ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (923ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (180ms) [PD_-9%] → REG R_1_0 (40ms) [PD_-8%] → REG R_1_1 (466ms) [PD_-11%] → REG R_1_0 (24ms) [PD_-11%] → REG R_1_1 (4403ms) [PD_-14%] +MS → REG R_1_0 (418ms) [PD_-12%] → REG R_1_1 (4455ms) [PD_-11%] +MS → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (515ms) [PD_-7%] → REG R_1_0 (4ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (233ms) [PD_-6%] → REG R_1_1 (300ms) [PD_-7%] → REG R_1_0 (712ms) [PD_-7%] → REG R_1_1 (16ms) [PD_-8%] → End
P35_M02,Start → FIX R_1_1 (start) [PD_-18%] → SAC R_1_0 → FIX R_1_0 (912ms) [PD_-12%] +MS → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (132ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (12ms) [PD_-11%] → REG R_1_1 (8ms) [PD_-11%] → REG R_1_0 (20ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (22ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (438ms) [PD_-10%] → REG R_1_0 (331ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (520ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (4788ms) [PD_-11%] → REG R_1_0 (16ms) [PD_-10%] → REG R_1_1 (8ms) [PD_-13%] → REG R_1_0 (80ms) [PD_-10%] → REG R_1_1 (920ms) [PD_-10%] → REG R_1_0 (164ms) [PD_-7%] → REG R_1_1 (2944ms) [PD_-9%] → REG R_1_0 (1146ms) [PD_-9%] → REG R_1_1 (12ms) [PD_-7%] → REG R_1_0 (16ms) [PD_-4%] → REG R_1_1 (23ms) [PD_-7%] → REG R_1_0 (9ms) [PD_-6%] → REG R_1_1 (103ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (54ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (4ms) [PD_-7%] → REG R_1_0 (272ms) [PD_-6%] → REG R_1_1 (2208ms) [PD_-8%] → REG R_1_0 (240ms) [PD_-10%] → REG R_1_1 (7792ms) [PD_-11%] +MS → REG R_1_0 (1183ms) [PD_-5%] → REG R_1_1 (1394ms) [PD_-7%] → REG R_1_0 (398ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_0 (242ms) [PD_-7%] → REG R_1_1 (313ms) [PD_-8%] → REG R_1_0 (486ms) [PD_-7%] → REG R_1_1 (139ms) [PD_-7%] → End
P35_M03,Start → FIX R_1_1 (start) [PD_-13%] +MS → BLINK → FIX R_1_1 (start) [PD_-8%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-11%] → REG R_1_1 (7ms) [PD_-100%] → SAC R_2_1 → FIX R_2_1 (7ms) [PD_-100%] → SAC R_3_1 → FIX R_3_1 (9ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-37%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (16ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (1076ms) [PD_-7%] → REG R_1_0 (1808ms) [PD_-5%] → REG R_1_1 (1192ms) [PD_-9%] → REG R_1_0 (8ms) [PD_-7%] → REG R_1_1 (3720ms) [PD_-10%] → REG R_1_0 (393ms) [PD_-7%] → BLINK → FIX R_1_0 (start) [PD_-8%] → REG R_1_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-62%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-4%] → REG R_2_1 (11ms) [PD_-57%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (6ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (8ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_0 (0ms) [PD_-7%] → REG R_1_1 (337ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_0_0 (0ms) [PD_-8%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_1 (8ms) [PD_-53%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (8ms) [PD_+2%] → REG R_1_1 (8ms) [PD_-14%] → REG R_0_1 (16ms) [PD_-11%] → REG R_1_1 (112ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_0_0 (8ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-4%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-46%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-7%] → REG R_1_1 (8ms) [PD_-52%] → REG R_0_0 (9ms) [PD_-54%] → REG R_1_1 (7ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-11%] → REG R_1_1 (272ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-12%] → REG R_3_1 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-27%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (7680ms) [PD_-10%] → REG R_1_0 (848ms) [PD_-10%] → REG R_1_1 (4198ms) [PD_-10%] → REG R_1_0 (1128ms) [PD_-8%] → REG R_1_1 (684ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (345ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_0 (1152ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-38%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (671ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-70%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-56%] → REG R_1_1 (8ms) [PD_-67%] → REG R_1_0 (23ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-11%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (2303ms) [PD_-9%] → REG R_1_0 (100ms) [PD_-8%] → REG R_1_1 (1398ms) [PD_-11%] +MS → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-56%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (8ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (16ms) [PD_-11%] → REG R_1_1 (128ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-55%] → REG R_1_1 (8ms) [PD_-11%] → REG R_0_0 (16ms) [PD_-44%] → REG R_1_1 (3084ms) [PD_-9%] → REG R_1_0 (992ms) [PD_-4%] → REG R_1_1 (1540ms) [PD_-10%] +MS → REG R_1_0 (1195ms) [PD_-6%] → REG R_1_1 (267ms) [PD_-4%] → REG R_1_0 (1272ms) [PD_-3%] → BLINK → FIX R_1_0 (start) [PD_-4%] → REG R_1_1 (13ms) [PD_-3%] → REG R_1_0 (9ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-50%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-62%] → REG R_2_1 (8ms) [PD_-81%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-74%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-74%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_0 (8ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (56ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+1%] → REG R_1_1 (680ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_0_0 (0ms) [PD_-71%] → REG R_3_1 (8ms) [PD_-85%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-8%] → REG R_2_-1 (5ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-55%] → REG R_2_-1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-55%] → REG R_2_0 (8ms) [PD_-49%] → REG R_0_0 (8ms) [PD_-55%] → REG R_2_0 (8ms) [PD_-49%] → REG R_0_0 (8ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (1900ms) [PD_-9%] → REG R_1_0 (564ms) [PD_-7%] → REG R_1_1 (352ms) [PD_-8%] → REG R_1_0 (1056ms) [PD_-6%] → End
P35_M04,Start → FIX R_1_1 (start) [PD_-14%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-10%] → REG R_1_1 (1387ms) [PD_-10%] → REG R_1_0 (3980ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (116ms) [PD_+0%] → REG R_1_1 (2024ms) [PD_-4%] → REG R_1_0 (372ms) [PD_-1%] → REG R_1_1 (1656ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-17%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (9ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_2_1 (11ms) [PD_-100%] → REG R_3_1 (5ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-54%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (2656ms) [PD_-4%] → REG R_1_0 (1382ms) [PD_-3%] → REG R_1_1 (676ms) [PD_-5%] → REG R_0_1 (38ms) [PD_-7%] → REG R_1_1 (2306ms) [PD_-6%] → REG R_1_0 (16ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (143ms) [PD_-6%] → REG R_1_1 (2255ms) [PD_-5%] → REG R_1_0 (200ms) [PD_-4%] → REG R_1_1 (548ms) [PD_-4%] +MS → REG R_0_1 (32ms) [PD_-11%] → REG R_1_1 (3164ms) [PD_-7%] → REG R_1_0 (300ms) [PD_-7%] → REG R_1_1 (4ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (22ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (338ms) [PD_-5%] → REG R_1_0 (94ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (12ms) [PD_-5%] → REG R_1_1 (8ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-4%] → REG R_1_0 (4ms) [PD_-5%] → REG R_1_1 (16ms) [PD_-4%] → REG R_1_0 (4ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (4ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (348ms) [PD_-4%] → REG R_1_1 (8ms) [PD_-5%] → REG R_1_0 (12ms) [PD_-3%] → REG R_1_1 (144ms) [PD_-4%] → REG R_1_0 (32ms) [PD_-1%] → REG R_1_1 (121ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-0%] → REG R_1_1 (2909ms) [PD_-6%] → REG R_1_0 (475ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_0 (224ms) [PD_-6%] → REG R_1_1 (4ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (2337ms) [PD_-5%] → REG R_0_1 (6ms) [PD_-11%] → REG R_1_1 (716ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (280ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_2_1 (0ms) [PD_-46%] → REG R_3_1 (8ms) [PD_-73%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_1 (11ms) [PD_-50%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (5ms) [PD_-51%] → REG R_1_1 (8ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (424ms) [PD_-4%] → REG R_1_0 (16ms) [PD_+2%] → REG R_1_1 (1866ms) [PD_-1%] +MS → End
P36_M01,Start → FIX R_1_1 (start) [PD_-12%] +MS → SAC R_1_2 → FIX R_1_2 (8ms) [PD_-13%] → REG R_1_1 (9ms) [PD_-9%] → REG R_1_2 (6ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (2ms) [PD_-10%] → REG R_1_2 (12ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (682ms) [PD_-10%] → REG R_1_1 (952ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (70ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (13ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-8%] → REG R_1_2 (33ms) [PD_-10%] → REG R_1_1 (132ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (110ms) [PD_-11%] +MS → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (3ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (12ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-14%] → REG R_1_2 (22ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (16ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-13%] → REG R_1_1 (2698ms) [PD_-5%] → SAC R_2_0 → FIX R_2_0 (106ms) [PD_-3%] → SAC R_1_0 → FIX R_1_0 (4ms) [PD_-3%] → REG R_1_1 (56ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (1836ms) [PD_-4%] → SAC R_2_1 → FIX R_2_1 (212ms) [PD_+2%] → REG R_1_1 (16ms) [PD_+7%] → REG R_2_1 (52ms) [PD_+2%] → REG R_1_1 (276ms) [PD_+2%] +MS → REG R_1_2 (981ms) [PD_-2%] +MS → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (3102ms) [PD_-1%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-1%] → REG R_1_1 (908ms) [PD_-2%] +MS → REG R_1_2 (677ms) [PD_-10%] → REG R_1_1 (9ms) [PD_-13%] → REG R_1_2 (1087ms) [PD_-10%] → REG R_1_1 (3018ms) [PD_-3%] → REG R_1_2 (206ms) [PD_-1%] → SAC R_0_2 → FIX R_0_2 (96ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-10%] → REG R_0_2 (84ms) [PD_-9%] → REG R_1_2 (712ms) [PD_-13%] → REG R_1_1 (364ms) [PD_-11%] → REG R_1_2 (4ms) [PD_-9%] → REG R_1_1 (60ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (116ms) [PD_-11%] → REG R_1_2 (4ms) [PD_-10%] → REG R_1_1 (8ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (50ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (36ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (23ms) [PD_-12%] → REG R_1_1 (5ms) [PD_-13%] → REG R_1_2 (20ms) [PD_-13%] → REG R_1_1 (809ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-7%] → REG R_1_1 (40ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (4ms) [PD_-6%] → REG R_0_1 (293ms) [PD_-6%] → REG R_1_1 (8ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-7%] → REG R_1_1 (2381ms) [PD_-2%] → REG R_2_1 (0ms) [PD_+5%] → REG R_1_1 (24ms) [PD_+3%] → REG R_2_1 (4ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_-4%] → REG R_1_1 (28ms) [PD_+4%] → REG R_2_1 (0ms) [PD_+7%] → REG R_1_1 (106ms) [PD_+1%] → REG R_2_1 (22ms) [PD_-0%] → REG R_1_1 (8ms) [PD_-4%] → REG R_2_1 (12ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+6%] → REG R_2_1 (4ms) [PD_+1%] → REG R_1_1 (8ms) [PD_-0%] → REG R_2_1 (24ms) [PD_+4%] → REG R_1_1 (28ms) [PD_+3%] → REG R_1_2 (52ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (45ms) [PD_-0%] +MS → REG R_1_1 (261ms) [PD_+1%] → REG R_1_2 (320ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-59%] → REG R_1_2 (290ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (41ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_2 (8ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-5%] → REG R_0_2 (28ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_2 (8ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_2 (16ms) [PD_-7%] → REG R_1_1 (8ms) [PD_-5%] → REG R_0_2 (8ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-4%] → REG R_0_2 (10ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_2 (0ms) [PD_-7%] → REG R_1_1 (6ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_2 (19ms) [PD_-4%] → REG R_1_2 (498ms) [PD_-5%] → REG R_1_1 (15ms) [PD_-1%] → REG R_1_2 (357ms) [PD_-6%] → REG R_1_1 (4760ms) [PD_-3%] → End
P36_M02,Start → FIX R_1_2 (start) [PD_-8%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (8ms) [PD_-1%] → REG R_1_2 (12ms) [PD_-9%] → REG R_1_1 (564ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (210ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (4507ms) [PD_+6%] +MS → REG R_1_2 (7ms) [PD_+3%] → REG R_1_1 (84ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (39ms) [PD_+5%] → REG R_1_2 (4ms) [PD_+1%] → REG R_1_1 (8ms) [PD_+0%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (4ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (33ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (6ms) [PD_+2%] → REG R_1_2 (156ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (8ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (4756ms) [PD_+4%] +MS → SAC R_1_0 → FIX R_1_0 (0ms) [PD_+2%] → REG R_1_1 (24ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (14369ms) [PD_+5%] +MS → End
P36_M03,Start → FIX R_1_1 (start) [PD_+9%] → SAC R_1_0 → FIX R_1_0 (389ms) [PD_+19%] → BLINK → FIX R_1_0 (start) [PD_+7%] → REG R_1_1 (16ms) [PD_-42%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+16%] → JMP R_2_4 → FIX R_2_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-43%] → JMP R_2_0 → FIX R_2_0 (7ms) [PD_-84%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-43%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-43%] → REG R_2_0 (8ms) [PD_-53%] → JMP R_0_2 → FIX R_0_2 (8ms) [PD_+12%] → REG R_2_0 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+2%] → SAC R_2_-1 → FIX R_2_-1 (0ms) [PD_+1%] → REG R_0_2 (11ms) [PD_+6%] → REG R_2_-1 (0ms) [PD_+5%] → SAC R_3_-1 → FIX R_3_-1 (0ms) [PD_+6%] → REG R_0_2 (7ms) [PD_+5%] → REG R_3_-1 (6ms) [PD_+13%] → REG R_0_2 (8ms) [PD_+9%] → REG R_3_-1 (7ms) [PD_+14%] → REG R_0_2 (12ms) [PD_+10%] → REG R_2_-1 (0ms) [PD_+17%] → REG R_2_0 (0ms) [PD_+13%] → REG R_0_2 (0ms) [PD_+13%] → REG R_2_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+10%] → REG R_2_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+10%] → REG R_2_0 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+12%] → REG R_2_0 (8ms) [PD_+19%] → REG R_1_1 (539ms) [PD_+17%] → REG R_1_0 (8ms) [PD_+22%] → REG R_1_1 (30ms) [PD_+19%] → SAC R_1_2 → FIX R_1_2 (1800ms) [PD_+12%] → REG R_1_1 (170ms) [PD_+16%] → BLINK → FIX R_1_1 (start) [PD_+11%] → REG R_0_1 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_-41%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → JMP R_6_-1 → FIX R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (8ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_6_-1 (8ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (8ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_6_-1 (8ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (8ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (8ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-25%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-23%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-25%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+13%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (121ms) [PD_-16%] → REG R_2_4 (7ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+13%] → REG R_2_4 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-43%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+14%] → REG R_2_4 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (8ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (32ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_6_-1 (8ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_6_-1 (8ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (12ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (9ms) [PD_-100%] → REG R_6_-1 (4ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (7ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-42%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (8ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+22%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-58%] → REG R_1_-1 (9ms) [PD_-18%] → REG R_0_1 (7ms) [PD_-18%] → REG R_1_-1 (8ms) [PD_-21%] → REG R_0_1 (0ms) [PD_+11%] → REG R_2_4 (0ms) [PD_-47%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-45%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+9%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-15%] → REG R_1_0 (0ms) [PD_+20%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+20%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_0 (8ms) [PD_+12%] → REG R_0_1 (8ms) [PD_+7%] → REG R_1_0 (8ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+20%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+26%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+18%] → REG R_0_1 (8ms) [PD_+8%] → REG R_1_0 (8ms) [PD_+20%] → REG R_0_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_+17%] → REG R_0_0 (8ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (8ms) [PD_+12%] → REG R_0_0 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+20%] → REG R_0_0 (8ms) [PD_+6%] → REG R_1_0 (8ms) [PD_+20%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+23%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+26%] → REG R_0_0 (0ms) [PD_+26%] → REG R_1_0 (0ms) [PD_+25%] → REG R_0_0 (12ms) [PD_+8%] → REG R_1_0 (9ms) [PD_+24%] → REG R_0_0 (9ms) [PD_+6%] → REG R_1_0 (5ms) [PD_+24%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+21%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+29%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+21%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+21%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+29%] → REG R_0_0 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+22%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+21%] → REG R_0_0 (8ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+22%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_0 (8ms) [PD_+25%] → REG R_0_0 (8ms) [PD_+11%] → REG R_1_0 (8ms) [PD_+19%] → REG R_0_0 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+27%] → REG R_0_0 (8ms) [PD_-45%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_0 (8ms) [PD_-38%] → REG R_1_1 (2284ms) [PD_+19%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (8ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+26%] → REG R_1_1 (404ms) [PD_+19%] → REG R_1_2 (26ms) [PD_+18%] → REG R_1_1 (8ms) [PD_+20%] → REG R_1_2 (52ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_2 (16ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (8ms) [PD_+23%] → REG R_1_1 (124ms) [PD_+17%] → REG R_1_2 (4ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (4ms) [PD_+12%] → REG R_1_1 (12ms) [PD_+21%] → REG R_1_2 (12ms) [PD_+18%] → REG R_1_1 (4ms) [PD_+18%] → REG R_1_2 (8ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (18ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (14ms) [PD_+22%] → REG R_1_1 (3ms) [PD_+18%] → REG R_1_2 (141ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (24ms) [PD_+22%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_2 (24ms) [PD_+20%] → REG R_1_1 (164ms) [PD_+19%] → REG R_1_2 (12ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (31ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (94ms) [PD_+18%] → REG R_1_1 (4ms) [PD_+26%] → REG R_1_2 (20ms) [PD_+18%] → REG R_1_1 (8ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+13%] → REG R_1_1 (8ms) [PD_+12%] → REG R_1_2 (12ms) [PD_+16%] → REG R_1_1 (12ms) [PD_+19%] → REG R_1_2 (12ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+26%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (8ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+24%] → SAC R_1_3 → FIX R_1_3 (0ms) [PD_+10%] → REG R_1_2 (8ms) [PD_+24%] → REG R_1_3 (8ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+22%] → REG R_1_3 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+31%] → REG R_1_3 (8ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+24%] → JMP R_1_4 → FIX R_1_4 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+25%] → REG R_1_4 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+26%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_3 (0ms) [PD_+27%] → REG R_1_2 (0ms) [PD_+26%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_3 (8ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_3 (0ms) [PD_+12%] → REG R_1_2 (8ms) [PD_+19%] → REG R_1_3 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_3 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_3 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+28%] → REG R_1_3 (8ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_3 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_3 (0ms) [PD_+13%] → REG R_1_2 (8ms) [PD_+28%] → REG R_1_3 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+29%] → REG R_1_3 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+27%] → REG R_1_3 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+29%] → REG R_1_3 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+28%] → REG R_1_3 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+28%] → REG R_1_3 (0ms) [PD_+13%] → REG R_1_2 (40ms) [PD_+29%] → REG R_1_3 (4ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+28%] → REG R_1_3 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_+29%] → REG R_1_3 (0ms) [PD_+13%] → REG R_1_2 (40ms) [PD_+26%] → REG R_1_3 (15ms) [PD_+21%] → REG R_1_2 (388ms) [PD_+16%] → REG R_1_1 (330ms) [PD_+18%] → REG R_1_2 (16ms) [PD_+15%] → REG R_1_1 (32ms) [PD_+19%] → REG R_1_2 (31ms) [PD_+19%] → REG R_1_1 (8ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (29ms) [PD_+25%] → REG R_0_2 (0ms) [PD_+15%] → REG R_1_2 (28ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_-26%] → REG R_0_2 (0ms) [PD_+24%] → REG R_1_2 (20ms) [PD_+21%] → REG R_0_2 (8ms) [PD_+13%] → REG R_1_2 (12ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_3 (0ms) [PD_-19%] → REG R_1_1 (8ms) [PD_+24%] → REG R_0_2 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+25%] → REG R_0_2 (0ms) [PD_-22%] → SAC R_0_3 → FIX R_0_3 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+24%] → REG R_0_3 (0ms) [PD_+12%] → SAC R_0_4 → FIX R_0_4 (0ms) [PD_-27%] → REG R_1_2 (12ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+24%] → REG R_0_2 (0ms) [PD_+12%] → REG R_0_3 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+11%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_2 (8ms) [PD_+8%] → REG R_0_3 (8ms) [PD_-6%] → REG R_1_2 (12ms) [PD_+13%] → REG R_1_3 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+24%] → REG R_0_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+24%] → REG R_0_2 (0ms) [PD_+11%] → REG R_1_1 (8ms) [PD_+24%] → REG R_0_2 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+24%] → REG R_0_3 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_3 (8ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+14%] → REG R_0_3 (0ms) [PD_-20%] → REG R_1_2 (237ms) [PD_+17%] → REG R_0_2 (0ms) [PD_+6%] → REG R_1_2 (73ms) [PD_+17%] → REG R_1_1 (8ms) [PD_+24%] → REG R_1_3 (8ms) [PD_+9%] → REG R_1_1 (9ms) [PD_+16%] → REG R_1_3 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_3 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_3 (0ms) [PD_+12%] → REG R_1_1 (7ms) [PD_+23%] → REG R_1_3 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_3 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_4 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_4 (0ms) [PD_+15%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_1 (8ms) [PD_+17%] → REG R_1_3 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+25%] → REG R_1_3 (7ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+24%] → REG R_1_3 (0ms) [PD_+12%] → REG R_1_1 (8ms) [PD_+24%] → REG R_0_4 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+25%] → REG R_0_4 (0ms) [PD_+11%] → SAC R_0_5 → FIX R_0_5 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+24%] → JMP R_0_8 → FIX R_0_8 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+24%] → REG R_0_5 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+25%] → JMP R_0_6 → FIX R_0_6 (0ms) [PD_+5%] → REG R_1_1 (8ms) [PD_+25%] → REG R_0_6 (8ms) [PD_+11%] → REG R_1_1 (8ms) [PD_+25%] → REG R_0_6 (0ms) [PD_+12%] → REG R_0_4 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+26%] → REG R_0_6 (0ms) [PD_+12%] → REG R_1_1 (8ms) [PD_+25%] → JMP R_0_7 → FIX R_0_7 (0ms) [PD_+9%] → JMP R_0_9 → FIX R_0_9 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+25%] → REG R_0_8 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+25%] → REG R_0_9 (0ms) [PD_+6%] → REG R_1_1 (8ms) [PD_+25%] → JMP R_-1_10 → FIX R_-1_10 (0ms) [PD_+7%] → JMP R_300_-300 → FIX R_300_-300 (0ms) [PD_+10%] → REG R_1_2 (15ms) [PD_+20%] → REG R_1_1 (90ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (236ms) [PD_+18%] +MS → REG R_1_2 (0ms) [PD_+24%] → REG R_1_1 (274ms) [PD_+18%] → REG R_0_1 (0ms) [PD_+25%] → REG R_0_2 (0ms) [PD_+24%] → REG R_1_1 (7ms) [PD_+23%] → REG R_0_3 (8ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_3 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_3 (0ms) [PD_+22%] → REG R_1_1 (7ms) [PD_+23%] → REG R_0_4 (0ms) [PD_+21%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_4 (0ms) [PD_+21%] → REG R_0_5 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_6 (8ms) [PD_+17%] → REG R_1_2 (9ms) [PD_+19%] → REG R_1_1 (7ms) [PD_+23%] → REG R_0_3 (8ms) [PD_+19%] → REG R_1_1 (8ms) [PD_+23%] → REG R_0_3 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+24%] → REG R_0_3 (0ms) [PD_+26%] → REG R_0_4 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+23%] → REG R_0_5 (0ms) [PD_+10%] → REG R_1_2 (7ms) [PD_+16%] → REG R_0_3 (0ms) [PD_+23%] → REG R_1_1 (8ms) [PD_+24%] → REG R_0_3 (8ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_3 (0ms) [PD_+12%] → REG R_1_1 (8ms) [PD_+23%] → REG R_0_3 (0ms) [PD_+30%] → REG R_0_4 (0ms) [PD_+30%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_4 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_8 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+22%] → REG R_-1_10 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_+23%] → JMP R_-1_11 → FIX R_-1_11 (0ms) [PD_+29%] → REG R_0_2 (0ms) [PD_+28%] → JMP R_-3_16 → FIX R_-3_16 (0ms) [PD_+11%] → REG R_0_2 (8ms) [PD_+14%] → REG R_0_3 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_3 (0ms) [PD_+38%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_3 (0ms) [PD_+38%] → REG R_1_1 (11ms) [PD_+21%] → REG R_0_4 (5ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_4 (0ms) [PD_+9%] → REG R_1_1 (8ms) [PD_+21%] → REG R_0_4 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+20%] → REG R_0_5 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+20%] → REG R_0_5 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_4 (0ms) [PD_+42%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_5 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+20%] → REG R_0_5 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_5 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+18%] → REG R_0_6 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_6 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+20%] → REG R_0_6 (0ms) [PD_+7%] → REG R_0_7 (0ms) [PD_+8%] → REG R_1_1 (8ms) [PD_+18%] → JMP R_-4_16 → FIX R_-4_16 (0ms) [PD_+8%] → JMP R_123_-243 → FIX R_123_-243 (0ms) [PD_+54%] → JMP R_5_-5 → FIX R_5_-5 (0ms) [PD_+1%] → REG R_1_2 (52ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (32ms) [PD_+14%] → REG R_1_1 (16ms) [PD_+18%] → REG R_1_2 (60ms) [PD_+14%] → REG R_1_1 (16ms) [PD_+5%] → REG R_1_2 (5ms) [PD_+5%] → REG R_1_1 (79ms) [PD_+13%] → REG R_1_2 (58ms) [PD_+13%] → REG R_1_1 (16ms) [PD_+18%] → REG R_1_2 (60ms) [PD_+13%] → REG R_1_1 (426ms) [PD_+11%] → REG R_0_1 (13ms) [PD_+11%] → REG R_1_1 (4ms) [PD_+15%] → REG R_0_1 (0ms) [PD_+8%] → REG R_1_1 (20ms) [PD_+10%] → REG R_0_1 (4ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_1 (0ms) [PD_+15%] → REG R_1_1 (16ms) [PD_+14%] → REG R_0_1 (0ms) [PD_+15%] → REG R_1_1 (16ms) [PD_+12%] → REG R_0_1 (8ms) [PD_+13%] → REG R_1_1 (271ms) [PD_+13%] → REG R_1_2 (705ms) [PD_+7%] → REG R_1_1 (1432ms) [PD_+10%] → BLINK → FIX R_1_1 (start) [PD_+3%] → REG R_1_0 (0ms) [PD_+22%] → REG R_1_1 (24ms) [PD_-44%] → REG R_1_2 (8ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-66%] → REG R_2_4 (0ms) [PD_-66%] → REG R_1_2 (0ms) [PD_+4%] → REG R_2_4 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-48%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+8%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+10%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-31%] → REG R_2_4 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+7%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-62%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_0 (8ms) [PD_+11%] → REG R_1_1 (8ms) [PD_-48%] → REG R_0_0 (8ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (50ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_1 (88ms) [PD_+15%] → REG R_1_0 (8ms) [PD_+23%] → REG R_1_1 (8ms) [PD_+8%] → REG R_1_0 (8ms) [PD_+24%] → REG R_1_1 (8ms) [PD_+11%] → REG R_1_0 (9ms) [PD_+18%] → REG R_1_1 (1480ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_1 (924ms) [PD_+13%] → REG R_1_2 (4ms) [PD_+10%] → REG R_1_1 (37ms) [PD_+9%] → REG R_1_2 (54ms) [PD_+11%] → REG R_1_1 (16ms) [PD_+16%] → REG R_1_2 (52ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (64ms) [PD_+10%] → REG R_1_1 (34ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+15%] → REG R_1_1 (3ms) [PD_+8%] → REG R_1_2 (15ms) [PD_+8%] → REG R_1_1 (7ms) [PD_+5%] → REG R_1_2 (49ms) [PD_+6%] → REG R_1_1 (36ms) [PD_+12%] → REG R_1_3 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_1 (260ms) [PD_+10%] → REG R_1_2 (478ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (734ms) [PD_+13%] +MS → REG R_1_1 (1974ms) [PD_+14%] → BLINK → FIX R_1_1 (start) [PD_+9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_2 (8ms) [PD_-11%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+10%] → REG R_2_4 (8ms) [PD_-100%] → JMP R_4_0 → FIX R_4_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_4_0 (8ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+22%] → REG R_4_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-73%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-41%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+10%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (5ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+9%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (5ms) [PD_-51%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_1 (8ms) [PD_+21%] → REG R_0_0 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+20%] → REG R_0_0 (0ms) [PD_+12%] → REG R_1_1 (275ms) [PD_+20%] → BLINK → FIX R_1_1 (start) [PD_+19%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+28%] → REG R_1_1 (8ms) [PD_-62%] → REG R_1_0 (8ms) [PD_+28%] → REG R_1_1 (8ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+13%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+11%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+14%] → REG R_2_4 (0ms) [PD_-41%] → REG R_1_2 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-75%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_3 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_3 (0ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_+8%] → REG R_1_1 (8ms) [PD_-13%] → REG R_1_3 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+22%] → REG R_1_3 (8ms) [PD_+10%] → REG R_1_1 (248ms) [PD_+15%] → REG R_1_0 (31ms) [PD_+24%] → REG R_1_1 (94ms) [PD_-8%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+12%] → REG R_2_4 (0ms) [PD_+61%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (13ms) [PD_-45%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_3 (8ms) [PD_+3%] → REG R_1_1 (801ms) [PD_+10%] → REG R_1_2 (659ms) [PD_+10%] → SAC R_2_2 → FIX R_2_2 (32ms) [PD_+10%] → SAC R_2_1 → FIX R_2_1 (16ms) [PD_+20%] → REG R_2_2 (232ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (178ms) [PD_+14%] → REG R_1_1 (16ms) [PD_+25%] → REG R_1_2 (162ms) [PD_+16%] → REG R_1_3 (558ms) [PD_+17%] → REG R_1_2 (18ms) [PD_+12%] → REG R_1_1 (955ms) [PD_+13%] +MS → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (23ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (956ms) [PD_+8%] → REG R_1_2 (252ms) [PD_+8%] → REG R_1_1 (3008ms) [PD_+15%] → BLINK → FIX R_1_1 (start) [PD_+13%] → REG R_0_1 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_+79%] → REG R_0_1 (0ms) [PD_-66%] → REG R_1_1 (7ms) [PD_+22%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (24ms) [PD_-36%] → REG R_2_4 (0ms) [PD_-100%] → JMP R_5_0 → FIX R_5_0 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_5_0 (8ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_1_2 (16ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_3 (0ms) [PD_+3%] → REG R_1_2 (8ms) [PD_+21%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+21%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_+24%] → REG R_1_3 (0ms) [PD_+10%] → REG R_1_2 (212ms) [PD_+16%] → BLINK → FIX R_1_2 (start) [PD_+15%] → REG R_1_3 (0ms) [PD_+3%] → REG R_1_2 (8ms) [PD_-46%] → REG R_1_3 (0ms) [PD_+18%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-47%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+12%] → SAC R_2_3 → FIX R_2_3 (0ms) [PD_+18%] → REG R_1_3 (24ms) [PD_-13%] → REG R_1_4 (0ms) [PD_+9%] → REG R_1_3 (4ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_3 (92ms) [PD_+12%] → REG R_1_2 (532ms) [PD_+10%] → REG R_1_1 (700ms) [PD_+11%] → REG R_1_2 (20ms) [PD_+7%] → REG R_2_2 (320ms) [PD_+11%] → REG R_1_2 (20ms) [PD_+6%] → REG R_1_1 (2496ms) [PD_+11%] → REG R_1_2 (260ms) [PD_+11%] +MS → REG R_1_1 (12ms) [PD_+12%] → REG R_1_2 (8ms) [PD_+13%] → REG R_1_1 (751ms) [PD_+5%] → REG R_1_2 (52ms) [PD_+5%] → REG R_1_1 (4ms) [PD_+7%] → REG R_1_2 (68ms) [PD_+6%] → REG R_1_1 (4ms) [PD_+6%] → REG R_1_2 (192ms) [PD_+7%] → REG R_1_1 (35ms) [PD_+6%] → REG R_1_0 (442ms) [PD_+7%] → REG R_1_1 (1142ms) [PD_+9%] → REG R_1_2 (274ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (12ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+17%] → REG R_1_1 (1867ms) [PD_+6%] → REG R_1_2 (16ms) [PD_+5%] → REG R_1_1 (49ms) [PD_+4%] → REG R_1_2 (4ms) [PD_+0%] → REG R_1_1 (28ms) [PD_+7%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (8ms) [PD_+3%] → REG R_1_2 (16ms) [PD_+5%] → REG R_1_1 (4ms) [PD_-0%] → REG R_1_2 (4ms) [PD_+5%] → REG R_1_1 (4ms) [PD_+5%] → REG R_1_2 (4ms) [PD_+0%] → REG R_1_1 (12ms) [PD_+5%] → REG R_1_2 (4ms) [PD_+5%] → REG R_1_1 (12ms) [PD_+3%] → REG R_1_2 (477ms) [PD_+5%] → REG R_1_1 (4ms) [PD_+5%] → REG R_1_2 (4ms) [PD_+5%] → REG R_1_1 (4ms) [PD_+4%] → REG R_1_2 (52ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (20ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (1808ms) [PD_+9%] → BLINK → FIX R_1_2 (start) [PD_+12%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (4ms) [PD_+18%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-4%] → REG R_1_0 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+5%] → REG R_2_0 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_+22%] → REG R_1_2 (0ms) [PD_+5%] → REG R_2_0 (8ms) [PD_-39%] → REG R_1_2 (0ms) [PD_+5%] → REG R_2_0 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+6%] → REG R_2_-1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+4%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+20%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+18%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+18%] → REG R_5_0 (8ms) [PD_-41%] → REG R_2_-1 (0ms) [PD_+18%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+16%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-37%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_2_4 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (7ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-9%] → REG R_2_4 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (8ms) [PD_-48%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_5_0 (8ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-25%] → REG R_5_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-50%] → REG R_0_0 (8ms) [PD_+1%] → REG R_2_4 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+0%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (1518ms) [PD_+8%] → REG R_1_2 (198ms) [PD_+6%] → REG R_1_1 (4ms) [PD_+0%] → REG R_1_2 (16ms) [PD_+11%] → REG R_1_1 (8ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (12ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (60ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+14%] → REG R_1_1 (4ms) [PD_+7%] → REG R_1_2 (4ms) [PD_+8%] → REG R_1_1 (62ms) [PD_+1%] → REG R_1_2 (4ms) [PD_+7%] → REG R_1_1 (4ms) [PD_+8%] → REG R_1_2 (455ms) [PD_+10%] → REG R_1_1 (155ms) [PD_+13%] → REG R_1_2 (151ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (46ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (106ms) [PD_+12%] → REG R_1_1 (3235ms) [PD_+10%] → REG R_1_0 (866ms) [PD_+13%] → BLINK → FIX R_1_0 (start) [PD_+12%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-64%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+10%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+11%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (8ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_5_0 (8ms) [PD_-67%] → REG R_2_4 (8ms) [PD_-58%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (8ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-64%] → REG R_5_0 (8ms) [PD_-64%] → REG R_2_4 (8ms) [PD_-100%] → REG R_5_0 (8ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (8ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_5_0 (8ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-66%] → REG R_5_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-75%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+13%] → REG R_1_0 (24ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-12%] → REG R_1_0 (8ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_0 (8ms) [PD_+14%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_0 (32ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_2 (9ms) [PD_+5%] → REG R_1_0 (5ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_0 (219ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (8ms) [PD_-2%] → REG R_1_0 (8ms) [PD_-42%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-4%] → REG R_1_0 (48ms) [PD_-11%] → REG R_2_0 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_+5%] → REG R_2_0 (10ms) [PD_+19%] → REG R_1_0 (0ms) [PD_+8%] → REG R_2_0 (0ms) [PD_+18%] → REG R_1_0 (8ms) [PD_-3%] → REG R_2_0 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+7%] → REG R_2_0 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+12%] → REG R_2_0 (0ms) [PD_+17%] → REG R_1_0 (8ms) [PD_+7%] → REG R_2_0 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-43%] → REG R_1_-1 (0ms) [PD_+16%] → REG R_1_0 (8ms) [PD_+12%] → REG R_1_-1 (8ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_-1 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_-33%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_-1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_-1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_-1 (0ms) [PD_+15%] → REG R_1_0 (8ms) [PD_+11%] → REG R_2_0 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_+6%] → REG R_2_-1 (0ms) [PD_+22%] → REG R_1_0 (16ms) [PD_-1%] → REG R_2_0 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_-1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_-1 (0ms) [PD_+22%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_-1 (8ms) [PD_+19%] → REG R_1_0 (388ms) [PD_+13%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (76ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_0 (4ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (8ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_0 (12ms) [PD_+7%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_0 (8ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_0 (16ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (12ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (8ms) [PD_+7%] → REG R_1_1 (1808ms) [PD_+5%] → REG R_2_1 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+16%] → REG R_2_0 (0ms) [PD_+22%] → REG R_1_1 (733ms) [PD_+9%] +MS → REG R_1_2 (96ms) [PD_+7%] → REG R_1_1 (4ms) [PD_+12%] → REG R_1_2 (8ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (19ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (4ms) [PD_+5%] → REG R_1_1 (16ms) [PD_+8%] → REG R_1_2 (308ms) [PD_+2%] → REG R_1_1 (4ms) [PD_+1%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_1 (436ms) [PD_+2%] → REG R_1_1 (1505ms) [PD_+7%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-33%] → REG R_2_4 (8ms) [PD_-47%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (8ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (8ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (9ms) [PD_-56%] → REG R_5_0 (11ms) [PD_-100%] → REG R_2_4 (6ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-13%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-71%] → REG R_2_4 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-64%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+15%] → REG R_0_0 (8ms) [PD_-50%] → REG R_1_0 (9ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-25%] → REG R_0_0 (8ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (8ms) [PD_+17%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+16%] → REG R_0_0 (7ms) [PD_-6%] → REG R_1_0 (7ms) [PD_+6%] → REG R_0_0 (6ms) [PD_+2%] → REG R_1_0 (8ms) [PD_+12%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (8ms) [PD_+3%] → REG R_1_0 (8ms) [PD_+16%] → REG R_0_0 (8ms) [PD_-5%] → REG R_1_0 (8ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_+16%] → REG R_0_0 (8ms) [PD_+8%] → REG R_1_0 (0ms) [PD_+12%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (8ms) [PD_+14%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (9ms) [PD_-3%] → REG R_1_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (6ms) [PD_+9%] → REG R_0_0 (0ms) [PD_+1%] → REG R_5_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+16%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+20%] → REG R_0_0 (0ms) [PD_+17%] → REG R_1_0 (8ms) [PD_+18%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+20%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+17%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+22%] → REG R_0_0 (8ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+20%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+15%] → REG R_0_0 (8ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+17%] → REG R_1_0 (8ms) [PD_+17%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+20%] → REG R_0_0 (8ms) [PD_+12%] → REG R_1_0 (199ms) [PD_+14%] → REG R_1_1 (115ms) [PD_+8%] → REG R_1_0 (5ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+19%] → REG R_1_1 (8ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+20%] → REG R_1_1 (484ms) [PD_+12%] → REG R_1_2 (340ms) [PD_+13%] → REG R_1_1 (1484ms) [PD_+13%] → End
P36_M04,Start → FIX R_1_1 (start) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-6%] → JMP R_2_4 → FIX R_2_4 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → JMP R_7_-1 → FIX R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_7_-1 (9ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-48%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-51%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (7ms) [PD_-100%] → JMP R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+0%] → REG R_2_4 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-1%] → JMP R_1_0 → FIX R_1_0 (8ms) [PD_+11%] → REG R_1_2 (8ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+80%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-44%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (5600ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+27%] → REG R_1_0 (8ms) [PD_+14%] → REG R_1_1 (288ms) [PD_+17%] → BLINK → FIX R_1_1 (start) [PD_-3%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_+8%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-100%] → REG R_1_2 (283ms) [PD_+16%] → SAC R_1_3 → FIX R_1_3 (0ms) [PD_+26%] → REG R_1_2 (0ms) [PD_+10%] → REG R_1_3 (296ms) [PD_+16%] → REG R_1_2 (4ms) [PD_+10%] → SAC R_2_2 → FIX R_2_2 (452ms) [PD_+5%] → REG R_1_2 (12ms) [PD_+6%] → REG R_1_1 (1000ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (32ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (2944ms) [PD_+16%] +MS → REG R_1_2 (24ms) [PD_+7%] → REG R_1_1 (8ms) [PD_+0%] → REG R_1_2 (177ms) [PD_+4%] → BLINK → FIX R_1_2 (start) [PD_-2%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_2 (8ms) [PD_-50%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-65%] → REG R_1_1 (0ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+1%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (5ms) [PD_-68%] → REG R_2_1 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_+13%] → JMP R_4_0 → FIX R_4_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_4_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_+17%] → REG R_4_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-42%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_+2%] → SAC R_2_-1 → FIX R_2_-1 (8ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+2%] → REG R_2_-1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_+10%] → REG R_0_1 (8ms) [PD_+5%] → REG R_2_-1 (8ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-3%] → REG R_2_-1 (0ms) [PD_+11%] → REG R_0_1 (0ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_+1%] → REG R_0_1 (0ms) [PD_+2%] → JMP R_3_-1 → FIX R_3_-1 (0ms) [PD_+11%] → REG R_0_1 (0ms) [PD_+1%] → REG R_3_-1 (0ms) [PD_+2%] → REG R_0_1 (8ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-2%] → REG R_2_-1 (0ms) [PD_+4%] → REG R_0_2 (0ms) [PD_+1%] → REG R_3_-1 (22ms) [PD_+7%] → REG R_2_0 (9ms) [PD_+9%] → REG R_4_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-2%] → REG R_2_0 (0ms) [PD_+15%] → REG R_1_2 (0ms) [PD_-4%] → REG R_2_-1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_+3%] → REG R_3_-1 (0ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-1%] → REG R_3_-1 (0ms) [PD_+7%] → REG R_4_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+1%] → REG R_3_-1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+2%] → REG R_3_-1 (0ms) [PD_+9%] → REG R_1_0 (8ms) [PD_+3%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_3_-1 (0ms) [PD_-14%] → REG R_2_-1 (0ms) [PD_+13%] → REG R_1_0 (8ms) [PD_+2%] → REG R_2_-1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+2%] → REG R_2_-1 (8ms) [PD_+13%] → REG R_1_0 (8ms) [PD_+6%] → REG R_2_-1 (8ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+2%] → REG R_2_-1 (0ms) [PD_+11%] → REG R_1_0 (8ms) [PD_+6%] → REG R_2_-1 (8ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+9%] → REG R_2_-1 (0ms) [PD_+12%] → REG R_1_0 (8ms) [PD_+5%] → REG R_2_-1 (8ms) [PD_+13%] → REG R_1_0 (8ms) [PD_+10%] → REG R_2_-1 (8ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+11%] → REG R_2_-1 (0ms) [PD_+11%] → REG R_1_0 (8ms) [PD_+11%] → REG R_2_-1 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_-1 (8ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_+14%] → REG R_1_0 (8ms) [PD_+6%] → REG R_2_-1 (8ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+13%] → REG R_2_-1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+2%] → REG R_2_-1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+13%] → REG R_2_-1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+12%] → REG R_2_-1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+12%] → REG R_2_-1 (0ms) [PD_+12%] → REG R_1_0 (9ms) [PD_+8%] → REG R_2_-1 (8ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+10%] → REG R_2_-1 (0ms) [PD_+16%] → REG R_1_0 (8ms) [PD_+6%] → REG R_2_-1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+12%] → REG R_2_-1 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+4%] → REG R_3_-1 (7ms) [PD_-42%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+6%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+7%] → REG R_2_-1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+5%] → REG R_2_-1 (0ms) [PD_+12%] → REG R_1_0 (12ms) [PD_+5%] → REG R_2_-1 (7ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+6%] → REG R_2_-1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+6%] → REG R_2_-1 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_+6%] → REG R_2_-1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+7%] → REG R_2_-1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_+7%] → REG R_2_-1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+2%] → REG R_2_-1 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_+6%] → REG R_2_-1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_+11%] → REG R_1_0 (10ms) [PD_+5%] → REG R_2_-1 (6ms) [PD_+11%] → REG R_1_0 (8ms) [PD_+7%] → REG R_2_-1 (9ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+6%] → REG R_2_-1 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_+3%] → REG R_2_-1 (8ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+4%] → REG R_2_-1 (0ms) [PD_+11%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+4%] → REG R_2_-1 (8ms) [PD_+14%] → REG R_1_0 (8ms) [PD_+4%] → REG R_2_-1 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+4%] → REG R_2_-1 (8ms) [PD_+14%] → REG R_1_0 (8ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_+4%] → REG R_2_-1 (8ms) [PD_+16%] → REG R_1_0 (8ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+4%] → REG R_2_-1 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_+15%] → REG R_2_-1 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+4%] → REG R_2_-1 (8ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+6%] → REG R_2_-1 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_-1 (0ms) [PD_+2%] → REG R_2_-1 (8ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_+8%] → REG R_2_-1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+8%] → REG R_2_-1 (0ms) [PD_+13%] → REG R_1_0 (9ms) [PD_+4%] → REG R_2_-1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+7%] → REG R_2_-1 (7ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+7%] → REG R_2_-1 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_+8%] → REG R_2_-1 (0ms) [PD_+14%] → REG R_1_0 (8ms) [PD_+11%] → REG R_2_-1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_+8%] → REG R_2_-1 (8ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+4%] → REG R_2_-1 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+12%] → REG R_2_-1 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_+8%] → REG R_2_-1 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_+11%] → REG R_1_0 (128ms) [PD_+10%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (21ms) [PD_+11%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (40ms) [PD_+9%] → REG R_0_-1 (0ms) [PD_+4%] → REG R_1_0 (144ms) [PD_+7%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (72ms) [PD_+7%] → BLINK → FIX R_1_0 (start) [PD_-21%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_4 (9ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+12%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-70%] → REG R_2_4 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+7%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+5%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+12%] → REG R_0_2 (0ms) [PD_-73%] → REG R_2_4 (0ms) [PD_-100%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-18%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+1%] → REG R_2_4 (0ms) [PD_+12%] → REG R_1_3 (0ms) [PD_+1%] → REG R_2_4 (0ms) [PD_+4%] → REG R_1_1 (696ms) [PD_+9%] → REG R_1_2 (280ms) [PD_+7%] → REG R_1_1 (209ms) [PD_+5%] → REG R_1_2 (381ms) [PD_+7%] → REG R_1_1 (1178ms) [PD_+11%] → REG R_1_2 (367ms) [PD_+13%] → REG R_1_1 (16ms) [PD_+20%] → REG R_1_2 (71ms) [PD_+13%] → REG R_1_1 (3773ms) [PD_+16%] → REG R_1_2 (403ms) [PD_+15%] → REG R_1_1 (2641ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (316ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-47%] → REG R_2_4 (8ms) [PD_-100%] → JMP R_5_0 → FIX R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (8ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-37%] → REG R_2_4 (0ms) [PD_-53%] → REG R_0_0 (32ms) [PD_-55%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+21%] → REG R_0_0 (8ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+21%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_+17%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+19%] → REG R_0_0 (0ms) [PD_+9%] → REG R_1_-1 (0ms) [PD_+20%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_1 (5ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_4 (42ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+2%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+3%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+19%] → REG R_5_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+17%] → REG R_5_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+19%] → REG R_5_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+21%] → REG R_5_0 (8ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] +MS → REG R_1_-1 (0ms) [PD_+18%] → REG R_5_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+20%] → REG R_5_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+17%] → REG R_5_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (7ms) [PD_-100%] → REG R_5_0 (8ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_5_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_5_0 (8ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-54%] → REG R_2_4 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-51%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_2_4 (8ms) [PD_-42%] → REG R_1_0 (8ms) [PD_-11%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_4 (6ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_4 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-1%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_4 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-5%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_4 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-2%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_4 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_4 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_+2%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (120ms) [PD_+5%] → REG R_1_1 (1644ms) [PD_+5%] → BLINK → FIX R_1_1 (start) [PD_+17%] → REG R_2_1 (0ms) [PD_+4%] → REG R_1_1 (4ms) [PD_-48%] → REG R_2_2 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_+18%] → REG R_2_2 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_-52%] → REG R_2_2 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_+16%] → REG R_2_2 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_2 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_+16%] → REG R_2_3 (0ms) [PD_+16%] → REG R_2_1 (0ms) [PD_+14%] → REG R_2_3 (0ms) [PD_-5%] → REG R_2_2 (0ms) [PD_-5%] → REG R_2_1 (8ms) [PD_+16%] → REG R_2_3 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_+15%] → REG R_2_3 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+1%] → SAC R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_+4%] → REG R_3_1 (0ms) [PD_+14%] → REG R_2_3 (8ms) [PD_-6%] → REG R_3_1 (8ms) [PD_-54%] → REG R_2_3 (0ms) [PD_+3%] → REG R_3_1 (0ms) [PD_+12%] → REG R_2_3 (0ms) [PD_-7%] → REG R_3_1 (0ms) [PD_+13%] → REG R_2_3 (0ms) [PD_-5%] → REG R_3_1 (0ms) [PD_+14%] → REG R_2_3 (0ms) [PD_+14%] → REG R_3_1 (0ms) [PD_+14%] → REG R_2_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_+15%] → REG R_2_3 (8ms) [PD_-48%] → REG R_2_1 (8ms) [PD_-42%] → REG R_2_3 (0ms) [PD_+34%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-5%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-6%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-7%] → REG R_3_0 (8ms) [PD_+2%] → REG R_2_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_4_0 (8ms) [PD_-62%] → JMP R_-3_3 → FIX R_-3_3 (0ms) [PD_+9%] → REG R_2_4 (0ms) [PD_-7%] → REG R_-3_3 (0ms) [PD_+8%] → JMP R_1_4 → FIX R_1_4 (8ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-7%] → REG R_1_4 (0ms) [PD_+3%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_4 (8ms) [PD_+5%] → JMP R_-9_9 → FIX R_-9_9 (0ms) [PD_+10%] → REG R_1_4 (0ms) [PD_+9%] → JMP R_4_-1 → FIX R_4_-1 (0ms) [PD_+9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+13%] → JMP R_1_5 → FIX R_1_5 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_+14%] → REG R_1_5 (0ms) [PD_-10%] → REG R_4_-1 (0ms) [PD_+13%] → REG R_2_2 (0ms) [PD_+5%] → REG R_3_0 (0ms) [PD_+15%] → JMP R_3_2 → FIX R_3_2 (0ms) [PD_+15%] → REG R_2_1 (0ms) [PD_+21%] → REG R_2_2 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+21%] → REG R_2_2 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_+19%] → REG R_2_2 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+18%] → REG R_2_2 (0ms) [PD_+6%] → REG R_2_3 (0ms) [PD_+18%] → REG R_2_1 (0ms) [PD_+18%] → REG R_2_2 (0ms) [PD_-2%] → REG R_2_1 (8ms) [PD_+19%] → REG R_2_2 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+23%] → REG R_2_3 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_+22%] → REG R_2_2 (11ms) [PD_-1%] → REG R_2_1 (8ms) [PD_+22%] → REG R_2_2 (6ms) [PD_+3%] → REG R_2_1 (5ms) [PD_+22%] → REG R_2_3 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+22%] → REG R_2_2 (0ms) [PD_+8%] → REG R_2_1 (0ms) [PD_+24%] → REG R_2_3 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_+24%] → REG R_2_2 (0ms) [PD_+8%] → REG R_2_1 (0ms) [PD_+23%] → REG R_2_2 (0ms) [PD_+8%] → REG R_2_1 (0ms) [PD_+24%] → REG R_2_2 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_+24%] → REG R_2_3 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+25%] → REG R_2_3 (0ms) [PD_+9%] → REG R_2_1 (0ms) [PD_+23%] → REG R_2_2 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-1%] → REG R_2_2 (8ms) [PD_+4%] → REG R_2_1 (0ms) [PD_+9%] → REG R_2_3 (0ms) [PD_-1%] → REG R_2_1 (8ms) [PD_+25%] → REG R_2_3 (0ms) [PD_+9%] → REG R_2_1 (0ms) [PD_+25%] → REG R_2_3 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-0%] → REG R_2_3 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_+25%] → REG R_2_3 (8ms) [PD_+5%] → REG R_2_1 (8ms) [PD_+26%] → REG R_2_2 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_+25%] → REG R_2_3 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_+26%] → REG R_2_3 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+27%] → REG R_2_3 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+26%] → REG R_2_3 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_+26%] → REG R_2_3 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_+26%] → REG R_2_3 (8ms) [PD_+4%] → REG R_2_1 (8ms) [PD_+25%] → REG R_2_3 (9ms) [PD_-2%] → REG R_2_1 (15ms) [PD_+26%] → REG R_2_2 (185ms) [PD_+15%] → REG R_1_2 (276ms) [PD_+16%] → BLINK → FIX R_1_2 (start) [PD_+17%] → REG R_1_1 (8ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+32%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-40%] → REG R_1_2 (8ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_+33%] → REG R_1_1 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+35%] → REG R_1_2 (8ms) [PD_+21%] → REG R_1_1 (8ms) [PD_+22%] → REG R_1_3 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_3 (8ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_3 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+26%] → REG R_5_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-38%] → REG R_5_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+23%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+29%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+28%] → REG R_2_4 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+28%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+27%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+26%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+28%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+27%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-23%] → REG R_1_1 (9ms) [PD_+19%] → REG R_0_0 (20ms) [PD_+14%] → REG R_1_1 (5ms) [PD_-38%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_1 (170ms) [PD_+19%] → REG R_1_2 (40ms) [PD_+19%] → REG R_1_3 (28ms) [PD_+18%] → REG R_1_2 (74ms) [PD_+20%] → REG R_2_2 (24ms) [PD_+28%] → REG R_1_2 (37ms) [PD_+18%] → REG R_1_3 (22ms) [PD_+21%] → REG R_2_2 (18ms) [PD_+23%] → REG R_1_3 (180ms) [PD_+14%] → REG R_1_2 (8ms) [PD_+4%] → REG R_1_3 (483ms) [PD_+9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+19%] → REG R_1_2 (703ms) [PD_+18%] → REG R_1_3 (16ms) [PD_+26%] → REG R_1_2 (604ms) [PD_+19%] → REG R_1_1 (575ms) [PD_+21%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_2 (0ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-8%] → REG R_2_4 (36ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_7_-1 (8ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_7_-1 (8ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_7_-1 (7ms) [PD_-100%] → REG R_2_4 (7ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_7_-1 (6ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_7_-1 (7ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+34%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+34%] → REG R_7_-1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+32%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+31%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-68%] → REG R_2_-1 (8ms) [PD_-33%] → REG R_0_0 (8ms) [PD_-46%] → REG R_1_-1 (8ms) [PD_-34%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (6ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-47%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-48%] → REG R_2_4 (8ms) [PD_-61%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-26%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-50%] → REG R_2_4 (8ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+6%] → REG R_2_4 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-6%] → REG R_2_4 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-3%] → REG R_2_4 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-3%] → REG R_2_4 (0ms) [PD_+5%] → REG R_0_0 (9ms) [PD_+3%] → REG R_2_4 (8ms) [PD_-50%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_4 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+9%] → REG R_2_4 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_+9%] → REG R_2_4 (5ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+10%] → REG R_2_4 (8ms) [PD_+17%] → REG R_1_1 (0ms) [PD_+8%] → REG R_2_4 (0ms) [PD_+16%] → REG R_1_1 (8ms) [PD_+15%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+19%] → REG R_2_4 (8ms) [PD_-41%] → REG R_1_1 (1278ms) [PD_+17%] → REG R_1_2 (570ms) [PD_+14%] → REG R_1_1 (1290ms) [PD_+15%] → REG R_1_2 (586ms) [PD_+15%] → REG R_1_1 (2568ms) [PD_+12%] → BLINK → FIX R_1_1 (start) [PD_+13%] → REG R_1_2 (36ms) [PD_-60%] → REG R_2_2 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+5%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+4%] → REG R_2_2 (0ms) [PD_+18%] → REG R_1_2 (7ms) [PD_-48%] → REG R_2_2 (8ms) [PD_-17%] → REG R_1_2 (0ms) [PD_+3%] → REG R_2_3 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_+5%] → REG R_2_3 (0ms) [PD_+13%] → REG R_1_2 (8ms) [PD_+3%] → JMP R_3_4 → FIX R_3_4 (0ms) [PD_+12%] → JMP R_12_15 → FIX R_12_15 (0ms) [PD_+20%] → REG R_1_2 (0ms) [PD_+11%] → JMP R_-6_-11 → FIX R_-6_-11 (0ms) [PD_-100%] → REG R_1_2 (2360ms) [PD_+13%] → REG R_1_1 (187ms) [PD_+11%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_2 (8ms) [PD_+12%] → REG R_2_4 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_7_-1 (8ms) [PD_-100%] → REG R_2_4 (8ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_7_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-61%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+18%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_2 (6ms) [PD_-49%] → REG R_1_0 (10ms) [PD_+11%] → REG R_1_2 (7ms) [PD_+0%] → REG R_1_0 (7ms) [PD_+12%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+31%] → REG R_1_3 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+23%] → REG R_1_3 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+20%] → REG R_1_3 (0ms) [PD_-0%] → REG R_1_1 (1310ms) [PD_+12%] → REG R_1_2 (22ms) [PD_+12%] → REG R_1_1 (8ms) [PD_+5%] → REG R_1_2 (4ms) [PD_+21%] → REG R_1_1 (28ms) [PD_+9%] → REG R_1_2 (408ms) [PD_+12%] → REG R_1_1 (1002ms) [PD_+11%] → REG R_1_2 (325ms) [PD_+7%] → BLINK → FIX R_1_2 (start) [PD_+6%] → REG R_1_1 (0ms) [PD_+14%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+15%] → REG R_1_2 (8ms) [PD_+1%] → REG R_1_1 (8ms) [PD_-43%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-50%] → REG R_1_0 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_-53%] → REG R_1_0 (0ms) [PD_+19%] → REG R_1_2 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_0 (8ms) [PD_+19%] → REG R_0_0 (0ms) [PD_-52%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_+22%] → REG R_0_0 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_+20%] → REG R_0_0 (0ms) [PD_+2%] → REG R_2_-1 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_+21%] → REG R_0_0 (0ms) [PD_-35%] → REG R_2_0 (0ms) [PD_+20%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-0%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (7ms) [PD_-13%] → REG R_2_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_+19%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+18%] → REG R_0_0 (8ms) [PD_+3%] → REG R_1_0 (8ms) [PD_+11%] → REG R_0_0 (8ms) [PD_+3%] → REG R_1_0 (8ms) [PD_+5%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (8ms) [PD_-1%] → REG R_1_0 (8ms) [PD_+8%] → REG R_0_0 (8ms) [PD_-3%] → REG R_1_0 (0ms) [PD_+19%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (8ms) [PD_-1%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+18%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+18%] → REG R_0_0 (8ms) [PD_-2%] → REG R_1_0 (8ms) [PD_+18%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_+16%] → REG R_1_0 (8ms) [PD_-48%] → REG R_1_1 (16ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+4%] → REG R_1_1 (464ms) [PD_+9%] → REG R_1_2 (1135ms) [PD_+7%] → REG R_0_3 (29ms) [PD_+13%] → REG R_1_2 (385ms) [PD_+11%] → REG R_1_1 (840ms) [PD_+11%] → BLINK → FIX R_1_1 (start) [PD_+9%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (32ms) [PD_-20%] → REG R_1_2 (32ms) [PD_-43%] → JMP R_6_-1 → FIX R_6_-1 (0ms) [PD_+13%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+19%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_6_-1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-45%] → REG R_1_2 (8ms) [PD_+9%] → REG R_1_1 (8ms) [PD_+19%] → REG R_1_2 (8ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-44%] → REG R_1_3 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+19%] → REG R_1_3 (8ms) [PD_+2%] → REG R_1_1 (679ms) [PD_+11%] → REG R_1_2 (306ms) [PD_+8%] → REG R_1_1 (15ms) [PD_+16%] → REG R_1_2 (21ms) [PD_+6%] → REG R_1_1 (1156ms) [PD_+8%] +MS → REG R_1_2 (799ms) [PD_+5%] → REG R_1_1 (180ms) [PD_+5%] → REG R_1_0 (16ms) [PD_+11%] → REG R_1_1 (14ms) [PD_+7%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (816ms) [PD_+9%] → BLINK → FIX R_1_0 (start) [PD_+7%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (40ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (8ms) [PD_+10%] → REG R_1_1 (1509ms) [PD_+9%] → REG R_1_2 (428ms) [PD_+9%] → REG R_1_1 (16ms) [PD_+0%] → REG R_1_2 (397ms) [PD_+6%] → REG R_1_1 (2415ms) [PD_+12%] → End
P37_M01,Start → FIX R_1_2 (start) [PD_-31%] → SAC R_1_1 → FIX R_1_1 (32ms) [PD_-25%] → REG R_1_2 (257ms) [PD_-29%] → REG R_1_1 (11ms) [PD_-53%] → REG R_1_2 (67ms) [PD_-29%] → BLINK → FIX R_1_2 (start) [PD_-30%] → REG R_1_1 (16ms) [PD_-43%] → JMP R_4_6 → FIX R_4_6 (8ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_4_6 (8ms) [PD_-100%] → REG R_1_1 (24ms) [PD_-52%] → REG R_1_2 (33ms) [PD_-39%] → REG R_1_1 (40ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (26ms) [PD_-28%] → REG R_1_1 (25ms) [PD_-20%] → REG R_1_2 (195ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (267ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (710ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (292ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (108ms) [PD_-18%] → REG R_1_1 (16ms) [PD_-16%] → REG R_1_2 (884ms) [PD_-18%] → REG R_1_1 (32ms) [PD_-11%] → REG R_1_2 (948ms) [PD_-17%] → REG R_1_1 (32ms) [PD_-7%] → REG R_1_2 (1080ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (98ms) [PD_-16%] → REG R_1_1 (63ms) [PD_-13%] → REG R_1_2 (57ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (452ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (264ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (64ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (32ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_2 (12ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (4ms) [PD_-25%] → REG R_1_1 (10ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (4ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (28ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (12ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (340ms) [PD_-26%] → REG R_1_1 (24ms) [PD_-17%] → REG R_1_2 (36ms) [PD_-25%] → REG R_1_1 (20ms) [PD_-16%] → REG R_1_2 (609ms) [PD_-24%] → REG R_1_1 (40ms) [PD_-15%] → REG R_1_2 (708ms) [PD_-20%] → REG R_1_1 (40ms) [PD_-11%] → REG R_1_2 (691ms) [PD_-20%] → REG R_1_1 (12ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (95ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (14ms) [PD_-22%] → REG R_1_2 (3ms) [PD_-29%] → REG R_1_1 (17ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (68ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (592ms) [PD_-19%] → REG R_1_2 (332ms) [PD_-23%] +MS → REG R_1_1 (24ms) [PD_-18%] → REG R_1_2 (200ms) [PD_-27%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-34%] → REG R_1_2 (144ms) [PD_-32%] → REG R_1_1 (28ms) [PD_-16%] → REG R_1_2 (198ms) [PD_-29%] → REG R_1_1 (275ms) [PD_-26%] → REG R_1_2 (7ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (12ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-30%] → REG R_1_2 (12ms) [PD_-32%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_2 (4ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (12ms) [PD_-31%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (24ms) [PD_-25%] → REG R_1_2 (12ms) [PD_-28%] → REG R_1_1 (52ms) [PD_-27%] → REG R_1_2 (238ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (139ms) [PD_-26%] → REG R_1_1 (30ms) [PD_-17%] → REG R_1_2 (240ms) [PD_-22%] → REG R_1_1 (704ms) [PD_-22%] → REG R_1_2 (12ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_2 (64ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (48ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (4ms) [PD_-17%] → REG R_1_1 (4ms) [PD_-31%] → REG R_1_2 (4ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (232ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (8ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (37ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (7ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (20ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (8ms) [PD_-21%] → REG R_1_1 (33ms) [PD_-15%] → REG R_1_2 (15ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (12ms) [PD_-31%] → REG R_1_1 (24ms) [PD_-20%] → REG R_1_2 (404ms) [PD_-22%] → REG R_1_1 (16ms) [PD_-44%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (616ms) [PD_-21%] → REG R_1_1 (31ms) [PD_-12%] → REG R_1_2 (245ms) [PD_-20%] → REG R_1_1 (32ms) [PD_-13%] → REG R_1_2 (949ms) [PD_-21%] → REG R_1_0 (32ms) [PD_-13%] → REG R_1_2 (131ms) [PD_-21%] → REG R_1_1 (250ms) [PD_-20%] → End
P37_M02,Start → FIX R_1_2 (start) [PD_-43%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_-38%] → REG R_1_2 (20ms) [PD_-37%] → REG R_1_1 (16ms) [PD_-31%] → REG R_1_2 (36ms) [PD_-36%] → REG R_1_1 (8ms) [PD_-31%] → REG R_1_2 (101ms) [PD_-37%] → REG R_1_1 (12ms) [PD_-37%] → REG R_1_2 (178ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (12ms) [PD_-33%] → REG R_1_1 (7ms) [PD_-43%] → REG R_1_2 (3ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-43%] → REG R_1_2 (0ms) [PD_-43%] → REG R_1_1 (16ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-43%] → REG R_1_2 (8ms) [PD_-34%] → REG R_1_1 (8ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (379ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (248ms) [PD_-28%] → REG R_1_1 (20ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (236ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (248ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (621ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (254ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (354ms) [PD_-14%] → REG R_1_1 (22ms) [PD_-29%] → REG R_1_2 (333ms) [PD_-18%] → REG R_1_1 (4ms) [PD_-12%] → REG R_1_2 (4ms) [PD_-20%] → REG R_1_1 (230ms) [PD_-19%] → REG R_1_2 (34ms) [PD_-21%] → REG R_1_1 (6ms) [PD_-13%] → REG R_1_2 (201ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (143ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (152ms) [PD_-20%] → REG R_1_1 (9ms) [PD_-10%] → REG R_1_2 (401ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (880ms) [PD_-15%] → REG R_1_2 (16ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (8ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-9%] → REG R_1_2 (108ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (404ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+71%] → REG R_1_2 (52ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-13%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-27%] → REG R_1_2 (43ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_2 (4ms) [PD_-14%] → SAC R_0_2 → FIX R_0_2 (20ms) [PD_-21%] → REG R_0_1 (8ms) [PD_-30%] → REG R_0_2 (40ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-13%] → REG R_0_2 (4ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-29%] → REG R_0_2 (58ms) [PD_-19%] → REG R_1_2 (141ms) [PD_-22%] → REG R_1_1 (16ms) [PD_-14%] → REG R_1_2 (189ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (572ms) [PD_-18%] → REG R_1_1 (10ms) [PD_-7%] → REG R_1_2 (332ms) [PD_-15%] +MS → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (72ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (77ms) [PD_-16%] → REG R_1_1 (7ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (20ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (8ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (37ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_2 (113ms) [PD_-12%] → REG R_1_1 (25ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-5%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_1_2 (609ms) [PD_-16%] → REG R_1_1 (16ms) [PD_-6%] → REG R_1_2 (141ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (228ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (560ms) [PD_-13%] +MS → REG R_1_1 (8ms) [PD_-2%] → REG R_1_2 (16ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (60ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (57ms) [PD_-11%] → REG R_1_1 (16ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (340ms) [PD_-14%] → REG R_1_1 (24ms) [PD_+21%] → REG R_1_2 (207ms) [PD_-16%] → REG R_1_1 (13ms) [PD_-16%] → REG R_1_2 (202ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-9%] → REG R_1_2 (67ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (24ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (108ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (85ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (96ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (76ms) [PD_-12%] → End
P37_M03,Start → FIX R_1_2 (start) [PD_-36%] → SAC R_1_1 → FIX R_1_1 (23ms) [PD_-28%] → REG R_1_2 (156ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_2 (16ms) [PD_-36%] → REG R_1_1 (15ms) [PD_-27%] → REG R_1_2 (12ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_2 (116ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_2 (1044ms) [PD_-26%] → REG R_1_1 (6ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (404ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (1335ms) [PD_-21%] → REG R_1_1 (15ms) [PD_-16%] → REG R_1_2 (88ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (376ms) [PD_-21%] → REG R_1_1 (1128ms) [PD_-21%] → REG R_1_2 (565ms) [PD_-19%] → REG R_1_1 (913ms) [PD_-15%] → REG R_1_2 (20ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (4ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-13%] → REG R_1_2 (29ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (11ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (89ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (4ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-7%] → REG R_1_1 (20ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (210ms) [PD_-13%] → REG R_1_2 (538ms) [PD_-17%] → REG R_1_1 (60ms) [PD_-13%] → REG R_1_2 (361ms) [PD_-21%] → REG R_1_1 (24ms) [PD_-9%] → REG R_1_2 (1851ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_2 (1176ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (439ms) [PD_-19%] → REG R_1_1 (24ms) [PD_-13%] → REG R_1_2 (250ms) [PD_-21%] → REG R_1_1 (24ms) [PD_-12%] → REG R_1_2 (972ms) [PD_-18%] → REG R_1_1 (23ms) [PD_-10%] → REG R_1_2 (459ms) [PD_-17%] +MS → REG R_1_1 (1424ms) [PD_-16%] → REG R_1_2 (308ms) [PD_-16%] → REG R_1_1 (424ms) [PD_-15%] → REG R_1_2 (257ms) [PD_-16%] +MS → REG R_1_1 (20ms) [PD_-20%] → REG R_1_2 (1018ms) [PD_-21%] → REG R_1_1 (16ms) [PD_-14%] → REG R_1_2 (538ms) [PD_-21%] → REG R_1_1 (17ms) [PD_-13%] → REG R_1_2 (492ms) [PD_-17%] → REG R_1_1 (14ms) [PD_-18%] → REG R_1_2 (1853ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (235ms) [PD_-14%] → REG R_1_1 (7ms) [PD_-100%] → REG R_1_2 (23ms) [PD_-39%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (44ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (79ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (24ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (12ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (634ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (531ms) [PD_-19%] → REG R_1_1 (24ms) [PD_-8%] → REG R_1_2 (110ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (580ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (276ms) [PD_-19%] → REG R_1_1 (32ms) [PD_-13%] → REG R_1_2 (634ms) [PD_-22%] → REG R_1_1 (33ms) [PD_-12%] → REG R_1_2 (14ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-18%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-30%] → REG R_1_2 (182ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (339ms) [PD_-19%] → REG R_1_1 (45ms) [PD_-13%] → REG R_1_2 (24ms) [PD_-21%] → BLINK → FIX R_1_2 (start) [PD_-20%] → REG R_1_1 (24ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → JMP R_4_6 → FIX R_4_6 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_4_6 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+30%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (25ms) [PD_-64%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (4ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (7ms) [PD_-13%] → REG R_1_2 (15ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (296ms) [PD_-21%] +MS → REG R_1_1 (0ms) [PD_+13%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (196ms) [PD_-17%] → REG R_1_1 (40ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (866ms) [PD_-24%] → REG R_1_1 (25ms) [PD_-16%] → REG R_1_2 (349ms) [PD_-21%] → REG R_1_1 (16ms) [PD_-25%] → REG R_1_2 (176ms) [PD_-20%] → REG R_1_1 (24ms) [PD_-13%] → REG R_1_2 (159ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (280ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (4ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (224ms) [PD_-20%] → REG R_1_1 (300ms) [PD_-20%] → REG R_1_2 (604ms) [PD_-21%] → REG R_1_1 (25ms) [PD_-12%] → REG R_1_2 (46ms) [PD_-19%] → REG R_1_1 (28ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (48ms) [PD_-19%] → REG R_1_2 (20ms) [PD_-19%] → REG R_1_1 (48ms) [PD_-19%] → REG R_1_2 (28ms) [PD_-18%] → REG R_1_1 (9ms) [PD_-19%] → REG R_1_2 (7ms) [PD_-17%] → REG R_1_1 (288ms) [PD_-19%] → REG R_1_2 (337ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (108ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (152ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (82ms) [PD_-21%] → REG R_1_1 (616ms) [PD_-19%] → REG R_1_2 (15ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (344ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_2 (47ms) [PD_-20%] → REG R_1_1 (38ms) [PD_-13%] → REG R_1_2 (352ms) [PD_-20%] → REG R_1_1 (971ms) [PD_-19%] → REG R_1_2 (78ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (21ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (6ms) [PD_-20%] → REG R_1_0 (48ms) [PD_-7%] → REG R_1_2 (43ms) [PD_-15%] → REG R_1_0 (31ms) [PD_-7%] → REG R_1_2 (197ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (136ms) [PD_-18%] → REG R_1_1 (180ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (0ms) [PD_-17%] → REG R_4_6 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (56ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_2 (525ms) [PD_-17%] → REG R_1_1 (636ms) [PD_-19%] → REG R_1_2 (22ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_2 (194ms) [PD_-20%] → REG R_1_1 (9ms) [PD_-16%] → REG R_1_2 (138ms) [PD_-20%] → REG R_1_1 (280ms) [PD_-19%] → REG R_1_2 (1548ms) [PD_-16%] → End
P37_M04,Start → FIX R_1_2 (start) [PD_-34%] → SAC R_1_1 → FIX R_1_1 (8ms) [PD_-38%] → REG R_1_2 (71ms) [PD_-32%] +MS → REG R_1_1 (16ms) [PD_-66%] → REG R_1_2 (0ms) [PD_-37%] → SAC R_0_2 → FIX R_0_2 (4ms) [PD_-26%] → REG R_1_2 (6ms) [PD_-32%] → SAC R_0_1 → FIX R_0_1 (144ms) [PD_-31%] → REG R_1_1 (62ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_1 (9ms) [PD_-34%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (112ms) [PD_-26%] → REG R_1_2 (24ms) [PD_-30%] → REG R_1_1 (16ms) [PD_-35%] → REG R_1_2 (8ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-40%] → REG R_1_2 (77ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_2 (8ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (31ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_2 (8ms) [PD_-32%] → REG R_1_1 (16ms) [PD_-27%] → REG R_1_2 (28ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (9ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (31ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (10ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (44ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (16ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (64ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (360ms) [PD_-27%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-38%] → REG R_1_2 (148ms) [PD_-28%] → REG R_1_1 (32ms) [PD_-21%] → REG R_1_2 (199ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-34%] → REG R_1_2 (54ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (371ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (132ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (12ms) [PD_-25%] → REG R_1_2 (8ms) [PD_-27%] → REG R_0_1 (8ms) [PD_-23%] → REG R_0_2 (12ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-32%] → REG R_0_2 (9ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-32%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-33%] → REG R_0_2 (4ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-33%] → REG R_0_2 (0ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-33%] → REG R_0_2 (21ms) [PD_-28%] → REG R_1_2 (3ms) [PD_-26%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (69ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (116ms) [PD_-25%] → REG R_0_2 (18ms) [PD_-26%] → REG R_0_1 (4ms) [PD_-24%] → REG R_0_2 (4ms) [PD_-16%] → REG R_0_1 (52ms) [PD_-23%] → REG R_0_2 (4ms) [PD_-32%] → REG R_0_1 (103ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-33%] → REG R_0_1 (31ms) [PD_-20%] → REG R_0_2 (13ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-31%] → REG R_0_2 (5ms) [PD_-24%] → REG R_0_1 (3ms) [PD_-24%] → REG R_0_2 (4ms) [PD_-15%] → REG R_0_1 (7ms) [PD_-21%] → REG R_0_2 (4ms) [PD_-24%] → REG R_0_1 (5ms) [PD_-33%] → REG R_0_2 (29ms) [PD_-23%] → REG R_0_1 (4ms) [PD_-25%] → REG R_0_2 (48ms) [PD_-24%] → REG R_0_1 (4ms) [PD_-24%] → REG R_0_2 (12ms) [PD_-29%] → REG R_0_1 (4ms) [PD_-16%] → REG R_0_2 (16ms) [PD_-26%] → REG R_0_1 (26ms) [PD_-23%] → REG R_0_2 (12ms) [PD_-24%] → REG R_0_1 (4ms) [PD_-17%] → REG R_0_2 (0ms) [PD_-32%] → REG R_0_1 (11ms) [PD_-24%] → REG R_1_1 (31ms) [PD_-16%] → REG R_0_1 (12ms) [PD_-20%] → REG R_0_2 (4ms) [PD_-24%] → REG R_1_2 (211ms) [PD_-21%] → REG R_1_1 (27ms) [PD_-14%] → REG R_1_2 (66ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-30%] → REG R_0_2 (28ms) [PD_-18%] → REG R_0_1 (16ms) [PD_-16%] → REG R_0_2 (32ms) [PD_-20%] → REG R_0_1 (4ms) [PD_-28%] → REG R_0_2 (60ms) [PD_-20%] → REG R_0_1 (4ms) [PD_-21%] → REG R_0_2 (200ms) [PD_-20%] → REG R_1_1 (32ms) [PD_-13%] → REG R_0_2 (119ms) [PD_-21%] → REG R_1_1 (24ms) [PD_-13%] → REG R_0_2 (37ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-30%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_2 (64ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_2 (12ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-29%] → REG R_0_2 (52ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (20ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_2 (13ms) [PD_-22%] → REG R_1_1 (9ms) [PD_-19%] → REG R_0_2 (17ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_2 (45ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_2 (6ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_2 (418ms) [PD_-21%] → REG R_1_2 (870ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (285ms) [PD_-20%] → REG R_1_1 (23ms) [PD_-14%] → REG R_1_2 (181ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (282ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (1444ms) [PD_-20%] → REG R_1_1 (32ms) [PD_-9%] → REG R_1_2 (185ms) [PD_-16%] → REG R_1_1 (32ms) [PD_-8%] → REG R_1_2 (644ms) [PD_-17%] → REG R_1_1 (23ms) [PD_-8%] → REG R_1_2 (556ms) [PD_-17%] → REG R_1_1 (24ms) [PD_-11%] → REG R_1_2 (152ms) [PD_-20%] → REG R_1_1 (16ms) [PD_-18%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_1 (4ms) [PD_-20%] → REG R_1_2 (4ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (139ms) [PD_-20%] → REG R_1_1 (399ms) [PD_-21%] → REG R_1_2 (20ms) [PD_-20%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_2 (50ms) [PD_-22%] → REG R_1_1 (3ms) [PD_-16%] → REG R_1_2 (202ms) [PD_-23%] → REG R_1_1 (117ms) [PD_-23%] → REG R_1_2 (548ms) [PD_-22%] → REG R_1_1 (296ms) [PD_-19%] → REG R_1_2 (88ms) [PD_-21%] → REG R_1_1 (24ms) [PD_-12%] → REG R_1_2 (469ms) [PD_-21%] +MS → REG R_1_1 (22ms) [PD_-13%] → REG R_1_2 (342ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (635ms) [PD_-23%] → REG R_1_1 (24ms) [PD_-13%] → REG R_1_2 (86ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (27ms) [PD_-16%] → REG R_1_1 (16ms) [PD_-19%] → REG R_1_2 (178ms) [PD_-17%] → BLINK → FIX R_1_2 (start) [PD_-18%] → REG R_1_1 (6ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-56%] → JMP R_4_6 → FIX R_4_6 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-27%] → REG R_4_6 (8ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (10ms) [PD_-100%] → REG R_4_6 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-100%] → REG R_4_6 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_4_6 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-15%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-10%] → REG R_1_2 (950ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (34ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (40ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (8ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (4ms) [PD_-29%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (24ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (20ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-13%] → REG R_1_2 (16ms) [PD_-18%] → REG R_1_1 (32ms) [PD_-12%] → REG R_1_2 (8ms) [PD_-12%] → REG R_1_1 (9ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (8ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (8ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_2 (20ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (14ms) [PD_-18%] → REG R_1_1 (17ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (2ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (28ms) [PD_-22%] → REG R_1_2 (7ms) [PD_-16%] → REG R_1_1 (12ms) [PD_-22%] → REG R_1_2 (14ms) [PD_-18%] → REG R_1_1 (16ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (12ms) [PD_-22%] → REG R_1_1 (32ms) [PD_-22%] → REG R_1_2 (72ms) [PD_-20%] → REG R_1_1 (16ms) [PD_-21%] → REG R_1_2 (52ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_1 (428ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+29%] → REG R_0_1 (8ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-22%] → REG R_0_1 (16ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+24%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+24%] → REG R_0_1 (8ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+25%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (8ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+25%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (8ms) [PD_+7%] → REG R_0_1 (16ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_1 (10ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_1 (8ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+22%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (8ms) [PD_+1%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_1 (8ms) [PD_-11%] → REG R_1_1 (16ms) [PD_+5%] → REG R_0_1 (16ms) [PD_-11%] → REG R_1_1 (16ms) [PD_-10%] → REG R_0_1 (16ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_1 (16ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-5%] → REG R_0_1 (16ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-4%] → REG R_0_1 (8ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (8ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+16%] → REG R_0_1 (12ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_1 (8ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-5%] → REG R_0_1 (64ms) [PD_-13%] → REG R_1_1 (5ms) [PD_+12%] → REG R_0_1 (8ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_1 (8ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (230ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (8ms) [PD_-9%] → JMP R_-1_0 → FIX R_-1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-9%] → REG R_-1_0 (10ms) [PD_-23%] → REG R_1_1 (9ms) [PD_-9%] → REG R_-1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-23%] → REG R_-1_0 (0ms) [PD_-25%] → REG R_0_1 (12ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-11%] → REG R_-1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-11%] → REG R_-1_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-25%] → REG R_-1_0 (32ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-26%] → REG R_-1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (7ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-12%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-61%] → JMP R_-2_-6 → FIX R_-2_-6 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-12%] → JMP R_9_16 → FIX R_9_16 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-12%] → JMP R_4_7 → FIX R_4_7 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-13%] → REG R_4_6 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-12%] → REG R_-1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_-1 (0ms) [PD_-26%] → JMP R_0_-3 → FIX R_0_-3 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → JMP R_8_16 → FIX R_8_16 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_4_7 (0ms) [PD_-63%] → REG R_0_1 (0ms) [PD_-13%] → REG R_4_6 (0ms) [PD_-27%] → REG R_1_1 (195ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-31%] → REG R_1_1 (8ms) [PD_-12%] → REG R_0_-3 (0ms) [PD_-34%] → JMP R_14_30 → FIX R_14_30 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-10%] → JMP R_4_8 → FIX R_4_8 (0ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-11%] → REG R_4_6 (9ms) [PD_-34%] → REG R_1_1 (18ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-19%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-23%] → JMP R_50_76 → FIX R_50_76 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-10%] → REG R_4_7 (0ms) [PD_-23%] → REG R_4_6 (0ms) [PD_-10%] → SAC R_5_7 → FIX R_5_7 (0ms) [PD_-24%] → REG R_1_1 (12ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_1 (12ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_-1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-8%] → JMP R_-2_-5 → FIX R_-2_-5 (0ms) [PD_-23%] → JMP R_22_30 → FIX R_22_30 (0ms) [PD_-11%] → REG R_1_1 (754ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (468ms) [PD_-17%] → REG R_1_0 (120ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (6ms) [PD_-15%] → REG R_1_1 (156ms) [PD_-19%] → REG R_1_0 (20ms) [PD_-20%] → REG R_1_1 (4ms) [PD_-19%] → REG R_1_0 (24ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (78ms) [PD_-18%] → REG R_1_1 (772ms) [PD_-19%] → REG R_0_1 (8ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (108ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (236ms) [PD_-17%] → REG R_1_1 (20ms) [PD_-10%] → REG R_1_2 (21ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (208ms) [PD_-16%] → REG R_1_2 (20ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (67ms) [PD_-13%] → REG R_1_2 (4ms) [PD_-10%] → REG R_1_1 (38ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (139ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (8ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-67%] → REG R_1_0 (6ms) [PD_-54%] → REG R_1_1 (73ms) [PD_-55%] → REG R_1_0 (7ms) [PD_-54%] → REG R_1_1 (8ms) [PD_-50%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (24ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-54%] → REG R_1_0 (8ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_4_5 → FIX R_4_5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-46%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_4_5 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_4_5 (8ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-100%] → REG R_4_5 (12ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-38%] → REG R_4_5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_4_5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_4_5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-68%] → REG R_4_5 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-68%] → REG R_4_5 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-37%] → REG R_4_5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_5 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (31ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (9ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-36%] → REG R_1_1 (9ms) [PD_-15%] → REG R_1_2 (40ms) [PD_-11%] → REG R_1_1 (48ms) [PD_-3%] → REG R_1_2 (7ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (12ms) [PD_-9%] → REG R_1_1 (256ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (9ms) [PD_-28%] → REG R_1_0 (11ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_4_5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_4_5 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-27%] → REG R_4_5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-64%] → REG R_1_0 (8ms) [PD_-52%] → REG R_1_1 (8ms) [PD_-28%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_1 (8ms) [PD_-29%] → REG R_0_0 (8ms) [PD_-7%] → REG R_1_1 (13ms) [PD_-18%] → REG R_0_0 (5ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-18%] → REG R_0_0 (7ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (506ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (16ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (20ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-7%] → REG R_1_1 (9ms) [PD_-16%] → REG R_1_0 (9ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-6%] → REG R_1_1 (3ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (6ms) [PD_-23%] → REG R_1_0 (9ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-7%] → REG R_1_1 (16ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (12ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (56ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (7ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_2 (4ms) [PD_-12%] → REG R_1_1 (24ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (20ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (164ms) [PD_-14%] → REG R_1_1 (32ms) [PD_-15%] → REG R_1_2 (172ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (150ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (7ms) [PD_-29%] +MS → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (60ms) [PD_-23%] → REG R_1_1 (19ms) [PD_-47%] → REG R_1_2 (29ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (460ms) [PD_-19%] → REG R_1_1 (40ms) [PD_-21%] → REG R_1_2 (226ms) [PD_-18%] → REG R_1_1 (17ms) [PD_-12%] → REG R_1_2 (145ms) [PD_-19%] → REG R_0_2 (0ms) [PD_-27%] → REG R_1_1 (24ms) [PD_-15%] → REG R_1_2 (33ms) [PD_-20%] → REG R_1_1 (24ms) [PD_-15%] → REG R_1_2 (382ms) [PD_-18%] +MS → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (557ms) [PD_-16%] → REG R_1_1 (31ms) [PD_-21%] → REG R_1_2 (613ms) [PD_-15%] → REG R_1_1 (32ms) [PD_-8%] → REG R_1_2 (224ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (410ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (128ms) [PD_-19%] → REG R_1_1 (31ms) [PD_-25%] → REG R_1_2 (155ms) [PD_-17%] → REG R_1_1 (24ms) [PD_-11%] → REG R_1_2 (301ms) [PD_-17%] → REG R_1_1 (24ms) [PD_-26%] → REG R_1_2 (521ms) [PD_-17%] → REG R_1_1 (24ms) [PD_-9%] → REG R_1_2 (212ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+84%] → REG R_1_2 (244ms) [PD_-16%] → REG R_1_1 (32ms) [PD_-23%] → REG R_1_2 (224ms) [PD_-17%] → BLINK → FIX R_1_2 (start) [PD_-17%] → REG R_1_1 (8ms) [PD_-14%] → REG R_1_0 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_4_5 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_4_5 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-75%] → REG R_4_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_5 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_5 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-74%] → REG R_4_5 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (72ms) [PD_-42%] → REG R_1_2 (216ms) [PD_-15%] → REG R_1_1 (24ms) [PD_-5%] → REG R_1_2 (922ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (12ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (240ms) [PD_-18%] → REG R_1_0 (32ms) [PD_-25%] → REG R_1_2 (16ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-11%] → REG R_1_2 (28ms) [PD_-14%] → REG R_1_0 (8ms) [PD_-24%] → REG R_2_0 (16ms) [PD_-10%] → REG R_1_2 (20ms) [PD_-19%] → REG R_2_0 (28ms) [PD_-7%] → REG R_1_2 (10ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-9%] → REG R_1_0 (9ms) [PD_-25%] → REG R_2_0 (19ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-11%] → REG R_1_2 (36ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-7%] → REG R_1_2 (232ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-14%] → REG R_1_2 (180ms) [PD_-21%] → REG R_1_0 (32ms) [PD_-28%] → REG R_1_2 (104ms) [PD_-21%] → BLINK → FIX R_1_2 (start) [PD_-20%] → REG R_1_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-27%] → JMP R_3_5 → FIX R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-29%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-17%] → REG R_1_0 (7ms) [PD_-31%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-13%] → REG R_1_2 (8ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-13%] → REG R_1_2 (15ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-13%] → REG R_1_2 (691ms) [PD_-18%] → REG R_1_0 (8ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-13%] → REG R_1_1 (16ms) [PD_-17%] → REG R_0_1 (880ms) [PD_-19%] → BLINK → FIX R_0_1 (start) [PD_-29%] → REG R_0_2 (4ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-75%] → REG R_3_5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-67%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-58%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_5 (10ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-30%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-29%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-29%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-27%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-31%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-64%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-30%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_5 (6ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-71%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-29%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-65%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-64%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-65%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-31%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+133%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-32%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-32%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-65%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-31%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-31%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-33%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-62%] → REG R_1_2 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-33%] → REG R_0_2 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-23%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → JMP R_0_3 → FIX R_0_3 (8ms) [PD_-15%] → REG R_1_2 (16ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-6%] → REG R_1_2 (470ms) [PD_-18%] → REG R_1_1 (31ms) [PD_-19%] → REG R_1_2 (37ms) [PD_-26%] → REG R_1_1 (28ms) [PD_-33%] → REG R_1_2 (119ms) [PD_-27%] → REG R_1_1 (10ms) [PD_-34%] → REG R_0_1 (4ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-75%] → REG R_0_1 (117ms) [PD_-29%] → REG R_0_2 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_2 (12ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (452ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (170ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (73ms) [PD_-22%] → REG R_1_2 (14ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (16ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (652ms) [PD_-17%] → REG R_1_1 (32ms) [PD_-9%] → REG R_1_2 (411ms) [PD_-15%] → REG R_1_1 (39ms) [PD_-20%] → REG R_1_2 (574ms) [PD_-14%] → BLINK → FIX R_1_2 (start) [PD_-16%] → REG R_1_1 (24ms) [PD_-25%] → REG R_3_5 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-54%] → REG R_3_5 (8ms) [PD_-100%] → REG R_1_1 (23ms) [PD_-69%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_2 (4ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (188ms) [PD_-16%] → REG R_1_1 (232ms) [PD_-17%] → REG R_1_2 (458ms) [PD_-19%] → REG R_1_1 (433ms) [PD_-17%] → REG R_1_2 (114ms) [PD_-14%] → REG R_1_1 (24ms) [PD_-8%] → REG R_1_2 (288ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (113ms) [PD_-13%] → REG R_1_1 (35ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-12%] → REG R_1_2 (4ms) [PD_-7%] → REG R_1_1 (698ms) [PD_-13%] → REG R_1_2 (12ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (275ms) [PD_-14%] → REG R_1_0 (32ms) [PD_-8%] → REG R_1_2 (412ms) [PD_-16%] → REG R_1_0 (19ms) [PD_-25%] → REG R_1_2 (99ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (69ms) [PD_-14%] → REG R_1_1 (24ms) [PD_-9%] → REG R_1_2 (79ms) [PD_-16%] → REG R_1_1 (4ms) [PD_-16%] → REG R_1_2 (147ms) [PD_-18%] → REG R_1_1 (28ms) [PD_-25%] → REG R_1_2 (8ms) [PD_-25%] → REG R_1_1 (273ms) [PD_-19%] → REG R_1_2 (12ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (388ms) [PD_-20%] → REG R_1_1 (256ms) [PD_-18%] → REG R_1_2 (4ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_2 (344ms) [PD_-19%] → REG R_1_0 (32ms) [PD_-10%] → REG R_1_2 (103ms) [PD_-20%] → BLINK → FIX R_1_2 (start) [PD_-17%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (8ms) [PD_-64%] → REG R_1_1 (8ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-28%] → REG R_3_5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_0 (10ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-30%] → REG R_3_5 (6ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-32%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-68%] → REG R_3_5 (7ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_+42%] → REG R_0_1 (0ms) [PD_-38%] → REG R_3_5 (0ms) [PD_+48%] → REG R_1_0 (8ms) [PD_-31%] → REG R_3_5 (8ms) [PD_-66%] → REG R_1_3 (32ms) [PD_-19%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-14%] → REG R_1_3 (392ms) [PD_-20%] → REG R_2_1 (8ms) [PD_-14%] → REG R_3_1 (8ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-14%] → REG R_1_3 (386ms) [PD_-25%] → REG R_1_0 (24ms) [PD_-31%] → REG R_1_3 (194ms) [PD_-23%] → REG R_1_2 (4ms) [PD_-13%] → REG R_2_2 (0ms) [PD_-15%] → REG R_1_2 (280ms) [PD_-21%] → REG R_1_0 (32ms) [PD_-29%] → REG R_1_2 (538ms) [PD_-20%] → REG R_1_0 (30ms) [PD_-26%] → REG R_1_2 (287ms) [PD_-18%] → REG R_1_0 (9ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (232ms) [PD_-12%] → REG R_1_1 (32ms) [PD_-7%] → REG R_1_2 (148ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (40ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (122ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (407ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (616ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (190ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (792ms) [PD_-13%] → REG R_1_1 (32ms) [PD_-4%] → REG R_1_2 (266ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (658ms) [PD_-13%] → REG R_1_1 (22ms) [PD_-2%] → REG R_1_2 (949ms) [PD_-11%] → BLINK → FIX R_1_2 (start) [PD_-10%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-59%] → REG R_3_5 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (6ms) [PD_-61%] → REG R_3_5 (7ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-62%] → REG R_1_0 (8ms) [PD_+23%] → REG R_0_2 (8ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-62%] → REG R_0_2 (0ms) [PD_-25%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-62%] → REG R_3_5 (8ms) [PD_-50%] → REG R_0_1 (8ms) [PD_-62%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (8ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (32ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-17%] → REG R_1_2 (389ms) [PD_-15%] → REG R_1_1 (15ms) [PD_-19%] → REG R_1_2 (12ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_2 (57ms) [PD_-15%] → REG R_1_1 (32ms) [PD_-12%] → REG R_1_2 (86ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_2 (326ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (335ms) [PD_-18%] → REG R_1_1 (844ms) [PD_-13%] → REG R_1_2 (144ms) [PD_-11%] → REG R_1_1 (24ms) [PD_-20%] → REG R_1_2 (972ms) [PD_-12%] → REG R_1_1 (23ms) [PD_-5%] → REG R_1_2 (123ms) [PD_-13%] → REG R_1_1 (40ms) [PD_-24%] → REG R_1_2 (97ms) [PD_-15%] → REG R_1_1 (286ms) [PD_-14%] → REG R_1_2 (12ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-17%] → REG R_1_2 (36ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (36ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (16ms) [PD_-17%] → REG R_1_1 (13ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (4ms) [PD_-16%] → REG R_1_1 (11ms) [PD_-11%] → REG R_1_2 (4ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (19ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (4ms) [PD_-23%] → REG R_1_2 (3ms) [PD_-15%] → REG R_1_1 (3ms) [PD_-16%] → REG R_1_2 (4ms) [PD_-23%] → REG R_1_1 (154ms) [PD_-15%] → REG R_1_2 (13ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (7ms) [PD_-16%] → REG R_1_1 (56ms) [PD_-12%] → REG R_1_2 (16ms) [PD_-8%] → REG R_1_1 (22ms) [PD_-4%] +MS → REG R_1_2 (66ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (121ms) [PD_-14%] +MS → REG R_1_1 (24ms) [PD_-14%] → REG R_1_2 (24ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (1424ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+17%] → REG R_1_2 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_2 (477ms) [PD_-18%] → REG R_1_1 (32ms) [PD_-13%] → REG R_1_2 (297ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (1312ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (511ms) [PD_-20%] → REG R_1_1 (36ms) [PD_-11%] → REG R_1_2 (259ms) [PD_-19%] → REG R_1_1 (24ms) [PD_-12%] → REG R_1_2 (49ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (300ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (208ms) [PD_-21%] → BLINK → FIX R_1_2 (start) [PD_-22%] → REG R_1_1 (111ms) [PD_-42%] → REG R_1_2 (230ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (98ms) [PD_-19%] → BLINK → FIX R_1_2 (start) [PD_-20%] → REG R_1_1 (33ms) [PD_-45%] → REG R_0_0 (10ms) [PD_-100%] → REG R_1_1 (10ms) [PD_-57%] → REG R_0_0 (5ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (5ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_5 (8ms) [PD_-100%] → REG R_1_1 (24ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (292ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (116ms) [PD_-19%] → REG R_1_1 (32ms) [PD_-12%] → REG R_1_2 (545ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (332ms) [PD_-15%] → REG R_1_1 (32ms) [PD_-5%] → REG R_1_2 (30ms) [PD_-13%] → REG R_1_1 (32ms) [PD_-5%] → REG R_1_2 (78ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-9%] → REG R_1_2 (243ms) [PD_-15%] +MS → REG R_1_1 (28ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (119ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (15ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (660ms) [PD_-21%] → REG R_1_1 (24ms) [PD_-12%] → REG R_1_2 (73ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (571ms) [PD_-18%] → REG R_1_1 (31ms) [PD_-9%] → REG R_1_2 (145ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (80ms) [PD_-15%] → REG R_1_1 (24ms) [PD_-6%] → REG R_1_2 (46ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (217ms) [PD_-12%] → REG R_1_0 (0ms) [PD_+114%] → REG R_1_2 (86ms) [PD_-10%] → REG R_1_1 (24ms) [PD_-6%] → REG R_1_2 (1582ms) [PD_-11%] → REG R_1_1 (27ms) [PD_-1%] → REG R_1_2 (400ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_2 (1028ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (576ms) [PD_-16%] → End
P38_M01,Start → FIX R_1_1 (start) [PD_-33%] → SAC R_1_0 → FIX R_1_0 (756ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (3521ms) [PD_-29%] → REG R_1_0 (310ms) [PD_-32%] → REG R_1_1 (5937ms) [PD_-33%] → REG R_1_0 (325ms) [PD_-34%] → REG R_1_1 (547ms) [PD_-34%] → REG R_1_0 (1647ms) [PD_-34%] → REG R_1_1 (768ms) [PD_-35%] → REG R_1_0 (896ms) [PD_-34%] → REG R_1_1 (2874ms) [PD_-33%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-36%] → REG R_1_1 (1065ms) [PD_-33%] → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-68%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (16474ms) [PD_-32%] +MS → REG R_1_0 (4ms) [PD_-37%] → REG R_1_1 (228ms) [PD_-35%] → REG R_1_0 (4ms) [PD_-35%] → REG R_1_1 (8499ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-37%] → REG R_1_1 (40ms) [PD_-38%] → REG R_1_0 (12ms) [PD_-37%] → REG R_1_1 (4ms) [PD_-38%] → REG R_1_0 (12ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_0 (68ms) [PD_-37%] → REG R_1_1 (9924ms) [PD_-35%] → End
P38_M02,Start → FIX R_1_1 (start) [PD_-31%] → SAC R_1_0 → FIX R_1_0 (436ms) [PD_-31%] → REG R_1_1 (22444ms) [PD_-31%] +MS → End
P38_M03,Start → FIX R_1_1 (start) [PD_-36%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-33%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-35%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_0 (8ms) [PD_-48%] → REG R_1_1 (8ms) [PD_-35%] → REG R_0_0 (8ms) [PD_-50%] → REG R_1_1 (8ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (8ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-35%] → REG R_0_0 (8ms) [PD_-68%] → REG R_1_1 (616ms) [PD_-33%] → REG R_1_0 (255ms) [PD_-30%] → REG R_1_1 (898ms) [PD_-32%] → REG R_1_0 (1612ms) [PD_-29%] → REG R_1_1 (1677ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-31%] → REG R_1_1 (4ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (63ms) [PD_-31%] → REG R_1_0 (4ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_0 (16ms) [PD_-31%] → REG R_1_1 (8ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (20ms) [PD_-31%] → REG R_1_1 (4ms) [PD_-30%] → REG R_1_0 (8ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_0 (181ms) [PD_-30%] → REG R_1_1 (886ms) [PD_-31%] → SAC R_0_1 → FIX R_0_1 (201ms) [PD_-34%] → SAC R_0_2 → FIX R_0_2 (66ms) [PD_-36%] → BLINK → FIX R_0_2 (start) [PD_-47%] → SAC R_1_2 → FIX R_1_2 (27ms) [PD_-32%] → REG R_0_2 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-40%] → REG R_0_2 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-38%] → REG R_0_2 (0ms) [PD_-38%] → REG R_1_1 (2010ms) [PD_-33%] → REG R_1_0 (3912ms) [PD_-27%] → REG R_1_1 (12ms) [PD_-27%] → REG R_1_0 (246ms) [PD_-27%] → REG R_1_1 (438ms) [PD_-27%] → REG R_1_0 (488ms) [PD_-28%] → REG R_1_1 (5ms) [PD_-29%] → REG R_1_0 (19ms) [PD_-30%] → REG R_1_1 (28ms) [PD_-30%] → REG R_1_0 (814ms) [PD_-28%] → REG R_1_1 (16ms) [PD_-28%] → REG R_1_0 (988ms) [PD_-29%] → REG R_1_1 (57ms) [PD_-30%] → REG R_1_0 (2387ms) [PD_-29%] → REG R_1_1 (748ms) [PD_-32%] → REG R_1_0 (1195ms) [PD_-34%] → REG R_1_1 (324ms) [PD_-33%] → REG R_1_0 (1403ms) [PD_-30%] → REG R_1_1 (2205ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-28%] → REG R_1_1 (850ms) [PD_-34%] → REG R_1_0 (14ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_0 (596ms) [PD_-33%] → BLINK → FIX R_2_3 (start) [PD_-100%] → REG R_1_0 (10ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-60%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-38%] → REG R_1_0 (8ms) [PD_-34%] → REG R_0_0 (8ms) [PD_-31%] → REG R_1_0 (8ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (40ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (8ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (8ms) [PD_-32%] → REG R_1_0 (2745ms) [PD_-27%] → REG R_2_3 (5ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-53%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-48%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+16%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (136ms) [PD_-26%] → BLINK → FIX R_1_0 (start) [PD_-62%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-68%] → REG R_0_0 (4ms) [PD_-64%] → REG R_3_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-34%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-87%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (7ms) [PD_-39%] → REG R_0_0 (8ms) [PD_-65%] → REG R_1_0 (8ms) [PD_-30%] → REG R_0_0 (8ms) [PD_-27%] → REG R_1_0 (8ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (16ms) [PD_-26%] → REG R_1_0 (778ms) [PD_-28%] → BLINK → FIX R_1_0 (start) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-38%] → REG R_2_3 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-40%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (19ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-44%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-34%] → REG R_0_0 (8ms) [PD_-33%] → REG R_1_0 (8ms) [PD_-34%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (390ms) [PD_-32%] → REG R_1_1 (674ms) [PD_-31%] → REG R_1_0 (149ms) [PD_-31%] → REG R_1_1 (4131ms) [PD_-30%] → BLINK → FIX R_1_1 (start) [PD_-40%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-38%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (370ms) [PD_-31%] → REG R_1_0 (590ms) [PD_-31%] → REG R_1_1 (4598ms) [PD_-30%] → BLINK → FIX R_1_1 (start) [PD_-36%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_1_0 (8ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-61%] → REG R_0_0 (7ms) [PD_-80%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-100%] → REG R_3_1 (10ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-28%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-51%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_0 (8ms) [PD_-28%] → REG R_1_1 (352ms) [PD_-29%] → REG R_1_2 (244ms) [PD_-31%] → REG R_0_2 (408ms) [PD_-33%] → REG R_1_2 (8ms) [PD_-27%] → REG R_1_1 (708ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_0 (670ms) [PD_-33%] → REG R_1_1 (3281ms) [PD_-33%] → REG R_1_0 (2613ms) [PD_-33%] → REG R_1_1 (40ms) [PD_-31%] → REG R_1_0 (1392ms) [PD_-31%] → REG R_1_1 (64ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-37%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-38%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-40%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-44%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-48%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-46%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-38%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-40%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-35%] → REG R_0_2 (201ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-42%] → REG R_0_2 (40ms) [PD_-46%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (26ms) [PD_-63%] → REG R_1_2 (36ms) [PD_-32%] → REG R_0_2 (12ms) [PD_-36%] → REG R_1_2 (38ms) [PD_-36%] → REG R_0_2 (0ms) [PD_-32%] → REG R_1_2 (36ms) [PD_-41%] → REG R_0_2 (0ms) [PD_-40%] → REG R_1_2 (0ms) [PD_-32%] → REG R_0_2 (3ms) [PD_-35%] → REG R_1_2 (4ms) [PD_-32%] → REG R_0_2 (11ms) [PD_-34%] → REG R_1_2 (12ms) [PD_-34%] → REG R_0_2 (12ms) [PD_-37%] → REG R_1_2 (0ms) [PD_-32%] → REG R_0_2 (0ms) [PD_-42%] → REG R_1_2 (28ms) [PD_-35%] → REG R_0_2 (4ms) [PD_-37%] → REG R_1_2 (52ms) [PD_-34%] → REG R_1_1 (288ms) [PD_-33%] → REG R_1_0 (3728ms) [PD_-32%] → REG R_1_1 (4ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (130ms) [PD_-33%] → REG R_1_0 (796ms) [PD_-30%] → BLINK → FIX R_1_0 (start) [PD_-30%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-35%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-32%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_-1 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-13%] → REG R_0_-1 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-35%] → REG R_0_-1 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (8ms) [PD_-34%] → REG R_1_0 (1542ms) [PD_-33%] → REG R_1_1 (88ms) [PD_-32%] → REG R_1_0 (67ms) [PD_-32%] → REG R_1_1 (144ms) [PD_-32%] → REG R_1_0 (16ms) [PD_-33%] → REG R_1_1 (16ms) [PD_-33%] → REG R_1_0 (8ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-34%] → REG R_1_1 (219ms) [PD_-32%] → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_1_0 (0ms) [PD_-36%] → REG R_1_1 (6ms) [PD_-31%] → REG R_2_3 (6ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-61%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-12%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-27%] → REG R_2_3 (0ms) [PD_-100%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-64%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-72%] → REG R_2_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-30%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (8ms) [PD_-77%] → REG R_1_1 (133ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (412ms) [PD_-32%] → REG R_1_1 (231ms) [PD_-33%] → BLINK → FIX R_1_1 (start) [PD_-36%] → REG R_1_0 (4ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_+40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-51%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+25%] → REG R_0_0 (0ms) [PD_-31%] → REG R_3_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-33%] → REG R_3_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (8ms) [PD_-38%] → REG R_1_0 (298ms) [PD_-34%] → REG R_1_1 (24ms) [PD_-33%] → REG R_1_0 (28ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_0 (4ms) [PD_-31%] → REG R_1_1 (4ms) [PD_-34%] → REG R_1_0 (94ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-34%] → REG R_1_1 (286ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (600ms) [PD_-34%] → REG R_1_0 (298ms) [PD_-34%] → REG R_1_1 (102ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-34%] → REG R_1_1 (8ms) [PD_-34%] → REG R_1_0 (100ms) [PD_-33%] → REG R_1_1 (69ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (362ms) [PD_-33%] → REG R_1_0 (661ms) [PD_-33%] → REG R_1_1 (715ms) [PD_-32%] +MS → REG R_1_0 (184ms) [PD_-32%] +MS → REG R_1_1 (550ms) [PD_-35%] +MS → BLINK → FIX R_1_1 (start) [PD_-36%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_-1 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_+15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_0 (7ms) [PD_-38%] → REG R_1_1 (64ms) [PD_-36%] → REG R_1_0 (1154ms) [PD_-32%] → BLINK → FIX R_1_0 (start) [PD_-39%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-38%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-39%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (500ms) [PD_-33%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (904ms) [PD_-32%] → REG R_1_1 (892ms) [PD_-35%] → REG R_1_0 (3240ms) [PD_-31%] → BLINK → FIX R_1_0 (start) [PD_-34%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-69%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (12ms) [PD_-31%] → REG R_1_0 (1024ms) [PD_-31%] → BLINK → FIX R_1_0 (start) [PD_-34%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-38%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (1022ms) [PD_-33%] → REG R_1_1 (55ms) [PD_-29%] → REG R_1_2 (2128ms) [PD_-32%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-36%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-37%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-33%] → REG R_0_4 (0ms) [PD_-73%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-71%] → REG R_1_2 (0ms) [PD_+45%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (6ms) [PD_-34%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_2 (186ms) [PD_-32%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-34%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-41%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-65%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-33%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_2 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (211ms) [PD_-29%] → REG R_1_0 (4323ms) [PD_-28%] → BLINK → FIX R_1_0 (start) [PD_-29%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-33%] → REG R_2_3 (9ms) [PD_-100%] → REG R_1_0 (2ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (7ms) [PD_-81%] → REG R_0_0 (7ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-65%] → REG R_0_0 (8ms) [PD_-31%] → REG R_1_0 (8ms) [PD_-67%] → REG R_0_0 (8ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (8ms) [PD_-64%] → REG R_1_0 (1696ms) [PD_-30%] → BLINK → FIX R_1_0 (start) [PD_-33%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-58%] → REG R_2_3 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-29%] → REG R_0_0 (8ms) [PD_-81%] → REG R_1_0 (8ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-38%] → REG R_0_0 (7ms) [PD_-34%] → REG R_1_1 (803ms) [PD_-34%] → BLINK → FIX R_1_1 (start) [PD_-36%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_2_3 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-52%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_2_3 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-65%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_2_3 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-51%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-46%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-41%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (3292ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (8ms) [PD_-66%] → REG R_1_0 (662ms) [PD_-44%] +MS → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-68%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-65%] → REG R_0_-1 (0ms) [PD_-63%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-37%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-37%] → JMP R_3_-5 → FIX R_3_-5 (0ms) [PD_-35%] → REG R_0_-1 (0ms) [PD_-100%] → JMP R_2_-2 → FIX R_2_-2 (0ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-37%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-34%] → REG R_2_-1 (0ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-34%] → REG R_2_-1 (0ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-36%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-34%] → REG R_2_-1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-33%] → REG R_3_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-39%] → REG R_3_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (10ms) [PD_-32%] → REG R_1_0 (1422ms) [PD_-32%] → BLINK → FIX R_1_0 (start) [PD_-32%] → REG R_2_3 (16ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-66%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_4 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-35%] → REG R_2_3 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-36%] → REG R_2_3 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-36%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_2_3 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_2_3 (0ms) [PD_-33%] → REG R_1_0 (182ms) [PD_-33%] → REG R_1_1 (1024ms) [PD_-34%] → REG R_1_0 (700ms) [PD_-32%] → BLINK → FIX R_1_0 (start) [PD_-29%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-29%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (40ms) [PD_-65%] → REG R_1_0 (5ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-31%] → REG R_0_0 (8ms) [PD_-29%] → REG R_1_0 (150ms) [PD_-30%] → BLINK → FIX R_1_0 (start) [PD_-35%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+11%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-56%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-69%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-72%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_-1 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-58%] → REG R_0_-1 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_0_-1 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_-1 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (880ms) [PD_-32%] → REG R_0_1 (301ms) [PD_-31%] → BLINK → FIX R_0_1 (start) [PD_-39%] → REG R_0_2 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-42%] → REG R_0_2 (0ms) [PD_-22%] → REG R_0_1 (8ms) [PD_-41%] → REG R_0_2 (918ms) [PD_-42%] → REG R_1_2 (0ms) [PD_-41%] → REG R_0_2 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-39%] → REG R_0_2 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-39%] → REG R_0_2 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-72%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-57%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-36%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-38%] → REG R_0_0 (15ms) [PD_-69%] → REG R_1_0 (921ms) [PD_-33%] → REG R_1_1 (57ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_0 (303ms) [PD_-31%] → REG R_1_1 (737ms) [PD_-30%] → REG R_1_0 (1559ms) [PD_-30%] → REG R_1_1 (404ms) [PD_-32%] → End
P38_M04,Start → FIX R_1_1 (start) [PD_-31%] → JMP R_2_3 → FIX R_2_3 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (786ms) [PD_-28%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-67%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (8ms) [PD_-59%] → REG R_1_1 (876ms) [PD_-27%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_0_0 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-46%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_2_3 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-28%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_2_3 (0ms) [PD_-61%] → REG R_1_1 (0ms) [PD_+25%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_2_3 (8ms) [PD_-100%] → REG R_1_1 (2350ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-53%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (4134ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-24%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-28%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-27%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-27%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-0%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-28%] → REG R_0_2 (0ms) [PD_-46%] → REG R_1_2 (0ms) [PD_-28%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-29%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+26%] → REG R_0_2 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-28%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-27%] → REG R_0_2 (24ms) [PD_-46%] → REG R_1_2 (8ms) [PD_+48%] → REG R_0_2 (24ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-28%] → REG R_0_2 (8ms) [PD_-61%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (104ms) [PD_-29%] +MS → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (47ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-30%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-100%] → SAC R_0_3 → FIX R_0_3 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-31%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-30%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-28%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-30%] → REG R_0_3 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-31%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-31%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-31%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-29%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_2 (8ms) [PD_-65%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_3 (8ms) [PD_-24%] → REG R_1_2 (8ms) [PD_-65%] → REG R_0_3 (8ms) [PD_-24%] → REG R_1_2 (8ms) [PD_-65%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-60%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (8ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-30%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-30%] → REG R_0_3 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-28%] → REG R_0_3 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-27%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-25%] → REG R_0_2 (0ms) [PD_-38%] → REG R_1_2 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-58%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-66%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-65%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-34%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-24%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-37%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (5872ms) [PD_-24%] → REG R_1_0 (202ms) [PD_-27%] → REG R_1_1 (3728ms) [PD_-28%] → REG R_1_2 (82ms) [PD_-26%] → REG R_0_2 (44ms) [PD_-22%] → REG R_1_2 (466ms) [PD_-27%] → REG R_0_2 (668ms) [PD_-25%] → REG R_1_2 (4ms) [PD_-25%] → REG R_0_2 (17ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-32%] → REG R_0_2 (12ms) [PD_-25%] → REG R_1_2 (4ms) [PD_-26%] → REG R_0_2 (48ms) [PD_-26%] → REG R_1_2 (16ms) [PD_-30%] → REG R_0_2 (524ms) [PD_-25%] → REG R_1_2 (7ms) [PD_-27%] → REG R_0_2 (12ms) [PD_-25%] → REG R_1_2 (36ms) [PD_-26%] → REG R_0_2 (12ms) [PD_-26%] → REG R_1_2 (4ms) [PD_-26%] → REG R_0_2 (5ms) [PD_-20%] → REG R_1_2 (4ms) [PD_-26%] → REG R_0_2 (4ms) [PD_-31%] → REG R_1_2 (45ms) [PD_-27%] → REG R_0_2 (7ms) [PD_-33%] → REG R_1_2 (12ms) [PD_-29%] → REG R_0_2 (12ms) [PD_-26%] → REG R_1_2 (8ms) [PD_-23%] → REG R_0_2 (35ms) [PD_-27%] → REG R_1_2 (4ms) [PD_-26%] → REG R_0_2 (12ms) [PD_-23%] → REG R_1_2 (21ms) [PD_-26%] → REG R_0_2 (12ms) [PD_-25%] → REG R_1_2 (4ms) [PD_-26%] → REG R_0_2 (798ms) [PD_-24%] → BLINK → FIX R_0_2 (start) [PD_-32%] → REG R_1_2 (0ms) [PD_-32%] → REG R_0_2 (8ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-30%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-29%] → REG R_0_2 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-31%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-31%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-40%] → REG R_1_2 (0ms) [PD_-30%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-29%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-55%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+16%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-19%] → REG R_1_1 (1384ms) [PD_-28%] → REG R_1_2 (19ms) [PD_-33%] → REG R_1_1 (3560ms) [PD_-30%] → BLINK → FIX R_1_1 (start) [PD_-33%] → REG R_2_3 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-37%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-43%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-56%] → REG R_1_2 (438ms) [PD_-29%] → REG R_1_1 (24ms) [PD_-31%] → REG R_1_2 (37ms) [PD_-24%] → REG R_0_2 (3957ms) [PD_-42%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (671ms) [PD_-44%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-51%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-33%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-29%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-30%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_+37%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-36%] → REG R_0_0 (9ms) [PD_-30%] → REG R_1_1 (7268ms) [PD_-31%] +MS → REG R_1_2 (696ms) [PD_-32%] → REG R_0_2 (1790ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-36%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-37%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-33%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-35%] → REG R_0_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_2 (0ms) [PD_-27%] → REG R_1_1 (6844ms) [PD_-31%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_0 (4ms) [PD_-31%] → REG R_1_1 (2ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_0 (8ms) [PD_-50%] → REG R_1_1 (1848ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (4ms) [PD_-26%] → REG R_1_1 (4ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (42ms) [PD_-26%] → REG R_1_0 (9ms) [PD_-26%] → REG R_1_1 (7ms) [PD_-24%] → REG R_1_0 (4ms) [PD_-24%] → REG R_1_1 (16ms) [PD_-26%] → REG R_1_0 (4ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (4ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-29%] → REG R_1_0 (4ms) [PD_-23%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-30%] → SAC R_2_0 → FIX R_2_0 (660ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-24%] → REG R_1_1 (250ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-43%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-39%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_3 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_3 (0ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-42%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-43%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-42%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_2_3 (8ms) [PD_-100%] → REG R_1_1 (1367ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-29%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_0 (8ms) [PD_-27%] → REG R_1_1 (985ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-37%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-70%] → REG R_1_1 (0ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_0 (16ms) [PD_-54%] → REG R_1_1 (6898ms) [PD_-30%] +MS → REG R_1_0 (0ms) [PD_-31%] → REG R_1_1 (1ms) [PD_-30%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (8526ms) [PD_-32%] → REG R_1_0 (410ms) [PD_-35%] → BLINK → FIX R_1_0 (start) [PD_-51%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-39%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_0 (8ms) [PD_-29%] → REG R_1_0 (1606ms) [PD_-36%] → BLINK → FIX R_1_0 (start) [PD_-39%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_2_3 (8ms) [PD_-74%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_3 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-33%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-38%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-62%] → REG R_1_1 (754ms) [PD_-35%] → End
P39_M01,Start → FIX R_1_1 (start) [PD_-29%] → SAC R_1_0 → FIX R_1_0 (10ms) [PD_-26%] → REG R_1_1 (203ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (6136ms) [PD_-28%] +MS → REG R_1_0 (130ms) [PD_-26%] → REG R_1_1 (5505ms) [PD_-27%] +MS → REG R_1_0 (220ms) [PD_-26%] → REG R_1_1 (9409ms) [PD_-27%] +MS → REG R_1_0 (885ms) [PD_-24%] → REG R_1_1 (260ms) [PD_-25%] → End
P39_M02,Start → FIX R_1_1 (start) [PD_-33%] → BLINK → FIX R_1_1 (start) [PD_-33%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-44%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-39%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-38%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-30%] → REG R_1_1 (8ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-31%] → SAC R_0_1 → FIX R_0_1 (8ms) [PD_-66%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-43%] → REG R_1_1 (24268ms) [PD_-29%] +MS → SAC R_1_0 → FIX R_1_0 (202ms) [PD_-35%] → REG R_1_1 (440ms) [PD_-33%] → REG R_1_0 (2ms) [PD_-33%] → REG R_1_1 (51ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (11ms) [PD_-32%] → REG R_1_0 (17ms) [PD_-33%] → REG R_1_1 (4ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (3ms) [PD_-31%] → REG R_1_0 (16ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_0 (4ms) [PD_-32%] → REG R_1_1 (14ms) [PD_-31%] → REG R_1_0 (76ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (44ms) [PD_-32%] → REG R_1_1 (4ms) [PD_-30%] → REG R_1_0 (187ms) [PD_-32%] → REG R_1_1 (10870ms) [PD_-28%] +MS → End
P39_M03,Start → FIX R_1_1 (start) [PD_-27%] → BLINK → FIX R_1_1 (start) [PD_-23%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-21%] → REG R_1_1 (2ms) [PD_-100%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (32ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-40%] → REG R_1_1 (2195ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-56%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (1565ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (7ms) [PD_-59%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_0_1 (8ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-63%] → REG R_0_1 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (7ms) [PD_-18%] → REG R_1_1 (3478ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (63ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-74%] → REG R_1_0 (8ms) [PD_-29%] → REG R_1_1 (788ms) [PD_-18%] → REG R_1_0 (224ms) [PD_-17%] → REG R_1_1 (783ms) [PD_-17%] → REG R_1_0 (579ms) [PD_-18%] → REG R_1_1 (1954ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (612ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-67%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-71%] → REG R_2_0 (0ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-57%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-24%] → SAC R_0_-1 → FIX R_0_-1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-30%] → REG R_3_1 (0ms) [PD_-26%] → REG R_1_1 (704ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-61%] → REG R_0_1 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-48%] → REG R_1_1 (913ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_2_0 (0ms) [PD_-67%] → REG R_3_1 (5ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (6ms) [PD_-40%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_3_1 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-58%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (2560ms) [PD_-21%] → REG R_1_0 (4656ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (268ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (4ms) [PD_-21%] → REG R_1_1 (1565ms) [PD_-22%] → REG R_1_0 (16ms) [PD_-24%] → REG R_1_1 (12ms) [PD_-14%] → REG R_1_0 (696ms) [PD_-19%] → BLINK → FIX R_1_0 (start) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_1 (8ms) [PD_-29%] → REG R_1_0 (8ms) [PD_-27%] → REG R_0_1 (8ms) [PD_-18%] → REG R_1_0 (9ms) [PD_-20%] → REG R_0_1 (13ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_0 (9ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_0 (830ms) [PD_-16%] → BLINK → FIX R_1_0 (start) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-76%] → REG R_1_1 (8ms) [PD_-57%] → REG R_1_0 (8ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-60%] → REG R_1_1 (8ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (11ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (8ms) [PD_-19%] → REG R_1_0 (5ms) [PD_-22%] → REG R_0_0 (3ms) [PD_-19%] → REG R_1_0 (388ms) [PD_-16%] → BLINK → FIX R_1_0 (start) [PD_-22%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (16ms) [PD_-79%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (37ms) [PD_-91%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (8ms) [PD_-16%] → REG R_1_0 (9ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (11ms) [PD_-17%] → REG R_1_0 (939ms) [PD_-15%] → REG R_1_1 (429ms) [PD_-16%] → REG R_1_0 (2547ms) [PD_-19%] → BLINK → FIX R_1_0 (start) [PD_-30%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (18ms) [PD_-50%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-69%] → REG R_3_1 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (60ms) [PD_-20%] → REG R_1_0 (16ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (1060ms) [PD_-20%] → REG R_1_1 (492ms) [PD_-18%] → REG R_1_0 (86ms) [PD_-18%] → REG R_1_1 (214ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (340ms) [PD_-21%] → REG R_1_1 (972ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_3_1 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-28%] → REG R_3_1 (8ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-25%] → REG R_3_1 (0ms) [PD_-34%] → REG R_1_1 (8ms) [PD_-31%] → REG R_3_1 (0ms) [PD_-24%] → REG R_1_1 (1452ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-40%] → REG R_0_-1 (0ms) [PD_-20%] → REG R_3_1 (5ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (20ms) [PD_-74%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-25%] → REG R_1_1 (1412ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (240ms) [PD_-19%] → REG R_1_1 (2645ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-34%] → REG R_1_1 (8ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (484ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-45%] → REG R_3_1 (7ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (32ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (612ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (5ms) [PD_-36%] → REG R_0_0 (4ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-60%] → REG R_0_1 (16ms) [PD_-19%] → REG R_1_1 (1252ms) [PD_-18%] → REG R_1_0 (2240ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (195ms) [PD_-18%] +MS → REG R_1_1 (95ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (980ms) [PD_-19%] → BLINK → FIX R_1_0 (start) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-37%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-14%] → REG R_3_1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-14%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (25ms) [PD_-23%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-32%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-26%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-23%] → REG R_1_1 (1930ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-34%] → REG R_3_1 (5ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-71%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (1ms) [PD_-79%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (8ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (2051ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-54%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-37%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (310ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (12ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_0 (23ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (4ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (35ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (202ms) [PD_-15%] → REG R_1_1 (4465ms) [PD_-19%] → REG R_1_0 (904ms) [PD_-19%] → REG R_1_1 (1290ms) [PD_-19%] → End
P39_M04,Start → FIX R_1_1 (start) [PD_-21%] +MS → BLINK → FIX R_1_1 (start) [PD_-29%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (20ms) [PD_-49%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-57%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-50%] → REG R_0_1 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-51%] → REG R_0_1 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-32%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-25%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-23%] → REG R_1_1 (16808ms) [PD_-22%] +MS → BLINK → FIX R_1_1 (start) [PD_-35%] → JMP R_3_1 → FIX R_3_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_3_1 (8ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-59%] → REG R_3_1 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (10ms) [PD_-100%] → REG R_0_0 (4ms) [PD_-59%] → REG R_3_1 (5ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-44%] → REG R_3_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-25%] → REG R_1_1 (474ms) [PD_-22%] → End
P40_M01,Start → FIX R_1_1 (start) [PD_-22%] +MS → SAC R_1_0 → FIX R_1_0 (301ms) [PD_-20%] → SAC R_0_0 → FIX R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (32ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (4ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (12ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (24ms) [PD_-38%] → REG R_1_0 (1ms) [PD_-25%] → REG R_0_0 (8ms) [PD_-19%] → REG R_1_0 (10ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-51%] → REG R_1_0 (8ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-18%] → REG R_1_0 (8ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (7ms) [PD_-59%] → REG R_1_0 (8ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-60%] → REG R_1_0 (8ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-19%] → REG R_1_0 (8ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_0 (8ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_0_0 (12ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (17ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_0 (8ms) [PD_-54%] → JMP R_2_-1 → FIX R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_2_-1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (13566ms) [PD_-20%] +MS → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_1_0 (80ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-23%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-23%] → REG R_1_1 (23782ms) [PD_-20%] +MS → End
P40_M02,Start → FIX R_1_2 (start) [PD_-18%] → SAC R_1_1 → FIX R_1_1 (3678ms) [PD_-13%] → SAC R_1_0 → FIX R_1_0 (58ms) [PD_-10%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-14%] → REG R_1_0 (8ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_0 (15ms) [PD_-7%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (12ms) [PD_-15%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (12ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_0 (16ms) [PD_-15%] → REG R_0_0 (8ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (8ms) [PD_-16%] → REG R_0_0 (8ms) [PD_+6%] → REG R_1_0 (33ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (25ms) [PD_-7%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (21ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (10ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (9ms) [PD_-16%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (6ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (31ms) [PD_-6%] → REG R_1_0 (8ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_0 (32ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-54%] → REG R_1_0 (8ms) [PD_-82%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-13%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-6%] → REG R_1_0 (18ms) [PD_-64%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-13%] → JMP R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_2_0 (8ms) [PD_-51%] → REG R_1_1 (28ms) [PD_-11%] +MS → REG R_1_2 (1056ms) [PD_-15%] → REG R_1_1 (14ms) [PD_-15%] → REG R_1_2 (371ms) [PD_-18%] → REG R_1_1 (5684ms) [PD_-19%] → REG R_1_2 (540ms) [PD_-19%] → REG R_1_1 (168ms) [PD_-14%] → REG R_1_2 (1225ms) [PD_-18%] → REG R_1_1 (2599ms) [PD_-15%] → REG R_1_2 (284ms) [PD_-15%] → REG R_1_1 (1160ms) [PD_-13%] → REG R_1_2 (12ms) [PD_-15%] → REG R_1_1 (13ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (40ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (4ms) [PD_-16%] → REG R_1_2 (8ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (70ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (4ms) [PD_-16%] → REG R_1_1 (4ms) [PD_-20%] → REG R_1_2 (742ms) [PD_-17%] → REG R_1_1 (424ms) [PD_-17%] +MS → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (7ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (15ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (152ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (1457ms) [PD_-19%] → REG R_1_1 (534ms) [PD_-19%] → REG R_1_2 (260ms) [PD_-17%] → REG R_1_1 (526ms) [PD_-15%] → REG R_1_2 (12ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_2 (328ms) [PD_-15%] → REG R_1_1 (4ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (1532ms) [PD_-16%] → REG R_1_2 (536ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (192ms) [PD_-16%] → REG R_1_1 (220ms) [PD_-16%] → REG R_1_2 (222ms) [PD_-17%] +MS → REG R_1_1 (8ms) [PD_-14%] → REG R_1_2 (37ms) [PD_-16%] → REG R_1_1 (330ms) [PD_-19%] → REG R_1_2 (1151ms) [PD_-21%] → REG R_1_1 (4278ms) [PD_-19%] → REG R_1_2 (808ms) [PD_-18%] → REG R_1_1 (156ms) [PD_-15%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (25ms) [PD_-16%] → REG R_1_2 (4ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (224ms) [PD_-12%] → REG R_1_1 (112ms) [PD_-12%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (4ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (154ms) [PD_-13%] → REG R_1_2 (4ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (4ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (25ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (188ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (33ms) [PD_-15%] → REG R_1_1 (27ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (96ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (404ms) [PD_-17%] → REG R_1_2 (721ms) [PD_-17%] → REG R_1_1 (124ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_2 (28ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (8ms) [PD_-62%] → REG R_1_1 (8ms) [PD_-56%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (14ms) [PD_-60%] → REG R_1_1 (41ms) [PD_-51%] → REG R_1_2 (0ms) [PD_-64%] → REG R_1_1 (252ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_1 (77ms) [PD_-14%] → REG R_1_1 (145ms) [PD_-10%] → REG R_1_2 (194ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (4ms) [PD_-15%] → REG R_1_1 (302ms) [PD_-9%] → REG R_1_2 (581ms) [PD_-11%] → REG R_1_1 (2120ms) [PD_-11%] → REG R_1_2 (621ms) [PD_-13%] → End
P40_M03,Start → FIX R_1_1 (start) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-33%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-8%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (36ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-7%] → REG R_2_0 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-5%] → REG R_2_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-44%] → REG R_1_1 (8ms) [PD_-55%] → REG R_0_0 (8ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (16ms) [PD_-17%] → REG R_1_1 (472ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_0 (8ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_0 (40ms) [PD_-30%] → REG R_1_1 (1364ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_+1%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (17ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → JMP R_1_4 → FIX R_1_4 (0ms) [PD_+18%] → REG R_0_0 (12ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (920ms) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (8ms) [PD_-65%] → REG R_2_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_1 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_+6%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_1 (8ms) [PD_-48%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_0 (0ms) [PD_-17%] → SAC R_2_-1 → FIX R_2_-1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-15%] → REG R_2_0 (8ms) [PD_-15%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-14%] → JMP R_1_2 → FIX R_1_2 (0ms) [PD_-46%] → REG R_2_0 (8ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-52%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (9ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-2%] → REG R_2_0 (0ms) [PD_+100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → SAC R_0_-1 → FIX R_0_-1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-58%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (1474ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-1_-3 → FIX R_-1_-3 (0ms) [PD_-35%] → REG R_1_0 (25ms) [PD_-62%] → REG R_1_1 (672ms) [PD_-7%] → REG R_1_0 (10ms) [PD_-1%] → REG R_1_1 (399ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-6%] → BLINK → FIX R_1_0 (start) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_-1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (8ms) [PD_-2%] → REG R_0_0 (8ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (8ms) [PD_-3%] → REG R_0_0 (8ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_+30%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_+30%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_+30%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_+30%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_+30%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (8ms) [PD_-4%] → REG R_0_0 (8ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_+32%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_-1 (0ms) [PD_+31%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (8ms) [PD_+13%] → REG R_0_0 (0ms) [PD_+33%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (8ms) [PD_+2%] → REG R_1_0 (8ms) [PD_-5%] → REG R_0_-1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-49%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-70%] → REG R_0_0 (8ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_0 (8ms) [PD_-55%] → REG R_0_0 (8ms) [PD_-77%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (8ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (8ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (8ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (13ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (5ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (7ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (8ms) [PD_-23%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-66%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (8ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_0 (8ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-31%] → REG R_1_0 (8ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_0 (8ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (8ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (8ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-0%] → REG R_1_0 (8ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-83%] → REG R_1_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-69%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (8ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-59%] → REG R_0_-1 (0ms) [PD_-3%] → REG R_1_-1 (0ms) [PD_-11%] → REG R_0_-1 (0ms) [PD_-30%] → REG R_1_-1 (0ms) [PD_-11%] → REG R_0_-1 (0ms) [PD_-4%] → REG R_1_-1 (4ms) [PD_-55%] → REG R_0_-1 (8ms) [PD_-6%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-69%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_+1%] → REG R_0_-1 (0ms) [PD_-10%] → REG R_0_4 (0ms) [PD_+2%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (24ms) [PD_-88%] → REG R_2_1 (16ms) [PD_-74%] → REG R_2_-1 (0ms) [PD_-100%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-21%] → REG R_2_-1 (0ms) [PD_-20%] → REG R_2_1 (8ms) [PD_-20%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → JMP R_3_-5 → FIX R_3_-5 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-59%] → JMP R_9_-38 → FIX R_9_-38 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_0_7 → FIX R_0_7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_3_-4 → FIX R_3_-4 (0ms) [PD_-100%] → REG R_3_-5 (0ms) [PD_-53%] → REG R_2_0 (0ms) [PD_-53%] → JMP R_-7_30 → FIX R_-7_30 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-17%] → REG R_2_-1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-10%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (220ms) [PD_+0%] → BLINK → FIX R_1_0 (start) [PD_-10%] → REG R_0_0 (0ms) [PD_+7%] → REG R_1_0 (10ms) [PD_-53%] → REG R_0_0 (7ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_+20%] → REG R_1_0 (8ms) [PD_-53%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+6%] → REG R_1_0 (8ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-50%] → REG R_1_0 (8ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (8ms) [PD_+15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-51%] → REG R_1_0 (8ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_+1%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-53%] → REG R_0_-1 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (8ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-74%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (8ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-0%] → REG R_1_0 (8ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (8ms) [PD_-6%] → REG R_0_-1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_-1 (8ms) [PD_-6%] → REG R_1_-1 (8ms) [PD_-54%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-9%] → REG R_0_-1 (8ms) [PD_-50%] → REG R_1_-1 (8ms) [PD_-6%] → REG R_0_-1 (8ms) [PD_-50%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-2%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-7%] → SAC R_0_-2 → FIX R_0_-2 (0ms) [PD_-7%] → REG R_0_-1 (0ms) [PD_-8%] → REG R_0_-2 (16ms) [PD_-56%] → SAC R_0_-3 → FIX R_0_-3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-11%] → JMP R_-2_-6 → FIX R_-2_-6 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-43%] → JMP R_-4_-10 → FIX R_-4_-10 (0ms) [PD_-58%] → REG R_1_-1 (0ms) [PD_-13%] → JMP R_4_7 → FIX R_4_7 (0ms) [PD_-6%] → REG R_1_-1 (0ms) [PD_-12%] → REG R_4_7 (0ms) [PD_-8%] → REG R_1_-1 (0ms) [PD_-100%] → JMP R_3_5 → FIX R_3_5 (0ms) [PD_-6%] → REG R_1_-1 (0ms) [PD_-12%] → JMP R_4_6 → FIX R_4_6 (0ms) [PD_-9%] → REG R_1_-1 (0ms) [PD_-49%] → REG R_3_5 (0ms) [PD_-38%] → REG R_1_-1 (8ms) [PD_-13%] → REG R_3_5 (0ms) [PD_-9%] → SAC R_4_5 → FIX R_4_5 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → JMP R_3_4 → FIX R_3_4 (0ms) [PD_-65%] → REG R_1_-1 (0ms) [PD_-14%] → REG R_3_4 (0ms) [PD_-56%] → REG R_1_-1 (0ms) [PD_-15%] → REG R_3_4 (0ms) [PD_-13%] → REG R_1_-1 (0ms) [PD_-13%] → REG R_3_4 (0ms) [PD_-14%] → REG R_1_-1 (0ms) [PD_-49%] → REG R_3_4 (0ms) [PD_-55%] → REG R_1_-1 (8ms) [PD_-54%] → REG R_3_5 (0ms) [PD_-52%] → REG R_1_-1 (0ms) [PD_-62%] → REG R_3_4 (8ms) [PD_-58%] → REG R_1_-1 (0ms) [PD_-7%] → JMP R_3_3 → FIX R_3_3 (0ms) [PD_-50%] → REG R_1_-1 (8ms) [PD_-43%] → REG R_3_3 (0ms) [PD_-45%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-55%] → REG R_1_-1 (0ms) [PD_-7%] → REG R_3_3 (0ms) [PD_-52%] → REG R_0_-1 (0ms) [PD_-5%] → REG R_3_3 (8ms) [PD_-15%] → REG R_0_-1 (0ms) [PD_-6%] → REG R_3_3 (0ms) [PD_-50%] → REG R_1_-1 (0ms) [PD_-5%] → REG R_3_3 (0ms) [PD_-5%] → REG R_1_-1 (0ms) [PD_-5%] → REG R_3_3 (0ms) [PD_-17%] → REG R_0_-1 (8ms) [PD_-52%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-55%] → REG R_1_-1 (0ms) [PD_-7%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-56%] → REG R_1_-1 (52ms) [PD_-59%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-50%] → REG R_1_-1 (0ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-55%] → REG R_2_-1 (0ms) [PD_-49%] → REG R_1_-1 (0ms) [PD_-6%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_-1 (0ms) [PD_-7%] → REG R_0_3 (8ms) [PD_-2%] → REG R_1_-1 (8ms) [PD_-53%] → REG R_0_3 (8ms) [PD_-50%] → REG R_1_-1 (0ms) [PD_-6%] → REG R_0_-1 (0ms) [PD_-8%] → REG R_0_3 (8ms) [PD_-51%] → REG R_0_-1 (0ms) [PD_-7%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-7%] → REG R_0_3 (0ms) [PD_-1%] → REG R_0_-1 (0ms) [PD_-39%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-2%] → REG R_0_3 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-50%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-1%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-2%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-2%] → REG R_0_1 (8ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-0%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-81%] → REG R_0_1 (0ms) [PD_-7%] → REG R_0_0 (48ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_1 (9ms) [PD_-3%] → REG R_2_-1 (0ms) [PD_+7%] → REG R_1_1 (1133ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_+31%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (24ms) [PD_-51%] → REG R_1_0 (16ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-70%] → REG R_1_1 (179ms) [PD_-20%] → REG R_1_2 (145ms) [PD_+1%] → REG R_1_1 (392ms) [PD_-4%] +MS → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-9%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_2 (7ms) [PD_-50%] → REG R_0_1 (0ms) [PD_-64%] → REG R_1_2 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_0 (10ms) [PD_-73%] → REG R_1_1 (6ms) [PD_+15%] → REG R_1_2 (8ms) [PD_-56%] → REG R_1_1 (7ms) [PD_-5%] → REG R_1_2 (53ms) [PD_-9%] → REG R_1_1 (3ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (1034ms) [PD_-6%] +MS → REG R_1_2 (11ms) [PD_-9%] → REG R_1_1 (409ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_0 (5ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (52ms) [PD_-34%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (25ms) [PD_-2%] → REG R_1_2 (7ms) [PD_-9%] → REG R_1_1 (10ms) [PD_-56%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (11ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-36%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_2 (6ms) [PD_+2%] → REG R_1_1 (483ms) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (6ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-60%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (551ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-1%] → REG R_1_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_0 (8ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-51%] → REG R_1_1 (8ms) [PD_+5%] → REG R_0_0 (8ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-47%] → REG R_0_0 (8ms) [PD_-2%] → REG R_1_1 (559ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (4ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-52%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (356ms) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → SAC R_3_-1 → FIX R_3_-1 (0ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_22_0 → FIX R_22_0 (0ms) [PD_-68%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-15_46 → FIX R_-15_46 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-9_32 → FIX R_-9_32 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_0_6 → FIX R_0_6 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_6 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-33%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-4%] → REG R_0_4 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-56%] → REG R_0_3 (8ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-11%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-67%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_-1 (8ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-7%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_-1 (0ms) [PD_-4%] → REG R_1_1 (468ms) [PD_+7%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-79%] → JMP R_3_-3 → FIX R_3_-3 (0ms) [PD_+14%] → REG R_2_0 (8ms) [PD_-100%] → JMP R_4_-9 → FIX R_4_-9 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-44%] → JMP R_8_-36 → FIX R_8_-36 (0ms) [PD_+11%] → JMP R_60_-275 → FIX R_60_-275 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_7 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_6 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (10ms) [PD_-47%] → REG R_2_-1 (6ms) [PD_-48%] → REG R_0_0 (8ms) [PD_-48%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_0 (8ms) [PD_-70%] → REG R_1_1 (8ms) [PD_-46%] → REG R_2_0 (0ms) [PD_-50%] → REG R_1_1 (519ms) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_-3%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_+40%] → REG R_2_0 (0ms) [PD_+40%] → REG R_0_0 (0ms) [PD_+7%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (32ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_0 (36ms) [PD_-53%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_+7%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_+8%] → REG R_2_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_+8%] → REG R_2_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_0 (8ms) [PD_-54%] → REG R_0_1 (8ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_+3%] → REG R_1_1 (8ms) [PD_-4%] → REG R_0_1 (8ms) [PD_-53%] → REG R_2_1 (8ms) [PD_-67%] → REG R_0_1 (0ms) [PD_-34%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-68%] → REG R_1_1 (8ms) [PD_-2%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-2%] → JMP R_1_3 → FIX R_1_3 (8ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_-1%] → REG R_1_1 (620ms) [PD_+5%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_2 (8ms) [PD_-44%] → REG R_1_1 (0ms) [PD_+11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_2_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-0%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_3 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_3 (0ms) [PD_+28%] → REG R_1_1 (8ms) [PD_-28%] → REG R_2_3 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (40ms) [PD_-11%] → REG R_1_2 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (5ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (55ms) [PD_-56%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_0_2 (6ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-13%] → REG R_2_-1 (8ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-11%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (394ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_2 (10ms) [PD_+10%] → REG R_1_1 (24ms) [PD_+1%] → REG R_1_2 (772ms) [PD_-3%] → REG R_1_1 (4ms) [PD_-12%] → REG R_1_2 (8ms) [PD_-8%] → REG R_1_1 (83ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_2 (429ms) [PD_-7%] → BLINK → FIX R_1_2 (start) [PD_-10%] → REG R_1_1 (4ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (6ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (16ms) [PD_-78%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (8ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-50%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (576ms) [PD_-4%] → BLINK → FIX R_1_2 (start) [PD_-8%] → REG R_1_1 (8ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (8ms) [PD_+2%] → REG R_2_0 (8ms) [PD_-12%] → REG R_2_-1 (11ms) [PD_-100%] → REG R_2_0 (6ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-60%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (9ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (14ms) [PD_-33%] → REG R_1_2 (80ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (31ms) [PD_-6%] → REG R_1_1 (833ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-48%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+5%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (8ms) [PD_-74%] → REG R_1_1 (8ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-53%] → REG R_1_1 (8ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (8ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (8ms) [PD_-3%] → REG R_1_1 (462ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (44ms) [PD_+0%] → REG R_1_2 (512ms) [PD_-4%] → REG R_1_1 (416ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (369ms) [PD_-11%] → BLINK → FIX R_1_2 (start) [PD_-11%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-57%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_1 (8ms) [PD_-72%] → REG R_1_2 (9ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (12ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (464ms) [PD_-8%] → REG R_1_1 (1095ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_0 (7ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (8ms) [PD_-84%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-11%] → REG R_0_0 (10ms) [PD_-9%] → REG R_0_1 (15ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-6%] → REG R_0_2 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (2756ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_1_0 (49ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (115ms) [PD_-25%] → REG R_1_0 (28ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-65%] → REG R_1_0 (51ms) [PD_-42%] → REG R_1_1 (560ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-51%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (7ms) [PD_-75%] → REG R_0_0 (56ms) [PD_-36%] → REG R_2_-1 (8ms) [PD_+4%] → REG R_0_0 (16ms) [PD_-45%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_1 (8ms) [PD_-4%] → REG R_0_0 (16ms) [PD_-4%] → REG R_1_1 (380ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (88ms) [PD_-46%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (156ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-51%] → REG R_1_0 (0ms) [PD_-69%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_0 (7ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-34%] → REG R_2_0 (8ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-84%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-59%] → REG R_1_0 (8ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-63%] → REG R_2_1 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (2172ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (8ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (406ms) [PD_-3%] +MS → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-25%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (54ms) [PD_-29%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-46%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-7%] → REG R_1_1 (215ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+7%] → REG R_1_0 (9ms) [PD_+1%] → REG R_2_0 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-6%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → JMP R_8_-6 → FIX R_8_-6 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (636ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_0 (8ms) [PD_-9%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-50%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-8%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-60%] → REG R_1_1 (8ms) [PD_-60%] → REG R_1_3 (8ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_1 (13ms) [PD_-55%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_1 (159ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_1_0 (11ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-51%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-56%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-62%] → REG R_2_-1 (0ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_-1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_-1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-3%] → REG R_2_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-4%] → REG R_2_1 (8ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (8ms) [PD_-5%] → REG R_1_1 (960ms) [PD_-1%] +MS → REG R_1_2 (329ms) [PD_-6%] → BLINK → FIX R_1_2 (start) [PD_-5%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (8ms) [PD_-36%] → REG R_1_0 (43ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (16ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-49%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (596ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_1_0 (23ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (57ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (892ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-54%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_-1 (0ms) [PD_-7%] → REG R_1_0 (8ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (8ms) [PD_-47%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-45%] → REG R_0_1 (0ms) [PD_-45%] → REG R_1_1 (932ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_7_-3 → FIX R_7_-3 (0ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-9%] → JMP R_32_-6 → FIX R_32_-6 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-7%] → JMP R_-1_3 → FIX R_-1_3 (0ms) [PD_+6%] → REG R_1_0 (9ms) [PD_-100%] → JMP R_-1_0 → FIX R_-1_0 (0ms) [PD_-100%] → REG R_1_1 (64ms) [PD_-21%] → REG R_0_1 (0ms) [PD_+2%] → REG R_1_1 (252ms) [PD_-5%] → REG R_1_2 (12ms) [PD_-7%] → REG R_1_1 (676ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_3 (8ms) [PD_-53%] → REG R_1_2 (141ms) [PD_-7%] → REG R_1_1 (3ms) [PD_-7%] → REG R_1_2 (4ms) [PD_-7%] → REG R_1_1 (368ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (21ms) [PD_-3%] → REG R_1_2 (1159ms) [PD_-9%] → REG R_1_1 (22ms) [PD_-12%] → REG R_1_2 (18ms) [PD_-9%] → REG R_1_1 (136ms) [PD_-10%] → REG R_1_2 (4ms) [PD_-11%] → REG R_1_1 (344ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_1_2 (16ms) [PD_-9%] → REG R_1_1 (16ms) [PD_-46%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-15%] → REG R_2_-1 (9ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-42%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_-1 (8ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_2 (334ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-6%] → REG R_1_2 (4ms) [PD_-4%] → REG R_1_1 (364ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-48%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (7ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-60%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-2%] → REG R_1_0 (8ms) [PD_-57%] → REG R_0_-1 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-69%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (14ms) [PD_-32%] → REG R_0_-1 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-15%] → REG R_2_-1 (8ms) [PD_-57%] → REG R_1_1 (161ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-3%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_2 (8ms) [PD_-19%] → REG R_1_1 (8ms) [PD_+3%] → REG R_1_3 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_3 (16ms) [PD_-14%] → REG R_1_1 (628ms) [PD_+0%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_2 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (52ms) [PD_-70%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-8%] → REG R_1_2 (114ms) [PD_-8%] → REG R_1_1 (420ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_2 (104ms) [PD_-3%] → BLINK → FIX R_1_2 (start) [PD_-5%] → REG R_1_1 (8ms) [PD_-11%] → REG R_1_2 (8ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (9ms) [PD_-55%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+2%] → REG R_1_1 (6ms) [PD_-55%] → REG R_1_2 (7ms) [PD_-49%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-55%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_3 (8ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+39%] → REG R_1_1 (8ms) [PD_-59%] → REG R_1_2 (294ms) [PD_-5%] → BLINK → FIX R_1_2 (start) [PD_-1%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-30%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-52%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_1_2 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_2 (8ms) [PD_-51%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (8ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-50%] → REG R_1_1 (8ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (53ms) [PD_-43%] → REG R_0_1 (0ms) [PD_-35%] → REG R_0_0 (8ms) [PD_-51%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (32ms) [PD_-63%] → REG R_2_-1 (9ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-4%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (11ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (7ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-50%] → REG R_0_0 (6ms) [PD_-53%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_3_0 (0ms) [PD_-74%] → REG R_0_0 (0ms) [PD_-6%] → JMP R_3_-2 → FIX R_3_-2 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → JMP R_-18_52 → FIX R_-18_52 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-10_31 → FIX R_-10_31 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-3_14 → FIX R_-3_14 (0ms) [PD_+0%] → REG R_0_0 (8ms) [PD_-52%] → JMP R_-3_12 → FIX R_-3_12 (0ms) [PD_-2%] → JMP R_-1_8 → FIX R_-1_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → JMP R_-1_10 → FIX R_-1_10 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-53%] → REG R_-1_10 (0ms) [PD_-100%] → SAC R_0_9 → FIX R_0_9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_9 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-5%] → JMP R_0_10 → FIX R_0_10 (0ms) [PD_-2%] → REG R_0_7 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-5%] → REG R_0_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_9 (0ms) [PD_+1%] → REG R_0_0 (8ms) [PD_-5%] → REG R_0_7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_0_6 (0ms) [PD_-100%] → REG R_0_7 (0ms) [PD_-7%] → REG R_0_0 (6ms) [PD_-54%] → REG R_0_7 (0ms) [PD_-3%] → REG R_0_9 (0ms) [PD_-5%] → REG R_0_0 (8ms) [PD_-4%] → JMP R_0_8 → FIX R_0_8 (0ms) [PD_-4%] → REG R_0_7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → JMP R_1_7 → FIX R_1_7 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → JMP R_1_6 → FIX R_1_6 (0ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-53%] → REG R_1_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_0_7 (0ms) [PD_-6%] → REG R_1_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_6 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_7 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_6 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-51%] → REG R_1_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_6 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → JMP R_1_5 → FIX R_1_5 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_1_5 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_5 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_+7%] → REG R_1_5 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-26%] → REG R_1_5 (7ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-43%] → REG R_1_5 (16ms) [PD_-10%] → SAC R_2_4 → FIX R_2_4 (24ms) [PD_-33%] → SAC R_2_5 → FIX R_2_5 (8ms) [PD_-79%] → REG R_0_0 (8ms) [PD_-54%] → JMP R_3_7 → FIX R_3_7 (0ms) [PD_-10%] → REG R_0_-1 (0ms) [PD_-8%] → REG R_2_5 (8ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-8%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-36%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-19%] → REG R_2_4 (8ms) [PD_-55%] → REG R_0_0 (8ms) [PD_-28%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_4 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-37%] → REG R_2_4 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-49%] → REG R_2_4 (7ms) [PD_-37%] → REG R_0_0 (9ms) [PD_-53%] → REG R_2_4 (12ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_4 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-8%] → REG R_2_4 (10ms) [PD_-57%] → REG R_0_0 (6ms) [PD_-7%] → REG R_2_4 (7ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_4 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_4 (0ms) [PD_-7%] → REG R_0_0 (8ms) [PD_-7%] → REG R_2_4 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-57%] → REG R_2_3 (0ms) [PD_-15%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-78%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_3_4 (8ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_4 (0ms) [PD_-17%] → REG R_0_-1 (0ms) [PD_-8%] → REG R_3_4 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_3_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-59%] → REG R_3_4 (0ms) [PD_-16%] → REG R_0_-1 (0ms) [PD_-60%] → REG R_3_5 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-49%] → REG R_3_5 (0ms) [PD_-20%] → REG R_0_-1 (0ms) [PD_-7%] → REG R_3_4 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-7%] → JMP R_-3_-7 → FIX R_-3_-7 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-44%] → REG R_0_-1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-7%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-58%] → REG R_0_-1 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_0_-2 (0ms) [PD_-61%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-15%] → REG R_0_0 (8ms) [PD_-39%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-52%] → REG R_2_-1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-52%] → REG R_2_-1 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-29%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_2 (417ms) [PD_-2%] → REG R_1_1 (389ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (1436ms) [PD_-8%] → REG R_1_1 (339ms) [PD_-5%] → REG R_1_2 (86ms) [PD_-5%] → BLINK → FIX R_1_2 (start) [PD_-7%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (8ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (900ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_2 (0ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (8ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-43%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_1 (2327ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-3%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-50%] → REG R_1_0 (8ms) [PD_-57%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-33%] → REG R_2_-1 (8ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (256ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+71%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_-1 (14ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (62ms) [PD_-45%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-2%] → REG R_2_0 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (894ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-18%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-59%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-1%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_+2%] → REG R_2_1 (0ms) [PD_-20%] → REG R_2_2 (8ms) [PD_-46%] → REG R_2_1 (0ms) [PD_-22%] → REG R_2_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_-1 (0ms) [PD_-18%] → REG R_2_2 (0ms) [PD_-19%] → REG R_2_-1 (0ms) [PD_+13%] → REG R_2_2 (8ms) [PD_-54%] → REG R_1_2 (0ms) [PD_-15%] → REG R_2_2 (0ms) [PD_-39%] → REG R_1_1 (8ms) [PD_-13%] → REG R_2_2 (8ms) [PD_-13%] → REG R_1_1 (388ms) [PD_-4%] → REG R_1_2 (10ms) [PD_-3%] → REG R_1_1 (310ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_1 (332ms) [PD_-10%] → REG R_1_2 (58ms) [PD_-11%] → REG R_1_1 (6ms) [PD_-7%] → REG R_1_2 (31ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (78ms) [PD_-12%] → REG R_1_1 (4ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (596ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-50%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-67%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-10%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_2_2 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_0 (8ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (8ms) [PD_-83%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_0 (8ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (13ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (5ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (202ms) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (883ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_0 (48ms) [PD_-51%] → REG R_1_1 (8ms) [PD_-35%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (181ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-73%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (9ms) [PD_-22%] → REG R_2_1 (0ms) [PD_+2%] → REG R_1_1 (24ms) [PD_-43%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_2 (0ms) [PD_+2%] → REG R_1_1 (128ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-32%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-57%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (24ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-69%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-53%] → REG R_1_1 (8ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_1 (313ms) [PD_+3%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+10%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+5%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+10%] → REG R_1_1 (4ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (848ms) [PD_-1%] → REG R_1_0 (54ms) [PD_-16%] → REG R_0_0 (18ms) [PD_-13%] → REG R_1_-1 (0ms) [PD_-54%] → REG R_1_0 (0ms) [PD_+10%] → REG R_1_-1 (0ms) [PD_+6%] → REG R_0_0 (6ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-73%] → REG R_1_0 (7ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-63%] → REG R_1_0 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (7ms) [PD_-35%] → REG R_1_0 (9ms) [PD_-8%] → REG R_0_0 (7ms) [PD_-16%] → REG R_1_0 (12ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (9ms) [PD_-2%] → REG R_0_0 (7ms) [PD_-49%] → REG R_1_0 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (8ms) [PD_-5%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (5ms) [PD_-47%] → REG R_1_0 (8ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-41%] → REG R_1_0 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-53%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (7ms) [PD_-1%] → REG R_1_-1 (0ms) [PD_-5%] → REG R_0_-2 (0ms) [PD_-6%] → REG R_1_-1 (8ms) [PD_-53%] → REG R_0_-2 (0ms) [PD_-71%] → REG R_1_-1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-4%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (44ms) [PD_-93%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-23%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_-1 (8ms) [PD_-48%] → REG R_1_1 (261ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (1184ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_0_3 (0ms) [PD_-70%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_+5%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-44%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_2 (8ms) [PD_-66%] → REG R_1_1 (8ms) [PD_-11%] → REG R_0_2 (8ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-37%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (529ms) [PD_+2%] +MS → BLINK → FIX R_1_1 (start) [PD_-1%] → REG R_1_2 (4ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-52%] → REG R_1_2 (0ms) [PD_+8%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_2 (0ms) [PD_+6%] → REG R_1_1 (8ms) [PD_-53%] → REG R_2_-1 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-60%] → REG R_2_2 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (1085ms) [PD_-3%] +MS → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (3362ms) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-55%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-38%] → REG R_1_0 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-46%] → REG R_2_0 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-55%] → REG R_1_0 (8ms) [PD_-70%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-47%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-3%] → REG R_2_1 (8ms) [PD_-48%] → REG R_0_0 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-35%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-33%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-12%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-14%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-13%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-26%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-12%] → REG R_2_-1 (0ms) [PD_+23%] → REG R_2_1 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-23%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-12%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-14%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-17%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-14%] → REG R_2_-1 (8ms) [PD_-64%] → REG R_2_1 (0ms) [PD_-14%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (9ms) [PD_-12%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-9%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-15%] → REG R_2_-1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_-1 (16ms) [PD_-100%] → REG R_1_1 (928ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-4%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-49%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (72ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-55%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-72%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (4ms) [PD_-3%] → REG R_2_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (148ms) [PD_-20%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_0 (7ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_2_-1 (10ms) [PD_-100%] → REG R_1_0 (5ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-3%] → REG R_1_2 (8ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (8ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-49%] → REG R_0_0 (8ms) [PD_+21%] → REG R_1_2 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_2 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_1 (8ms) [PD_+6%] → REG R_0_0 (8ms) [PD_-23%] → REG R_1_1 (8ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (16ms) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-72%] → REG R_0_0 (8ms) [PD_-86%] → REG R_1_0 (8ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (10ms) [PD_-50%] → REG R_1_1 (6ms) [PD_-35%] → REG R_0_0 (7ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_1 (322ms) [PD_+3%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_0 (8ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (7ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-47%] → REG R_1_0 (9ms) [PD_-1%] → REG R_1_2 (7ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-61%] → REG R_1_2 (8ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_+5%] → REG R_1_1 (8ms) [PD_-4%] → REG R_1_2 (8ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-4%] → REG R_2_-1 (9ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-50%] → REG R_2_-1 (8ms) [PD_-74%] → REG R_2_0 (0ms) [PD_-47%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-73%] → REG R_2_-1 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-54%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-47%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (6ms) [PD_-27%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+55%] → REG R_2_-1 (8ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (572ms) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_0_0 (0ms) [PD_-37%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-69%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_2 (8ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_+6%] → REG R_0_0 (14ms) [PD_-100%] → REG R_2_2 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-1%] → REG R_2_2 (6ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-1%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (8ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_1 (339ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-56%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-5%] → REG R_0_0 (8ms) [PD_-52%] → REG R_1_2 (0ms) [PD_-5%] → REG R_1_3 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (1022ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_0 (0ms) [PD_-46%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-10%] → REG R_1_2 (12ms) [PD_-53%] → REG R_1_0 (6ms) [PD_-54%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-51%] → REG R_1_1 (7ms) [PD_-43%] → REG R_1_2 (7ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (640ms) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-54%] → REG R_2_2 (9ms) [PD_-59%] → REG R_1_1 (155ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_0 (24ms) [PD_-44%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (27ms) [PD_-50%] → REG R_1_0 (7ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_1 (1347ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (24ms) [PD_-69%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (8ms) [PD_-53%] → REG R_1_0 (8ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_0 (8ms) [PD_-0%] → REG R_1_1 (7ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_0 (8ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (8ms) [PD_-2%] → REG R_1_1 (632ms) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-43%] → REG R_2_-1 (8ms) [PD_-43%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-52%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_+6%] → REG R_1_1 (8ms) [PD_-9%] → REG R_1_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_+0%] → REG R_1_1 (647ms) [PD_+0%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_0 (0ms) [PD_-60%] → REG R_1_1 (8ms) [PD_-80%] → REG R_0_0 (8ms) [PD_-36%] → REG R_1_0 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_0 (8ms) [PD_-79%] → REG R_0_0 (8ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-46%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (48ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (8ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_1 (873ms) [PD_-0%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_0 (0ms) [PD_-56%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-79%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_+4%] → REG R_0_0 (9ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+8%] → REG R_0_0 (6ms) [PD_-77%] → REG R_2_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_2 (8ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-20%] → REG R_1_1 (9ms) [PD_+4%] → REG R_0_0 (7ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_1 (1780ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → JMP R_5_11 → FIX R_5_11 (0ms) [PD_-50%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-52%] → REG R_2_0 (0ms) [PD_-29%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-57%] → REG R_1_-1 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-46%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (512ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-69%] → REG R_1_0 (0ms) [PD_+5%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-47%] → REG R_2_0 (9ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+6%] → REG R_2_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-47%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+0%] → REG R_2_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+5%] → REG R_2_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_2 (8ms) [PD_-47%] → REG R_1_1 (8ms) [PD_-5%] → REG R_2_2 (0ms) [PD_-4%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_1 (2152ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-57%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-49%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (581ms) [PD_-6%] +MS → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (47ms) [PD_-53%] → REG R_1_1 (3664ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_0 (0ms) [PD_-50%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (24ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (156ms) [PD_-24%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_0 (56ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (7ms) [PD_-55%] → REG R_1_0 (7ms) [PD_-52%] → REG R_1_1 (608ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_0 (54ms) [PD_-74%] → REG R_1_1 (0ms) [PD_+4%] → REG R_1_0 (4ms) [PD_-53%] → REG R_1_1 (80ms) [PD_-23%] → REG R_1_0 (8ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (40ms) [PD_-53%] → REG R_1_0 (0ms) [PD_+39%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-53%] → REG R_1_0 (8ms) [PD_-75%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (9ms) [PD_-53%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (8ms) [PD_-3%] → REG R_0_0 (8ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (848ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-12%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-12%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_3_-4 (0ms) [PD_-4%] → REG R_1_0 (6ms) [PD_-28%] → JMP R_4_-3 → FIX R_4_-3 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-13%] → JMP R_5_-5 → FIX R_5_-5 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-5_11 → FIX R_-5_11 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-76%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (848ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-5%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-58%] → REG R_1_1 (7ms) [PD_-8%] → REG R_1_0 (4ms) [PD_-51%] → REG R_1_1 (493ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (65ms) [PD_-28%] → REG R_1_1 (6ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (238ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_1_0 (24ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (24ms) [PD_-0%] → REG R_1_1 (8ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_1 (9ms) [PD_+16%] → REG R_2_0 (13ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_0 (5ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_1_1 (293ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-49%] → REG R_1_0 (7ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+49%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-76%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_-1 (9ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (1590ms) [PD_-8%] → REG R_1_2 (398ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (4ms) [PD_-14%] → REG R_1_1 (1444ms) [PD_-13%] → End
P40_M04,Start → FIX R_1_1 (start) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-34%] → SAC R_2_0 → FIX R_2_0 (16ms) [PD_-70%] → SAC R_2_-1 → FIX R_2_-1 (8ms) [PD_-39%] → REG R_2_0 (0ms) [PD_+59%] → REG R_2_-1 (0ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-20%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (3132ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-31%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (952ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (655ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-1%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (9ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_10_-12 → FIX R_10_-12 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-15_26 → FIX R_-15_26 (0ms) [PD_-56%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_56_-49 → FIX R_56_-49 (0ms) [PD_+3%] → REG R_2_0 (6ms) [PD_-49%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-5%] → SAC R_0_2 → FIX R_0_2 (8ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-57%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_1 (8ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-51%] → REG R_0_1 (8ms) [PD_-50%] → REG R_1_0 (5ms) [PD_-51%] → REG R_0_1 (8ms) [PD_+10%] → REG R_1_0 (8ms) [PD_-3%] → REG R_0_1 (8ms) [PD_-32%] → REG R_1_0 (8ms) [PD_-73%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-51%] → REG R_0_1 (11ms) [PD_-2%] → REG R_1_1 (6ms) [PD_-18%] → SAC R_0_0 → FIX R_0_0 (7ms) [PD_-1%] → REG R_1_1 (8ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-29%] → REG R_0_1 (8ms) [PD_-10%] → REG R_1_1 (8ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (7ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (9ms) [PD_-4%] → REG R_1_0 (7ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (40ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (20ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (2340ms) [PD_+2%] → REG R_1_0 (8ms) [PD_+1%] → REG R_1_1 (458ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (1206ms) [PD_+0%] → REG R_1_0 (143ms) [PD_-2%] → REG R_1_1 (190ms) [PD_-3%] → REG R_1_0 (353ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_1 (4ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (16ms) [PD_+0%] → REG R_0_1 (8ms) [PD_-7%] → REG R_1_1 (148ms) [PD_+2%] → REG R_1_0 (114ms) [PD_-2%] → BLINK → FIX R_1_0 (start) [PD_-10%] → REG R_0_0 (7ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (24ms) [PD_-74%] → REG R_1_0 (29ms) [PD_-21%] → REG R_0_0 (6ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-42%] → REG R_1_0 (8ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (8ms) [PD_-3%] → REG R_0_0 (8ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (8ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-49%] → REG R_1_0 (8ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (11ms) [PD_-11%] → REG R_0_0 (8ms) [PD_-84%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (8ms) [PD_-23%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (8ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (8ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (8ms) [PD_-6%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (8ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (8ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (8ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (8ms) [PD_-11%] → REG R_0_0 (8ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-1%] → REG R_0_0 (32ms) [PD_-21%] → SAC R_0_-1 → FIX R_0_-1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+3%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-4%] → REG R_0_-1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-18%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → JMP R_0_-2 → FIX R_0_-2 (8ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-17%] → REG R_0_-2 (0ms) [PD_-59%] → REG R_0_0 (8ms) [PD_-1%] → REG R_0_-2 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → JMP R_1_-2 → FIX R_1_-2 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-5%] → REG R_0_-2 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-4%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_+6%] → REG R_0_0 (7ms) [PD_-11%] → REG R_1_-1 (0ms) [PD_+4%] → REG R_1_-2 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_-2 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-12%] → REG R_0_-2 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-3%] → REG R_0_-2 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_-1 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_-1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-17%] → REG R_0_-1 (8ms) [PD_-7%] → REG R_0_0 (8ms) [PD_-17%] → REG R_0_-2 (0ms) [PD_+4%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_-2 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_-2 (0ms) [PD_+5%] → REG R_0_0 (8ms) [PD_+0%] → REG R_0_-1 (8ms) [PD_-47%] → REG R_0_0 (8ms) [PD_+0%] → REG R_0_-2 (0ms) [PD_+5%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (13ms) [PD_-17%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_0_-1 (5ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-5%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-3%] → REG R_0_-1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-4%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-5%] → REG R_0_-1 (0ms) [PD_+5%] → REG R_0_0 (8ms) [PD_-18%] → REG R_0_-1 (8ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-4%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-5%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-7%] → REG R_0_-1 (0ms) [PD_+3%] → REG R_1_-1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_-1 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_+3%] → REG R_1_0 (7ms) [PD_-3%] → JMP R_3_-1 → FIX R_3_-1 (0ms) [PD_-57%] → SAC R_2_-2 → FIX R_2_-2 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_+11%] → REG R_1_1 (8ms) [PD_-31%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (8ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (76ms) [PD_-15%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-47%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-7%] → JMP R_4_0 → FIX R_4_0 (0ms) [PD_-58%] → JMP R_13_0 → FIX R_13_0 (0ms) [PD_+4%] → REG R_1_1 (3632ms) [PD_-4%] +MS → BLINK → FIX R_1_1 (start) [PD_-3%] → REG R_1_0 (0ms) [PD_+6%] +MS → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_1_0 (8ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+4%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (8ms) [PD_+2%] → REG R_1_1 (1490ms) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-52%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_1 (32ms) [PD_-23%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-0%] → REG R_1_1 (2391ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+6%] → REG R_1_1 (8ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (192ms) [PD_-32%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_-1 (8ms) [PD_-82%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-55%] → REG R_3_-1 (0ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-7%] → JMP R_3_-4 → FIX R_3_-4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-48%] → REG R_0_0 (8ms) [PD_-54%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-8%] → REG R_0_0 (8ms) [PD_-8%] → REG R_2_-1 (8ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-71%] → REG R_0_0 (9ms) [PD_-53%] → REG R_1_1 (7ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (8ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_1 (2120ms) [PD_-3%] +MS → REG R_1_0 (288ms) [PD_-9%] → REG R_1_1 (143ms) [PD_-2%] +MS → BLINK → FIX R_1_1 (start) [PD_-19%] +MS → REG R_1_0 (15ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (8ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (40ms) [PD_-53%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_1 (8ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (1926ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_0 (26ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (5ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-36%] → REG R_1_1 (9ms) [PD_-55%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-47%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-66%] → REG R_1_0 (8ms) [PD_-84%] → REG R_0_0 (8ms) [PD_-11%] → REG R_1_0 (8ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (9ms) [PD_-55%] → REG R_1_0 (7ms) [PD_-9%] → REG R_0_0 (9ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-51%] → REG R_0_0 (9ms) [PD_-8%] → REG R_1_0 (7ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-15%] → REG R_1_1 (606ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (12ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-55%] → REG R_0_0 (7ms) [PD_-28%] → REG R_1_0 (16ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_0 (8ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (7ms) [PD_-72%] → REG R_1_1 (9ms) [PD_-14%] → REG R_0_0 (12ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (672ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (3ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-48%] → REG R_1_1 (8ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_0_1 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_0 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (13ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (5ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (782ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_0 (8ms) [PD_-54%] → REG R_1_1 (8ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (40ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-9%] → REG R_1_1 (12ms) [PD_-8%] → REG R_0_0 (65ms) [PD_-67%] → REG R_2_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_1 → FIX R_2_1 (8ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-36%] → REG R_2_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (8ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_1 (972ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-56%] → REG R_1_0 (5ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-54%] → REG R_1_1 (6ms) [PD_-8%] → REG R_1_0 (8ms) [PD_-4%] → REG R_1_1 (8ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-63%] → REG R_1_1 (1136ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (33ms) [PD_-72%] → REG R_1_1 (8ms) [PD_-36%] → REG R_1_0 (8ms) [PD_-51%] → REG R_1_1 (8ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (7ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (530ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-0%] → REG R_2_1 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (8ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-10%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+14%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_1 (752ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+136%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_0 (8ms) [PD_-72%] → REG R_1_0 (8ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-49%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (2232ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_0 (8ms) [PD_-74%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (8ms) [PD_-53%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-49%] → REG R_1_1 (134ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_0 (8ms) [PD_+4%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (11ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-65%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_-1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (12ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-75%] → REG R_1_1 (1006ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-5%] → REG R_2_0 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-68%] → REG R_0_0 (33ms) [PD_-49%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-70%] → REG R_0_1 (7ms) [PD_-5%] → REG R_2_-1 (12ms) [PD_-100%] → REG R_0_1 (4ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (6ms) [PD_-2%] → REG R_0_1 (7ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_2 (0ms) [PD_-32%] → REG R_1_1 (112ms) [PD_-22%] → REG R_2_-1 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-17%] → REG R_2_-1 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-13%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (248ms) [PD_-1%] → REG R_1_0 (543ms) [PD_-7%] → REG R_1_1 (317ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-41%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-81%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-49%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (8ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+62%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+19%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_0 (8ms) [PD_-8%] → REG R_1_1 (765ms) [PD_+1%] → REG R_1_0 (232ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-36%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_0 (8ms) [PD_-48%] → REG R_0_0 (8ms) [PD_-85%] → REG R_1_0 (9ms) [PD_-71%] → REG R_0_0 (7ms) [PD_-71%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-50%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+0%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (9ms) [PD_+0%] → REG R_2_-1 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (847ms) [PD_+4%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_2_0 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-67%] → REG R_2_-1 (8ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-27%] → REG R_1_1 (9ms) [PD_-81%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (8ms) [PD_+4%] → REG R_1_1 (9ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_+40%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_1 (570ms) [PD_+6%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+12%] → REG R_1_0 (8ms) [PD_-65%] → REG R_1_-1 (29ms) [PD_-50%] → REG R_2_-1 (8ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-66%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (1201ms) [PD_+6%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_0 (8ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (71ms) [PD_-35%] → REG R_2_-1 (0ms) [PD_-73%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (10ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (2710ms) [PD_+1%] +MS → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_1_0 (56ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-73%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-55%] → REG R_1_1 (7ms) [PD_-30%] → REG R_1_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-52%] → REG R_2_-1 (0ms) [PD_+49%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (138ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-48%] → REG R_2_0 (8ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-69%] → REG R_2_0 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_+0%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_2_-1 (0ms) [PD_-54%] → REG R_0_0 (8ms) [PD_-27%] → REG R_2_-1 (9ms) [PD_-47%] → REG R_0_0 (0ms) [PD_+7%] → REG R_2_-1 (0ms) [PD_+7%] → REG R_0_0 (7ms) [PD_+4%] → REG R_2_-1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-57%] → REG R_2_-1 (0ms) [PD_-57%] → JMP R_2_-4 → FIX R_2_-4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+0%] → JMP R_6_-18 → FIX R_6_-18 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_+5%] → JMP R_6_-21 → FIX R_6_-21 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-50%] → JMP R_44_-170 → FIX R_44_-170 (0ms) [PD_-64%] → REG R_0_0 (8ms) [PD_-47%] → JMP R_-7_93 → FIX R_-7_93 (0ms) [PD_-100%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_+3%] → REG R_0_0 (9ms) [PD_-100%] → REG R_0_3 (7ms) [PD_-49%] → REG R_0_0 (8ms) [PD_-33%] → REG R_0_3 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-1%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_+1%] → REG R_0_4 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_+2%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_+3%] → REG R_0_-1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-1%] → REG R_0_4 (0ms) [PD_+3%] → REG R_0_3 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_+3%] → REG R_0_0 (8ms) [PD_-5%] → REG R_0_3 (8ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-1%] → REG R_0_3 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-66%] → REG R_0_3 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_0 (8ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_1 (8ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (1052ms) [PD_+2%] → REG R_1_0 (152ms) [PD_+0%] → BLINK → FIX R_1_0 (start) [PD_-1%] → REG R_1_1 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_+6%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-0%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_-1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-2%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (176ms) [PD_-2%] → REG R_1_1 (365ms) [PD_+6%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (931ms) [PD_+3%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_0 (8ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-69%] → REG R_0_0 (8ms) [PD_-64%] → REG R_1_0 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-25%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_1 (131ms) [PD_-1%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_0 (0ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (8ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (8ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (8ms) [PD_+0%] → REG R_1_0 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (4136ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_2_0 (11ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (1486ms) [PD_-0%] +MS → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+8%] → REG R_2_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_+6%] → REG R_2_0 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (21ms) [PD_-19%] → REG R_1_2 (8ms) [PD_-52%] → REG R_1_1 (120ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-47%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (24ms) [PD_-57%] → REG R_0_-1 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_+0%] → REG R_0_-1 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-3%] → REG R_0_-1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-2%] → REG R_0_-1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_0_-1 (8ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-39%] → REG R_0_-2 (0ms) [PD_-7%] → REG R_0_-1 (0ms) [PD_-3%] → REG R_0_-2 (0ms) [PD_-33%] → REG R_0_-1 (8ms) [PD_-67%] → REG R_0_-2 (0ms) [PD_-8%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-37%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-9%] → REG R_1_-1 (0ms) [PD_+4%] → REG R_0_-1 (0ms) [PD_-7%] → REG R_0_-2 (0ms) [PD_-9%] → REG R_0_-1 (0ms) [PD_+1%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_-1 (14ms) [PD_-69%] → REG R_0_-2 (0ms) [PD_-9%] → REG R_0_-1 (0ms) [PD_-3%] → REG R_0_-2 (0ms) [PD_-9%] → REG R_0_-1 (8ms) [PD_-52%] → REG R_0_-2 (0ms) [PD_-9%] → REG R_0_-1 (0ms) [PD_-5%] → REG R_0_-2 (8ms) [PD_-22%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-9%] → REG R_0_-1 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-10%] → REG R_0_-1 (0ms) [PD_-2%] → REG R_0_-2 (0ms) [PD_-9%] → REG R_0_4 (0ms) [PD_-38%] → REG R_0_-2 (0ms) [PD_-38%] → REG R_0_4 (0ms) [PD_+1%] → REG R_0_-2 (0ms) [PD_-35%] → REG R_0_4 (0ms) [PD_-69%] → REG R_0_-2 (8ms) [PD_-19%] → REG R_0_4 (8ms) [PD_-51%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-10%] → REG R_0_4 (0ms) [PD_-2%] → SAC R_1_5 → FIX R_1_5 (0ms) [PD_-2%] → REG R_0_-2 (8ms) [PD_-71%] → JMP R_1_4 → FIX R_1_4 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-9%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_4 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-9%] → REG R_1_4 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-2%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-2%] → REG R_0_-2 (8ms) [PD_-9%] → REG R_0_4 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-61%] → JMP R_0_8 → FIX R_0_8 (0ms) [PD_+1%] → JMP R_0_6 → FIX R_0_6 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-41%] → REG R_0_-1 (8ms) [PD_-52%] → REG R_0_4 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-68%] → REG R_0_4 (0ms) [PD_+3%] → REG R_0_-1 (0ms) [PD_-3%] → JMP R_-2_5 → FIX R_-2_5 (0ms) [PD_-3%] → JMP R_-4_6 → FIX R_-4_6 (0ms) [PD_+3%] → REG R_2_0 (8ms) [PD_-100%] → JMP R_-1_3 → FIX R_-1_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-36_20 → FIX R_-36_20 (0ms) [PD_+3%] → JMP R_-6_6 → FIX R_-6_6 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → JMP R_-4_5 → FIX R_-4_5 (0ms) [PD_-100%] → JMP R_-10_4 → FIX R_-10_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-1_1 → FIX R_-1_1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-64%] → REG R_-1_1 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-63%] → REG R_0_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-1%] → REG R_-1_1 (0ms) [PD_+57%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-42%] → REG R_0_1 (0ms) [PD_+3%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-6%] → REG R_0_0 (8ms) [PD_-59%] → REG R_0_1 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_1 (390ms) [PD_+0%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+6%] → REG R_2_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (8ms) [PD_-47%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+6%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_+3%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+2%] → REG R_2_0 (8ms) [PD_-69%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_-1 (0ms) [PD_-39%] → REG R_1_0 (8ms) [PD_-32%] → REG R_0_-1 (5ms) [PD_-30%] → REG R_1_0 (8ms) [PD_-66%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-73%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_0 (8ms) [PD_-35%] → REG R_0_0 (24ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-3%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-3%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → JMP R_0_-3 → FIX R_0_-3 (0ms) [PD_-55%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (570ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (8ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+32%] → REG R_0_0 (8ms) [PD_-52%] → REG R_2_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-4%] → REG R_2_0 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-77%] → REG R_2_0 (9ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-55%] → REG R_0_-1 (0ms) [PD_-47%] → REG R_0_0 (17ms) [PD_-14%] → REG R_0_-1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-7%] → REG R_0_-1 (7ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-8%] → REG R_0_-1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-5%] → REG R_0_0 (8ms) [PD_-6%] → REG R_0_-1 (8ms) [PD_-33%] → REG R_0_0 (8ms) [PD_-7%] → REG R_0_-1 (8ms) [PD_-7%] → REG R_0_0 (8ms) [PD_-8%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_0_-1 (24ms) [PD_-47%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-8%] → REG R_0_-1 (8ms) [PD_-55%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-1 (12ms) [PD_-9%] → JMP R_0_-4 → FIX R_0_-4 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-7%] → REG R_0_-4 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_0_-5 → FIX R_0_-5 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_0_-6 → FIX R_0_-6 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-57%] → REG R_0_-3 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-8%] → REG R_0_-4 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_-2 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → JMP R_1_-3 → FIX R_1_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_-3 (0ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-7%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_2_-1 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-54%] → REG R_2_-1 (9ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-9%] → REG R_2_-1 (0ms) [PD_-57%] → REG R_0_0 (8ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (168ms) [PD_-32%] → REG R_0_-1 (0ms) [PD_-61%] → REG R_0_0 (16ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-0%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-52%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-70%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-5%] → REG R_1_0 (8ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_1 (374ms) [PD_-7%] → REG R_0_1 (8ms) [PD_-5%] → REG R_1_1 (61ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-1%] → REG R_1_1 (576ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_2_0 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-47%] → REG R_1_0 (9ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-68%] → REG R_2_0 (0ms) [PD_-73%] → REG R_0_0 (6ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-46%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-3%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-82%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (132ms) [PD_+0%] → REG R_1_0 (314ms) [PD_+1%] → BLINK → FIX R_1_0 (start) [PD_-9%] → REG R_1_1 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-69%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_-1 (8ms) [PD_-72%] → REG R_0_3 (0ms) [PD_-44%] → REG R_0_-1 (0ms) [PD_-3%] → REG R_0_3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-27%] → REG R_0_2 (8ms) [PD_-72%] → REG R_0_-1 (8ms) [PD_-51%] → REG R_0_2 (8ms) [PD_-84%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-3%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-35%] → REG R_0_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-3%] → JMP R_-1_-1 → FIX R_-1_-1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+10%] → REG R_-1_-1 (0ms) [PD_-70%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+2%] → REG R_-1_-1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-100%] → JMP R_-2_-1 → FIX R_-2_-1 (7ms) [PD_-11%] → REG R_0_2 (8ms) [PD_-6%] → JMP R_-2_-2 → FIX R_-2_-2 (0ms) [PD_-3%] → REG R_0_1 (0ms) [PD_-20%] → REG R_-2_-2 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-19%] → JMP R_-3_-2 → FIX R_-3_-2 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_+7%] → REG R_0_2 (23ms) [PD_+6%] → REG R_-2_-1 (0ms) [PD_-0%] → REG R_0_2 (0ms) [PD_+5%] → REG R_-2_-1 (5ms) [PD_-6%] → REG R_0_2 (0ms) [PD_-19%] → REG R_-2_-1 (0ms) [PD_-4%] → REG R_0_2 (0ms) [PD_+4%] → REG R_-3_-2 (0ms) [PD_-3%] → REG R_0_2 (8ms) [PD_+4%] → JMP R_-1_0 → FIX R_-1_0 (0ms) [PD_-3%] → REG R_0_2 (0ms) [PD_-15%] → REG R_1_0 (8ms) [PD_+2%] → REG R_0_2 (8ms) [PD_-5%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_3 (0ms) [PD_+4%] → REG R_1_0 (12ms) [PD_+4%] → REG R_0_2 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_2 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_+0%] → REG R_2_-1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_2 (8ms) [PD_-13%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_2 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-50%] → REG R_0_2 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_3 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-4%] → REG R_0_3 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-45%] → REG R_2_0 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-67%] → REG R_0_3 (8ms) [PD_-0%] → REG R_1_-1 (0ms) [PD_-6%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-58%] → REG R_2_-1 (0ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+8%] → REG R_2_-1 (0ms) [PD_-8%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-42%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-53%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-6%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_+10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-9%] → REG R_2_0 (8ms) [PD_-61%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (11ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-60%] → JMP R_0_5 → FIX R_0_5 (0ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_4 (0ms) [PD_-44%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-4%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (1037ms) [PD_+6%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_0_0 (0ms) [PD_-56%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-47%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_-1 (7ms) [PD_-100%] → REG R_0_0 (7ms) [PD_+6%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_1 (8ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_1 (1142ms) [PD_+5%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_1_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_0 (16ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (14ms) [PD_-22%] → REG R_1_0 (0ms) [PD_+6%] → REG R_2_-1 (4ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_-1 (0ms) [PD_+31%] → REG R_1_1 (936ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_2_1 (0ms) [PD_-47%] → REG R_0_0 (140ms) [PD_-23%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (13ms) [PD_-6%] → REG R_2_-1 (5ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-10%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+7%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-5%] → REG R_2_-1 (7ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-10%] → REG R_2_-1 (8ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+5%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (40ms) [PD_-35%] → REG R_0_-1 (0ms) [PD_-80%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-67%] → REG R_0_0 (0ms) [PD_+4%] → REG R_0_-1 (0ms) [PD_+7%] → REG R_0_0 (8ms) [PD_-24%] → REG R_0_-1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+13%] → REG R_0_0 (8ms) [PD_+6%] → REG R_0_-1 (8ms) [PD_-72%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-84%] → REG R_0_0 (0ms) [PD_-69%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_0_-1 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_+10%] → REG R_0_-1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_+11%] → REG R_0_0 (0ms) [PD_+6%] → REG R_0_-1 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_+7%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (32ms) [PD_-9%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_+5%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_2_-1 (0ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+4%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+4%] → REG R_2_-1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+4%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+4%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-70%] → REG R_0_0 (8ms) [PD_-4%] → REG R_1_0 (8ms) [PD_-85%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (32ms) [PD_-27%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (8ms) [PD_+5%] → REG R_1_0 (7ms) [PD_-72%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+6%] → REG R_1_0 (7ms) [PD_-48%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+24%] → REG R_0_0 (8ms) [PD_+7%] → REG R_1_0 (8ms) [PD_-20%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-66%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (0ms) [PD_-40%] → REG R_0_0 (8ms) [PD_-45%] → REG R_1_0 (8ms) [PD_-46%] → REG R_0_0 (8ms) [PD_+8%] → REG R_1_0 (7ms) [PD_+5%] → REG R_0_0 (8ms) [PD_+5%] → REG R_1_0 (8ms) [PD_+5%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (32ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_0_-1 (0ms) [PD_+1%] → REG R_0_0 (8ms) [PD_-7%] → REG R_0_-1 (8ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-3%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (24ms) [PD_-42%] → REG R_0_-1 (0ms) [PD_+6%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-16%] → REG R_2_-1 (9ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-15%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (8ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (8ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_1 (8ms) [PD_+1%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (6ms) [PD_-12%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (72ms) [PD_-31%] → REG R_2_-1 (8ms) [PD_-85%] → REG R_0_0 (0ms) [PD_+7%] → REG R_2_-1 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_+7%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-47%] → REG R_1_1 (495ms) [PD_+3%] → BLINK → FIX R_1_1 (start) [PD_+1%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → SAC R_3_-2 → FIX R_3_-2 (0ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-26%] → REG R_2_-1 (0ms) [PD_-55%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-54%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_-2 (0ms) [PD_-52%] → REG R_2_0 (40ms) [PD_-74%] → REG R_1_1 (0ms) [PD_+14%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_+15%] → REG R_1_1 (8ms) [PD_-50%] → REG R_2_0 (8ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-0%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_3_0 (0ms) [PD_+15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+25%] → REG R_1_2 (0ms) [PD_-46%] → REG R_3_0 (0ms) [PD_+15%] → REG R_1_2 (0ms) [PD_+15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_2 (8ms) [PD_+1%] → REG R_1_1 (8ms) [PD_+9%] → REG R_1_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-75%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_0 (8ms) [PD_-62%] → REG R_0_0 (8ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_-1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (8ms) [PD_-77%] → REG R_0_-1 (0ms) [PD_+3%] → REG R_0_0 (7ms) [PD_-47%] → REG R_0_-1 (8ms) [PD_-48%] → REG R_0_0 (8ms) [PD_-27%] → REG R_1_0 (8ms) [PD_-79%] → REG R_0_0 (0ms) [PD_+5%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-71%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_+28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (23ms) [PD_-34%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-54%] → REG R_2_-1 (8ms) [PD_-77%] → REG R_0_0 (0ms) [PD_-53%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-53%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (24ms) [PD_-49%] → REG R_2_0 (0ms) [PD_-59%] → REG R_1_1 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-36%] → REG R_1_1 (0ms) [PD_+4%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+18%] → REG R_2_0 (8ms) [PD_-41%] → REG R_1_1 (665ms) [PD_+6%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_2_0 (0ms) [PD_+8%] → JMP R_1_7 → FIX R_1_7 (0ms) [PD_-68%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-69%] → JMP R_-4_9 → FIX R_-4_9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → JMP R_-2_6 → FIX R_-2_6 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-13%] → REG R_-2_6 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-1_5 → FIX R_-1_5 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_+2%] → JMP R_-3_10 → FIX R_-3_10 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_+4%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+4%] → REG R_2_-1 (0ms) [PD_-61%] → REG R_0_0 (8ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-66%] → REG R_-1_0 (0ms) [PD_-27%] → REG R_0_0 (16ms) [PD_-6%] → REG R_0_1 (8ms) [PD_-48%] → REG R_0_0 (8ms) [PD_-35%] → REG R_1_1 (8ms) [PD_-6%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (8ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_1 (8ms) [PD_-18%] → REG R_1_1 (786ms) [PD_+3%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (10ms) [PD_-25%] → REG R_0_0 (37ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (134ms) [PD_-2%] → REG R_1_0 (241ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+0%] → REG R_0_0 (7ms) [PD_-23%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (8ms) [PD_+0%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (24ms) [PD_+3%] → REG R_1_0 (8ms) [PD_+5%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (8ms) [PD_+2%] → REG R_1_0 (8ms) [PD_+6%] → REG R_0_0 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (8ms) [PD_+3%] → REG R_1_0 (8ms) [PD_+5%] → REG R_0_0 (8ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_+1%] → REG R_1_0 (8ms) [PD_-50%] → REG R_0_0 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (8ms) [PD_+1%] → REG R_1_0 (8ms) [PD_+3%] → REG R_0_0 (8ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-3%] → REG R_1_0 (16ms) [PD_-7%] → REG R_1_1 (119ms) [PD_+0%] → REG R_1_0 (32ms) [PD_-19%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (6ms) [PD_-50%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (16ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+9%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+8%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-68%] → REG R_1_1 (8ms) [PD_+9%] → REG R_0_0 (8ms) [PD_-82%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (16ms) [PD_-34%] → REG R_1_1 (660ms) [PD_+3%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_2_1 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (24ms) [PD_-14%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_+8%] → REG R_1_0 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_+9%] → REG R_0_0 (8ms) [PD_-50%] → REG R_1_0 (8ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (8ms) [PD_+4%] → REG R_2_-1 (8ms) [PD_-80%] → REG R_0_0 (0ms) [PD_+4%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-48%] → REG R_2_-1 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (7ms) [PD_-24%] → REG R_0_0 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_1 (429ms) [PD_+3%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-73%] → REG R_2_1 (0ms) [PD_-52%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (320ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_2_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_+7%] → REG R_2_-1 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_+94%] → REG R_2_0 (8ms) [PD_-78%] → REG R_2_-1 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-70%] → REG R_0_0 (0ms) [PD_+1%] → REG R_2_-1 (8ms) [PD_-83%] → REG R_0_0 (9ms) [PD_-50%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_-1 (5ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-68%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+1%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-49%] → REG R_2_-1 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-1%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-3%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-74%] → REG R_0_-1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-52%] → REG R_0_0 (8ms) [PD_-54%] → REG R_0_-1 (24ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-4%] → REG R_0_-1 (40ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_-1 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_-1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-71%] → JMP R_8_-4 → FIX R_8_-4 (0ms) [PD_-60%] → REG R_0_0 (6ms) [PD_+12%] → JMP R_4_-2 → FIX R_4_-2 (0ms) [PD_-45%] → SAC R_4_-3 → FIX R_4_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_-2 (0ms) [PD_-30%] → REG R_0_0 (8ms) [PD_-2%] → REG R_4_-2 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-36%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-12%] → REG R_2_-1 (7ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-13%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (32ms) [PD_-0%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_1 (8ms) [PD_-3%] → REG R_0_0 (8ms) [PD_+5%] → REG R_1_1 (8ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (6ms) [PD_+2%] → REG R_1_0 (8ms) [PD_+0%] → REG R_1_1 (8ms) [PD_+1%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (919ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-5%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-22%] → REG R_2_-1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (6ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+35%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_0 (0ms) [PD_-39%] → REG R_1_1 (8ms) [PD_+5%] → REG R_2_0 (0ms) [PD_-33%] → REG R_1_1 (1510ms) [PD_+3%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+24%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-72%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-30%] → REG R_1_0 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-46%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+40%] → REG R_1_1 (8ms) [PD_+26%] → REG R_2_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-46%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_1 (1452ms) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (8ms) [PD_-54%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (8ms) [PD_-80%] → REG R_1_1 (8ms) [PD_-71%] → REG R_2_-1 (9ms) [PD_-100%] → REG R_1_1 (739ms) [PD_+2%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-44%] → REG R_1_1 (24ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-60%] → REG R_1_1 (120ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-54%] → REG R_2_-1 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-13%] → REG R_2_-1 (0ms) [PD_-3%] → REG R_1_1 (168ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-21%] → REG R_2_-1 (4ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-27%] → REG R_0_0 (8ms) [PD_+4%] → REG R_1_1 (8ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-61%] → REG R_0_0 (8ms) [PD_+5%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-38%] → REG R_1_1 (8ms) [PD_+6%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_+14%] → REG R_0_0 (16ms) [PD_-10%] → REG R_1_1 (484ms) [PD_+7%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-28%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_-1 (0ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-60%] → REG R_1_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_+4%] → REG R_1_0 (8ms) [PD_-50%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_4_0 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_+0%] → JMP R_-48_11 → FIX R_-48_11 (0ms) [PD_+10%] → JMP R_-20_1 → FIX R_-20_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → JMP R_-12_1 → FIX R_-12_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+0%] → REG R_-1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_-1_1 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-2_0 → FIX R_-2_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-11%] → REG R_-2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_-1_0 (0ms) [PD_+7%] → REG R_1_1 (746ms) [PD_+1%] → REG R_1_2 (28ms) [PD_+0%] → REG R_1_1 (485ms) [PD_+2%] +MS → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-67%] → REG R_2_0 (0ms) [PD_-69%] → REG R_1_0 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+14%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_-1 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+61%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+14%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (196ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+8%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-71%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_+1%] → REG R_2_0 (8ms) [PD_-10%] → REG R_0_0 (8ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-72%] → REG R_2_0 (8ms) [PD_-64%] → REG R_0_0 (0ms) [PD_+2%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+6%] → REG R_2_0 (0ms) [PD_-32%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-8%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (2976ms) [PD_+2%] +MS → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_0 (16ms) [PD_-35%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (5ms) [PD_-85%] → REG R_1_0 (8ms) [PD_+5%] → REG R_1_1 (16ms) [PD_-42%] → REG R_2_1 (0ms) [PD_+8%] → REG R_1_1 (8ms) [PD_-7%] → REG R_2_1 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_+6%] → REG R_2_2 (0ms) [PD_+4%] → REG R_1_1 (324ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-67%] → REG R_2_-1 (8ms) [PD_-66%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_1 (1624ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (39ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (7ms) [PD_-47%] → REG R_0_0 (8ms) [PD_-28%] → REG R_1_1 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (239ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_1_0 (73ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-46%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (2353ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (1ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-80%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (796ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (32ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-11%] → REG R_1_1 (8ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-69%] → REG R_1_1 (1496ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_0 (25ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-11%] → REG R_0_0 (8ms) [PD_-83%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_0 (16ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-72%] → REG R_1_1 (8ms) [PD_-12%] → REG R_1_0 (8ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (380ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (16ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-11%] → REG R_0_0 (8ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_2_-1 (7ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-62%] → REG R_0_1 (0ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_4_1 → FIX R_4_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-12%] → JMP R_15_3 → FIX R_15_3 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-13%] → JMP R_-10_3 → FIX R_-10_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → JMP R_-6_2 → FIX R_-6_2 (0ms) [PD_-0%] → JMP R_-4_2 → FIX R_-4_2 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-13%] → REG R_-2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-56%] → REG R_-2_0 (0ms) [PD_-100%] → REG R_1_1 (792ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (8ms) [PD_-59%] → REG R_0_0 (8ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-11%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-8%] → REG R_2_-1 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_-1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_-1 (8ms) [PD_-55%] → REG R_1_1 (8ms) [PD_-76%] → REG R_2_-1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_-1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_-1 (8ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_0 (7ms) [PD_-84%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (5ms) [PD_-78%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-64%] → REG R_1_-1 (0ms) [PD_-60%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-3%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-55%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_1 (554ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (5ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (5ms) [PD_-80%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_-1 (6ms) [PD_-69%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_-1 (0ms) [PD_+3%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_-1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_-2 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_4_-8 → FIX R_4_-8 (0ms) [PD_+1%] → SAC R_5_-9 → FIX R_5_-9 (0ms) [PD_+3%] → REG R_0_0 (8ms) [PD_-52%] → JMP R_7_-16 → FIX R_7_-16 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-6%] → REG R_4_0 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-100%] → JMP R_5_0 → FIX R_5_0 (0ms) [PD_-100%] → JMP R_-6_4 → FIX R_-6_4 (0ms) [PD_+0%] → REG R_1_1 (8ms) [PD_-55%] → JMP R_-10_5 → FIX R_-10_5 (0ms) [PD_-100%] → JMP R_-5_4 → FIX R_-5_4 (0ms) [PD_+33%] → REG R_1_1 (0ms) [PD_-11%] → JMP R_5_1 → FIX R_5_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-8%] → JMP R_-24_7 → FIX R_-24_7 (0ms) [PD_-0%] → SAC R_-23_7 → FIX R_-23_7 (0ms) [PD_+0%] → REG R_1_1 (229ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_1_0 (72ms) [PD_-43%] → REG R_1_1 (1092ms) [PD_-8%] → End
P41_M01,Start → FIX R_1_2 (start) [PD_-32%] → SAC R_1_1 → FIX R_1_1 (4106ms) [PD_-29%] → REG R_1_2 (408ms) [PD_-28%] → REG R_1_1 (245ms) [PD_-28%] → REG R_1_2 (135ms) [PD_-29%] → REG R_1_1 (4728ms) [PD_-28%] +MS → REG R_1_2 (1014ms) [PD_-30%] → REG R_1_1 (3030ms) [PD_-27%] → SAC R_0_1 → FIX R_0_1 (404ms) [PD_-27%] → REG R_1_1 (250ms) [PD_-28%] → REG R_0_1 (410ms) [PD_-28%] → REG R_1_1 (4ms) [PD_-27%] → REG R_0_1 (122ms) [PD_-27%] → REG R_1_1 (6ms) [PD_-26%] → REG R_0_1 (37ms) [PD_-26%] → REG R_1_1 (535ms) [PD_-26%] → REG R_0_1 (152ms) [PD_-27%] → REG R_1_1 (7453ms) [PD_-26%] → REG R_0_1 (20ms) [PD_-29%] → REG R_1_1 (158ms) [PD_-28%] → REG R_0_1 (4ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-27%] → REG R_0_1 (6ms) [PD_-27%] → REG R_1_1 (4ms) [PD_-28%] → REG R_0_1 (328ms) [PD_-28%] → REG R_1_1 (1327ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (151ms) [PD_-28%] → REG R_1_2 (8ms) [PD_-28%] → SAC R_0_2 → FIX R_0_2 (150ms) [PD_-29%] → REG R_1_2 (246ms) [PD_-30%] → REG R_0_2 (15ms) [PD_-30%] → REG R_1_2 (3ms) [PD_-31%] → REG R_0_2 (4ms) [PD_-33%] → REG R_1_2 (7ms) [PD_-31%] → REG R_0_2 (2ms) [PD_-30%] → REG R_1_2 (4ms) [PD_-31%] → REG R_0_2 (30ms) [PD_-30%] → REG R_1_2 (4ms) [PD_-31%] → REG R_0_2 (28ms) [PD_-31%] → REG R_1_2 (4ms) [PD_-30%] → REG R_0_2 (9ms) [PD_-31%] → REG R_1_2 (4ms) [PD_-28%] → REG R_0_2 (3ms) [PD_-30%] → REG R_1_2 (8ms) [PD_-31%] → REG R_0_2 (12ms) [PD_-30%] → REG R_1_2 (4ms) [PD_-30%] → REG R_0_2 (8ms) [PD_-27%] → REG R_1_2 (996ms) [PD_-29%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_2 (8ms) [PD_-63%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_2 (573ms) [PD_-30%] → REG R_1_1 (522ms) [PD_-29%] → REG R_0_1 (221ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (388ms) [PD_-29%] → REG R_0_1 (634ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (597ms) [PD_-29%] → REG R_0_2 (4ms) [PD_-29%] → REG R_0_1 (4ms) [PD_-29%] → REG R_0_2 (502ms) [PD_-29%] → REG R_1_2 (646ms) [PD_-31%] → REG R_1_1 (715ms) [PD_-32%] → REG R_0_1 (125ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (842ms) [PD_-30%] → REG R_1_1 (4313ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (4338ms) [PD_-26%] +MS → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (255ms) [PD_-31%] → REG R_1_2 (570ms) [PD_-30%] → REG R_1_1 (36ms) [PD_-25%] → REG R_1_2 (420ms) [PD_-29%] → REG R_1_1 (352ms) [PD_-28%] → REG R_1_2 (2141ms) [PD_-28%] +MS → REG R_1_1 (744ms) [PD_-28%] → REG R_0_1 (1466ms) [PD_-26%] → REG R_1_1 (2762ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (2927ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-30%] → REG R_1_1 (4ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-31%] → REG R_1_1 (2360ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_2 (161ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (408ms) [PD_-27%] +MS → REG R_1_1 (24ms) [PD_-25%] → REG R_1_2 (835ms) [PD_-29%] → REG R_1_1 (346ms) [PD_-29%] → REG R_1_2 (520ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (8ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (228ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (46ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (7ms) [PD_-30%] → REG R_1_1 (14ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (4ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (16ms) [PD_-29%] → REG R_1_2 (4ms) [PD_-29%] → REG R_1_1 (11ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (102ms) [PD_-29%] → REG R_1_2 (4ms) [PD_-32%] → REG R_1_1 (4058ms) [PD_-27%] → REG R_1_2 (319ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (361ms) [PD_-28%] → REG R_1_2 (72ms) [PD_-30%] → REG R_1_1 (3608ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (3ms) [PD_-27%] → REG R_1_1 (5ms) [PD_-28%] → REG R_0_1 (221ms) [PD_-28%] → REG R_1_1 (733ms) [PD_-29%] → REG R_1_2 (16ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (164ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (19ms) [PD_-27%] → REG R_1_1 (4ms) [PD_-26%] → REG R_1_2 (258ms) [PD_-29%] → REG R_1_1 (342ms) [PD_-30%] → REG R_0_1 (635ms) [PD_-28%] → REG R_1_1 (383ms) [PD_-28%] → REG R_0_1 (6ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (186ms) [PD_-29%] → REG R_1_1 (5ms) [PD_-26%] → REG R_1_2 (636ms) [PD_-30%] → End
P41_M02,Start → FIX R_1_2 (start) [PD_-29%] → SAC R_1_1 → FIX R_1_1 (336ms) [PD_-27%] → REG R_1_2 (516ms) [PD_-26%] → REG R_1_1 (552ms) [PD_-24%] → REG R_1_2 (364ms) [PD_-24%] → REG R_1_1 (2120ms) [PD_-23%] → REG R_1_2 (491ms) [PD_-25%] → REG R_1_1 (16ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_2 (19ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_2 (3ms) [PD_-25%] → REG R_1_1 (48ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (12ms) [PD_-25%] → REG R_1_2 (6ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_2 (4ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_2 (8ms) [PD_-26%] → REG R_1_1 (29ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (4ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_2 (24ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (28ms) [PD_-23%] → REG R_1_1 (11ms) [PD_-28%] → REG R_1_2 (438ms) [PD_-24%] → REG R_1_1 (383ms) [PD_-25%] → REG R_1_2 (392ms) [PD_-26%] → REG R_1_1 (3050ms) [PD_-25%] → REG R_1_2 (1894ms) [PD_-24%] → SAC R_0_2 → FIX R_0_2 (4ms) [PD_-25%] → REG R_1_2 (52ms) [PD_-25%] → REG R_0_2 (88ms) [PD_-27%] → REG R_1_2 (1331ms) [PD_-29%] → REG R_1_1 (160ms) [PD_-29%] → REG R_1_2 (241ms) [PD_-28%] → REG R_1_1 (3132ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (2653ms) [PD_-24%] → REG R_1_2 (113ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (8ms) [PD_-24%] → REG R_1_1 (1460ms) [PD_-25%] → REG R_1_2 (342ms) [PD_-25%] → REG R_1_1 (1708ms) [PD_-25%] → REG R_1_2 (255ms) [PD_-27%] → REG R_1_1 (2437ms) [PD_-26%] → REG R_1_2 (1228ms) [PD_-29%] → REG R_1_1 (153ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (7286ms) [PD_-27%] +MS → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (4ms) [PD_-27%] → REG R_1_2 (285ms) [PD_-28%] → REG R_1_1 (454ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (412ms) [PD_-29%] → REG R_1_2 (248ms) [PD_-29%] → REG R_1_1 (305ms) [PD_-29%] → REG R_1_2 (186ms) [PD_-29%] → REG R_1_1 (749ms) [PD_-30%] → REG R_1_2 (12ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (356ms) [PD_-31%] → REG R_1_1 (500ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (1060ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (18ms) [PD_-29%] → REG R_1_1 (7ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (4ms) [PD_-31%] → REG R_1_2 (8ms) [PD_-25%] → REG R_1_1 (7ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (3ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (4ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (4ms) [PD_-28%] → REG R_1_2 (35ms) [PD_-28%] → REG R_1_1 (4ms) [PD_-28%] → REG R_1_2 (1318ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (1657ms) [PD_-30%] → REG R_1_1 (32ms) [PD_-30%] → REG R_1_2 (8ms) [PD_-30%] → REG R_1_1 (12ms) [PD_-30%] → REG R_1_2 (4ms) [PD_-30%] → REG R_1_1 (32ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (28ms) [PD_-30%] → REG R_1_2 (4ms) [PD_-27%] → REG R_1_1 (4ms) [PD_-32%] → REG R_1_2 (18ms) [PD_-29%] → REG R_1_1 (4ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (28ms) [PD_-28%] → REG R_1_2 (4ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-27%] → REG R_1_1 (2ms) [PD_-31%] → REG R_1_2 (6ms) [PD_-31%] → REG R_1_1 (28ms) [PD_-29%] → REG R_1_2 (4ms) [PD_-26%] → REG R_1_1 (7ms) [PD_-30%] → REG R_1_2 (8ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (24ms) [PD_-29%] → REG R_1_2 (8ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-28%] → REG R_1_2 (12ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (4ms) [PD_-30%] → REG R_1_1 (24ms) [PD_-27%] → REG R_1_2 (8ms) [PD_-28%] → REG R_1_1 (4ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (4ms) [PD_-25%] → REG R_1_2 (8ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (4ms) [PD_-25%] → REG R_1_2 (45ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (22ms) [PD_-28%] → REG R_1_1 (10ms) [PD_-27%] → REG R_1_2 (8ms) [PD_-25%] → REG R_1_1 (4ms) [PD_-27%] → REG R_1_2 (4ms) [PD_-27%] → REG R_1_1 (22ms) [PD_-28%] → REG R_1_2 (11ms) [PD_-28%] → REG R_1_1 (43ms) [PD_-28%] → REG R_1_2 (6ms) [PD_-25%] → REG R_1_1 (80ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (40ms) [PD_-26%] → REG R_1_2 (1516ms) [PD_-28%] → REG R_1_1 (12ms) [PD_-28%] → REG R_1_2 (8ms) [PD_-29%] → REG R_1_1 (10ms) [PD_-27%] → REG R_1_2 (20ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (2ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_2 (11ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (12ms) [PD_-26%] → REG R_1_1 (4ms) [PD_-28%] → REG R_1_2 (16ms) [PD_-30%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (54ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (37ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (59ms) [PD_-27%] → REG R_1_2 (12ms) [PD_-29%] → REG R_1_1 (4ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (1558ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (3362ms) [PD_-28%] → REG R_1_2 (3198ms) [PD_-29%] → REG R_0_2 (94ms) [PD_-30%] → REG R_1_2 (30ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (118ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (876ms) [PD_-30%] → REG R_1_1 (3167ms) [PD_-26%] → REG R_1_2 (261ms) [PD_-27%] → REG R_1_1 (340ms) [PD_-27%] → REG R_1_2 (188ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (1233ms) [PD_-27%] → REG R_1_2 (829ms) [PD_-29%] → REG R_1_1 (1533ms) [PD_-27%] → REG R_1_2 (99ms) [PD_-26%] → REG R_1_1 (62ms) [PD_-25%] → End
P41_M03,Start → FIX R_1_2 (start) [PD_-28%] → SAC R_1_1 → FIX R_1_1 (24ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-26%] → SAC R_0_2 → FIX R_0_2 (265ms) [PD_-26%] → SAC R_0_1 → FIX R_0_1 (5ms) [PD_-26%] → REG R_1_1 (236ms) [PD_-25%] → REG R_0_1 (12ms) [PD_-24%] → REG R_1_1 (80ms) [PD_-24%] → REG R_1_2 (4ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (250ms) [PD_-24%] → REG R_0_2 (1588ms) [PD_-23%] → REG R_1_2 (3764ms) [PD_-22%] +MS → REG R_0_2 (1402ms) [PD_-22%] → REG R_1_2 (891ms) [PD_-23%] → REG R_0_2 (18ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (17ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-23%] → REG R_0_2 (8ms) [PD_-24%] → REG R_1_2 (105ms) [PD_-24%] → REG R_0_2 (1416ms) [PD_-23%] +MS → REG R_1_2 (397ms) [PD_-22%] → REG R_0_2 (3ms) [PD_-24%] → REG R_1_2 (4ms) [PD_-23%] → REG R_0_2 (34ms) [PD_-22%] → REG R_1_2 (503ms) [PD_-22%] → REG R_0_2 (15ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-20%] → REG R_0_2 (311ms) [PD_-21%] → REG R_1_2 (884ms) [PD_-22%] → REG R_1_1 (393ms) [PD_-24%] → REG R_0_1 (4ms) [PD_-24%] → REG R_1_1 (25ms) [PD_-24%] → REG R_0_1 (6ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (11ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (4ms) [PD_-23%] → REG R_1_1 (13ms) [PD_-24%] → REG R_0_1 (4ms) [PD_-25%] → REG R_1_1 (4ms) [PD_-22%] → REG R_0_1 (12ms) [PD_-24%] → REG R_1_1 (12ms) [PD_-24%] → REG R_0_1 (27ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (15ms) [PD_-22%] → REG R_1_1 (5ms) [PD_-23%] → REG R_0_1 (69ms) [PD_-22%] → REG R_1_1 (1417ms) [PD_-19%] → REG R_1_2 (11ms) [PD_-18%] → REG R_1_1 (5ms) [PD_-19%] → REG R_1_2 (69ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (20ms) [PD_-19%] → REG R_1_1 (160ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (4ms) [PD_-19%] → REG R_1_2 (22ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (512ms) [PD_-20%] → REG R_1_1 (468ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (305ms) [PD_-21%] → REG R_1_2 (930ms) [PD_-21%] → REG R_1_1 (24ms) [PD_-20%] → REG R_1_2 (716ms) [PD_-22%] → REG R_1_1 (302ms) [PD_-22%] → REG R_1_2 (2142ms) [PD_-21%] → REG R_1_1 (674ms) [PD_-22%] → REG R_1_2 (1828ms) [PD_-21%] → REG R_1_1 (904ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (798ms) [PD_-22%] → REG R_1_2 (8ms) [PD_-22%] → REG R_1_1 (255ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (36ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (96ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-23%] → REG R_1_1 (1095ms) [PD_-21%] → SAC R_1_0 → FIX R_1_0 (271ms) [PD_-21%] → REG R_1_1 (776ms) [PD_-24%] → REG R_0_1 (260ms) [PD_-24%] → REG R_1_1 (808ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-51%] → REG R_1_1 (12ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (15ms) [PD_-25%] → REG R_1_1 (988ms) [PD_-20%] → REG R_0_1 (1252ms) [PD_-21%] → REG R_1_1 (654ms) [PD_-21%] → REG R_0_1 (335ms) [PD_-23%] → REG R_1_1 (2720ms) [PD_-20%] → REG R_0_1 (24ms) [PD_-21%] → REG R_1_1 (3833ms) [PD_-19%] → REG R_0_1 (9ms) [PD_-24%] → REG R_1_1 (9ms) [PD_-25%] → REG R_0_1 (9ms) [PD_-24%] → REG R_1_1 (39ms) [PD_-25%] → REG R_0_1 (8ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-24%] → REG R_0_1 (19ms) [PD_-25%] → REG R_1_1 (1317ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-21%] → REG R_1_1 (6907ms) [PD_-23%] → REG R_0_1 (4ms) [PD_-28%] → REG R_1_1 (16ms) [PD_-26%] → REG R_0_1 (4ms) [PD_-27%] → REG R_1_1 (48ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_1 (44621ms) [PD_-23%] +MS → REG R_0_1 (12ms) [PD_-25%] → REG R_1_1 (12ms) [PD_-24%] → REG R_0_1 (4ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (4ms) [PD_-25%] → REG R_1_1 (5ms) [PD_-24%] → REG R_0_1 (468ms) [PD_-23%] → REG R_1_1 (16ms) [PD_-20%] → REG R_0_1 (42ms) [PD_-21%] → REG R_1_1 (4ms) [PD_-23%] → REG R_0_1 (44ms) [PD_-21%] → REG R_1_1 (308ms) [PD_-21%] +MS → REG R_0_1 (128ms) [PD_-22%] → REG R_1_1 (2094ms) [PD_-22%] → REG R_1_0 (398ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (1916ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (889ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (136ms) [PD_-25%] → REG R_1_2 (22ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (6ms) [PD_-24%] → REG R_1_2 (7ms) [PD_-28%] → REG R_1_1 (7815ms) [PD_-23%] +MS → REG R_1_2 (40ms) [PD_-26%] → REG R_1_1 (10686ms) [PD_-22%] → REG R_0_1 (3ms) [PD_-25%] → REG R_1_1 (2206ms) [PD_-23%] → End
P41_M04,Start → FIX R_1_2 (start) [PD_-29%] → SAC R_1_1 → FIX R_1_1 (15ms) [PD_-23%] → REG R_1_2 (26ms) [PD_-27%] → REG R_1_1 (247ms) [PD_-25%] → REG R_1_2 (1839ms) [PD_-24%] → REG R_1_1 (235ms) [PD_-23%] → REG R_1_2 (1513ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_2 (24ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (24ms) [PD_-26%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (4ms) [PD_-24%] → REG R_1_1 (36ms) [PD_-26%] → REG R_1_2 (1664ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-27%] → REG R_1_2 (240ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_2 (8ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (16ms) [PD_-24%] → REG R_1_1 (23ms) [PD_-26%] → REG R_1_2 (3ms) [PD_-24%] → REG R_1_1 (17ms) [PD_-24%] → REG R_1_2 (4ms) [PD_-24%] → REG R_1_1 (7ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (3ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (95ms) [PD_-23%] → REG R_1_2 (8ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (12ms) [PD_-23%] → REG R_1_1 (16ms) [PD_-23%] → REG R_1_2 (20ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (16ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-25%] → REG R_1_2 (36ms) [PD_-23%] → REG R_1_1 (16ms) [PD_-23%] → REG R_1_2 (19ms) [PD_-23%] → REG R_1_1 (5380ms) [PD_-22%] → REG R_1_2 (4ms) [PD_-24%] → REG R_1_1 (59ms) [PD_-25%] → REG R_1_2 (212ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (337ms) [PD_-24%] → REG R_1_1 (6ms) [PD_-24%] → SAC R_0_1 → FIX R_0_1 (12ms) [PD_-23%] → REG R_1_1 (3560ms) [PD_-22%] +MS → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (184ms) [PD_-22%] → REG R_1_2 (2708ms) [PD_-23%] → REG R_1_1 (1569ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (43ms) [PD_-23%] → REG R_1_1 (2267ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → JMP R_3_3 → FIX R_3_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (12ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (52ms) [PD_-23%] → REG R_1_1 (6048ms) [PD_-22%] → REG R_1_2 (348ms) [PD_-22%] → REG R_1_1 (61ms) [PD_-23%] → SAC R_1_0 → FIX R_1_0 (350ms) [PD_-25%] → REG R_1_1 (39ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (15ms) [PD_-40%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (784ms) [PD_-27%] → REG R_1_2 (2418ms) [PD_-26%] → REG R_1_1 (610ms) [PD_-24%] → REG R_1_2 (1738ms) [PD_-25%] → REG R_1_1 (276ms) [PD_-27%] → REG R_1_2 (716ms) [PD_-26%] → REG R_1_1 (156ms) [PD_-26%] → REG R_1_2 (4784ms) [PD_-23%] → REG R_1_1 (3592ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (140ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (5ms) [PD_-25%] → REG R_1_2 (988ms) [PD_-23%] → REG R_1_1 (3244ms) [PD_-21%] → REG R_1_2 (1415ms) [PD_-24%] +MS → REG R_1_1 (710ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (1455ms) [PD_-24%] → REG R_1_2 (4ms) [PD_-26%] → REG R_1_1 (20ms) [PD_-26%] → REG R_1_2 (14ms) [PD_-25%] → REG R_1_1 (6ms) [PD_-26%] → REG R_1_2 (2ms) [PD_-26%] → REG R_1_1 (4ms) [PD_-26%] → REG R_1_2 (26ms) [PD_-26%] → REG R_1_1 (9ms) [PD_-26%] → REG R_1_2 (3ms) [PD_-26%] → REG R_1_1 (5ms) [PD_-28%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (4ms) [PD_-26%] → REG R_1_2 (8ms) [PD_-25%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_2 (60ms) [PD_-26%] → REG R_1_1 (252ms) [PD_-26%] → REG R_1_2 (532ms) [PD_-25%] → REG R_1_1 (916ms) [PD_-25%] → REG R_1_2 (776ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (470ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_1 (647ms) [PD_-22%] → REG R_1_2 (1007ms) [PD_-23%] → REG R_1_1 (1540ms) [PD_-23%] → REG R_1_2 (12ms) [PD_-25%] → REG R_1_1 (164ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_2 (4ms) [PD_-22%] → REG R_1_1 (72ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (12ms) [PD_-27%] → REG R_1_2 (41ms) [PD_-28%] → REG R_1_1 (3ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (16ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-24%] → REG R_1_1 (300ms) [PD_-27%] → REG R_1_2 (4ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-26%] → REG R_1_2 (44ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (7ms) [PD_-29%] → REG R_1_1 (4ms) [PD_-26%] → REG R_1_2 (16ms) [PD_-26%] → REG R_1_1 (4ms) [PD_-28%] → REG R_1_2 (24ms) [PD_-23%] → REG R_1_1 (76ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (90ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (276ms) [PD_-24%] → REG R_1_2 (8ms) [PD_-24%] → REG R_1_1 (44ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (86ms) [PD_-25%] → REG R_1_2 (226ms) [PD_-25%] → REG R_1_1 (2367ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (1596ms) [PD_-24%] → REG R_1_2 (4801ms) [PD_-26%] → REG R_1_1 (1048ms) [PD_-26%] → REG R_1_2 (3158ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_2 (309ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (18ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_2 (124ms) [PD_-28%] → BLINK → FIX R_1_2 (start) [PD_-24%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (8ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+39%] → REG R_3_3 (14ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (13ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_2 (552ms) [PD_-25%] → REG R_1_1 (10576ms) [PD_-24%] → End
P42_M01,Start → FIX R_1_1 (start) [PD_-32%] → SAC R_0_1 → FIX R_0_1 (227ms) [PD_-32%] → REG R_1_1 (2516ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-26%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-41%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-75%] → JMP R_2_3 → FIX R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_3 (5ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-25%] → REG R_2_3 (8ms) [PD_-62%] → REG R_0_0 (36ms) [PD_-64%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_1 (9ms) [PD_-65%] → REG R_1_1 (5618ms) [PD_-23%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-26%] → REG R_1_1 (42ms) [PD_-26%] → REG R_1_2 (357ms) [PD_-25%] → REG R_0_2 (420ms) [PD_-27%] → REG R_1_2 (32ms) [PD_-27%] → REG R_0_2 (4ms) [PD_-26%] → REG R_0_1 (66ms) [PD_-26%] → REG R_0_0 (240ms) [PD_-26%] → REG R_1_0 (159ms) [PD_-27%] → REG R_1_1 (29ms) [PD_-26%] → REG R_1_0 (280ms) [PD_-25%] → REG R_0_0 (252ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_1 (8ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (8ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-42%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (204ms) [PD_-23%] → REG R_1_1 (1188ms) [PD_-23%] +MS → REG R_1_2 (41ms) [PD_-21%] → REG R_1_1 (121ms) [PD_-21%] → REG R_0_2 (78ms) [PD_-23%] → REG R_0_1 (4ms) [PD_-24%] → REG R_0_2 (4ms) [PD_-24%] → REG R_0_1 (90ms) [PD_-24%] → REG R_1_1 (12ms) [PD_-26%] → REG R_1_2 (152ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (52ms) [PD_-25%] → REG R_1_1 (147ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (5262ms) [PD_-24%] → REG R_0_1 (140ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-24%] → REG R_0_1 (20ms) [PD_-24%] → REG R_1_1 (12ms) [PD_-24%] → REG R_0_1 (12ms) [PD_-23%] → REG R_1_1 (1228ms) [PD_-23%] → REG R_0_1 (436ms) [PD_-23%] → REG R_1_1 (148ms) [PD_-23%] → REG R_1_2 (660ms) [PD_-27%] → REG R_1_1 (560ms) [PD_-27%] → REG R_0_1 (604ms) [PD_-26%] → REG R_1_1 (712ms) [PD_-27%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_0_2 (0ms) [PD_-100%] → JMP R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-60%] → REG R_1_0 (9ms) [PD_-62%] → REG R_0_0 (16ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (8ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-40%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (2347ms) [PD_-25%] +MS → REG R_1_2 (836ms) [PD_-26%] → REG R_1_1 (6598ms) [PD_-23%] → REG R_1_2 (344ms) [PD_-24%] → REG R_1_1 (137ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_2 (4ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-40%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-62%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_0 (7ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-24%] → REG R_0_0 (8ms) [PD_-62%] → REG R_2_3 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-30%] → REG R_1_1 (565ms) [PD_-24%] → REG R_1_2 (1995ms) [PD_-24%] → REG R_1_1 (519ms) [PD_-23%] → REG R_1_2 (697ms) [PD_-23%] +MS → REG R_1_1 (236ms) [PD_-25%] → REG R_1_2 (572ms) [PD_-25%] → REG R_1_1 (2303ms) [PD_-25%] → REG R_0_1 (12ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (4ms) [PD_-25%] → REG R_1_1 (4ms) [PD_-25%] → REG R_0_1 (28ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-24%] → REG R_0_1 (79ms) [PD_-25%] → REG R_1_1 (2740ms) [PD_-26%] → REG R_1_2 (152ms) [PD_-27%] → End
P42_M02,Start → FIX R_0_2 (start) [PD_-27%] → SAC R_1_2 → FIX R_1_2 (752ms) [PD_-25%] → SAC R_1_1 → FIX R_1_1 (864ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-26%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-68%] → SAC R_1_0 → FIX R_1_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-21%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-71%] → REG R_0_0 (8ms) [PD_-21%] → REG R_1_-1 (0ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-61%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-60%] → REG R_0_0 (8ms) [PD_-37%] → REG R_1_-1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_-1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-20%] → JMP R_2_3 → FIX R_2_3 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+24%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (3098ms) [PD_-16%] → REG R_1_2 (876ms) [PD_-19%] → REG R_1_1 (368ms) [PD_-14%] +MS → REG R_1_2 (2193ms) [PD_-18%] → REG R_1_1 (81ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (85ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (1560ms) [PD_-18%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (1737ms) [PD_-16%] +MS → REG R_1_2 (953ms) [PD_-18%] → REG R_1_1 (887ms) [PD_-19%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_1 (2935ms) [PD_-14%] → REG R_1_2 (540ms) [PD_-15%] → REG R_0_2 (8ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-17%] → REG R_0_2 (16ms) [PD_-16%] → REG R_1_2 (584ms) [PD_-18%] → REG R_1_1 (148ms) [PD_-20%] → REG R_1_2 (8ms) [PD_-19%] → REG R_1_1 (25ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_2 (4ms) [PD_-19%] → REG R_1_1 (4ms) [PD_-19%] → REG R_1_2 (9ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (165ms) [PD_-18%] → REG R_1_1 (2670ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (83ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (356ms) [PD_-18%] +MS → REG R_0_1 (4ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_2 (946ms) [PD_-20%] → REG R_1_1 (306ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_2 (592ms) [PD_-19%] → REG R_1_1 (12ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (2596ms) [PD_-16%] → REG R_1_2 (188ms) [PD_-18%] → REG R_1_1 (742ms) [PD_-16%] → End
P42_M03,Start → FIX R_1_1 (start) [PD_-20%] → SAC R_1_2 → FIX R_1_2 (796ms) [PD_-19%] → REG R_1_1 (204ms) [PD_-16%] → REG R_1_2 (2650ms) [PD_-14%] → BLINK → FIX R_1_2 (start) [PD_-15%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_2_3 → FIX R_2_3 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_0_8 → FIX R_0_8 (0ms) [PD_-43%] → REG R_2_1 (10ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_2_1 (9ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-11%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (2367ms) [PD_-12%] → REG R_1_1 (880ms) [PD_-12%] → REG R_1_2 (556ms) [PD_-15%] → REG R_1_1 (1585ms) [PD_-12%] → REG R_1_2 (2962ms) [PD_-15%] → BLINK → FIX R_1_2 (start) [PD_-18%] → REG R_2_1 (10ms) [PD_-100%] → REG R_2_3 (7ms) [PD_-72%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-69%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (8ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-14%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-42%] → REG R_2_1 (0ms) [PD_-10%] → REG R_1_2 (1140ms) [PD_-14%] → REG R_1_1 (764ms) [PD_-13%] → REG R_1_2 (4ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (2438ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (229ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (137ms) [PD_-15%] → REG R_1_1 (77ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (221ms) [PD_-15%] → REG R_1_2 (4ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (48ms) [PD_-15%] → REG R_1_2 (2604ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (6709ms) [PD_-14%] → REG R_1_1 (653ms) [PD_-15%] → REG R_1_2 (1096ms) [PD_-17%] +MS → BLINK → FIX R_1_2 (start) [PD_-24%] → REG R_2_1 (8ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (21ms) [PD_-54%] → REG R_0_0 (0ms) [PD_+58%] → REG R_1_0 (0ms) [PD_-45%] → REG R_0_0 (8ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-36%] → REG R_2_0 (8ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-48%] → REG R_2_3 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-53%] → REG R_1_2 (10800ms) [PD_-15%] → REG R_1_1 (4ms) [PD_-11%] → REG R_1_2 (1231ms) [PD_-17%] +MS → BLINK → FIX R_1_2 (start) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-85%] → REG R_1_-1 (0ms) [PD_-70%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_3 (7ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-66%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-32%] → REG R_3_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-33%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-33%] → REG R_1_2 (563ms) [PD_-21%] → BLINK → FIX R_1_2 (start) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-70%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-68%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-29%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-63%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (9ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_3 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-16%] → REG R_2_3 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-40%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (8ms) [PD_-100%] → REG R_1_2 (2072ms) [PD_-16%] → REG R_1_1 (184ms) [PD_-14%] → REG R_1_2 (2466ms) [PD_-13%] → REG R_1_1 (16ms) [PD_-12%] → REG R_1_2 (8ms) [PD_-13%] → REG R_1_1 (13ms) [PD_-14%] → REG R_1_2 (21ms) [PD_-14%] → REG R_1_1 (260ms) [PD_-13%] → REG R_1_2 (5980ms) [PD_-18%] +MS → REG R_1_1 (647ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (34ms) [PD_-15%] → REG R_1_1 (109ms) [PD_-14%] → REG R_1_2 (3ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (8ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (33ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_2 (4ms) [PD_-15%] → REG R_1_1 (16ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_1 (693ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (2829ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (9080ms) [PD_-16%] → BLINK → FIX R_1_2 (start) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-66%] → REG R_2_3 (8ms) [PD_-82%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_2_3 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-13%] → REG R_2_3 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-12%] → REG R_2_3 (7ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-13%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-12%] → REG R_1_-1 (8ms) [PD_-85%] → REG R_0_0 (8ms) [PD_-82%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (12ms) [PD_-42%] → REG R_0_1 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-13%] → REG R_2_1 (7ms) [PD_+2%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (2576ms) [PD_-16%] → REG R_1_1 (312ms) [PD_-17%] → End
P42_M04,Start → FIX R_1_1 (start) [PD_-23%] → SAC R_0_1 → FIX R_0_1 (276ms) [PD_-24%] → SAC R_0_2 → FIX R_0_2 (8ms) [PD_-24%] → SAC R_1_2 → FIX R_1_2 (980ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-23%] → REG R_0_1 (260ms) [PD_-22%] → REG R_1_1 (1652ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (16ms) [PD_-17%] → REG R_1_2 (16ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (432ms) [PD_-16%] → BLINK → FIX R_1_2 (start) [PD_-16%] → REG R_1_1 (8ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-18%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_2_3 → FIX R_2_3 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_2_3 (9ms) [PD_-100%] → REG R_2_1 (11ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-23%] → REG R_2_1 (8ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-63%] → REG R_2_3 (7ms) [PD_-59%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-53%] → SAC R_2_-1 → FIX R_2_-1 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-41%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_2_-1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-13%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → REG R_2_3 (8ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-100%] → REG R_1_2 (1224ms) [PD_-15%] → REG R_1_1 (1053ms) [PD_-17%] → REG R_0_1 (227ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-16%] → REG R_0_1 (1080ms) [PD_-17%] → REG R_1_1 (840ms) [PD_-17%] → REG R_1_2 (200ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (8ms) [PD_-19%] → REG R_1_1 (78ms) [PD_-19%] → REG R_1_2 (336ms) [PD_-20%] → REG R_0_2 (98ms) [PD_-20%] → REG R_0_1 (232ms) [PD_-18%] +MS → REG R_1_1 (23ms) [PD_-18%] → REG R_0_1 (25ms) [PD_-17%] → REG R_1_1 (118ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-16%] → REG R_0_2 (217ms) [PD_-19%] → REG R_1_2 (1624ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (316ms) [PD_-19%] → REG R_1_2 (1080ms) [PD_-22%] → REG R_1_1 (20ms) [PD_-22%] → REG R_0_1 (80ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-21%] → REG R_0_1 (904ms) [PD_-21%] → REG R_1_1 (855ms) [PD_-20%] → REG R_0_1 (767ms) [PD_-17%] → REG R_1_1 (4ms) [PD_-18%] → REG R_0_1 (4ms) [PD_-17%] → REG R_1_1 (13ms) [PD_-17%] → REG R_0_1 (10ms) [PD_-18%] → REG R_1_1 (10ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (284ms) [PD_-17%] → REG R_1_2 (602ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (25ms) [PD_-19%] → REG R_1_1 (4ms) [PD_-19%] → REG R_1_2 (4ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (18ms) [PD_-19%] → REG R_0_2 (294ms) [PD_-19%] → REG R_0_1 (28ms) [PD_-20%] → REG R_0_2 (0ms) [PD_-20%] → REG R_0_1 (926ms) [PD_-18%] +MS → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_2 (55ms) [PD_-19%] → REG R_1_1 (177ms) [PD_-18%] → REG R_0_2 (216ms) [PD_-20%] → REG R_1_2 (1800ms) [PD_-21%] → REG R_0_2 (368ms) [PD_-19%] → REG R_0_1 (5ms) [PD_-18%] → REG R_1_1 (367ms) [PD_-19%] → REG R_0_1 (597ms) [PD_-19%] → REG R_1_1 (20ms) [PD_-19%] → REG R_0_1 (305ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (535ms) [PD_-19%] → REG R_0_1 (608ms) [PD_-18%] → BLINK → FIX R_0_1 (start) [PD_-19%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-45%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (55ms) [PD_-48%] → SAC R_0_-1 → FIX R_0_-1 (0ms) [PD_-24%] → REG R_0_0 (7ms) [PD_-58%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-14%] → JMP R_4_10 → FIX R_4_10 (0ms) [PD_-66%] → REG R_1_2 (11ms) [PD_-21%] → REG R_1_1 (23ms) [PD_-19%] → REG R_0_1 (394ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (14ms) [PD_-19%] → REG R_1_1 (793ms) [PD_-18%] → REG R_1_2 (416ms) [PD_-17%] → REG R_1_1 (12ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (604ms) [PD_-17%] → REG R_0_1 (108ms) [PD_-15%] → REG R_1_1 (56ms) [PD_-15%] → REG R_0_1 (8ms) [PD_-14%] → REG R_0_2 (364ms) [PD_-19%] → REG R_1_2 (2272ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_2 (403ms) [PD_-22%] → REG R_1_1 (754ms) [PD_-22%] → REG R_0_1 (146ms) [PD_-22%] → REG R_0_2 (251ms) [PD_-22%] → REG R_1_2 (1948ms) [PD_-21%] → REG R_0_2 (703ms) [PD_-25%] → REG R_0_1 (297ms) [PD_-26%] → REG R_0_2 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (1685ms) [PD_-24%] → REG R_1_1 (321ms) [PD_-21%] → REG R_0_1 (312ms) [PD_-19%] → REG R_1_1 (120ms) [PD_-18%] → REG R_0_1 (8ms) [PD_-18%] → REG R_1_1 (12ms) [PD_-18%] → REG R_0_1 (75ms) [PD_-19%] → REG R_1_1 (180ms) [PD_-18%] → REG R_1_2 (404ms) [PD_-19%] +MS → REG R_0_2 (196ms) [PD_-21%] → REG R_1_2 (772ms) [PD_-27%] → BLINK → FIX R_1_2 (start) [PD_-36%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_3 (8ms) [PD_-49%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → JMP R_1_4 → FIX R_1_4 (0ms) [PD_-53%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (33ms) [PD_-45%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_3 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_3 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-100%] → REG R_1_2 (416ms) [PD_-26%] → REG R_0_2 (190ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (10ms) [PD_-21%] → REG R_1_2 (3ms) [PD_-22%] → REG R_0_2 (13ms) [PD_-22%] → REG R_0_1 (315ms) [PD_-21%] → REG R_0_2 (0ms) [PD_-22%] → REG R_1_2 (1208ms) [PD_-23%] → REG R_1_1 (252ms) [PD_-20%] → REG R_0_1 (668ms) [PD_-20%] → REG R_1_1 (389ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-57%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-74%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_-1 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-16%] → REG R_2_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_3 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_2_3 (0ms) [PD_+8%] → REG R_1_2 (4ms) [PD_-23%] → REG R_1_1 (407ms) [PD_-18%] → REG R_0_1 (8ms) [PD_-18%] → REG R_1_1 (792ms) [PD_-18%] → End
P43_M01,Start → FIX R_1_1 (start) [PD_-34%] → SAC R_1_2 → FIX R_1_2 (27ms) [PD_-33%] → REG R_1_1 (4ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-35%] → REG R_1_1 (10ms) [PD_-33%] → REG R_1_2 (3ms) [PD_-31%] → REG R_1_1 (4ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (46ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (0ms) [PD_-33%] → REG R_1_1 (5579ms) [PD_-29%] → BLINK → FIX R_1_1 (start) [PD_-32%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-29%] → JMP R_1_-3 → FIX R_1_-3 (15ms) [PD_-100%] → JMP R_0_-14 → FIX R_0_-14 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-62%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-68%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_2 (6ms) [PD_-26%] → REG R_1_0 (7ms) [PD_-30%] → REG R_0_2 (8ms) [PD_-47%] → REG R_1_0 (8ms) [PD_-65%] → JMP R_-1_2 → FIX R_-1_2 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-14 (0ms) [PD_-47%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_3 (0ms) [PD_-29%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_1_1 (4707ms) [PD_-32%] → REG R_1_0 (278ms) [PD_-30%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-30%] → REG R_1_0 (406ms) [PD_-28%] → REG R_2_0 (8ms) [PD_-29%] → REG R_1_0 (34ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-34%] → REG R_1_0 (8ms) [PD_-19%] → REG R_2_0 (16ms) [PD_-14%] → REG R_1_0 (20ms) [PD_-48%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-55%] → REG R_2_0 (0ms) [PD_-34%] → REG R_1_0 (8ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-33%] → REG R_1_0 (8ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-30%] → REG R_1_0 (25ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-34%] → REG R_1_0 (83ms) [PD_-25%] → REG R_1_1 (936ms) [PD_-29%] +MS → REG R_1_2 (4ms) [PD_-30%] → REG R_1_1 (12ms) [PD_-31%] → REG R_1_2 (12ms) [PD_-31%] → REG R_1_1 (32ms) [PD_-32%] → REG R_1_2 (4ms) [PD_-31%] → REG R_1_1 (7ms) [PD_-32%] → REG R_1_2 (289ms) [PD_-31%] → REG R_1_1 (4707ms) [PD_-25%] +MS → REG R_1_2 (265ms) [PD_-33%] → REG R_1_1 (2206ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (386ms) [PD_-26%] → REG R_1_1 (23ms) [PD_-46%] → SAC R_2_1 → FIX R_2_1 (12ms) [PD_-24%] → REG R_1_1 (4ms) [PD_-23%] → REG R_2_1 (182ms) [PD_-24%] → REG R_1_1 (16ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-26%] → REG R_1_0 (60ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (128ms) [PD_-25%] → REG R_1_1 (28ms) [PD_-24%] → REG R_2_1 (318ms) [PD_-24%] → REG R_1_1 (724ms) [PD_-25%] +MS → REG R_1_0 (196ms) [PD_-26%] → REG R_1_1 (32ms) [PD_-23%] → REG R_1_0 (42ms) [PD_-25%] → REG R_1_1 (539ms) [PD_-26%] +MS → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-30%] → REG R_1_0 (8ms) [PD_-65%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-32%] → REG R_1_0 (7ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (404ms) [PD_-32%] +MS → REG R_1_2 (210ms) [PD_-32%] → REG R_1_1 (30ms) [PD_-36%] → REG R_1_2 (50ms) [PD_-32%] → REG R_1_1 (2480ms) [PD_-27%] → REG R_1_0 (160ms) [PD_-26%] → REG R_1_1 (16ms) [PD_-28%] → REG R_1_0 (923ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_1 (528ms) [PD_-27%] → REG R_1_1 (546ms) [PD_-31%] +MS → REG R_1_2 (4ms) [PD_-34%] → REG R_1_1 (16ms) [PD_-34%] → REG R_1_2 (4ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_2 (184ms) [PD_-35%] → REG R_1_1 (40ms) [PD_-38%] → REG R_1_2 (61ms) [PD_-37%] → REG R_1_1 (2625ms) [PD_-30%] → REG R_2_1 (0ms) [PD_-26%] → REG R_2_0 (36ms) [PD_-28%] → BLINK → FIX R_2_0 (start) [PD_-28%] → REG R_2_1 (12ms) [PD_-30%] → REG R_1_1 (9ms) [PD_-67%] → REG R_2_1 (0ms) [PD_-33%] → JMP R_0_-12 → FIX R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-48%] → REG R_0_-12 (5ms) [PD_-100%] → REG R_1_-3 (4ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_+27%] → REG R_1_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_1_1 (1405ms) [PD_-28%] → End
P43_M02,Start → FIX R_1_1 (start) [PD_-35%] +MS → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-34%] → REG R_1_1 (4ms) [PD_-33%] → REG R_1_2 (277ms) [PD_-33%] → REG R_1_1 (6635ms) [PD_-25%] +MS → REG R_1_2 (4ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (216ms) [PD_-31%] → REG R_1_1 (32ms) [PD_-33%] → REG R_1_2 (25ms) [PD_-30%] → REG R_1_1 (1363ms) [PD_-25%] +MS → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-18%] → REG R_1_1 (129ms) [PD_-21%] → REG R_1_0 (4ms) [PD_-19%] → REG R_1_1 (6197ms) [PD_-24%] +MS → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → JMP R_1_-3 → FIX R_1_-3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-3 (6ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_0_1 → FIX R_0_1 (0ms) [PD_-36%] → REG R_2_0 (8ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (679ms) [PD_-31%] → REG R_1_2 (135ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_2 (28ms) [PD_-32%] → REG R_1_1 (5605ms) [PD_-25%] → REG R_1_2 (39ms) [PD_-33%] → BLINK → FIX R_1_2 (start) [PD_-34%] → REG R_1_1 (20ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_0_-13 → FIX R_0_-13 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-28%] → REG R_0_-13 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-13 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_-13 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-28%] → REG R_0_-13 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-29%] → REG R_1_2 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (4ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_2 (96ms) [PD_-33%] → REG R_1_1 (3007ms) [PD_-31%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-29%] → REG R_1_1 (534ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (64ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (77ms) [PD_-24%] → REG R_1_0 (680ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (4ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (408ms) [PD_-27%] → REG R_1_1 (5604ms) [PD_-27%] → End
P43_M03,Start → FIX R_1_1 (start) [PD_-31%] → SAC R_1_0 → FIX R_1_0 (1076ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (572ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-21%] → SAC R_2_0 → FIX R_2_0 (56ms) [PD_-21%] → REG R_1_0 (4ms) [PD_-18%] → REG R_2_0 (529ms) [PD_-20%] → REG R_1_0 (3ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (662ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (234ms) [PD_-23%] → REG R_2_0 (330ms) [PD_-21%] → REG R_1_0 (4ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-17%] → REG R_1_1 (16ms) [PD_-61%] → REG R_1_0 (17ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (329ms) [PD_-19%] → REG R_1_1 (24ms) [PD_-24%] → REG R_1_0 (601ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (98ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (306ms) [PD_-20%] → REG R_1_1 (28ms) [PD_-19%] → REG R_1_0 (185ms) [PD_-16%] → REG R_1_1 (984ms) [PD_-14%] → SAC R_2_1 → FIX R_2_1 (78ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (6ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-16%] → REG R_2_1 (254ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-16%] → REG R_2_0 (20ms) [PD_-16%] → REG R_1_1 (23ms) [PD_-16%] → REG R_2_0 (34ms) [PD_-17%] → REG R_1_0 (104ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-18%] → REG R_1_0 (54ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_0 (4ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_0 (8ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-19%] → REG R_2_0 (8ms) [PD_-27%] → REG R_1_0 (8ms) [PD_-20%] → REG R_2_0 (8ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (4ms) [PD_-23%] → REG R_1_0 (7ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-30%] → REG R_1_0 (46ms) [PD_-21%] → REG R_2_0 (6ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (55ms) [PD_-23%] → REG R_1_0 (6ms) [PD_-19%] → REG R_2_0 (8ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (8ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (8ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_0 (6ms) [PD_+38%] → REG R_1_0 (4ms) [PD_-17%] → REG R_1_1 (2749ms) [PD_-23%] +MS → REG R_1_0 (14ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (42ms) [PD_-30%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_0 (4ms) [PD_-22%] → REG R_1_1 (60ms) [PD_-21%] → REG R_1_0 (54ms) [PD_-20%] → REG R_1_1 (32ms) [PD_-21%] → REG R_1_0 (34ms) [PD_-21%] → REG R_1_1 (2337ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-30%] → JMP R_1_-3 → FIX R_1_-3 (0ms) [PD_-100%] → JMP R_0_-12 → FIX R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (8ms) [PD_-56%] → REG R_1_-3 (8ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_-12 (0ms) [PD_-35%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-14%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-81%] → REG R_1_2 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-13%] → REG R_1_2 (8ms) [PD_+61%] → REG R_2_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-62%] → REG R_2_1 (0ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-12 (9ms) [PD_-10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_+9%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (8ms) [PD_-100%] → REG R_0_-12 (9ms) [PD_-100%] → REG R_1_-3 (7ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-25%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (8ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-46%] → REG R_1_1 (8ms) [PD_-11%] → REG R_1_2 (10ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_2 (7ms) [PD_-34%] → REG R_1_1 (1713ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (7ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (706ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (9ms) [PD_-47%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (12ms) [PD_-20%] → REG R_2_1 (7ms) [PD_-22%] → REG R_1_1 (10ms) [PD_-20%] → REG R_2_1 (2ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_1 (8ms) [PD_-20%] → REG R_1_1 (12ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-21%] → REG R_1_1 (228ms) [PD_-21%] → REG R_2_1 (108ms) [PD_-21%] → REG R_1_1 (32ms) [PD_-22%] → REG R_2_1 (45ms) [PD_-22%] → REG R_1_1 (136ms) [PD_-22%] → REG R_2_1 (8ms) [PD_-22%] → REG R_1_1 (102ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (36ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (53ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (12ms) [PD_-22%] → REG R_1_0 (4ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (9ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_0 (35ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_0 (17ms) [PD_-24%] → REG R_1_1 (648ms) [PD_-24%] → REG R_1_0 (556ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (176ms) [PD_-19%] → REG R_1_1 (343ms) [PD_-21%] → REG R_2_1 (336ms) [PD_-23%] → REG R_1_1 (814ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-27%] → REG R_1_0 (38ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (28ms) [PD_-29%] → REG R_1_1 (4ms) [PD_-30%] → REG R_1_0 (41ms) [PD_-29%] → REG R_1_1 (34ms) [PD_-29%] → REG R_1_0 (20ms) [PD_-28%] → REG R_1_1 (13ms) [PD_-28%] → REG R_1_0 (53ms) [PD_-28%] → REG R_1_1 (4ms) [PD_-28%] → REG R_1_0 (52ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (13ms) [PD_-25%] → REG R_1_0 (4001ms) [PD_-18%] → BLINK → FIX R_1_0 (start) [PD_-21%] → REG R_1_1 (15ms) [PD_+5%] → REG R_2_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (8ms) [PD_-100%] → REG R_1_-3 (8ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_-12 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-60%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-54%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (69ms) [PD_-38%] → REG R_1_0 (658ms) [PD_-22%] → REG R_1_1 (53ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-23%] → REG R_1_0 (16ms) [PD_-22%] → REG R_1_1 (24ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_0 (5ms) [PD_-25%] → REG R_1_1 (3ms) [PD_-22%] → REG R_1_0 (4ms) [PD_-24%] → REG R_1_1 (9ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (5ms) [PD_-23%] → REG R_1_1 (18ms) [PD_-24%] → REG R_1_0 (363ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (508ms) [PD_-26%] → REG R_1_1 (4936ms) [PD_-25%] +MS → REG R_1_0 (4ms) [PD_-17%] → REG R_1_1 (52ms) [PD_-16%] → REG R_1_0 (12ms) [PD_-16%] → REG R_1_1 (4ms) [PD_-16%] → REG R_1_0 (4ms) [PD_-17%] → REG R_1_1 (4ms) [PD_-16%] → REG R_1_0 (4ms) [PD_-17%] → REG R_1_1 (12ms) [PD_-18%] → REG R_1_0 (7ms) [PD_-17%] → REG R_1_1 (2ms) [PD_-18%] → REG R_1_0 (4ms) [PD_-17%] → REG R_1_1 (59ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (2068ms) [PD_-19%] → REG R_1_0 (4ms) [PD_-23%] → REG R_1_1 (1282ms) [PD_-26%] → REG R_2_1 (614ms) [PD_-29%] → REG R_1_1 (4ms) [PD_-28%] → REG R_2_1 (4ms) [PD_-28%] → REG R_1_1 (44ms) [PD_-29%] → REG R_2_1 (4ms) [PD_-29%] → REG R_1_1 (20ms) [PD_-28%] → REG R_2_1 (52ms) [PD_-27%] → REG R_1_1 (16ms) [PD_-26%] → REG R_2_1 (722ms) [PD_-26%] → REG R_1_1 (20ms) [PD_-26%] → REG R_1_0 (701ms) [PD_-24%] → REG R_1_1 (36ms) [PD_-22%] → REG R_1_0 (61ms) [PD_-23%] → REG R_1_1 (1411ms) [PD_-27%] +MS → REG R_1_0 (264ms) [PD_-23%] → REG R_1_1 (111ms) [PD_-21%] → REG R_1_0 (134ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (488ms) [PD_-20%] → BLINK → FIX R_1_0 (start) [PD_-24%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (16ms) [PD_-52%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-63%] → REG R_2_0 (8ms) [PD_-61%] → REG R_1_0 (9ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_0 (9ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (5ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-26%] → REG R_2_0 (9ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-23%] → REG R_1_0 (12ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-33%] → REG R_1_0 (511ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (176ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-20%] → REG R_2_1 (208ms) [PD_-21%] → REG R_1_1 (404ms) [PD_-22%] → REG R_2_1 (202ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_1 (35ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_1 (437ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-22%] → REG R_2_1 (5ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-22%] → REG R_1_1 (13ms) [PD_-23%] → REG R_2_1 (9ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_1 (4ms) [PD_-22%] → REG R_1_1 (7ms) [PD_-20%] → REG R_2_0 (8ms) [PD_-21%] → REG R_1_1 (4ms) [PD_-22%] → REG R_2_1 (4ms) [PD_-22%] → REG R_1_1 (28ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-21%] → REG R_2_0 (8ms) [PD_-23%] → REG R_1_1 (44ms) [PD_-21%] → REG R_1_0 (932ms) [PD_-19%] → REG R_1_1 (4ms) [PD_-18%] → REG R_1_0 (116ms) [PD_-19%] → REG R_1_1 (4ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (9ms) [PD_-20%] → REG R_1_0 (29ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (179ms) [PD_-19%] → REG R_1_0 (4ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (703ms) [PD_-20%] → REG R_1_1 (17ms) [PD_-15%] → REG R_1_0 (1006ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (63ms) [PD_-18%] → REG R_1_1 (16ms) [PD_-17%] → REG R_1_0 (16ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (12ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (4ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_0 (24ms) [PD_-17%] → REG R_1_1 (5ms) [PD_-14%] → REG R_1_0 (65ms) [PD_-17%] → REG R_1_1 (9ms) [PD_-16%] → REG R_1_0 (239ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (40ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (4ms) [PD_-14%] → REG R_1_0 (30ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (120ms) [PD_-14%] → BLINK → FIX R_1_0 (start) [PD_-13%] → REG R_1_1 (36ms) [PD_-15%] → REG R_1_0 (8ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_+23%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_+1%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-17%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-12 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (1472ms) [PD_-17%] → REG R_1_0 (4ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (192ms) [PD_-21%] → REG R_1_0 (260ms) [PD_-22%] → REG R_1_1 (16ms) [PD_-21%] → REG R_1_0 (353ms) [PD_-23%] → REG R_1_1 (746ms) [PD_-25%] → REG R_1_0 (251ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_0 (850ms) [PD_-22%] → End
P43_M04,Start → FIX R_1_1 (start) [PD_-29%] → SAC R_1_0 → FIX R_1_0 (111ms) [PD_-29%] → REG R_1_1 (28ms) [PD_-28%] → REG R_1_0 (105ms) [PD_-28%] → REG R_1_1 (1146ms) [PD_-28%] → REG R_1_0 (6ms) [PD_-25%] → REG R_1_1 (9ms) [PD_-75%] → REG R_1_0 (971ms) [PD_-23%] → REG R_1_1 (12ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (5ms) [PD_-21%] → REG R_1_0 (4ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (22ms) [PD_-20%] → REG R_1_0 (19ms) [PD_-20%] → REG R_1_1 (18ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (177ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (421ms) [PD_-19%] → REG R_1_0 (3ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (17ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (31ms) [PD_-20%] → REG R_1_1 (4ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (1784ms) [PD_-20%] → REG R_1_0 (12ms) [PD_-20%] → REG R_1_1 (4ms) [PD_-19%] → REG R_1_0 (12ms) [PD_-19%] → REG R_1_1 (4ms) [PD_-18%] → REG R_1_0 (4ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (8ms) [PD_-20%] → REG R_1_1 (16ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-18%] → REG R_1_1 (12ms) [PD_-19%] → REG R_1_0 (5ms) [PD_-19%] → REG R_1_1 (5ms) [PD_-20%] → REG R_1_0 (2ms) [PD_-20%] → REG R_1_1 (28ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (199ms) [PD_-19%] → REG R_1_0 (2839ms) [PD_-13%] → BLINK → FIX R_1_0 (start) [PD_-13%] → REG R_1_1 (16ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-16%] → JMP R_1_-3 → FIX R_1_-3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-59%] → REG R_2_0 (15ms) [PD_-60%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_0 (10ms) [PD_-58%] → REG R_2_0 (5ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-14%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-14%] → REG R_2_0 (8ms) [PD_-31%] → REG R_1_1 (1337ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-18%] → SAC R_1_2 → FIX R_1_2 (8ms) [PD_-43%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_+1%] → REG R_0_2 (0ms) [PD_+1%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_2 (10ms) [PD_-56%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_2 (60ms) [PD_-68%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_2 (8ms) [PD_-55%] → REG R_0_1 (8ms) [PD_-18%] → REG R_1_2 (8ms) [PD_-55%] → REG R_0_1 (9ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-68%] → REG R_0_1 (0ms) [PD_-18%] → JMP R_0_-14 → FIX R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-20%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-20%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_0_-14 (8ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-20%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-20%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-20%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-25%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-25%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-26%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_-14 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_0_2 (8ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (768ms) [PD_-16%] → REG R_1_0 (460ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (969ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (206ms) [PD_-22%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_0 (24ms) [PD_-22%] → REG R_2_0 (181ms) [PD_-21%] → REG R_1_0 (290ms) [PD_-21%] → REG R_1_1 (434ms) [PD_-22%] → REG R_1_0 (37ms) [PD_-24%] → REG R_2_0 (5ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_0 (7ms) [PD_-28%] → REG R_2_0 (32ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-39%] → REG R_2_0 (100ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-23%] → REG R_2_0 (8ms) [PD_-26%] → REG R_1_0 (8ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-32%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_0 (8ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-29%] → REG R_1_0 (8ms) [PD_-27%] → REG R_2_0 (8ms) [PD_-30%] → REG R_1_0 (8ms) [PD_-29%] → REG R_2_0 (8ms) [PD_-37%] → REG R_1_0 (8ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-30%] → BLINK → FIX R_2_0 (start) [PD_-28%] → REG R_1_0 (8ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-29%] → REG R_1_0 (24ms) [PD_-29%] → REG R_1_1 (8ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (1300ms) [PD_-22%] +MS → REG R_1_0 (87ms) [PD_-22%] → REG R_1_1 (138ms) [PD_-22%] → REG R_1_0 (4ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (40ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (2076ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (4ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (4ms) [PD_-14%] → REG R_1_1 (12ms) [PD_-16%] → REG R_1_0 (18ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (4ms) [PD_-13%] → REG R_1_1 (4ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (614ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (48ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (100ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (12ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (155ms) [PD_-23%] → REG R_1_1 (579ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (32ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (88ms) [PD_-25%] → REG R_1_0 (337ms) [PD_-23%] → REG R_1_1 (35ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (69ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (32ms) [PD_-23%] → REG R_1_0 (4ms) [PD_-22%] → REG R_1_1 (16ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (35ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (7ms) [PD_-24%] → REG R_1_0 (12ms) [PD_-24%] → REG R_1_1 (3426ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_2_1 (0ms) [PD_-16%] → REG R_1_-3 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-59%] → REG R_1_-3 (7ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_0 (8ms) [PD_-67%] → REG R_1_1 (8ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_1 (3703ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_1_-3 (5ms) [PD_-100%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_0_-14 (0ms) [PD_-100%] → REG R_1_-3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-60%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (54ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (9560ms) [PD_-18%] +MS → REG R_1_0 (214ms) [PD_-16%] → REG R_1_1 (1232ms) [PD_-22%] → REG R_1_0 (236ms) [PD_-22%] → REG R_1_1 (2863ms) [PD_-27%] +MS → REG R_1_0 (16ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (34ms) [PD_-25%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_0 (165ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (245ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (1510ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (4ms) [PD_-25%] → REG R_1_0 (4ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_0 (4ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (165ms) [PD_-24%] → REG R_1_1 (3ms) [PD_-24%] → REG R_1_0 (28ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (54ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (4804ms) [PD_-22%] +MS → REG R_2_1 (0ms) [PD_-15%] → REG R_1_1 (66ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_1 (5ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_1 (4ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-13%] → REG R_1_1 (20ms) [PD_-15%] → REG R_2_1 (8ms) [PD_-15%] → REG R_1_1 (28ms) [PD_-15%] → REG R_2_1 (3ms) [PD_-14%] → REG R_1_1 (12ms) [PD_-14%] → REG R_2_1 (4ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-14%] → REG R_1_1 (20ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_1 (4ms) [PD_-15%] → REG R_1_1 (256ms) [PD_-19%] → REG R_1_0 (128ms) [PD_-21%] → REG R_1_1 (40ms) [PD_-33%] → REG R_2_1 (0ms) [PD_-19%] → REG R_1_1 (24ms) [PD_-31%] → REG R_2_1 (12ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_1 (32ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_1 (1006ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (276ms) [PD_-17%] → REG R_1_1 (14ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (4ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (205ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (1242ms) [PD_-19%] → REG R_1_0 (8ms) [PD_-80%] → End
P44_M01,Start → FIX R_1_1 (start) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-24%] → SAC R_1_0 → FIX R_1_0 (32ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-51%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_+61%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (25326ms) [PD_-20%] +MS → End
P44_M02,Start → FIX R_1_1 (start) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-34%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_+8%] → JMP R_0_0 → FIX R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-25%] → REG R_1_1 (9ms) [PD_-19%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (3115ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (123ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (927ms) [PD_-16%] → REG R_1_0 (125ms) [PD_-16%] → REG R_1_1 (341ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-33%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-56%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (495ms) [PD_-14%] +MS → REG R_1_1 (2666ms) [PD_-18%] → REG R_1_0 (25ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (24ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-20%] → REG R_1_0 (11ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (39ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (3ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (571ms) [PD_-16%] → REG R_1_1 (2446ms) [PD_-16%] → REG R_1_0 (438ms) [PD_-17%] → REG R_1_1 (1580ms) [PD_-14%] → REG R_1_0 (448ms) [PD_-11%] → REG R_1_1 (1174ms) [PD_-20%] +MS → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (135ms) [PD_-22%] → REG R_1_0 (213ms) [PD_-18%] → REG R_1_1 (571ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (78ms) [PD_-22%] → REG R_1_0 (12ms) [PD_-20%] → REG R_1_1 (12ms) [PD_-20%] → REG R_1_0 (5ms) [PD_-20%] → REG R_1_1 (45ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (8ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (12ms) [PD_-20%] → REG R_1_1 (4ms) [PD_-17%] → REG R_1_0 (4ms) [PD_-23%] → REG R_1_1 (20ms) [PD_-15%] → REG R_1_0 (4ms) [PD_-11%] → REG R_1_1 (342ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (376ms) [PD_-18%] → REG R_1_1 (3022ms) [PD_-17%] → REG R_1_0 (258ms) [PD_-15%] → REG R_1_1 (11957ms) [PD_-18%] +MS → End
P44_M03,Start → FIX R_1_1 (start) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-28%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-83%] → REG R_2_0 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-20%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-34%] → REG R_0_1 (0ms) [PD_-41%] → REG R_1_1 (12ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-42%] → JMP R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-31%] → REG R_1_1 (638ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_2_0 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+97%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-51%] → REG R_1_2 (8ms) [PD_-60%] → REG R_1_1 (264ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (13ms) [PD_-71%] → REG R_1_0 (7ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_1 (186ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+132%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (126ms) [PD_-26%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (240ms) [PD_-15%] → REG R_0_1 (104ms) [PD_-17%] → REG R_1_1 (7ms) [PD_-17%] → BLINK → FIX R_0_1 (start) [PD_-16%] → REG R_1_1 (46ms) [PD_-27%] → REG R_1_0 (7ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (522ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → SAC R_3_-1 → FIX R_3_-1 (0ms) [PD_-49%] → REG R_2_0 (0ms) [PD_-100%] → SAC R_3_0 → FIX R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_4_-1 → FIX R_4_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_4_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_6_-2 → FIX R_6_-2 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_13_-8 → FIX R_13_-8 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_9_-3 → FIX R_9_-3 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-46%] → REG R_9_-3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_5_-3 → FIX R_5_-3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-52%] → REG R_5_-3 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_4_-2 → FIX R_4_-2 (0ms) [PD_-21%] → REG R_2_0 (8ms) [PD_-60%] → REG R_4_-2 (0ms) [PD_-100%] → REG R_5_-3 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_4_-1 (0ms) [PD_-66%] → REG R_2_0 (0ms) [PD_-19%] → JMP R_5_-2 → FIX R_5_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_8_-6 → FIX R_8_-6 (0ms) [PD_-100%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-21%] → JMP R_14_-16 → FIX R_14_-16 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-23%] → JMP R_5_-4 → FIX R_5_-4 (0ms) [PD_-21%] → REG R_2_-1 (0ms) [PD_-20%] → JMP R_6_-6 → FIX R_6_-6 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (8ms) [PD_-100%] → JMP R_7_-8 → FIX R_7_-8 (0ms) [PD_-21%] → JMP R_10_-17 → FIX R_10_-17 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → JMP R_16_-28 → FIX R_16_-28 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-61%] → JMP R_7_-10 → FIX R_7_-10 (0ms) [PD_-22%] → REG R_10_-17 (0ms) [PD_-22%] → REG R_1_-1 (0ms) [PD_-100%] → JMP R_15_-28 → FIX R_15_-28 (0ms) [PD_-20%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (10ms) [PD_-59%] → REG R_2_0 (18ms) [PD_-82%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-17%] → REG R_1_1 (3019ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (1ms) [PD_-38%] → REG R_1_0 (8ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (904ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_0 (1ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (8ms) [PD_-61%] → REG R_0_0 (20ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (44ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (7ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_1 (948ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-70%] → REG R_2_0 (7ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_3_0 (8ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-51%] → REG R_1_1 (8ms) [PD_+4%] → REG R_3_0 (0ms) [PD_-100%] → SAC R_3_1 → FIX R_3_1 (0ms) [PD_-100%] → REG R_1_1 (900ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-45%] → REG R_1_0 (8ms) [PD_-53%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (24ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (114ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (8ms) [PD_-77%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-48%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (5ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-69%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-51%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-100%] → JMP R_3_-2 → FIX R_3_-2 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_-2 (8ms) [PD_-60%] → JMP R_-1_-3 → FIX R_-1_-3 (0ms) [PD_-62%] → JMP R_2_-2 → FIX R_2_-2 (0ms) [PD_-100%] → JMP R_0_-2 → FIX R_0_-2 (8ms) [PD_-100%] → JMP R_5_-11 → FIX R_5_-11 (0ms) [PD_-100%] → JMP R_-9_42 → FIX R_-9_42 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_-3_19 → FIX R_-3_19 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → SAC R_0_-3 → FIX R_0_-3 (0ms) [PD_-100%] → JMP R_0_10 → FIX R_0_10 (0ms) [PD_-100%] → SAC R_0_9 → FIX R_0_9 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-18%] → JMP R_0_11 → FIX R_0_11 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-18%] → JMP R_0_7 → FIX R_0_7 (0ms) [PD_-28%] → REG R_0_-3 (8ms) [PD_-18%] → JMP R_0_6 → FIX R_0_6 (8ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_0_7 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-17%] → REG R_0_6 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_+138%] → REG R_2_0 (0ms) [PD_+138%] → JMP R_0_-5 → FIX R_0_-5 (0ms) [PD_-22%] → REG R_0_7 (8ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_9 (0ms) [PD_-28%] → REG R_0_-2 (0ms) [PD_-16%] → JMP R_0_12 → FIX R_0_12 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-17%] → SAC R_0_-1 → FIX R_0_-1 (0ms) [PD_-15%] → JMP R_2_-6 → FIX R_2_-6 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (9ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (6ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-13%] → REG R_0_0 (12ms) [PD_-7%] → REG R_3_0 (5ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-45%] → REG R_0_0 (14ms) [PD_-55%] → REG R_3_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_3_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (6ms) [PD_-55%] → REG R_1_1 (472ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-18%] → REG R_1_-1 (0ms) [PD_-18%] → REG R_2_0 (10ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-21%] → SAC R_1_-2 → FIX R_1_-2 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_+96%] → REG R_1_-1 (0ms) [PD_-24%] → REG R_2_0 (5ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-67%] → REG R_0_0 (8ms) [PD_-83%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (32ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-43%] → REG R_1_1 (45ms) [PD_-47%] → REG R_0_-1 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (6ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-23%] → REG R_0_0 (6ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-50%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_0_5 → FIX R_0_5 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-1_6 → FIX R_-1_6 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-1_5 → FIX R_-1_5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_5 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-26%] → REG R_2_-1 (0ms) [PD_-20%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-2_7 → FIX R_-2_7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_5 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_5 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-25%] → REG R_-2_7 (0ms) [PD_-100%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-2_6 → FIX R_-2_6 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_5 (7ms) [PD_-63%] → REG R_2_-1 (0ms) [PD_-18%] → REG R_-1_6 (0ms) [PD_-26%] → REG R_2_-1 (4ms) [PD_-61%] → REG R_-1_5 (0ms) [PD_-25%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-24%] → REG R_2_-1 (0ms) [PD_-15%] → REG R_-1_5 (0ms) [PD_-25%] → REG R_2_-1 (0ms) [PD_-100%] → REG R_-1_5 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-61%] → REG R_1_-2 (0ms) [PD_-18%] → REG R_-2_6 (0ms) [PD_-26%] → REG R_1_-2 (0ms) [PD_-26%] → REG R_-1_5 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-19%] → REG R_-1_5 (0ms) [PD_-25%] → REG R_1_-1 (8ms) [PD_-14%] → JMP R_-4_8 → FIX R_-4_8 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-25%] → REG R_1_-1 (8ms) [PD_-10%] → REG R_-1_5 (8ms) [PD_-63%] → REG R_1_-1 (8ms) [PD_-55%] → REG R_-2_6 (0ms) [PD_-100%] → REG R_-1_5 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-9%] → REG R_-2_7 (0ms) [PD_-26%] → REG R_-2_6 (0ms) [PD_-27%] → REG R_1_-1 (0ms) [PD_-7%] → REG R_-2_6 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-3%] → JMP R_-4_9 → FIX R_-4_9 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_5 (0ms) [PD_-26%] → REG R_2_0 (8ms) [PD_-100%] → REG R_-1_6 (8ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-1_7 → FIX R_-1_7 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-4_14 → FIX R_-4_14 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-26%] → JMP R_-4_13 → FIX R_-4_13 (0ms) [PD_-100%] → REG R_2_0 (11ms) [PD_-100%] → JMP R_-3_10 → FIX R_-3_10 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-1_8 → FIX R_-1_8 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_8 (0ms) [PD_-100%] → REG R_-1_7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_7 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_7 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-67%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_5 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-68%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-28%] → REG R_2_0 (8ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-100%] → JMP R_-3_11 → FIX R_-3_11 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-2_9 → FIX R_-2_9 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → JMP R_-2_10 → FIX R_-2_10 (0ms) [PD_-25%] → REG R_-1_7 (0ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-6%] → REG R_0_-1 (8ms) [PD_-6%] → REG R_0_6 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_7 (0ms) [PD_-24%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-29%] → REG R_0_-1 (0ms) [PD_-7%] → REG R_0_5 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-54%] → REG R_0_4 (8ms) [PD_-65%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_-28%] → REG R_0_-1 (8ms) [PD_-100%] → REG R_0_7 (8ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-55%] → REG R_0_6 (8ms) [PD_-28%] → REG R_0_-1 (0ms) [PD_-10%] → REG R_0_5 (0ms) [PD_-100%] → JMP R_0_-4 → FIX R_0_-4 (8ms) [PD_-57%] → REG R_0_5 (8ms) [PD_-100%] → JMP R_-1_-4 → FIX R_-1_-4 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_-100%] → JMP R_-32_-101 → FIX R_-32_-101 (0ms) [PD_-100%] → JMP R_-1_10 → FIX R_-1_10 (0ms) [PD_-30%] → JMP R_-5_-11 → FIX R_-5_-11 (0ms) [PD_-100%] → REG R_0_7 (0ms) [PD_-100%] → JMP R_-12_-23 → FIX R_-12_-23 (0ms) [PD_-16%] → JMP R_0_8 → FIX R_0_8 (0ms) [PD_-26%] → JMP R_-23_-45 → FIX R_-23_-45 (0ms) [PD_-16%] → JMP R_-4_-8 → FIX R_-4_-8 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_-28%] → JMP R_-5_-12 → FIX R_-5_-12 (0ms) [PD_-100%] → REG R_0_5 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_-28%] → JMP R_-8_-17 → FIX R_-8_-17 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_-100%] → JMP R_-13_-27 → FIX R_-13_-27 (0ms) [PD_-100%] → JMP R_-3_14 → FIX R_-3_14 (0ms) [PD_-100%] → JMP R_-16_-33 → FIX R_-16_-33 (0ms) [PD_-18%] → REG R_0_7 (0ms) [PD_-27%] → REG R_-5_-11 (0ms) [PD_-17%] → JMP R_57_94 → FIX R_57_94 (0ms) [PD_-100%] → JMP R_-1_9 → FIX R_-1_9 (0ms) [PD_-27%] → JMP R_5_11 → FIX R_5_11 (0ms) [PD_-29%] → REG R_0_6 (0ms) [PD_-29%] → REG R_-1_8 (0ms) [PD_-44%] → JMP R_-4_-12 → FIX R_-4_-12 (0ms) [PD_-100%] → JMP R_-2_11 → FIX R_-2_11 (0ms) [PD_-100%] → JMP R_42_81 → FIX R_42_81 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_-27%] → JMP R_19_40 → FIX R_19_40 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_-26%] → JMP R_-2_-7 → FIX R_-2_-7 (0ms) [PD_-16%] → REG R_0_6 (0ms) [PD_-100%] → JMP R_-16_-50 → FIX R_-16_-50 (0ms) [PD_-17%] → REG R_0_6 (0ms) [PD_-52%] → JMP R_-1_-8 → FIX R_-1_-8 (0ms) [PD_-16%] → REG R_0_6 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-2_-11 → FIX R_-2_-11 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_-100%] → JMP R_-3_-15 → FIX R_-3_-15 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-100%] → REG R_-1_-8 (0ms) [PD_-16%] → REG R_-1_6 (0ms) [PD_-100%] → JMP R_-1_-9 → FIX R_-1_-9 (0ms) [PD_-100%] → REG R_-2_9 (0ms) [PD_-26%] → REG R_0_-4 (0ms) [PD_-100%] → REG R_-1_8 (0ms) [PD_-100%] → JMP R_0_-6 → FIX R_0_-6 (0ms) [PD_-16%] → REG R_-2_11 (0ms) [PD_-25%] → JMP R_-1_-7 → FIX R_-1_-7 (0ms) [PD_-16%] → REG R_-1_6 (0ms) [PD_-26%] → REG R_-1_-8 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-100%] → REG R_-1_-9 (0ms) [PD_-16%] → REG R_-1_8 (0ms) [PD_-24%] → REG R_-1_-7 (0ms) [PD_-17%] → JMP R_-2_8 → FIX R_-2_8 (0ms) [PD_-100%] → REG R_-1_-7 (0ms) [PD_-100%] → REG R_-1_5 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-37%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_-25%] → REG R_2_0 (8ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-31%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_7 (7ms) [PD_-63%] → REG R_2_0 (7ms) [PD_-100%] → REG R_-1_6 (7ms) [PD_-86%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-24%] → REG R_2_0 (8ms) [PD_-100%] → JMP R_-7_16 → FIX R_-7_16 (0ms) [PD_-24%] → REG R_-2_7 (0ms) [PD_-25%] → REG R_2_0 (8ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-100%] → REG R_-2_7 (0ms) [PD_-25%] → REG R_-2_6 (0ms) [PD_-100%] → REG R_-2_7 (9ms) [PD_-63%] → REG R_-2_6 (0ms) [PD_-25%] → REG R_-1_6 (0ms) [PD_-25%] → REG R_-2_7 (8ms) [PD_-47%] → REG R_-1_6 (8ms) [PD_-86%] → REG R_-2_7 (0ms) [PD_-26%] → REG R_-2_6 (0ms) [PD_-42%] → REG R_2_0 (5ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_7 (0ms) [PD_-26%] → REG R_2_0 (11ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-24%] → REG R_-1_6 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_6 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-100%] → REG R_-2_7 (0ms) [PD_-100%] → REG R_2_0 (5ms) [PD_-100%] → REG R_-2_7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-3_8 → FIX R_-3_8 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_7 (9ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_7 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_7 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_7 (0ms) [PD_-26%] → REG R_2_0 (4ms) [PD_-100%] → REG R_-2_7 (4ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-3_7 → FIX R_-3_7 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-5_11 → FIX R_-5_11 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_9_-7 → FIX R_9_-7 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → JMP R_12_-11 → FIX R_12_-11 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_135_-169 → FIX R_135_-169 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_62_-74 → FIX R_62_-74 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-34_37 → FIX R_-34_37 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-14_20 → FIX R_-14_20 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-22_30 → FIX R_-22_30 (0ms) [PD_-24%] → JMP R_-16_23 → FIX R_-16_23 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-100%] → JMP R_-8_13 → FIX R_-8_13 (0ms) [PD_-69%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-5_9 → FIX R_-5_9 (0ms) [PD_-67%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-17_31 → FIX R_-17_31 (0ms) [PD_-24%] → JMP R_-19_34 → FIX R_-19_34 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-4_8 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_7 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_7 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_7 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_-3_7 (7ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-5_9 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-100%] → JMP R_-5_10 → FIX R_-5_10 (0ms) [PD_-100%] → JMP R_19_-18 → FIX R_19_-18 (0ms) [PD_-24%] → REG R_2_0 (6ms) [PD_-100%] → JMP R_-9_14 → FIX R_-9_14 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-18_24 → FIX R_-18_24 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_7 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_7 (5ms) [PD_-23%] → REG R_2_0 (8ms) [PD_-100%] → REG R_-2_7 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_7 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_-2_6 (8ms) [PD_-49%] → REG R_2_0 (0ms) [PD_-72%] → REG R_-2_6 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-27%] → REG R_2_0 (11ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (7ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_7 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-3_6 → FIX R_-3_6 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_6 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-4_8 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-4_8 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-4_8 (0ms) [PD_-70%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_53_-59 → FIX R_53_-59 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-15_24 → FIX R_-15_24 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-10_16 → FIX R_-10_16 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-4_8 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-4_8 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-46%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_7 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_7 (0ms) [PD_-100%] → REG R_-2_8 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_10 (0ms) [PD_-24%] → REG R_2_0 (8ms) [PD_-100%] → REG R_-2_9 (0ms) [PD_-26%] → JMP R_-18_45 → FIX R_-18_45 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-1_6 (8ms) [PD_-28%] → REG R_-2_8 (0ms) [PD_-100%] → REG R_-2_7 (8ms) [PD_-63%] → REG R_-3_8 (7ms) [PD_-44%] → JMP R_145_-219 → FIX R_145_-219 (0ms) [PD_-100%] → JMP R_-5_12 → FIX R_-5_12 (0ms) [PD_-26%] → JMP R_56_-79 → FIX R_56_-79 (0ms) [PD_-100%] → JMP R_-11_20 → FIX R_-11_20 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-12_22 → FIX R_-12_22 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-100%] → JMP R_-13_22 → FIX R_-13_22 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_11_-11 → FIX R_11_-11 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_23_-29 → FIX R_23_-29 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-100%] → REG R_9_-7 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_10_-8 → FIX R_10_-8 (0ms) [PD_-100%] → SAC R_11_-8 → FIX R_11_-8 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-73%] → JMP R_6_-3 → FIX R_6_-3 (0ms) [PD_-24%] → REG R_4_-1 (0ms) [PD_-23%] → REG R_0_-1 (8ms) [PD_-17%] → REG R_4_-1 (0ms) [PD_-21%] → REG R_4_-2 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-100%] → REG R_4_-2 (0ms) [PD_-22%] → REG R_4_-1 (0ms) [PD_-100%] → REG R_0_-1 (7ms) [PD_-58%] → REG R_3_0 (8ms) [PD_-20%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-21%] → REG R_0_-1 (0ms) [PD_-20%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → JMP R_4_0 → FIX R_4_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-20%] → REG R_4_0 (0ms) [PD_-22%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-21%] → REG R_0_-3 (0ms) [PD_-22%] → REG R_3_0 (6ms) [PD_-61%] → REG R_-1_-3 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-20%] → REG R_0_-1 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-21%] → REG R_0_-1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-22%] → REG R_0_-1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_-1 (12ms) [PD_-59%] → REG R_1_1 (5ms) [PD_-6%] → REG R_0_-1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_-1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_-1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+1%] → REG R_-1_-3 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_+0%] → REG R_-1_-3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_-8_-17 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → JMP R_-6_-13 → FIX R_-6_-13 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → JMP R_-8_-18 → FIX R_-8_-18 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → JMP R_-10_-20 → FIX R_-10_-20 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → JMP R_-7_-17 → FIX R_-7_-17 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_-1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_-1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+1%] → REG R_0_-5 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_-1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_-1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_-1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_-1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_-1 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_+2%] → REG R_0_-1 (8ms) [PD_-59%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_-1 (0ms) [PD_-19%] → REG R_1_1 (8ms) [PD_+1%] → REG R_0_-1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_-1 (8ms) [PD_-50%] → REG R_1_1 (8ms) [PD_+1%] → REG R_0_-1 (8ms) [PD_-60%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_-1 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-0%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_-1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_-1 (10ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (8ms) [PD_-59%] → REG R_1_1 (8ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (8ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (80ms) [PD_-5%] → REG R_0_0 (32ms) [PD_-86%] → REG R_2_0 (4ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (10ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (8ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (1192ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_1_0 (16ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_12_-11 (0ms) [PD_-41%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-20_31 → FIX R_-20_31 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_8 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_10_-11 → FIX R_10_-11 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-7_13 → FIX R_-7_13 (0ms) [PD_-45%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-8_17 → FIX R_-8_17 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-9_18 → FIX R_-9_18 (0ms) [PD_-63%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-5_12 (0ms) [PD_-53%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-3_9 → FIX R_-3_9 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_8 (0ms) [PD_-56%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-3_8 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_7 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-2_6 (0ms) [PD_-21%] → REG R_2_0 (8ms) [PD_-100%] → REG R_-1_6 (8ms) [PD_-61%] → REG R_2_0 (8ms) [PD_-100%] → REG R_-1_5 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_-27_31 → FIX R_-27_31 (0ms) [PD_-100%] → REG R_-16_23 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-8%] → JMP R_-11_18 → FIX R_-11_18 (0ms) [PD_-19%] → REG R_1_0 (7ms) [PD_-9%] → JMP R_-8_14 → FIX R_-8_14 (0ms) [PD_-19%] → JMP R_-4_10 → FIX R_-4_10 (0ms) [PD_-20%] → REG R_1_-1 (0ms) [PD_-11%] → REG R_-3_7 (0ms) [PD_-19%] → REG R_1_-1 (0ms) [PD_-8%] → REG R_-11_18 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → JMP R_-11_17 → FIX R_-11_17 (0ms) [PD_-75%] → REG R_1_0 (0ms) [PD_-75%] → REG R_1_-1 (0ms) [PD_-75%] → REG R_-5_10 (0ms) [PD_-20%] → REG R_-4_9 (0ms) [PD_-20%] → REG R_1_-1 (0ms) [PD_-72%] → REG R_1_0 (0ms) [PD_-8%] → REG R_-4_8 (0ms) [PD_-20%] → REG R_-3_8 (0ms) [PD_-20%] → REG R_1_-1 (8ms) [PD_-72%] → JMP R_-23_33 → FIX R_-23_33 (0ms) [PD_-19%] → REG R_1_-1 (0ms) [PD_-7%] → REG R_-11_18 (0ms) [PD_-19%] → REG R_1_-1 (0ms) [PD_-8%] → JMP R_-7_12 → FIX R_-7_12 (0ms) [PD_-20%] → REG R_-5_11 (0ms) [PD_-47%] → REG R_1_-1 (0ms) [PD_-8%] → REG R_-4_9 (0ms) [PD_-20%] → REG R_1_-1 (8ms) [PD_-36%] → REG R_-4_9 (8ms) [PD_-20%] → REG R_1_-1 (8ms) [PD_-9%] → REG R_-3_8 (0ms) [PD_-21%] → REG R_1_-1 (0ms) [PD_-67%] → REG R_-4_9 (0ms) [PD_-44%] → REG R_1_-1 (0ms) [PD_-7%] → REG R_-5_10 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-61%] → REG R_-5_10 (0ms) [PD_-20%] → REG R_-4_9 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_-1 (0ms) [PD_-9%] → JMP R_-13_19 → FIX R_-13_19 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-60%] → REG R_-8_14 (0ms) [PD_-19%] → REG R_-5_10 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-59%] → BLINK → FIX R_-6_11 (start) [PD_-21%] → REG R_1_-1 (8ms) [PD_-42%] → REG R_-5_10 (0ms) [PD_-45%] → REG R_-3_8 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-7%] → JMP R_-9_17 → FIX R_-9_17 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-6_13 → FIX R_-6_13 (0ms) [PD_-18%] → REG R_1_-1 (0ms) [PD_-100%] → JMP R_-9_20 → FIX R_-9_20 (0ms) [PD_-19%] → REG R_1_-1 (0ms) [PD_-8%] → JMP R_-5_14 → FIX R_-5_14 (0ms) [PD_-20%] → REG R_-1_5 (0ms) [PD_-21%] → REG R_1_-1 (9ms) [PD_-8%] → REG R_-1_5 (0ms) [PD_-64%] → REG R_1_-1 (0ms) [PD_-9%] → REG R_-1_5 (8ms) [PD_-38%] → REG R_1_-1 (0ms) [PD_-11%] → REG R_-1_5 (0ms) [PD_-22%] → REG R_1_-1 (4ms) [PD_-55%] → JMP R_-4_7 → FIX R_-4_7 (0ms) [PD_-100%] → JMP R_300_-300 → FIX R_300_-300 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_248_-300 → FIX R_248_-300 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-5_10 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_-6_11 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (3ms) [PD_-43%] → REG R_0_1 (0ms) [PD_-7%] → REG R_1_1 (414ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (8ms) [PD_-3%] → REG R_1_0 (8ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (553ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_2_0 (8ms) [PD_-82%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (56ms) [PD_-52%] → REG R_3_0 (0ms) [PD_-41%] → REG R_0_0 (8ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (50ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → BLINK → FIX R_0_0 (start) [PD_-75%] → REG R_0_-2 (0ms) [PD_-65%] → REG R_0_-1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-32%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_0_-2 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-8%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-30%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-14%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_+75%] → REG R_0_-2 (9ms) [PD_-100%] → REG R_0_-1 (6ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-24%] → REG R_0_-1 (8ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-29%] → REG R_0_-1 (0ms) [PD_-31%] → REG R_0_-2 (0ms) [PD_-31%] → REG R_0_-3 (0ms) [PD_-28%] → REG R_0_-1 (8ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-29%] → REG R_0_-1 (0ms) [PD_-14%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-15%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-16%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-31%] → REG R_0_-1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_-4 (8ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-56%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-14%] → REG R_0_0 (32ms) [PD_-80%] → REG R_2_0 (0ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-8%] → REG R_2_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-17%] → REG R_0_0 (8ms) [PD_-7%] → REG R_3_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-11%] → REG R_3_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-11%] → REG R_1_1 (386ms) [PD_-10%] → REG R_0_1 (8ms) [PD_-11%] → REG R_1_1 (4ms) [PD_-13%] → REG R_0_1 (312ms) [PD_-17%] → BLINK → FIX R_0_1 (start) [PD_-20%] → REG R_1_1 (26ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-71%] → REG R_0_0 (8ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (188ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (108ms) [PD_-70%] → REG R_3_0 (8ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (8ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (78ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_1_0 (0ms) [PD_+24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-37%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (12ms) [PD_-39%] → REG R_1_0 (0ms) [PD_+22%] → REG R_0_0 (0ms) [PD_+22%] → REG R_2_-2 (0ms) [PD_-39%] → REG R_2_-1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-37%] → JMP R_3_-3 → FIX R_3_-3 (0ms) [PD_+25%] → REG R_0_0 (0ms) [PD_+24%] → REG R_3_-3 (0ms) [PD_-17%] → SAC R_3_-4 → FIX R_3_-4 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-33%] → REG R_3_-3 (0ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_-4 (0ms) [PD_-100%] → REG R_0_0 (332ms) [PD_-67%] → JMP R_3_2 → FIX R_3_2 (0ms) [PD_-60%] → REG R_0_0 (8ms) [PD_-5%] → REG R_3_2 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (8ms) [PD_+27%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_+26%] → REG R_0_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+27%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (80ms) [PD_-56%] → REG R_2_0 (8ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+26%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-36%] → REG R_3_0 (8ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-37%] → REG R_3_1 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (1884ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_0 (56ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (575ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-55%] → REG R_2_0 (41ms) [PD_-51%] → REG R_1_0 (12ms) [PD_+60%] → REG R_2_0 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (1322ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_1_0 (8ms) [PD_-49%] → REG R_2_0 (8ms) [PD_-76%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_+51%] → REG R_1_0 (16ms) [PD_-83%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-61%] → REG R_1_1 (7ms) [PD_-81%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (851ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_1_0 (16ms) [PD_-68%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (8ms) [PD_-58%] → REG R_0_0 (6ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_+25%] → REG R_2_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-39%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-24%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-24%] → REG R_1_1 (298ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-8%] → REG R_1_1 (36ms) [PD_-8%] → REG R_1_2 (8ms) [PD_-9%] → REG R_1_1 (13ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (20ms) [PD_-10%] → REG R_1_2 (184ms) [PD_-12%] → REG R_1_1 (484ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (24ms) [PD_-55%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_0 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (120ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (17ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-43%] → REG R_2_1 (0ms) [PD_-11%] → REG R_2_0 (8ms) [PD_-51%] → REG R_1_1 (624ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (5ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (5ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-60%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (8ms) [PD_-17%] → REG R_1_1 (326ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (361ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (0ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-42%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-26%] → REG R_1_1 (8ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (419ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (8ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (9ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (472ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-55%] → REG R_3_0 (7ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-3%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-52%] → REG R_3_0 (0ms) [PD_-3%] → REG R_3_-1 (0ms) [PD_-14%] → REG R_0_0 (32ms) [PD_-74%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_0 (9ms) [PD_-3%] → REG R_1_1 (677ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (32ms) [PD_-85%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (8ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (8ms) [PD_-70%] → REG R_2_1 (8ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-12%] → REG R_0_0 (19ms) [PD_-4%] → REG R_1_1 (750ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_0 (7ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-16%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-14%] → REG R_1_0 (6ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-11%] → REG R_1_1 (1742ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_-1 (0ms) [PD_-20%] → JMP R_72_-73 → FIX R_72_-73 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → JMP R_-10_13 → FIX R_-10_13 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → JMP R_-13_14 → FIX R_-13_14 (0ms) [PD_-68%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-8_10 → FIX R_-8_10 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → JMP R_-39_38 → FIX R_-39_38 (0ms) [PD_-100%] → JMP R_-19_27 → FIX R_-19_27 (0ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-55%] → REG R_300_-300 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-29%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_1 (191ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_0 (24ms) [PD_-71%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-13%] → REG R_0_0 (8ms) [PD_-64%] → REG R_1_0 (9ms) [PD_-14%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-34%] → REG R_2_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-82%] → REG R_3_0 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-16%] → REG R_2_0 (8ms) [PD_-62%] → REG R_3_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-19%] → REG R_3_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-14%] → REG R_1_1 (60ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (11ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-42%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_0 (7ms) [PD_-18%] → REG R_1_1 (200ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-53%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-61%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (8ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-86%] → REG R_1_0 (8ms) [PD_-69%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+35%] → REG R_2_1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (93ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_2_0 (0ms) [PD_+54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (12ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (780ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_1_0 (57ms) [PD_-69%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-41%] → REG R_2_1 (0ms) [PD_-40%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (482ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_2_0 (8ms) [PD_-59%] → REG R_4_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-50%] → REG R_6_-2 (0ms) [PD_-19%] → REG R_1_0 (8ms) [PD_-74%] → REG R_6_-2 (0ms) [PD_-20%] → JMP R_7_-4 → FIX R_7_-4 (0ms) [PD_-20%] → REG R_1_0 (7ms) [PD_-100%] → JMP R_7_-6 → FIX R_7_-6 (0ms) [PD_-21%] → SAC R_6_-5 → FIX R_6_-5 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (9ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (509ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-82%] → REG R_2_0 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (8ms) [PD_-2%] → REG R_1_1 (664ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-56%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-36%] → REG R_1_1 (256ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_0_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (9ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (12ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (24ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (7ms) [PD_-21%] → REG R_1_1 (2582ms) [PD_-15%] → REG R_1_2 (12ms) [PD_-18%] → REG R_1_1 (12ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (10ms) [PD_-19%] → REG R_1_1 (6ms) [PD_-18%] → REG R_1_2 (26ms) [PD_-17%] → REG R_1_1 (1637ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_0 (8ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+16%] → REG R_1_1 (8ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (1642ms) [PD_-14%] +MS → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_0 (0ms) [PD_-72%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-55%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-49%] → REG R_1_0 (8ms) [PD_-43%] → REG R_2_0 (9ms) [PD_-35%] → REG R_1_1 (10ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (9ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-7%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (5ms) [PD_-13%] → REG R_1_1 (86ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_0 (16ms) [PD_-72%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+106%] → REG R_2_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-14%] → REG R_1_0 (14ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (10ms) [PD_-60%] → REG R_1_1 (2406ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (15ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (31ms) [PD_-91%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-13%] → REG R_1_1 (1086ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_-2 (0ms) [PD_-72%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-56%] → REG R_1_0 (8ms) [PD_-65%] → REG R_1_1 (0ms) [PD_-42%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (12ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (457ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-10%] → REG R_0_0 (9ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (182ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (16ms) [PD_-9%] → REG R_1_1 (132ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_0_0 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_-2 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_4_-5 → FIX R_4_-5 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_4_-6 → FIX R_4_-6 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-2%] → JMP R_5_-7 → FIX R_5_-7 (0ms) [PD_+80%] → REG R_1_0 (0ms) [PD_-52%] → JMP R_5_-8 → FIX R_5_-8 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+14%] → REG R_0_0 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (5ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (96ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-78%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (2ms) [PD_-59%] → REG R_1_1 (132ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_0 (8ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-100%] → REG R_0_0 (11ms) [PD_-100%] → REG R_1_0 (11ms) [PD_-70%] → REG R_0_0 (6ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-66%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-65%] → REG R_0_0 (0ms) [PD_+33%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-57%] → REG R_3_0 (8ms) [PD_-66%] → REG R_1_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_+5%] → REG R_3_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-63%] → REG R_3_0 (0ms) [PD_-14%] → REG R_1_1 (9ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-3%] → REG R_3_1 (0ms) [PD_-14%] → REG R_1_1 (334ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_1_0 (5ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-59%] → REG R_1_1 (8ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (180ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (34ms) [PD_-65%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-62%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-56%] → REG R_1_0 (8ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-38%] → REG R_0_0 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (16ms) [PD_-21%] → REG R_1_1 (138ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-59%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-41%] → REG R_0_0 (3ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-16%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-14%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-56%] → REG R_0_0 (11ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_-2 (0ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-45%] → REG R_1_0 (8ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_0 (10ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_+36%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (26ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (7ms) [PD_-60%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_-2 (0ms) [PD_-57%] → REG R_1_0 (8ms) [PD_-100%] → JMP R_4_-3 → FIX R_4_-3 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-15%] → REG R_4_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-41%] → REG R_3_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-18%] → REG R_3_-1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_4_-4 → FIX R_4_-4 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_-8 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-15%] → JMP R_-2_13 → FIX R_-2_13 (0ms) [PD_-15%] → REG R_1_-1 (0ms) [PD_-100%] → JMP R_-4_21 → FIX R_-4_21 (0ms) [PD_-100%] → REG R_-1_10 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-14%] → REG R_0_-1 (0ms) [PD_-13%] → REG R_0_8 (8ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-9%] → REG R_0_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-15%] → REG R_0_7 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_7 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-12%] → REG R_0_6 (5ms) [PD_-64%] → REG R_0_0 (16ms) [PD_-78%] → REG R_0_6 (6ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-10%] → REG R_0_6 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-14%] → REG R_0_6 (0ms) [PD_-28%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_-16%] → REG R_0_-1 (0ms) [PD_-16%] → REG R_0_6 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-16%] → REG R_0_0 (20ms) [PD_-27%] → REG R_0_5 (0ms) [PD_-100%] → REG R_0_0 (78ms) [PD_-79%] → REG R_3_0 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-54%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-27%] → REG R_0_0 (8ms) [PD_-10%] → REG R_3_0 (8ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (8ms) [PD_-12%] → REG R_0_0 (9ms) [PD_-11%] → REG R_1_1 (7ms) [PD_-10%] → REG R_0_0 (8ms) [PD_-8%] → REG R_1_1 (9ms) [PD_-8%] → REG R_0_0 (9ms) [PD_-6%] → REG R_1_1 (10ms) [PD_-10%] → REG R_0_0 (10ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_1 (1403ms) [PD_-12%] → REG R_1_0 (8ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (54ms) [PD_-58%] → REG R_0_0 (0ms) [PD_+41%] → REG R_1_0 (24ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (1092ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (9ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (18ms) [PD_-28%] → REG R_1_1 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (3301ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-60%] → REG R_1_0 (8ms) [PD_-7%] → REG R_0_0 (8ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (10ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-28%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (529ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_4_-2 (0ms) [PD_-64%] → REG R_2_0 (0ms) [PD_-100%] → REG R_4_-3 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_4_-3 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-17%] → REG R_3_-1 (0ms) [PD_-16%] → REG R_2_0 (10ms) [PD_-58%] → REG R_3_-2 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_-2 (6ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-52%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (1933ms) [PD_-13%] → End
P44_M04,Start → FIX R_1_1 (start) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-14%] → SAC R_1_0 → FIX R_1_0 (8ms) [PD_-48%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (1484ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_0 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (7ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-61%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-85%] → REG R_0_0 (8ms) [PD_-47%] → REG R_1_0 (8ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (12ms) [PD_-54%] → REG R_1_1 (507ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-47%] → REG R_0_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (45ms) [PD_-26%] → REG R_1_1 (426ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_0 (0ms) [PD_+14%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-36%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (4369ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_1_0 (40ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (25ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (334ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_+4%] → REG R_1_1 (8ms) [PD_-55%] → REG R_1_0 (45ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_+2%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_+0%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_+1%] → REG R_3_1 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-0%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_3_1 (12ms) [PD_-51%] → REG R_1_1 (280ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-6%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (618ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-55%] → REG R_1_0 (16ms) [PD_-77%] → REG R_1_1 (8ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-66%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (2427ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (9ms) [PD_-48%] → REG R_1_1 (6ms) [PD_-56%] → REG R_1_0 (16ms) [PD_-79%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (8ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-28%] → REG R_1_1 (411ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (13ms) [PD_-80%] → REG R_0_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-11%] → REG R_2_0 (4ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-59%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-47%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (1619ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (16ms) [PD_-68%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-5%] → REG R_1_1 (2218ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_0 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+10%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (2146ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_1_0 (24ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-49%] → REG R_1_1 (9ms) [PD_-49%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (988ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (16ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (3014ms) [PD_-6%] → REG R_1_0 (36ms) [PD_-7%] → BLINK → FIX R_1_0 (start) [PD_-12%] → REG R_2_0 (5ms) [PD_-100%] → REG R_1_0 (356ms) [PD_-52%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-63%] → REG R_1_0 (0ms) [PD_+6%] → REG R_3_0 (0ms) [PD_+6%] → REG R_1_0 (0ms) [PD_+6%] → REG R_3_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+6%] → REG R_3_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+6%] → REG R_3_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+7%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+9%] → REG R_3_0 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_+8%] → SAC R_2_-1 → FIX R_2_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (104ms) [PD_-66%] → REG R_1_1 (741ms) [PD_-6%] +MS → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_1_0 (10ms) [PD_-59%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_0 (8ms) [PD_-85%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_+32%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (16ms) [PD_-18%] → REG R_1_1 (164ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-59%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (488ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_1_0 (48ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (32ms) [PD_-8%] → REG R_1_1 (296ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (8ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (64ms) [PD_-46%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_+8%] → REG R_0_0 (19ms) [PD_-68%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+9%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+12%] → REG R_1_-1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-17%] → SAC R_0_-1 → FIX R_0_-1 (8ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-21%] → REG R_0_-1 (28ms) [PD_-80%] → REG R_1_-1 (8ms) [PD_-18%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+11%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+12%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-22%] → REG R_0_-1 (8ms) [PD_-62%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-19%] → REG R_0_0 (316ms) [PD_-56%] → REG R_1_-1 (0ms) [PD_-17%] → REG R_0_0 (14ms) [PD_-80%] → REG R_0_-1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-19%] → REG R_0_0 (136ms) [PD_-71%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (8ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_+14%] → REG R_0_1 (0ms) [PD_-17%] → REG R_0_0 (24ms) [PD_-51%] → REG R_1_0 (0ms) [PD_+12%] → REG R_0_0 (24ms) [PD_-56%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-61%] → REG R_0_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (8ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_1 (813ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (24ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (28ms) [PD_-34%] → JMP R_2_2 → FIX R_2_2 (0ms) [PD_-55%] → REG R_0_0 (15ms) [PD_-45%] → REG R_1_1 (1622ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-70%] → REG R_1_1 (5256ms) [PD_-6%] +MS → BLINK → FIX R_1_1 (start) [PD_-3%] → REG R_1_0 (64ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-2%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+41%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-47%] → REG R_1_1 (8ms) [PD_-12%] → REG R_1_0 (16ms) [PD_-2%] → REG R_1_1 (593ms) [PD_-4%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (441ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_+1%] → REG R_1_0 (16ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (1ms) [PD_-81%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_0 (16ms) [PD_-4%] → REG R_1_1 (709ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-59%] → REG R_0_0 (8ms) [PD_-59%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (20ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_1 (1742ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_+82%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-47%] → REG R_1_0 (8ms) [PD_-76%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (8ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (1100ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-56%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (36ms) [PD_-41%] → REG R_1_1 (476ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_1_0 (22ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-49%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-60%] → REG R_1_0 (8ms) [PD_-49%] → REG R_0_0 (8ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (600ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_2_0 (0ms) [PD_-50%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (708ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_0 (31ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-1%] → REG R_0_0 (8ms) [PD_-50%] → REG R_1_0 (16ms) [PD_-66%] → REG R_0_1 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-11%] → REG R_1_0 (8ms) [PD_-11%] → REG R_1_1 (174ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-0%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-51%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (60ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (17ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (7ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-13%] → REG R_0_0 (8ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-16%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_0 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-8%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_0 (9ms) [PD_+1%] → REG R_0_0 (13ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (1681ms) [PD_-73%] → REG R_1_1 (9ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-43%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_1 (8ms) [PD_-44%] → REG R_0_0 (0ms) [PD_+7%] → REG R_1_1 (0ms) [PD_-41%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_+5%] → REG R_1_1 (991ms) [PD_-0%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_1 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (19ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (4ms) [PD_-24%] → REG R_1_0 (34ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_0 (7ms) [PD_-70%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (510ms) [PD_-1%] +MS → BLINK → FIX R_1_1 (start) [PD_-2%] → REG R_1_0 (0ms) [PD_+34%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+6%] → REG R_1_1 (6ms) [PD_-10%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_+6%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (11ms) [PD_-45%] → REG R_0_0 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_+9%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_+3%] → REG R_1_1 (4ms) [PD_-48%] → REG R_1_2 (0ms) [PD_-1%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_+8%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (232ms) [PD_-8%] → REG R_1_2 (8ms) [PD_-2%] → REG R_1_1 (16ms) [PD_+3%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+6%] → REG R_1_2 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_+7%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_1 (362ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_1_2 (0ms) [PD_-67%] → REG R_1_1 (8ms) [PD_-65%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_+3%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (8ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_+5%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-47%] → REG R_1_2 (8ms) [PD_-66%] → REG R_1_1 (1357ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (470ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_1_0 (0ms) [PD_-69%] → REG R_1_1 (4ms) [PD_-54%] → REG R_1_0 (9ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-39%] → REG R_1_0 (8ms) [PD_+50%] → REG R_0_0 (0ms) [PD_+180%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+180%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_+53%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (8ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_+233%] → REG R_1_1 (0ms) [PD_-47%] → REG R_0_1 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_+211%] → REG R_1_0 (0ms) [PD_+184%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_+186%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (72ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-3%] → REG R_1_0 (0ms) [PD_+5%] → REG R_1_1 (9ms) [PD_+31%] → REG R_1_0 (7ms) [PD_+47%] → REG R_1_1 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-17%] → REG R_3_0 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+122%] → REG R_0_0 (24ms) [PD_-58%] → REG R_0_1 (4ms) [PD_+55%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+12%] → REG R_0_0 (0ms) [PD_+141%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+133%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_+130%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_+158%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+146%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+143%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_+130%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_1 (8ms) [PD_-10%] → REG R_1_1 (716ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (36ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-74%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+30%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+39%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (428ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_0 (4ms) [PD_-70%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (5ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_+5%] → REG R_1_0 (0ms) [PD_+5%] → REG R_3_0 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-59%] → REG R_3_0 (8ms) [PD_-59%] → REG R_0_0 (8ms) [PD_-18%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-60%] → REG R_0_0 (8ms) [PD_-60%] → REG R_1_0 (0ms) [PD_+28%] → REG R_0_0 (24ms) [PD_-69%] → REG R_0_-1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (9ms) [PD_-35%] → REG R_0_0 (0ms) [PD_+29%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (24ms) [PD_-77%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+32%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (16ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-19%] → REG R_0_0 (362ms) [PD_-42%] → REG R_1_0 (4ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_0_0 (5ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+32%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_+27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-11%] → REG R_0_0 (0ms) [PD_+33%] → REG R_0_1 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-39%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (6ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-54%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_+24%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_+36%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_+26%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_1 (1241ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (5636ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_+4%] → REG R_0_0 (13ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-48%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-100%] → REG R_1_0 (13ms) [PD_-47%] → REG R_0_0 (10ms) [PD_-100%] → REG R_1_0 (5ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-53%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-51%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (10ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (5ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (8ms) [PD_-53%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-52%] → REG R_0_0 (8ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-52%] → REG R_0_0 (10ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-5%] → REG R_0_0 (5ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-52%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-51%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-51%] → REG R_0_0 (5ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (10ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (5ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (4ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-4%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-2%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-2%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-0%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-50%] → REG R_0_0 (9ms) [PD_-100%] → REG R_1_0 (12ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-53%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-4%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-51%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (8ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-2%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (10ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-4%] → REG R_0_0 (8ms) [PD_-52%] → REG R_1_0 (8ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-52%] → REG R_1_0 (7ms) [PD_-52%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-51%] → REG R_0_0 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_+0%] → REG R_1_0 (9ms) [PD_+1%] → REG R_0_0 (11ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-0%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_0_0 (8ms) [PD_-51%] → REG R_1_0 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-81%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-52%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (246ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (2769ms) [PD_-67%] +MS → REG R_1_0 (0ms) [PD_+17%] → REG R_0_0 (373ms) [PD_-62%] → REG R_1_0 (0ms) [PD_+19%] → REG R_0_0 (93ms) [PD_-80%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (212ms) [PD_-66%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+23%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (64ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (11ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (8ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_+18%] → REG R_0_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_+12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_+26%] → REG R_1_1 (8ms) [PD_-9%] → REG R_0_1 (0ms) [PD_+14%] → REG R_1_1 (1307ms) [PD_+6%] +MS → BLINK → FIX R_1_1 (start) [PD_+1%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-14%] → REG R_1_0 (8ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (448ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (62ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-35%] → REG R_1_0 (7ms) [PD_-54%] → REG R_0_0 (0ms) [PD_+29%] → REG R_1_0 (0ms) [PD_+31%] → REG R_0_0 (8ms) [PD_-35%] → REG R_1_0 (8ms) [PD_-36%] → REG R_0_0 (8ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_+24%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_+29%] → REG R_1_1 (246ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_0 (20ms) [PD_-85%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+4%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-41%] → REG R_1_1 (8ms) [PD_-56%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-72%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_+28%] → REG R_1_1 (276ms) [PD_-2%] → BLINK → FIX R_1_1 (start) [PD_+1%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-77%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_1 (201ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_0 (16ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-50%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (468ms) [PD_-3%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_+26%] → REG R_1_0 (8ms) [PD_-10%] → REG R_0_0 (0ms) [PD_+27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (10ms) [PD_-55%] → REG R_0_0 (6ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (19ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_+28%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (4ms) [PD_+26%] → REG R_1_1 (8ms) [PD_-58%] → REG R_0_0 (0ms) [PD_+25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (332ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-40%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (4ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+9%] → REG R_0_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_+23%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-38%] → REG R_1_2 (0ms) [PD_+24%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (432ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (18ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_0 (4ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_+22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (7ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_+23%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (250ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-37%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (8ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (752ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_0 (8ms) [PD_-45%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (8ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (1664ms) [PD_-8%] → BLINK → FIX R_1_1 (start) [PD_-7%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-56%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-53%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-79%] → REG R_0_0 (8ms) [PD_+17%] → REG R_1_0 (17ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (1ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_+20%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (346ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (10ms) [PD_+23%] → REG R_1_0 (19ms) [PD_-45%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (15ms) [PD_-84%] → REG R_1_0 (0ms) [PD_+14%] → REG R_0_0 (8ms) [PD_-62%] → REG R_1_0 (0ms) [PD_+8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+3%] → REG R_0_0 (0ms) [PD_-54%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+8%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+19%] → REG R_1_1 (8ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (8ms) [PD_-16%] → REG R_1_1 (230ms) [PD_-7%] → BLINK → FIX R_1_1 (start) [PD_-6%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+22%] → REG R_0_1 (8ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (3238ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (1298ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (20ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-63%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (17ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_+13%] → REG R_1_0 (9ms) [PD_-20%] → REG R_0_0 (6ms) [PD_-67%] → REG R_1_1 (6ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_+13%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_+12%] → REG R_1_1 (897ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-4%] → REG R_1_0 (24ms) [PD_-72%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-26%] → REG R_1_0 (9ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-49%] → REG R_1_0 (16ms) [PD_-28%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (7ms) [PD_+5%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+22%] → REG R_0_0 (0ms) [PD_+15%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (16ms) [PD_+3%] → REG R_1_1 (574ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (330ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-13%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (28ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (63ms) [PD_-73%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (6ms) [PD_-47%] → REG R_1_1 (7ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-48%] → REG R_1_1 (2663ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_0 (8ms) [PD_-60%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-49%] → REG R_0_0 (8ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-46%] → REG R_1_1 (8ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_+13%] → REG R_1_1 (1540ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (28ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (16ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (1119ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-41%] → REG R_1_1 (1317ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_0 (16ms) [PD_-41%] → REG R_0_0 (0ms) [PD_+12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (20ms) [PD_-15%] → REG R_1_0 (0ms) [PD_+9%] → REG R_0_0 (12ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_+19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_0_0 (16ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-42%] → REG R_1_-1 (8ms) [PD_-60%] → REG R_0_0 (8ms) [PD_+17%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (10ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+16%] → REG R_1_-1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_0_0 (8ms) [PD_+19%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_+19%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-63%] → REG R_0_-1 (8ms) [PD_-25%] → REG R_0_0 (8ms) [PD_+16%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+17%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-41%] → REG R_0_-1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-41%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-41%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-21%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_0_0 (8ms) [PD_-62%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-23%] → REG R_1_-1 (0ms) [PD_-23%] → REG R_0_0 (8ms) [PD_-42%] → REG R_1_-1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_+21%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-41%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+20%] → REG R_0_-1 (8ms) [PD_-62%] → REG R_0_0 (8ms) [PD_+19%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_1_-1 (0ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+18%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_+19%] → REG R_0_-1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_+22%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+20%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_+21%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+16%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_+18%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_+20%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_0_0 (32ms) [PD_-31%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (28ms) [PD_-61%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_0_0 (39ms) [PD_-75%] → REG R_0_-1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_+17%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+19%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+19%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_0_0 (6ms) [PD_-41%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (6ms) [PD_-64%] → REG R_0_0 (0ms) [PD_+18%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+16%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_+16%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+17%] → REG R_1_-1 (0ms) [PD_-24%] → REG R_0_0 (8ms) [PD_-20%] → REG R_0_-1 (0ms) [PD_-31%] → REG R_0_0 (8ms) [PD_-40%] → REG R_0_-1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_-1 (11ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-40%] → REG R_0_-1 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+17%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+17%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_+20%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (7ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-61%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+18%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-60%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_+17%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_+18%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_0_0 (8ms) [PD_-50%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+21%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (38ms) [PD_-53%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (93ms) [PD_-52%] → REG R_1_0 (32ms) [PD_-52%] → REG R_0_0 (6ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (122ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (288ms) [PD_-55%] → REG R_0_-1 (0ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+17%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_0_0 (32ms) [PD_-35%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (48ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_+18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_+13%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_+18%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (72ms) [PD_-80%] → REG R_1_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_+16%] → REG R_1_0 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_+19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+15%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (16ms) [PD_-12%] → REG R_1_1 (138ms) [PD_+4%] → BLINK → FIX R_1_1 (start) [PD_-8%] → REG R_3_0 (7ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (14ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (802ms) [PD_-6%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_0_0 (2ms) [PD_-75%] → REG R_1_0 (0ms) [PD_+10%] → REG R_0_0 (48ms) [PD_-82%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_+17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_+14%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-43%] → REG R_1_1 (8ms) [PD_-1%] → REG R_0_0 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (8ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_1 (3547ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (27ms) [PD_-4%] → REG R_1_0 (8ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (46ms) [PD_-7%] → REG R_1_0 (8ms) [PD_-5%] → REG R_1_1 (12ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (52ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (20ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (36ms) [PD_-6%] → REG R_1_0 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (4ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (21ms) [PD_-5%] → REG R_1_0 (7ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (28ms) [PD_-3%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (4ms) [PD_-2%] → REG R_1_0 (8ms) [PD_-10%] → REG R_1_1 (36ms) [PD_-1%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (8ms) [PD_-10%] → REG R_1_1 (10ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+1%] → REG R_1_0 (10ms) [PD_-12%] → REG R_1_1 (879ms) [PD_-8%] → REG R_1_0 (236ms) [PD_-9%] → End
P45_M01,Start → FIX R_1_1 (start) [PD_-19%] +MS → BLINK → FIX R_1_1 (start) [PD_-32%] → SAC R_2_1 → FIX R_2_1 (32ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (53962ms) [PD_-14%] +MS → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-23%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (14364ms) [PD_-16%] → End
P45_M02,Start → FIX R_1_1 (start) [PD_-12%] +MS → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-2%] → REG R_1_1 (4ms) [PD_-6%] → REG R_1_0 (220ms) [PD_-5%] → REG R_1_1 (18064ms) [PD_-10%] +MS → End
P45_M03,Start → FIX R_1_1 (start) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-12%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (3464ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+1%] → REG R_2_1 (16ms) [PD_-77%] → REG R_1_1 (0ms) [PD_+3%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (774ms) [PD_-5%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (24ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (4608ms) [PD_-4%] +MS → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-0%] → REG R_2_1 (0ms) [PD_-0%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (0ms) [PD_-66%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-1%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (681ms) [PD_-4%] → BLINK → FIX R_1_1 (start) [PD_-4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (24ms) [PD_-90%] → REG R_1_1 (0ms) [PD_-58%] → REG R_2_1 (12ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+5%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (9410ms) [PD_-6%] +MS → SAC R_2_0 → FIX R_2_0 (4ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-54%] → REG R_2_1 (16ms) [PD_-100%] → REG R_1_1 (39766ms) [PD_-9%] +MS → End
P45_M04,Start → FIX R_1_1 (start) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-7%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (18956ms) [PD_-5%] +MS → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-66%] → REG R_1_1 (0ms) [PD_+0%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-24%] → REG R_1_1 (19191ms) [PD_-9%] +MS → End
P46_M01,Start → FIX R_0_1 (start) [PD_-32%] → SAC R_0_0 → FIX R_0_0 (6ms) [PD_-44%] → REG R_0_1 (0ms) [PD_-32%] → SAC R_1_1 → FIX R_1_1 (0ms) [PD_-31%] → REG R_0_0 (6ms) [PD_-66%] → REG R_1_1 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (3666ms) [PD_-25%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-20%] → REG R_1_1 (4288ms) [PD_-22%] +MS → BLINK → FIX R_1_1 (start) [PD_-34%] → JMP R_3_3 → FIX R_3_3 (0ms) [PD_+58%] → REG R_1_0 (10ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (5ms) [PD_-26%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-63%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-30%] → REG R_1_1 (8ms) [PD_-41%] → REG R_0_1 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-49%] → REG R_0_1 (0ms) [PD_-29%] → REG R_1_1 (3791ms) [PD_-24%] → REG R_1_0 (13ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_0 (51ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_0 (8ms) [PD_-21%] → REG R_1_1 (6905ms) [PD_-22%] +MS → BLINK → FIX R_1_1 (start) [PD_-30%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-21%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (4ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (12ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (6ms) [PD_-39%] → REG R_1_1 (7ms) [PD_-65%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (13ms) [PD_-42%] → REG R_1_1 (6349ms) [PD_-21%] → End
P46_M02,Start → FIX R_1_1 (start) [PD_-23%] +MS → BLINK → FIX R_1_1 (start) [PD_-33%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_3_3 → FIX R_3_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-37%] → REG R_3_3 (0ms) [PD_-100%] → JMP R_1_0 → FIX R_1_0 (0ms) [PD_-21%] → REG R_3_3 (0ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-1_0 → FIX R_-1_0 (0ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-70%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_+112%] → REG R_1_0 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_0 (10ms) [PD_-44%] → REG R_0_0 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (6464ms) [PD_-21%] +MS → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_0 (0ms) [PD_-47%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_3 (8ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-61%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-60%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-34%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (8ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-21%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_3_3 (8ms) [PD_-100%] → REG R_1_1 (9966ms) [PD_-22%] +MS → BLINK → FIX R_1_1 (start) [PD_-45%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-24%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (48ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-52%] → REG R_1_0 (0ms) [PD_-38%] → REG R_1_1 (3091ms) [PD_-24%] → End
P46_M03,Start → FIX R_1_0 (start) [PD_-20%] +MS → SAC R_1_1 → FIX R_1_1 (1965ms) [PD_-19%] → REG R_1_0 (273ms) [PD_-17%] → REG R_1_1 (579ms) [PD_-16%] → REG R_1_0 (716ms) [PD_-10%] → REG R_1_1 (202ms) [PD_-8%] → REG R_1_0 (328ms) [PD_-8%] → REG R_1_1 (3980ms) [PD_-9%] → REG R_1_0 (280ms) [PD_-16%] → BLINK → FIX R_1_0 (start) [PD_-30%] → REG R_1_1 (613ms) [PD_-17%] +MS → BLINK → FIX R_1_1 (start) [PD_-25%] → JMP R_3_3 → FIX R_3_3 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-19%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_3 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-60%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (8ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (488ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_0 (40ms) [PD_-42%] → JMP R_5_10 → FIX R_5_10 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (0ms) [PD_-21%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_+4%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_5_10 (8ms) [PD_-100%] → REG R_1_-1 (7ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-20%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-23%] → REG R_5_10 (0ms) [PD_-100%] → REG R_0_-1 (7ms) [PD_-73%] → REG R_5_10 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-49%] → REG R_5_10 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-23%] → REG R_5_10 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-35%] → REG R_5_10 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-21%] → REG R_5_10 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-37%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-28%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_5_10 (8ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-62%] → REG R_5_10 (8ms) [PD_-62%] → REG R_1_-1 (0ms) [PD_-24%] → REG R_5_10 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-23%] → REG R_5_10 (0ms) [PD_-22%] → REG R_0_-1 (0ms) [PD_-22%] → REG R_5_10 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-22%] → REG R_5_10 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-19%] → REG R_5_10 (0ms) [PD_-100%] → REG R_0_-1 (7ms) [PD_-20%] → REG R_5_10 (8ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-18%] → REG R_3_3 (6ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_3_3 (6ms) [PD_-100%] → REG R_1_0 (5ms) [PD_-57%] → SAC R_2_0 → FIX R_2_0 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (36ms) [PD_-18%] → REG R_1_0 (38ms) [PD_-10%] → REG R_1_1 (778ms) [PD_-14%] → REG R_1_0 (276ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (322ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (59ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (17ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (256ms) [PD_-8%] → SAC R_0_0 → FIX R_0_0 (1ms) [PD_-9%] → REG R_1_0 (10ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (23ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (16ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (34ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (8ms) [PD_-9%] → REG R_1_0 (8ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-10%] → REG R_1_0 (42ms) [PD_-11%] +MS → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (36ms) [PD_-11%] → REG R_1_0 (207ms) [PD_-7%] → REG R_1_1 (364ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (143ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (12ms) [PD_-20%] → SAC R_0_1 → FIX R_0_1 (74ms) [PD_-21%] → REG R_1_1 (24ms) [PD_-20%] → REG R_0_1 (5ms) [PD_-20%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_1 (263ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (26ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (47ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (27ms) [PD_-17%] → REG R_1_0 (32ms) [PD_-17%] → REG R_0_0 (36ms) [PD_-15%] → REG R_1_0 (2211ms) [PD_-7%] +MS → REG R_1_1 (4ms) [PD_-6%] → REG R_1_0 (196ms) [PD_-6%] → REG R_1_1 (40ms) [PD_-5%] → REG R_1_0 (163ms) [PD_-5%] → REG R_1_1 (82ms) [PD_-6%] → REG R_1_0 (113ms) [PD_-5%] → REG R_0_0 (95ms) [PD_-5%] → REG R_1_0 (4ms) [PD_-6%] → REG R_1_1 (527ms) [PD_-6%] → REG R_0_1 (5ms) [PD_-7%] → REG R_0_0 (6ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-4%] → REG R_0_0 (240ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-7%] → REG R_0_1 (69ms) [PD_-6%] → REG R_0_0 (24ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_0 (594ms) [PD_-9%] → REG R_1_1 (425ms) [PD_-10%] → REG R_0_1 (3ms) [PD_-10%] → REG R_1_1 (1842ms) [PD_-11%] +MS → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (9ms) [PD_-54%] → REG R_1_1 (5ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_+9%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-4%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (136ms) [PD_-11%] → REG R_1_0 (8ms) [PD_-5%] → BLINK → FIX R_1_0 (start) [PD_-8%] → REG R_1_1 (8ms) [PD_-16%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_3_3 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (48ms) [PD_-90%] → REG R_0_-1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_1_-2 → FIX R_1_-2 (5ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-51%] → JMP R_1_-3 → FIX R_1_-3 (0ms) [PD_-16%] → REG R_1_1 (788ms) [PD_-11%] → REG R_0_1 (60ms) [PD_-13%] → REG R_1_1 (94ms) [PD_-12%] → REG R_0_1 (86ms) [PD_-13%] → REG R_1_1 (8794ms) [PD_-11%] +MS → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_0_0 (0ms) [PD_-60%] → REG R_0_-1 (0ms) [PD_-44%] → REG R_1_-1 (8ms) [PD_-74%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-56%] → JMP R_0_-4 → FIX R_0_-4 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-100%] → JMP R_0_-10 → FIX R_0_-10 (0ms) [PD_-23%] → REG R_1_-1 (0ms) [PD_-22%] → JMP R_2_6 → FIX R_2_6 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-22%] → JMP R_1_7 → FIX R_1_7 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-24%] → JMP R_0_38 → FIX R_0_38 (0ms) [PD_-23%] → REG R_1_-1 (6ms) [PD_-21%] → REG R_1_7 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-21%] → JMP R_0_7 → FIX R_0_7 (0ms) [PD_-100%] → JMP R_0_5 → FIX R_0_5 (0ms) [PD_-23%] → REG R_1_-1 (0ms) [PD_-19%] → JMP R_1_4 → FIX R_1_4 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-100%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-25%] → REG R_1_-1 (6ms) [PD_-60%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-25%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_5_10 (8ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_3_3 (8ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_5_10 (8ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_3_3 (8ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_5_10 (8ms) [PD_-100%] → REG R_3_3 (8ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → JMP R_0_3 → FIX R_0_3 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-30%] → REG R_1_-2 (0ms) [PD_-30%] → JMP R_3_-2 → FIX R_3_-2 (0ms) [PD_-20%] → REG R_1_-1 (10ms) [PD_-23%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_-2 (0ms) [PD_+39%] → REG R_2_0 (0ms) [PD_-37%] → REG R_3_3 (8ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-67%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (161ms) [PD_-19%] → REG R_1_1 (707ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_0 (0ms) [PD_-73%] → REG R_1_1 (2ms) [PD_-26%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-67%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-59%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-78%] → REG R_5_10 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_5_10 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-27%] → REG R_5_10 (0ms) [PD_-100%] → JMP R_2_-1 → FIX R_2_-1 (0ms) [PD_-26%] → REG R_5_10 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_-1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_-1 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (8ms) [PD_-78%] → REG R_1_1 (61ms) [PD_-17%] → REG R_1_0 (52ms) [PD_-12%] → REG R_1_1 (1290ms) [PD_-19%] +MS → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (952ms) [PD_-15%] → REG R_1_0 (588ms) [PD_-11%] → REG R_1_1 (1574ms) [PD_-13%] → REG R_0_1 (4ms) [PD_-11%] → REG R_1_1 (5ms) [PD_-9%] → REG R_0_1 (169ms) [PD_-10%] → REG R_1_1 (504ms) [PD_-11%] → REG R_1_0 (160ms) [PD_-11%] → REG R_1_1 (972ms) [PD_-13%] +MS → REG R_0_1 (102ms) [PD_-21%] → REG R_1_1 (925ms) [PD_-22%] → REG R_0_1 (388ms) [PD_-20%] → REG R_1_1 (1744ms) [PD_-15%] → REG R_1_0 (77ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-13%] → End
P46_M04,Start → FIX R_1_1 (start) [PD_-22%] +MS → SAC R_1_0 → FIX R_1_0 (342ms) [PD_-20%] → REG R_1_1 (2538ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (49ms) [PD_-58%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_0 (24ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-47%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (3320ms) [PD_-16%] → REG R_1_0 (380ms) [PD_-24%] → REG R_1_1 (3361ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+23%] → REG R_1_0 (0ms) [PD_-12%] → JMP R_3_3 → FIX R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_+124%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-27%] → REG R_3_3 (9ms) [PD_-100%] → JMP R_4_8 → FIX R_4_8 (0ms) [PD_-35%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_1 (6495ms) [PD_-17%] → REG R_1_0 (97ms) [PD_-19%] → REG R_1_1 (774ms) [PD_-17%] → REG R_1_0 (1050ms) [PD_-13%] → REG R_1_1 (940ms) [PD_-15%] +MS → BLINK → FIX R_1_1 (start) [PD_-5%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_3 (16ms) [PD_-100%] → JMP R_1_-1 → FIX R_1_-1 (16ms) [PD_-85%] → REG R_4_8 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_4_8 (16ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-23%] → REG R_4_8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_4_8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_4_8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_4_8 (0ms) [PD_-100%] → JMP R_2_0 → FIX R_2_0 (0ms) [PD_-25%] → REG R_4_8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_4_8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-15%] → REG R_1_1 (432ms) [PD_-15%] → REG R_1_0 (258ms) [PD_-16%] → REG R_1_1 (610ms) [PD_-14%] → REG R_1_0 (30ms) [PD_-12%] → REG R_1_1 (11ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (55ms) [PD_-61%] → REG R_4_8 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_4_8 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_-1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_0 (8ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → SAC R_0_-1 → FIX R_0_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-21%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_1_-1 (0ms) [PD_-20%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_1_-1 (0ms) [PD_-20%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_-1 (30ms) [PD_-70%] → SAC R_1_-2 → FIX R_1_-2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-23%] → REG R_1_-1 (32ms) [PD_-61%] → REG R_1_-2 (8ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-61%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_-2 (8ms) [PD_-23%] → REG R_1_-1 (0ms) [PD_-21%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_1_-2 (0ms) [PD_-24%] → REG R_1_-1 (8ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-23%] → REG R_4_8 (0ms) [PD_-23%] → JMP R_2_-10 → FIX R_2_-10 (0ms) [PD_-26%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_1_-1 (6ms) [PD_-26%] → JMP R_1_5 → FIX R_1_5 (0ms) [PD_-100%] → SAC R_1_4 → FIX R_1_4 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-27%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-27%] → REG R_1_-1 (5ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (16ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-44%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-53%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (7ms) [PD_-100%] → REG R_4_8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-44%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (8ms) [PD_-100%] → REG R_4_8 (8ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (8ms) [PD_-100%] → REG R_4_8 (8ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-16%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-59%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_8 (6ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-57%] → REG R_4_8 (10ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-57%] → REG R_4_8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-12%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-13%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-12%] → REG R_4_8 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-23%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (432ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (7ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (8ms) [PD_-100%] → REG R_3_3 (8ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_1_1 (1ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-47%] → REG R_1_1 (16ms) [PD_-45%] → REG R_1_0 (0ms) [PD_-48%] → REG R_1_1 (12ms) [PD_-23%] → REG R_1_0 (176ms) [PD_-22%] → REG R_1_1 (24ms) [PD_-20%] → REG R_1_0 (335ms) [PD_-17%] → REG R_1_1 (5918ms) [PD_-16%] → REG R_1_0 (4ms) [PD_-13%] → REG R_1_1 (848ms) [PD_-14%] +MS → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_0 (5ms) [PD_-22%] → REG R_3_3 (0ms) [PD_+76%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-21%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_3 (6ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_3 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_3 (7ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_-1 (0ms) [PD_-21%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-20%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-22%] → REG R_3_3 (8ms) [PD_-100%] → REG R_0_0 (9ms) [PD_-61%] → REG R_3_3 (12ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-23%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-20%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (8ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-19%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_3 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (8ms) [PD_-60%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-24%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-24%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-24%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-23%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-26%] → JMP R_1_-3 → FIX R_1_-3 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_3_3 (0ms) [PD_-100%] → JMP R_-2_-17 → FIX R_-2_-17 (0ms) [PD_-100%] → JMP R_-1_-6 → FIX R_-1_-6 (0ms) [PD_-29%] → REG R_3_3 (5ms) [PD_-100%] → JMP R_-17_-87 → FIX R_-17_-87 (0ms) [PD_-28%] → REG R_3_3 (0ms) [PD_-100%] → JMP R_6_19 → FIX R_6_19 (0ms) [PD_-24%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_4_8 (0ms) [PD_-100%] → REG R_3_3 (8ms) [PD_-100%] → REG R_4_8 (8ms) [PD_-100%] → REG R_3_3 (8ms) [PD_-100%] → REG R_4_8 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-56%] → REG R_4_8 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_4_8 (0ms) [PD_-100%] → REG R_1_1 (480ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-18%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → REG R_1_0 (16ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (6826ms) [PD_-19%] +MS → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_3_3 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-74%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_4_8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-25%] → REG R_4_8 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_4_8 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_3 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-62%] → REG R_3_3 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_3 (9ms) [PD_-100%] → REG R_1_0 (13ms) [PD_-100%] → REG R_3_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (5282ms) [PD_-17%] +MS → REG R_1_0 (884ms) [PD_-16%] → REG R_1_1 (270ms) [PD_-14%] → End
P47_M01,Start → FIX R_1_1 (start) [PD_-33%] → BLINK → FIX R_1_1 (start) [PD_-44%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-100%] → REG R_1_1 (5ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-33%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-36%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-34%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (13161ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-49%] → REG R_1_0 (8ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8694ms) [PD_-20%] +MS → BLINK → FIX R_1_1 (start) [PD_-38%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (15ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (8ms) [PD_-60%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-23%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-73%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-28%] → REG R_0_1 (8ms) [PD_-44%] → REG R_1_1 (8ms) [PD_-33%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-24%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_2 (0ms) [PD_-36%] → REG R_1_1 (5415ms) [PD_-23%] → BLINK → FIX R_1_1 (start) [PD_-44%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-100%] → REG R_1_1 (16ms) [PD_-60%] → REG R_1_2 (8ms) [PD_-63%] → REG R_1_1 (8ms) [PD_-31%] → REG R_1_2 (8ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-27%] → REG R_1_2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-32%] → REG R_1_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_2 (0ms) [PD_-29%] → REG R_1_1 (726ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (4ms) [PD_-22%] → REG R_1_0 (66ms) [PD_-58%] → REG R_1_1 (8ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-73%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-61%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_0_1 (16ms) [PD_-46%] → REG R_1_1 (12684ms) [PD_-21%] +MS → End
P47_M02,Start → FIX R_1_1 (start) [PD_-17%] +MS → End
P47_M03,Start → FIX R_1_1 (start) [PD_-20%] → SAC R_0_1 → FIX R_0_1 (8ms) [PD_-34%] → REG R_1_1 (8ms) [PD_-34%] → REG R_0_1 (7ms) [PD_-36%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_1 (8ms) [PD_-48%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_1 (9ms) [PD_-34%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-21%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_1 (8ms) [PD_-47%] → REG R_1_1 (8ms) [PD_-48%] → REG R_0_1 (8ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (9ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (24ms) [PD_-23%] → REG R_0_1 (22ms) [PD_-42%] +MS → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-49%] → REG R_1_1 (54ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-43%] → REG R_1_1 (5ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-48%] → REG R_1_1 (8ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (5ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-46%] → REG R_1_1 (8ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_1 (8ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-42%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-42%] → REG R_1_1 (20ms) [PD_-21%] → REG R_0_0 (8ms) [PD_-34%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_-1_0 → FIX R_-1_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-20%] → REG R_-1_0 (0ms) [PD_-21%] → REG R_1_1 (6ms) [PD_-20%] → REG R_0_0 (8ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-20%] → REG R_-1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → REG R_-1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_-2_0 → FIX R_-2_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-21%] → JMP R_-5_0 → FIX R_-5_0 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-19%] → REG R_-5_0 (0ms) [PD_-45%] → REG R_1_1 (45ms) [PD_-20%] → JMP R_73_0 → FIX R_73_0 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_10_2 → FIX R_10_2 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-18%] → REG R_-2_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-9_0 → FIX R_-9_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_35_3 → FIX R_35_3 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_36_3 → FIX R_36_3 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_8_1 → FIX R_8_1 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_-8_0 → FIX R_-8_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-19%] → REG R_-8_0 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-7_0 → FIX R_-7_0 (0ms) [PD_-45%] → REG R_1_1 (8ms) [PD_-19%] → JMP R_9_1 → FIX R_9_1 (9ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_76_-3 → FIX R_76_-3 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-20%] → JMP R_31_1 → FIX R_31_1 (0ms) [PD_-18%] → REG R_1_1 (9ms) [PD_-18%] → JMP R_10_1 → FIX R_10_1 (0ms) [PD_-46%] → JMP R_4_1 → FIX R_4_1 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_-7_1 → FIX R_-7_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_14_0 → FIX R_14_0 (0ms) [PD_-43%] → REG R_1_1 (7ms) [PD_-18%] → JMP R_28_2 → FIX R_28_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_6_1 → FIX R_6_1 (0ms) [PD_-44%] → REG R_4_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_28_-1 → FIX R_28_-1 (0ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-17%] → JMP R_5_1 → FIX R_5_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-18%] → REG R_1_1 (6ms) [PD_-18%] → JMP R_3_1 → FIX R_3_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_6_2 → FIX R_6_2 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-18%] → JMP R_3_2 → FIX R_3_2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-23%] → REG R_6_1 (0ms) [PD_-43%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_1_0 → FIX R_1_0 (0ms) [PD_-19%] → REG R_1_1 (7ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_-1_-6 → FIX R_-1_-6 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-82%] → REG R_1_0 (7ms) [PD_-59%] → REG R_1_1 (7ms) [PD_-59%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → SAC R_0_2 → FIX R_0_2 (0ms) [PD_-48%] → SAC R_0_3 → FIX R_0_3 (0ms) [PD_-100%] → REG R_1_1 (11ms) [PD_-59%] → JMP R_0_4 → FIX R_0_4 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_3 (6ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-48%] → REG R_1_1 (7ms) [PD_-10%] → JMP R_1_4 → FIX R_1_4 (0ms) [PD_-48%] → SAC R_2_4 → FIX R_2_4 (0ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_2_5 → FIX R_2_5 (0ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-17%] → JMP R_-2_-24 → FIX R_-2_-24 (0ms) [PD_-51%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-7%] → SAC R_1_-1 → FIX R_1_-1 (0ms) [PD_-52%] → REG R_0_1 (25ms) [PD_-22%] → REG R_-1_0 (0ms) [PD_-42%] → REG R_0_1 (7ms) [PD_-15%] → JMP R_4_2 → FIX R_4_2 (0ms) [PD_-18%] → REG R_0_1 (16ms) [PD_-17%] → REG R_3_2 (0ms) [PD_-44%] → REG R_0_1 (44ms) [PD_-17%] → REG R_1_1 (2ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_-2_-1 → FIX R_-2_-1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-7%] → REG R_1_1 (41ms) [PD_-20%] → JMP R_-3_1 → FIX R_-3_1 (0ms) [PD_-5%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-34%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-14%] → REG R_-1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (7ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-34%] → REG R_0_0 (8ms) [PD_-32%] → REG R_1_1 (11ms) [PD_-14%] → JMP R_-1_-2 → FIX R_-1_-2 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (9ms) [PD_-14%] → REG R_-1_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-13%] → REG R_-1_0 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_-2_-2 → FIX R_-2_-2 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (6ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-14%] → REG R_-2_-2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-14%] → REG R_-2_-2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_7_6 → FIX R_7_6 (0ms) [PD_-17%] → REG R_-2_-1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-14%] → REG R_-1_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-15%] → REG R_-1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-15%] → REG R_-1_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-14%] → REG R_-2_-1 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_300_-300 → FIX R_300_-300 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-15%] → REG R_-1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-13%] → REG R_-1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-14%] → REG R_-1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-15%] → REG R_-1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-14%] → JMP R_-3_-2 → FIX R_-3_-2 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_19_16 → FIX R_19_16 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-14%] → JMP R_17_18 → FIX R_17_18 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-15%] → JMP R_-14_-18 → FIX R_-14_-18 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-13%] → REG R_-1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-14%] → JMP R_-4_-3 → FIX R_-4_-3 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-15%] → REG R_-1_0 (0ms) [PD_-27%] → REG R_1_1 (48ms) [PD_-14%] → REG R_-1_0 (0ms) [PD_-29%] → JMP R_-4_-4 → FIX R_-4_-4 (0ms) [PD_-25%] → JMP R_4_5 → FIX R_4_5 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (4ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-14%] → JMP R_15_7 → FIX R_15_7 (0ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-14%] → JMP R_-4_0 → FIX R_-4_0 (0ms) [PD_-23%] → JMP R_-33_0 → FIX R_-33_0 (0ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-16%] → JMP R_4_0 → FIX R_4_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_0 (8ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-15%] → SAC R_2_0 → FIX R_2_0 (16ms) [PD_-22%] → REG R_0_1 (12ms) [PD_-16%] → REG R_4_0 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-14%] → JMP R_-59_-28 → FIX R_-59_-28 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_5_1 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-15%] → REG R_1_1 (7ms) [PD_-14%] → REG R_2_0 (7ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_1 (13ms) [PD_-16%] → REG R_4_0 (0ms) [PD_-17%] → REG R_1_1 (5ms) [PD_-14%] → REG R_3_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_0 (7ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-14%] → REG R_2_0 (8ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_1 (4ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-13%] → REG R_3_1 (0ms) [PD_-17%] → REG R_0_1 (7ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-15%] → REG R_3_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (8ms) [PD_-16%] → REG R_0_1 (7ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-14%] → JMP R_6_0 → FIX R_6_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_0 (10ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (7ms) [PD_-16%] → REG R_1_0 (7ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (9ms) [PD_-15%] → REG R_1_0 (7ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_0 (0ms) [PD_+0%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (15ms) [PD_-19%] → REG R_0_1 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-16%] → JMP R_-46_13 → FIX R_-46_13 (0ms) [PD_-19%] → REG R_0_1 (15ms) [PD_-16%] → REG R_0_0 (0ms) [PD_+31%] → REG R_0_1 (12ms) [PD_-5%] → REG R_0_0 (0ms) [PD_+32%] → REG R_0_1 (4ms) [PD_+32%] → REG R_1_1 (8ms) [PD_-17%] → REG R_0_2 (0ms) [PD_+31%] → REG R_2_0 (16ms) [PD_+2%] → REG R_0_2 (0ms) [PD_+27%] → REG R_2_0 (18ms) [PD_-8%] → REG R_0_2 (0ms) [PD_+30%] → REG R_2_0 (16ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-20%] → REG R_2_0 (15ms) [PD_-15%] → REG R_0_2 (0ms) [PD_+30%] → REG R_2_0 (17ms) [PD_-9%] → REG R_0_2 (0ms) [PD_+29%] → REG R_2_0 (14ms) [PD_-16%] → REG R_0_2 (0ms) [PD_-19%] → JMP R_2_1 → FIX R_2_1 (8ms) [PD_-16%] → REG R_1_1 (12ms) [PD_-16%] → REG R_0_2 (0ms) [PD_+26%] → REG R_1_1 (16ms) [PD_-16%] → REG R_0_2 (0ms) [PD_+25%] → REG R_1_1 (16ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (32ms) [PD_-15%] → REG R_0_1 (33ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-13%] → SAC R_1_2 → FIX R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_3 (8ms) [PD_+423%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+415%] → REG R_0_4 (8ms) [PD_+418%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_4 (0ms) [PD_+416%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → SAC R_0_5 → FIX R_0_5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_0_6 → FIX R_0_6 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → JMP R_0_10 → FIX R_0_10 (0ms) [PD_+411%] → JMP R_46_-254 → FIX R_46_-254 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → JMP R_3_-13 → FIX R_3_-13 (0ms) [PD_-100%] → REG R_1_1 (10ms) [PD_+9%] → JMP R_2_-5 → FIX R_2_-5 (0ms) [PD_+409%] → JMP R_2_-3 → FIX R_2_-3 (0ms) [PD_-100%] → REG R_1_1 (5ms) [PD_-58%] → JMP R_1_-3 → FIX R_1_-3 (0ms) [PD_-100%] → SAC R_1_-2 → FIX R_1_-2 (0ms) [PD_+412%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_-1 (9ms) [PD_+160%] → REG R_1_1 (16ms) [PD_-48%] → REG R_1_2 (0ms) [PD_+570%] → REG R_1_1 (348ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-2%] → REG R_1_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-58%] → REG R_1_1 (0ms) [PD_+79%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_+66%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_+63%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_+63%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (10ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_+74%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_2 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_+72%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_3 (0ms) [PD_-18%] → REG R_1_1 (1040ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (24ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (8ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-31%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_1 (1546ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (0ms) [PD_-4%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_3 (0ms) [PD_-61%] → REG R_1_0 (8ms) [PD_-6%] → REG R_2_0 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-5%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_0 (8ms) [PD_-59%] → REG R_1_1 (8ms) [PD_-55%] → REG R_2_0 (7ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-13%] → REG R_2_1 (7ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-12%] → REG R_2_1 (16ms) [PD_-39%] → REG R_1_1 (1720ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-19%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-46%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-72%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-56%] → REG R_2_0 (8ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-30%] → REG R_2_0 (8ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-12%] → REG R_2_0 (16ms) [PD_-42%] → REG R_1_1 (2296ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-54%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-3%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_2 (8ms) [PD_-55%] → REG R_1_1 (96ms) [PD_-11%] → REG R_0_2 (8ms) [PD_-11%] → BLINK → FIX R_0_2 (start) [PD_-14%] → REG R_1_1 (8ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-77%] → REG R_1_1 (8ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (8ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-39%] → REG R_1_1 (8ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-40%] → REG R_1_1 (12ms) [PD_-39%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_2 (0ms) [PD_-76%] → REG R_1_1 (8ms) [PD_-70%] → REG R_0_3 (0ms) [PD_-76%] → REG R_1_1 (32ms) [PD_-52%] → REG R_0_0 (8ms) [PD_-29%] → REG R_1_1 (16ms) [PD_-69%] → REG R_0_1 (12ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_1 (6ms) [PD_-3%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_1 (10ms) [PD_-5%] → REG R_0_1 (55ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-11%] → REG R_0_1 (38ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-10%] → REG R_0_1 (70ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-9%] → REG R_0_1 (14ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_2 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_2 (0ms) [PD_-6%] → REG R_1_1 (7ms) [PD_-7%] → JMP R_-1_3 → FIX R_-1_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_3 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-6%] → REG R_0_2 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_3 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_3 (0ms) [PD_-9%] → REG R_1_1 (13ms) [PD_-6%] → REG R_0_2 (6ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_2 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (7ms) [PD_-7%] → REG R_0_2 (7ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_2 (0ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_2 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_2 (8ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_2 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-9%] → JMP R_-1_2 → FIX R_-1_2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-9%] → REG R_0_1 (4ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (8ms) [PD_-10%] → REG R_0_0 (8ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (7ms) [PD_-11%] → REG R_0_0 (8ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (9ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_-1 (5ms) [PD_-4%] → REG R_1_1 (7ms) [PD_-11%] → REG R_0_-2 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-10%] → JMP R_16_30 → FIX R_16_30 (0ms) [PD_-12%] → JMP R_4_8 → FIX R_4_8 (0ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-11%] → JMP R_3_5 → FIX R_3_5 (0ms) [PD_-10%] → REG R_2_4 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_4 (0ms) [PD_-12%] → REG R_0_1 (49ms) [PD_-11%] → BLINK → FIX R_0_1 (start) [PD_-12%] → REG R_1_1 (24ms) [PD_-50%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_4_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_-1 (0ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_2 (0ms) [PD_+2%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_3 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_4 (0ms) [PD_+4%] → REG R_1_1 (0ms) [PD_-5%] → JMP R_1_8 → FIX R_1_8 (0ms) [PD_+6%] → REG R_1_1 (0ms) [PD_-8%] → JMP R_1_-4 → FIX R_1_-4 (0ms) [PD_-100%] → REG R_1_1 (12ms) [PD_-33%] → REG R_0_1 (8ms) [PD_-1%] → REG R_1_1 (66ms) [PD_-23%] → REG R_0_1 (38ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (54ms) [PD_-13%] → BLINK → FIX R_0_1 (start) [PD_-11%] → REG R_1_1 (24ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-58%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_+3%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-55%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (116ms) [PD_-49%] → REG R_1_-1 (0ms) [PD_-29%] → REG R_1_1 (68ms) [PD_-23%] → REG R_0_1 (72ms) [PD_-11%] → REG R_1_1 (4ms) [PD_-10%] → REG R_0_1 (4ms) [PD_-11%] → REG R_1_1 (12ms) [PD_-10%] → REG R_0_1 (16ms) [PD_-10%] → REG R_1_1 (4ms) [PD_-10%] → REG R_0_1 (20ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (36ms) [PD_-9%] → REG R_1_1 (4ms) [PD_-9%] → REG R_0_1 (67ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (42ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (4ms) [PD_-9%] → REG R_0_2 (190ms) [PD_-10%] → REG R_0_1 (127ms) [PD_-10%] → REG R_1_1 (40ms) [PD_-10%] → REG R_0_1 (28ms) [PD_-11%] → REG R_1_1 (3ms) [PD_-11%] → REG R_0_1 (13ms) [PD_-11%] → REG R_1_1 (4ms) [PD_-10%] → REG R_0_1 (4ms) [PD_-10%] → REG R_1_1 (4ms) [PD_-11%] → REG R_0_1 (4ms) [PD_-11%] → REG R_1_1 (21ms) [PD_-10%] → REG R_0_1 (4ms) [PD_-11%] → REG R_1_1 (12ms) [PD_-11%] → REG R_0_3 (0ms) [PD_-12%] → REG R_0_2 (265ms) [PD_-11%] → REG R_2_0 (4ms) [PD_-11%] → REG R_1_1 (341ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-13%] → REG R_1_1 (561ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (195ms) [PD_-11%] → REG R_1_2 (4ms) [PD_-11%] → REG R_1_1 (4ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-13%] → REG R_1_1 (42ms) [PD_-11%] → REG R_0_-1 (0ms) [PD_-13%] → REG R_1_1 (327ms) [PD_-11%] → REG R_0_2 (0ms) [PD_-8%] → REG R_0_1 (350ms) [PD_-9%] → REG R_1_1 (226ms) [PD_-8%] → REG R_0_1 (8ms) [PD_-6%] → REG R_1_1 (12ms) [PD_-8%] → REG R_0_1 (4ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (4ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (50ms) [PD_-8%] → REG R_0_1 (20ms) [PD_-9%] → REG R_1_1 (282ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-8%] → REG R_0_2 (4ms) [PD_-10%] → REG R_2_0 (5ms) [PD_-9%] → REG R_1_1 (853ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_-1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_-1 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_-2 (0ms) [PD_+16%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_-1 (0ms) [PD_+10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_-2 (0ms) [PD_+17%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_-1 (0ms) [PD_+12%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_-1 (10ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-15%] → REG R_0_-1 (0ms) [PD_-14%] → REG R_1_1 (52ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (36ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (29ms) [PD_-10%] → REG R_1_2 (34ms) [PD_-12%] → REG R_1_1 (102ms) [PD_-12%] → REG R_0_1 (282ms) [PD_-12%] +MS → REG R_1_1 (24ms) [PD_-11%] → REG R_0_1 (31ms) [PD_-12%] → REG R_1_1 (46ms) [PD_-11%] → REG R_0_1 (386ms) [PD_-12%] → REG R_3_0 (0ms) [PD_-12%] → REG R_4_0 (0ms) [PD_-11%] → REG R_3_0 (8ms) [PD_-10%] → REG R_0_1 (566ms) [PD_-12%] → REG R_1_1 (24ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_2 (0ms) [PD_-8%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-67%] → REG R_1_1 (8ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_3 (8ms) [PD_+124%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_4 (0ms) [PD_+349%] → REG R_1_1 (0ms) [PD_+349%] → REG R_0_4 (0ms) [PD_+347%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_+342%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_4 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_+343%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_5 (0ms) [PD_-100%] → REG R_0_6 (0ms) [PD_+348%] → REG R_1_1 (0ms) [PD_-7%] → JMP R_0_7 → FIX R_0_7 (0ms) [PD_+354%] → REG R_1_1 (0ms) [PD_-7%] → JMP R_-1_17 → FIX R_-1_17 (0ms) [PD_+352%] → REG R_1_1 (0ms) [PD_-8%] → JMP R_4_-17 → FIX R_4_-17 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_-5 (0ms) [PD_-67%] → REG R_1_1 (9ms) [PD_-10%] → REG R_2_-3 (0ms) [PD_+345%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_-2 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_-1 (16ms) [PD_+85%] → REG R_1_1 (8ms) [PD_-11%] → REG R_1_2 (8ms) [PD_+228%] → REG R_1_1 (72ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_+247%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_3 (0ms) [PD_+244%] → REG R_1_0 (0ms) [PD_-9%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_+241%] → REG R_1_0 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_+242%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+240%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_+233%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_+233%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_3 (0ms) [PD_+231%] → REG R_1_2 (0ms) [PD_-6%] → REG R_1_3 (0ms) [PD_+229%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_4 (0ms) [PD_+227%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_4 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-12%] → REG R_1_4 (8ms) [PD_+77%] → SAC R_1_5 → FIX R_1_5 (0ms) [PD_+210%] → REG R_1_1 (371ms) [PD_-4%] → REG R_0_1 (0ms) [PD_+50%] → REG R_1_1 (121ms) [PD_-4%] → REG R_0_1 (0ms) [PD_+31%] → REG R_1_1 (100ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (63ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (1027ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-11%] → REG R_1_0 (6ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (23ms) [PD_-80%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (12ms) [PD_-55%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-5%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_0 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-7%] → REG R_2_0 (8ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_1 (16ms) [PD_-69%] → REG R_1_1 (3240ms) [PD_-6%] → REG R_1_2 (16ms) [PD_-13%] → REG R_1_1 (8967ms) [PD_-11%] +MS → REG R_1_2 (4ms) [PD_-16%] → REG R_1_1 (46ms) [PD_-16%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_1 (304ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_1 (16ms) [PD_-15%] → REG R_1_0 (8ms) [PD_-57%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_1 (8ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (448ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (64ms) [PD_-61%] → REG R_2_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_+29%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (8ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (2457ms) [PD_-15%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-62%] → REG R_2_0 (0ms) [PD_-71%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-58%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-34%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → SAC R_2_-1 → FIX R_2_-1 (0ms) [PD_-33%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (5ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-70%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-66%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (204ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (74ms) [PD_-57%] → REG R_2_0 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_0 (8ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_1 (0ms) [PD_+9%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_1 (8ms) [PD_-55%] → REG R_1_1 (297ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-38%] → REG R_1_2 (20ms) [PD_-86%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_2 (38ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-6%] → REG R_1_2 (68ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (8ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (8ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-14%] → REG R_1_3 (8ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-13%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_3 (8ms) [PD_-58%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_3 (14ms) [PD_-100%] → REG R_1_2 (6ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_3 (9ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_3 (4ms) [PD_-57%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (8ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-25%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (17ms) [PD_-22%] → REG R_1_3 (0ms) [PD_-22%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (8ms) [PD_-58%] → REG R_1_2 (7ms) [PD_-21%] → REG R_1_3 (7ms) [PD_-60%] → REG R_1_2 (8ms) [PD_-22%] → REG R_1_3 (8ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_2 (8ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (11ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-22%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (3ms) [PD_-57%] → REG R_1_2 (6ms) [PD_-22%] → REG R_1_3 (7ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (8ms) [PD_-14%] → REG R_1_2 (8ms) [PD_-22%] → REG R_1_3 (8ms) [PD_-19%] → REG R_1_2 (8ms) [PD_-24%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-3%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_3 (10ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (8ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-33%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (8ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-21%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_3 (8ms) [PD_-16%] → REG R_1_2 (8ms) [PD_-22%] → REG R_1_3 (8ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (11ms) [PD_-19%] → REG R_1_3 (7ms) [PD_-60%] → REG R_1_2 (7ms) [PD_-21%] → REG R_1_3 (7ms) [PD_-57%] → REG R_1_2 (7ms) [PD_-21%] → REG R_1_3 (8ms) [PD_-58%] → REG R_1_2 (8ms) [PD_-19%] → REG R_1_3 (11ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (5ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (8ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (8ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (8ms) [PD_-61%] → REG R_1_2 (8ms) [PD_-61%] → REG R_1_3 (8ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-21%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (8ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (8ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-23%] → REG R_1_3 (48ms) [PD_-67%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (9ms) [PD_-19%] → REG R_1_3 (8ms) [PD_-58%] → REG R_1_2 (8ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (7ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-19%] → REG R_1_2 (9ms) [PD_-18%] → REG R_1_3 (10ms) [PD_-16%] → REG R_1_2 (5ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_3 (8ms) [PD_-58%] → REG R_1_2 (8ms) [PD_-19%] → REG R_1_3 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-59%] → REG R_1_3 (8ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-58%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (8ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-19%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_1_3 (8ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_3 (8ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_2 (22ms) [PD_-15%] → REG R_1_1 (1561ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_1_2 (8ms) [PD_-58%] → REG R_1_1 (23ms) [PD_-42%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-11%] → REG R_1_0 (8ms) [PD_-58%] → REG R_1_1 (8ms) [PD_-10%] → REG R_1_0 (8ms) [PD_-79%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (223ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (136ms) [PD_-30%] → BLINK → FIX R_1_1 (start) [PD_-90%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-16%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-15%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-13%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (21ms) [PD_-62%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (308ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (14ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-55%] → REG R_2_1 (8ms) [PD_-76%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (20ms) [PD_-56%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-74%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (6ms) [PD_-41%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_+25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (14ms) [PD_-46%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-13%] → REG R_0_1 (10ms) [PD_-54%] → REG R_1_1 (7ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (8ms) [PD_+2%] → REG R_1_1 (168ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-58%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_6_13 → FIX R_6_13 (0ms) [PD_-33%] → JMP R_-3_-8 → FIX R_-3_-8 (0ms) [PD_-27%] → REG R_1_0 (8ms) [PD_-100%] → JMP R_-2_-4 → FIX R_-2_-4 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-9%] → JMP R_-2_-5 → FIX R_-2_-5 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_-2_-4 (9ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-3_-6 → FIX R_-3_-6 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-64%] → JMP R_-2_-3 → FIX R_-2_-3 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-3_-3 → FIX R_-3_-3 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-1_-1 → FIX R_-1_-1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-8%] → REG R_-2_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_-2_-2 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-8%] → REG R_-3_-2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-9%] → REG R_-1_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_-1_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_-2_-1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-9%] → REG R_-2_-1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-10%] → REG R_-2_-2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+22%] → REG R_-3_-3 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-5%] → REG R_-4_-4 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-9%] → JMP R_19_15 → FIX R_19_15 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → JMP R_-24_-30 → FIX R_-24_-30 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-8%] → JMP R_-1_-3 → FIX R_-1_-3 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_-1_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_0_-2 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-56%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_0_-3 → FIX R_0_-3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-1_-4 → FIX R_-1_-4 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-1_-5 → FIX R_-1_-5 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-2_-6 → FIX R_-2_-6 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-22%] → JMP R_0_-4 → FIX R_0_-4 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-20%] → REG R_0_-3 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_-3 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-3 (8ms) [PD_-63%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_-3 (0ms) [PD_-27%] → REG R_0_0 (8ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-25%] → REG R_0_0 (8ms) [PD_-63%] → REG R_-1_-4 (0ms) [PD_-27%] → REG R_-1_-3 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-22%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-66%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-26%] → REG R_0_0 (8ms) [PD_-23%] → REG R_0_-2 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → JMP R_-2_-8 → FIX R_-2_-8 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_-1 (8ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-61%] → REG R_0_-1 (0ms) [PD_-23%] → REG R_0_-2 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-62%] → REG R_0_-2 (0ms) [PD_-24%] → REG R_0_-1 (0ms) [PD_-20%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_2_4 (0ms) [PD_-43%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (8ms) [PD_-59%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-3%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (4ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (7ms) [PD_-16%] → REG R_1_1 (3091ms) [PD_-15%] +MS → BLINK → FIX R_1_1 (start) [PD_-29%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-33%] → REG R_1_1 (196ms) [PD_-31%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (7ms) [PD_-75%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_1 (7ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-67%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_1 (0ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_0_-2 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-4 (0ms) [PD_+1%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-4 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-29%] → REG R_-1_-5 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_-1_-4 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-29%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-32%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_0_-2 (0ms) [PD_-34%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_-1 (0ms) [PD_-31%] → REG R_0_0 (6ms) [PD_-64%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_0_-1 (0ms) [PD_-35%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (8ms) [PD_-78%] → REG R_0_0 (9ms) [PD_-29%] → REG R_0_-2 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-29%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-31%] → REG R_0_-1 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-32%] → REG R_0_-1 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-30%] → REG R_0_0 (8ms) [PD_-65%] → REG R_0_-1 (8ms) [PD_-28%] → REG R_0_0 (8ms) [PD_-66%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-30%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-29%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_0_0 (8ms) [PD_-65%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-32%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-63%] → REG R_0_-1 (8ms) [PD_-59%] → REG R_0_0 (8ms) [PD_-65%] → REG R_0_-1 (8ms) [PD_-64%] → REG R_0_0 (8ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-64%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_0_0 (8ms) [PD_-64%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-76%] → REG R_0_-1 (0ms) [PD_-27%] → REG R_0_0 (8ms) [PD_-27%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-29%] → REG R_0_-1 (0ms) [PD_-31%] → REG R_0_0 (28ms) [PD_-44%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-71%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-51%] → REG R_1_1 (77ms) [PD_-12%] → REG R_1_2 (1151ms) [PD_-16%] → REG R_1_1 (361ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (32ms) [PD_-67%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_0 (8ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (1876ms) [PD_-13%] → BLINK → FIX R_1_1 (start) [PD_+208%] → REG R_1_0 (9ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (8ms) [PD_-10%] → REG R_2_0 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-70%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-59%] → REG R_1_1 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (9ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-68%] → REG R_1_1 (8ms) [PD_+12%] → REG R_2_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (2639ms) [PD_-10%] → BLINK → FIX R_1_1 (start) [PD_-27%] → REG R_1_0 (0ms) [PD_-38%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (18ms) [PD_-58%] → REG R_2_0 (0ms) [PD_+10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (2ms) [PD_-81%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-55%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (64ms) [PD_-31%] → REG R_2_1 (0ms) [PD_-21%] → REG R_1_1 (16ms) [PD_-18%] → BLINK → FIX R_2_0 (start) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_5_-3 → FIX R_5_-3 (0ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-100%] → JMP R_4_-1 → FIX R_4_-1 (0ms) [PD_-100%] → REG R_2_0 (7ms) [PD_-62%] → REG R_4_-1 (0ms) [PD_-100%] → JMP R_8_-5 → FIX R_8_-5 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-24%] → JMP R_-8_9 → FIX R_-8_9 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-62%] → JMP R_11_-4 → FIX R_11_-4 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-29%] → JMP R_14_-5 → FIX R_14_-5 (0ms) [PD_-29%] → JMP R_8_-1 → FIX R_8_-1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-23%] → JMP R_9_-1 → FIX R_9_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-22%] → JMP R_5_0 → FIX R_5_0 (0ms) [PD_-11%] → REG R_4_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → SAC R_2_2 → FIX R_2_2 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (0ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-6%] → REG R_2_1 (0ms) [PD_-68%] → REG R_1_1 (1386ms) [PD_-11%] → BLINK → FIX R_1_1 (start) [PD_-24%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-70%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_1 (8ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-26%] → REG R_1_0 (28ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-49%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (10ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-2%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_1 (8ms) [PD_-10%] → REG R_0_1 (8ms) [PD_-55%] → REG R_1_1 (8ms) [PD_-10%] → REG R_0_1 (8ms) [PD_-9%] → REG R_1_1 (9ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (4839ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-77%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (6ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-64%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (66ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_1 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-1%] → REG R_0_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-4%] → REG R_1_1 (9ms) [PD_-4%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (10ms) [PD_-42%] → REG R_1_0 (13ms) [PD_-79%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-59%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (4ms) [PD_-58%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_4 (0ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (3ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_0 (6ms) [PD_-65%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_0 (5ms) [PD_-58%] → REG R_2_0 (7ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-49%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-28%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-46%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-32%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_2_0 (0ms) [PD_-62%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-29%] → REG R_2_1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-74%] → REG R_0_-2 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_-1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-36%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-51%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-30%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_-1 (7ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-51%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_0_0 (8ms) [PD_-81%] → REG R_3_0 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_0_0 (7ms) [PD_-61%] → REG R_2_4 (0ms) [PD_-46%] → REG R_0_1 (0ms) [PD_-22%] → REG R_0_0 (8ms) [PD_-61%] → REG R_0_2 (8ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (8ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-59%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-11%] → REG R_0_0 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_1 (8ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (11ms) [PD_-24%] → REG R_1_1 (1281ms) [PD_-17%] +MS → REG R_1_2 (375ms) [PD_-19%] → BLINK → FIX R_1_2 (start) [PD_-35%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (24ms) [PD_-48%] → REG R_1_3 (8ms) [PD_-13%] → REG R_1_2 (8ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (8ms) [PD_-58%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-16%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-14%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-15%] → REG R_1_2 (10ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (5ms) [PD_-14%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (76ms) [PD_-40%] → REG R_1_3 (0ms) [PD_-12%] → REG R_1_2 (62ms) [PD_-27%] → REG R_1_3 (5ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (3ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-12%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (7ms) [PD_-100%] → REG R_1_2 (12ms) [PD_-18%] → REG R_1_3 (6ms) [PD_-56%] → REG R_1_2 (6ms) [PD_-15%] → REG R_1_3 (8ms) [PD_-12%] → REG R_1_2 (8ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-11%] → REG R_1_2 (48ms) [PD_-35%] → REG R_1_3 (9ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-18%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_3 (0ms) [PD_-13%] → REG R_1_2 (112ms) [PD_-39%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-12%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-56%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (10ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (5ms) [PD_-57%] → REG R_2_1 (9ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-14%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-57%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-11%] → REG R_2_1 (6ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-55%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-10%] → REG R_1_2 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_1 (9ms) [PD_-100%] → REG R_1_2 (7ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (8ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_2 (10ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (9ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (6ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-57%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (6ms) [PD_-100%] → REG R_1_2 (9ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_2_1 (7ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (6ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-46%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-36%] → REG R_3_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_2_2 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (8ms) [PD_-62%] → REG R_1_1 (8ms) [PD_-21%] → REG R_2_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_2 (8ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_2 (0ms) [PD_-59%] → REG R_1_1 (659ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (74ms) [PD_-35%] → REG R_1_1 (8ms) [PD_-82%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (24ms) [PD_-55%] → REG R_0_1 (0ms) [PD_-11%] → REG R_1_1 (8ms) [PD_-38%] → REG R_0_1 (0ms) [PD_-67%] → REG R_1_1 (16ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-42%] → REG R_1_1 (566ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (18ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (18ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (42ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (8ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (8ms) [PD_-11%] → REG R_1_1 (8ms) [PD_-59%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-21%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (16ms) [PD_-12%] → REG R_1_1 (17ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (9ms) [PD_-73%] → REG R_1_0 (10ms) [PD_-13%] → REG R_1_1 (4ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (8ms) [PD_-10%] → REG R_1_1 (64ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (20ms) [PD_-11%] → REG R_1_0 (4188ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (9ms) [PD_-41%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-70%] → REG R_2_0 (0ms) [PD_-57%] → REG R_1_0 (8ms) [PD_-10%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-64%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-23%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-24%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_+1%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (2941ms) [PD_-17%] → REG R_1_2 (595ms) [PD_-16%] → BLINK → FIX R_1_2 (start) [PD_-30%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-73%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_2 (0ms) [PD_-9%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_2 (0ms) [PD_-28%] → REG R_1_2 (1900ms) [PD_-15%] → BLINK → FIX R_1_2 (start) [PD_-24%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_2 (8ms) [PD_-21%] → REG R_0_1 (9ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-55%] → REG R_0_1 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-54%] → REG R_1_2 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-49%] → REG R_1_2 (0ms) [PD_-13%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-13%] → REG R_0_2 (0ms) [PD_-9%] → REG R_1_2 (1108ms) [PD_-11%] → REG R_1_1 (1212ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_0 (64ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-67%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-55%] → REG R_1_0 (8ms) [PD_-83%] → REG R_1_1 (0ms) [PD_+2%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-55%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (1895ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-56%] → REG R_1_0 (12ms) [PD_-60%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_3_-2 → FIX R_3_-2 (8ms) [PD_-85%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_7_-7 → FIX R_7_-7 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_8_-10 → FIX R_8_-10 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_12_-17 → FIX R_12_-17 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_4_-2 → FIX R_4_-2 (0ms) [PD_-16%] → REG R_1_3 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_3_-1 → FIX R_3_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_-1 (8ms) [PD_-58%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_4_-2 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_-1 (0ms) [PD_-100%] → REG R_4_-1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-21%] → REG R_5_-3 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-23%] → JMP R_6_-2 → FIX R_6_-2 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_6_-2 (0ms) [PD_-16%] → REG R_1_0 (7ms) [PD_-61%] → REG R_3_0 (0ms) [PD_-14%] → REG R_4_0 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-22%] → REG R_4_0 (0ms) [PD_-100%] → REG R_1_0 (7ms) [PD_-21%] → REG R_4_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-40%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (7ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (9ms) [PD_-19%] → REG R_0_1 (7ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-58%] → REG R_0_1 (8ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-72%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (15ms) [PD_-35%] → REG R_1_0 (0ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-21%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (14ms) [PD_-52%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-50%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (27ms) [PD_-49%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (5ms) [PD_-58%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (5ms) [PD_-23%] → REG R_1_1 (8ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (8ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (35ms) [PD_-43%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (8ms) [PD_-58%] → REG R_1_1 (8ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (960ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (3144ms) [PD_-22%] → BLINK → FIX R_1_1 (start) [PD_-25%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-61%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (72ms) [PD_-56%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-33%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (8ms) [PD_-19%] → REG R_1_1 (405ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (4ms) [PD_-56%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_0_-1 (0ms) [PD_-73%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-49%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-58%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-9%] → REG R_1_1 (8ms) [PD_-59%] → REG R_2_1 (8ms) [PD_-55%] → REG R_1_1 (8ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (424ms) [PD_-24%] → End
P47_M04,Start → FIX R_1_1 (start) [PD_-28%] → BLINK → FIX R_1_1 (start) [PD_-29%] → SAC R_1_0 → FIX R_1_0 (10ms) [PD_-65%] → REG R_1_1 (7ms) [PD_-32%] → SAC R_2_0 → FIX R_2_0 (9ms) [PD_-48%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-37%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-27%] → REG R_2_0 (0ms) [PD_-41%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-38%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-25%] → REG R_2_0 (0ms) [PD_-38%] → REG R_1_0 (20ms) [PD_-78%] → JMP R_3_0 → FIX R_3_0 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-32%] → REG R_1_1 (0ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-65%] → REG R_1_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-65%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-26%] → SAC R_0_1 → FIX R_0_1 (0ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-31%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-23%] → SAC R_0_0 → FIX R_0_0 (0ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-27%] → REG R_0_1 (8ms) [PD_-27%] → REG R_1_1 (8ms) [PD_-25%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (420ms) [PD_-25%] → BLINK → FIX R_1_1 (start) [PD_-34%] → SAC R_2_1 → FIX R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-26%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-81%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-23%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_1 (9ms) [PD_-23%] → REG R_0_1 (10ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-24%] → REG R_0_1 (6ms) [PD_-62%] → REG R_1_1 (46ms) [PD_-26%] → BLINK → FIX R_2_1 (start) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-48%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-37%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_2 → FIX R_1_2 (0ms) [PD_-61%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-50%] → REG R_2_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-60%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_2_1 (8ms) [PD_-59%] → REG R_1_1 (8ms) [PD_-19%] → REG R_2_1 (8ms) [PD_-60%] → REG R_1_1 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_+24%] → REG R_1_1 (12ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (9ms) [PD_-61%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_3 → FIX R_1_3 (0ms) [PD_-37%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-77%] → REG R_1_1 (8ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_1 (7ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-29%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_0 (9ms) [PD_-100%] → REG R_1_1 (11ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-68%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-66%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-15%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_1 (0ms) [PD_-33%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_0 (0ms) [PD_-63%] → REG R_1_0 (0ms) [PD_-24%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-2%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-17%] → REG R_2_0 (8ms) [PD_-81%] → REG R_2_1 (0ms) [PD_+52%] → REG R_2_0 (0ms) [PD_-42%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-43%] → REG R_2_1 (0ms) [PD_-38%] → REG R_1_1 (8ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-37%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-63%] → REG R_1_1 (8ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-55%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-39%] → REG R_1_1 (6864ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (121ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-16%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (80ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (52ms) [PD_-33%] → REG R_1_1 (6ms) [PD_-80%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_1 (7ms) [PD_-13%] → REG R_2_0 (7ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_0 (0ms) [PD_-33%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-64%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-58%] → REG R_2_0 (0ms) [PD_-29%] → REG R_1_0 (0ms) [PD_-29%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (8ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-57%] → REG R_2_1 (4ms) [PD_-62%] → REG R_1_1 (9ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-18%] → REG R_1_1 (25ms) [PD_-26%] → REG R_1_2 (7ms) [PD_-24%] → REG R_1_1 (8ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_2 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_2 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_2 (8ms) [PD_-25%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_3 (0ms) [PD_-23%] → REG R_1_2 (0ms) [PD_-17%] → REG R_1_1 (258ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-36%] → REG R_1_0 (7ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-26%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_0 (8ms) [PD_-14%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-15%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-64%] → REG R_1_1 (8ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (8ms) [PD_-57%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (8ms) [PD_-47%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (45ms) [PD_-53%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-41%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → JMP R_-4_3 → FIX R_-4_3 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → SAC R_-1_-1 → FIX R_-1_-1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_-1_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → JMP R_0_-1 → FIX R_0_-1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-51%] → REG R_0_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-60%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (8ms) [PD_-63%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-24%] → REG R_1_1 (7ms) [PD_-19%] → REG R_0_0 (16ms) [PD_-35%] → REG R_1_1 (383ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-15%] → REG R_1_0 (24ms) [PD_-72%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_1 (9ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-57%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-21%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-16%] → REG R_0_1 (8ms) [PD_-57%] → REG R_1_1 (0ms) [PD_-16%] → REG R_0_1 (0ms) [PD_-15%] → REG R_1_1 (8ms) [PD_-16%] → REG R_0_1 (8ms) [PD_-44%] → REG R_1_1 (0ms) [PD_-18%] → REG R_0_1 (9ms) [PD_-3%] → REG R_1_1 (471ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (2ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → JMP R_-17_-43 → FIX R_-17_-43 (0ms) [PD_-25%] → REG R_1_0 (0ms) [PD_-14%] → JMP R_-3_-8 → FIX R_-3_-8 (0ms) [PD_-2%] → REG R_1_0 (0ms) [PD_-18%] → JMP R_-1_-3 → FIX R_-1_-3 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → JMP R_-1_-2 → FIX R_-1_-2 (0ms) [PD_-31%] → REG R_1_0 (0ms) [PD_-16%] → REG R_-1_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-100%] → REG R_-1_-1 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-12%] → REG R_-1_-1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+27%] → REG R_0_0 (0ms) [PD_-35%] → REG R_1_1 (8ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (7ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (8ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (7ms) [PD_-62%] → REG R_1_1 (8ms) [PD_-56%] → REG R_0_0 (8ms) [PD_-62%] → REG R_1_1 (8ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-1%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (8ms) [PD_-4%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-5%] → REG R_1_1 (8ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (8ms) [PD_-24%] → REG R_1_1 (24ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-14%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-72%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-72%] → REG R_0_-1 (0ms) [PD_-63%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-48%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-73%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (5ms) [PD_-56%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (10ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-56%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (8ms) [PD_-11%] → REG R_0_0 (16ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_0 (0ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-54%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-42%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-33%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-20%] → REG R_2_0 (9ms) [PD_-36%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-54%] → REG R_2_0 (0ms) [PD_-70%] → REG R_1_0 (0ms) [PD_-7%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_2_1 (9ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-11%] → REG R_2_1 (8ms) [PD_-26%] → REG R_1_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_+26%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (209ms) [PD_-14%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-56%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-33%] → REG R_2_1 (8ms) [PD_-74%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (10ms) [PD_-59%] → REG R_1_0 (13ms) [PD_-62%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-15%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-17%] → REG R_1_0 (7ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-6%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-8%] → REG R_1_0 (8ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-25%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_+10%] → REG R_1_1 (21ms) [PD_-18%] → REG R_0_1 (0ms) [PD_-38%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (4ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_1 (3ms) [PD_-9%] → BLINK → FIX R_1_1 (start) [PD_-31%] → REG R_1_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-20%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-17%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (8ms) [PD_-20%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-62%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-14%] → REG R_1_0 (21ms) [PD_-48%] → REG R_1_1 (0ms) [PD_-14%] → REG R_1_0 (0ms) [PD_-23%] → REG R_1_1 (4ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (14ms) [PD_-16%] → REG R_1_1 (4332ms) [PD_-12%] → REG R_1_0 (8ms) [PD_-43%] → REG R_1_1 (8ms) [PD_-54%] → REG R_1_0 (0ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_1_4 → FIX R_1_4 (0ms) [PD_-50%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-41%] +MS → REG R_1_1 (192ms) [PD_-21%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (8ms) [PD_-14%] → REG R_1_0 (8ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_1 (7ms) [PD_-100%] → REG R_1_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (16ms) [PD_-14%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_+57%] → REG R_0_0 (0ms) [PD_-13%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_1 (0ms) [PD_-28%] → REG R_1_1 (651ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-38%] → REG R_1_0 (8ms) [PD_-73%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-15%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_2_1 (14ms) [PD_-85%] → REG R_0_0 (6ms) [PD_-100%] → JMP R_0_2 → FIX R_0_2 (0ms) [PD_-61%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-7_-19 → FIX R_-7_-19 (0ms) [PD_-31%] → REG R_0_0 (7ms) [PD_-26%] → JMP R_-5_-12 → FIX R_-5_-12 (0ms) [PD_-58%] → JMP R_-2_-4 → FIX R_-2_-4 (0ms) [PD_-74%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_77_71 → FIX R_77_71 (0ms) [PD_-67%] → REG R_0_0 (8ms) [PD_-100%] → JMP R_11_12 → FIX R_11_12 (0ms) [PD_-31%] → JMP R_7_8 → FIX R_7_8 (0ms) [PD_-31%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_6_8 → FIX R_6_8 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-26%] → JMP R_10_12 → FIX R_10_12 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → JMP R_17_22 → FIX R_17_22 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_13_18 → FIX R_13_18 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_7_9 → FIX R_7_9 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_12_18 → FIX R_12_18 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-34_-48 → FIX R_-34_-48 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-4_-6 → FIX R_-4_-6 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-25%] → JMP R_-9_-16 → FIX R_-9_-16 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-25%] → JMP R_19_24 → FIX R_19_24 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_13_17 → FIX R_13_17 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-14_-29 → FIX R_-14_-29 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_-1_-5 → FIX R_-1_-5 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-24%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-22%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-27%] → REG R_-1_-1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_-1 (0ms) [PD_-26%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-25%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_-1 (0ms) [PD_-25%] → REG R_0_0 (18ms) [PD_-51%] → JMP R_0_-3 → FIX R_0_-3 (0ms) [PD_-30%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_-3 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_-3 (0ms) [PD_-56%] → REG R_0_0 (0ms) [PD_-100%] → JMP R_0_-2 → FIX R_0_-2 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_-2 (0ms) [PD_-27%] → REG R_0_-3 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-27%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-30%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_0_0 (0ms) [PD_-28%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-27%] → REG R_0_0 (8ms) [PD_-28%] → REG R_0_-1 (0ms) [PD_-67%] → REG R_0_0 (0ms) [PD_-26%] → REG R_0_-1 (8ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-29%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-63%] → REG R_0_-1 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-100%] → REG R_0_0 (10ms) [PD_-90%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_0_0 (8ms) [PD_-63%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-50%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (8ms) [PD_-35%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_+13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-39%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_1 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (21ms) [PD_-17%] → BLINK → FIX R_1_1 (start) [PD_-23%] → REG R_2_1 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-8%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_0 (8ms) [PD_-10%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-13%] → REG R_2_0 (9ms) [PD_-56%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_0 (8ms) [PD_-64%] → REG R_0_0 (8ms) [PD_-60%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-25%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_0 (8ms) [PD_-60%] → REG R_0_1 (0ms) [PD_-19%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-33%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-19%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-24%] → REG R_1_2 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-26%] → SAC R_2_2 → FIX R_2_2 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-100%] → REG R_2_2 (16ms) [PD_-58%] → REG R_1_2 (88ms) [PD_-18%] → REG R_1_1 (1614ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-18%] → REG R_2_1 (5ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-11%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-67%] → JMP R_-54_-10 → FIX R_-54_-10 (0ms) [PD_-67%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-100%] → REG R_3_0 (9ms) [PD_-100%] → REG R_2_1 (11ms) [PD_-100%] → REG R_3_0 (7ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (5ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-50%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-31%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_2 (0ms) [PD_-58%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-28%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-26%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-34%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-30%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-28%] → REG R_1_0 (8ms) [PD_-55%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-27%] → REG R_0_0 (0ms) [PD_-27%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-62%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-23%] → REG R_1_2 (76ms) [PD_-10%] → REG R_1_1 (2626ms) [PD_-12%] +MS → BLINK → FIX R_1_1 (start) [PD_-10%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-11%] → REG R_2_1 (8ms) [PD_-58%] → REG R_0_0 (8ms) [PD_-42%] → REG R_1_0 (0ms) [PD_-68%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-73%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-21%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (6ms) [PD_-59%] → REG R_2_1 (8ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-58%] → REG R_0_1 (0ms) [PD_-72%] → REG R_0_0 (0ms) [PD_-13%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-54%] → REG R_0_0 (0ms) [PD_-54%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-30%] → REG R_0_0 (8ms) [PD_-45%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-6%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-19%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (1450ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-12%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-20%] → REG R_1_0 (4ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_3 (0ms) [PD_-44%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-10%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (64ms) [PD_-46%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-11%] → REG R_1_0 (8ms) [PD_-59%] → REG R_1_1 (8ms) [PD_-12%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-22%] → REG R_1_1 (5ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-2%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (7ms) [PD_-41%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-69%] → REG R_1_1 (0ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-50%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-16%] → REG R_1_1 (4ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (24ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (18ms) [PD_-14%] → REG R_1_0 (8ms) [PD_-12%] → REG R_1_1 (10ms) [PD_-12%] → REG R_1_0 (0ms) [PD_-15%] → REG R_1_1 (17ms) [PD_-11%] → REG R_1_0 (8ms) [PD_-12%] → REG R_1_1 (12ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-10%] → REG R_1_0 (0ms) [PD_-6%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (8ms) [PD_-57%] → REG R_1_1 (42ms) [PD_-40%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (11ms) [PD_-10%] → REG R_1_1 (57ms) [PD_-9%] → REG R_1_0 (8ms) [PD_-10%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (8ms) [PD_-7%] → REG R_1_0 (8ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (8ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-14%] → REG R_1_1 (28ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-13%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (8ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-5%] → REG R_1_1 (8ms) [PD_-7%] → REG R_1_0 (8ms) [PD_-12%] → REG R_1_1 (0ms) [PD_-7%] → REG R_1_0 (0ms) [PD_+6%] → REG R_1_1 (36ms) [PD_-11%] → REG R_1_0 (0ms) [PD_-30%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (9ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (8ms) [PD_-24%] → REG R_1_1 (28ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-7%] → REG R_1_1 (0ms) [PD_-8%] → REG R_1_0 (0ms) [PD_-11%] → REG R_1_1 (0ms) [PD_-9%] → REG R_1_0 (8ms) [PD_-8%] → REG R_1_1 (49ms) [PD_-9%] → REG R_1_0 (0ms) [PD_-12%] → REG R_1_1 (2117ms) [PD_-12%] → BLINK → FIX R_1_1 (start) [PD_-20%] → REG R_1_0 (8ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-66%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (8ms) [PD_-100%] → REG R_2_1 (8ms) [PD_-77%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → JMP R_1_5 → FIX R_1_5 (0ms) [PD_-67%] → REG R_1_1 (0ms) [PD_-60%] → REG R_3_0 (0ms) [PD_-100%] → JMP R_0_-5 → FIX R_0_-5 (0ms) [PD_-33%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-3 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-18%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-29%] → REG R_3_0 (0ms) [PD_-45%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-22%] → REG R_3_0 (0ms) [PD_-53%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_+46%] → REG R_3_0 (0ms) [PD_-16%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-17%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-15%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_1 (8ms) [PD_-14%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-13%] → REG R_0_0 (8ms) [PD_-59%] → REG R_1_1 (8ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-16%] → REG R_1_1 (8ms) [PD_-15%] → REG R_0_0 (0ms) [PD_-18%] → BLINK → FIX R_1_1 (start) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-61%] → REG R_1_0 (8ms) [PD_-17%] → REG R_0_-1 (0ms) [PD_-48%] → REG R_0_-2 (0ms) [PD_-49%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_-2 (0ms) [PD_-45%] → REG R_3_0 (8ms) [PD_-72%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_3_0 (0ms) [PD_-27%] → REG R_0_-1 (8ms) [PD_-22%] → REG R_1_0 (0ms) [PD_-17%] → REG R_0_0 (0ms) [PD_-18%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (8ms) [PD_-23%] → REG R_0_0 (9ms) [PD_-22%] → REG R_0_-1 (0ms) [PD_-69%] → REG R_0_0 (0ms) [PD_-20%] → REG R_0_-1 (7ms) [PD_-40%] → REG R_0_0 (10ms) [PD_-23%] → REG R_0_-1 (0ms) [PD_-45%] → REG R_0_0 (0ms) [PD_-21%] → REG R_0_-1 (0ms) [PD_-24%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-100%] → REG R_0_0 (8ms) [PD_-20%] → REG R_0_-1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_0_1 (8ms) [PD_-60%] → REG R_0_0 (8ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_3_0 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-19%] → REG R_3_0 (0ms) [PD_-25%] → REG R_0_0 (0ms) [PD_+57%] → REG R_1_3 (0ms) [PD_-42%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-20%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-10%] → REG R_0_1 (0ms) [PD_-19%] → REG R_1_2 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-18%] → REG R_1_2 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-20%] → REG R_1_2 (0ms) [PD_-9%] → REG R_0_1 (0ms) [PD_-100%] → REG R_1_2 (0ms) [PD_-8%] → REG R_0_1 (0ms) [PD_-8%] → REG R_1_2 (0ms) [PD_-8%] → REG R_0_2 (0ms) [PD_-17%] → REG R_1_2 (791ms) [PD_-15%] → BLINK → FIX R_1_2 (start) [PD_-27%] → REG R_1_1 (25ms) [PD_-30%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-39%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-28%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-20%] → REG R_2_0 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-21%] → REG R_2_0 (0ms) [PD_-27%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-16%] → REG R_1_0 (0ms) [PD_-27%] → REG R_1_1 (0ms) [PD_-16%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+33%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-19%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-22%] → REG R_2_1 (8ms) [PD_-57%] → REG R_1_1 (764ms) [PD_-19%] → BLINK → FIX R_1_1 (start) [PD_-26%] → REG R_1_0 (0ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-17%] → REG R_2_1 (0ms) [PD_+80%] → REG R_0_0 (0ms) [PD_-18%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-23%] → REG R_2_1 (0ms) [PD_-33%] → REG R_0_0 (0ms) [PD_-22%] → REG R_2_1 (0ms) [PD_-58%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-47%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (0ms) [PD_-25%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-24%] → REG R_1_0 (0ms) [PD_-100%] → REG R_0_1 (0ms) [PD_-32%] → REG R_1_0 (0ms) [PD_-22%] → REG R_0_1 (0ms) [PD_-43%] → REG R_1_0 (0ms) [PD_-21%] → REG R_1_1 (798ms) [PD_-16%] → BLINK → FIX R_1_1 (start) [PD_-22%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-9%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_0_0 (10ms) [PD_-100%] → SAC R_-1_0 → FIX R_-1_0 (0ms) [PD_-50%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-100%] → REG R_0_-1 (0ms) [PD_-23%] → REG R_0_0 (7ms) [PD_-57%] → REG R_0_-1 (8ms) [PD_-23%] → REG R_0_0 (0ms) [PD_-16%] → REG R_1_1 (0ms) [PD_-12%] → REG R_0_0 (8ms) [PD_-21%] → REG R_1_1 (7ms) [PD_-57%] → REG R_0_0 (0ms) [PD_-18%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (8ms) [PD_-60%] → REG R_1_1 (8ms) [PD_-7%] → REG R_0_0 (0ms) [PD_-100%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_+14%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_+15%] → REG R_2_1 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_2_1 (0ms) [PD_-100%] → REG R_1_1 (9ms) [PD_-8%] → REG R_0_0 (4ms) [PD_-61%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-9%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_1 (10ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (8ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-21%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-19%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-5%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_+11%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-71%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-22%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-53%] → REG R_1_1 (0ms) [PD_-11%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (0ms) [PD_-23%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-100%] → REG R_1_1 (0ms) [PD_-8%] → REG R_0_0 (0ms) [PD_-20%] → REG R_1_1 (0ms) [PD_-10%] → REG R_0_0 (0ms) [PD_-14%] → REG R_1_1 (0ms) [PD_-9%] → REG R_0_0 (8ms) [PD_-59%] → REG R_1_1 (526ms) [PD_-9%] → End
