Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Sep 26 16:11:31 2023
| Host         : stefano-Victus-by-HP-Laptop-16-e0xxx running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_nexys7_timing_summary_routed.rpt -pb top_nexys7_timing_summary_routed.pb -rpx top_nexys7_timing_summary_routed.rpx -warn_on_violation
| Design       : top_nexys7
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                          Violations  
--------  --------  -----------------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert         1           
SYNTH-10  Warning   Wide multiplier                      3           
SYNTH-15  Warning   Byte wide write enable not inferred  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.411        0.000                      0                12325        0.091        0.000                      0                12325        2.000        0.000                       0                  5468  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 5.000}      12.500          80.000          
  clk_50_unbuf  {0.000 12.500}     25.000          40.000          
  clk_fb_unbuf  {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                       2.000        0.000                       0                     1  
  clk_50_unbuf        1.411        0.000                      0                12325        0.091        0.000                      0                12325       12.000        0.000                       0                  5464  
  clk_fb_unbuf                                                                                                                                                   10.345        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_50_unbuf                
(none)        clk_fb_unbuf                
(none)                      clk_50_unbuf  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         12.500
Sources:            { IO_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        12.500      40.133     PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         7.500       4.500      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         7.500       4.500      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         5.000       2.000      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         5.000       2.000      PLLE2_ADV_X1Y1  clkgen/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_unbuf
  To Clock:  clk_50_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        1.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.933ns  (logic 5.687ns (24.798%)  route 17.246ns (75.202%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 23.028 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.625    -2.349    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X62Y50         FDPE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDPE (Prop_fdpe_C_Q)         0.456    -1.893 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][0]/Q
                         net (fo=12, routed)          1.937     0.044    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][0]
    SLICE_X63Y80         LUT4 (Prop_lut4_I1_O)        0.152     0.196 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_en]_i_16/O
                         net (fo=2, routed)           0.589     0.785    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_en]_i_16_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I0_O)        0.332     1.117 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_en]_i_5/O
                         net (fo=3, routed)           0.865     1.982    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/id_ex_pipe_o_reg[sys_en]_2
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.106 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/id_ex_pipe_o[sys_en]_i_1/O
                         net (fo=7, routed)           0.856     2.962    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr][bus_resp][integrity_err]
    SLICE_X61Y76         LUT3 (Prop_lut3_I2_O)        0.152     3.114 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_ptr_access_q_i_10/O
                         net (fo=7, routed)           0.828     3.942    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_5
    SLICE_X61Y76         LUT2 (Prop_lut2_I0_O)        0.326     4.268 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_12/O
                         net (fo=2, routed)           0.994     5.263    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_reg_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124     5.387 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.629     6.016    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/trans_priv_lvl_q_reg[0]
    SLICE_X61Y73         LUT6 (Prop_lut6_I4_O)        0.124     6.140 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_8__3/O
                         net (fo=135, routed)         1.546     7.686    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[20].gen_unmasked.rdata_blk_reg[20][1]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.150     7.836 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[9]_i_5/O
                         net (fo=1, routed)           0.809     8.645    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[9]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.326     8.971 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[9]_i_3/O
                         net (fo=1, routed)           0.000     8.971    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[9]_i_3_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I0_O)      0.212     9.183 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[9]_i_2/O
                         net (fo=2, routed)           1.019    10.202    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[8]
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.299    10.501 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[9]_i_1/O
                         net (fo=37, routed)          1.350    11.851    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/core_instr_addr[0]_328[7]
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.150    12.001 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_943/O
                         net (fo=3, routed)           0.488    12.488    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[7].gen_unmasked.rdata_blk_reg[7]_1
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.348    12.836 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_942/O
                         net (fo=1, routed)           0.470    13.307    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/mem_reg_0_i_436_3
    SLICE_X33Y55         LUT6 (Prop_lut6_I2_O)        0.124    13.431 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/mem_reg_0_i_697/O
                         net (fo=1, routed)           0.000    13.431    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_247_0[2]
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.829 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_436/CO[3]
                         net (fo=1, routed)           0.000    13.829    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_436_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.943 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_247/CO[3]
                         net (fo=1, routed)           0.000    13.943    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_247_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.171 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_126/CO[2]
                         net (fo=1, routed)           0.826    14.996    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_61_1[0]
    SLICE_X34Y59         LUT5 (Prop_lut5_I3_O)        0.337    15.333 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_72/O
                         net (fo=2, routed)           0.521    15.854    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_2
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.328    16.182 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_117/O
                         net (fo=1, routed)           0.000    16.182    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/mem_reg_0_i_61_0
    SLICE_X32Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    16.394 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/mem_reg_0_i_69/O
                         net (fo=1, routed)           0.501    16.895    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/mem_reg_0_i_69_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I0_O)        0.299    17.194 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/mem_reg_0_i_61/O
                         net (fo=1, routed)           0.688    17.883    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/mem_reg_0_i_38_1
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    18.007 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/mem_reg_0_i_53/O
                         net (fo=1, routed)           0.647    18.654    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/mem_reg_0_5
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    18.778 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/mem_reg_0_i_38/O
                         net (fo=4, routed)           0.802    19.579    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/debug_mode_q_reg
    SLICE_X48Y44         LUT5 (Prop_lut5_I1_O)        0.124    19.703 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/mem_reg_0_i_2__0/O
                         net (fo=5, routed)           0.881    20.584    u_ucup_top/u_soc/u_core/inst_tcm/ram/if_mem_instr_req[1]_4
    RAMB36_X2Y8          RAMB36E1                                     r  u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.498    23.028    u_ucup_top/u_soc/u_core/inst_tcm/ram/clk_sys
    RAMB36_X2Y8          RAMB36E1                                     r  u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.504    22.524    
                         clock uncertainty           -0.086    22.438    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    21.995    u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         21.995    
                         arrival time                         -20.584    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.842ns  (logic 5.687ns (24.897%)  route 17.155ns (75.103%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 23.017 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.625    -2.349    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X62Y50         FDPE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDPE (Prop_fdpe_C_Q)         0.456    -1.893 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][0]/Q
                         net (fo=12, routed)          1.937     0.044    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][0]
    SLICE_X63Y80         LUT4 (Prop_lut4_I1_O)        0.152     0.196 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_en]_i_16/O
                         net (fo=2, routed)           0.589     0.785    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_en]_i_16_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I0_O)        0.332     1.117 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_en]_i_5/O
                         net (fo=3, routed)           0.865     1.982    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/id_ex_pipe_o_reg[sys_en]_2
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.106 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/id_ex_pipe_o[sys_en]_i_1/O
                         net (fo=7, routed)           0.856     2.962    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr][bus_resp][integrity_err]
    SLICE_X61Y76         LUT3 (Prop_lut3_I2_O)        0.152     3.114 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_ptr_access_q_i_10/O
                         net (fo=7, routed)           0.828     3.942    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_5
    SLICE_X61Y76         LUT2 (Prop_lut2_I0_O)        0.326     4.268 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_12/O
                         net (fo=2, routed)           0.994     5.263    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_reg_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124     5.387 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.629     6.016    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/trans_priv_lvl_q_reg[0]
    SLICE_X61Y73         LUT6 (Prop_lut6_I4_O)        0.124     6.140 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_8__3/O
                         net (fo=135, routed)         1.546     7.686    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[20].gen_unmasked.rdata_blk_reg[20][1]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.150     7.836 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[9]_i_5/O
                         net (fo=1, routed)           0.809     8.645    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[9]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.326     8.971 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[9]_i_3/O
                         net (fo=1, routed)           0.000     8.971    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[9]_i_3_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I0_O)      0.212     9.183 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[9]_i_2/O
                         net (fo=2, routed)           1.019    10.202    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[8]
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.299    10.501 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[9]_i_1/O
                         net (fo=37, routed)          1.350    11.851    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/core_instr_addr[0]_328[7]
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.150    12.001 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_943/O
                         net (fo=3, routed)           0.488    12.488    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[7].gen_unmasked.rdata_blk_reg[7]_1
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.348    12.836 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_942/O
                         net (fo=1, routed)           0.470    13.307    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/mem_reg_0_i_436_3
    SLICE_X33Y55         LUT6 (Prop_lut6_I2_O)        0.124    13.431 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/mem_reg_0_i_697/O
                         net (fo=1, routed)           0.000    13.431    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_247_0[2]
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.829 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_436/CO[3]
                         net (fo=1, routed)           0.000    13.829    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_436_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.943 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_247/CO[3]
                         net (fo=1, routed)           0.000    13.943    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_247_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.171 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_126/CO[2]
                         net (fo=1, routed)           0.826    14.996    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_61_1[0]
    SLICE_X34Y59         LUT5 (Prop_lut5_I3_O)        0.337    15.333 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_72/O
                         net (fo=2, routed)           0.521    15.854    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_2
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.328    16.182 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_117/O
                         net (fo=1, routed)           0.000    16.182    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/mem_reg_0_i_61_0
    SLICE_X32Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    16.394 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/mem_reg_0_i_69/O
                         net (fo=1, routed)           0.501    16.895    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/mem_reg_0_i_69_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I0_O)        0.299    17.194 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/mem_reg_0_i_61/O
                         net (fo=1, routed)           0.688    17.883    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/mem_reg_0_i_38_1
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    18.007 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/mem_reg_0_i_53/O
                         net (fo=1, routed)           0.647    18.654    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/mem_reg_0_5
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    18.778 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/mem_reg_0_i_38/O
                         net (fo=4, routed)           0.802    19.579    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/debug_mode_q_reg
    SLICE_X48Y44         LUT5 (Prop_lut5_I1_O)        0.124    19.703 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/mem_reg_0_i_2__0/O
                         net (fo=5, routed)           0.789    20.493    u_ucup_top/u_soc/u_core/inst_tcm/ram/if_mem_instr_req[1]_4
    RAMB36_X1Y6          RAMB36E1                                     r  u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.487    23.017    u_ucup_top/u_soc/u_core/inst_tcm/ram/clk_sys
    RAMB36_X1Y6          RAMB36E1                                     r  u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_3/CLKBWRCLK
                         clock pessimism             -0.504    22.513    
                         clock uncertainty           -0.086    22.427    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    21.984    u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_3
  -------------------------------------------------------------------
                         required time                         21.984    
                         arrival time                         -20.493    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.780ns  (logic 5.687ns (24.965%)  route 17.093ns (75.035%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 23.022 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.625    -2.349    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X62Y50         FDPE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDPE (Prop_fdpe_C_Q)         0.456    -1.893 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][0]/Q
                         net (fo=12, routed)          1.937     0.044    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][0]
    SLICE_X63Y80         LUT4 (Prop_lut4_I1_O)        0.152     0.196 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_en]_i_16/O
                         net (fo=2, routed)           0.589     0.785    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_en]_i_16_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I0_O)        0.332     1.117 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_en]_i_5/O
                         net (fo=3, routed)           0.865     1.982    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/id_ex_pipe_o_reg[sys_en]_2
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.106 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/id_ex_pipe_o[sys_en]_i_1/O
                         net (fo=7, routed)           0.856     2.962    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr][bus_resp][integrity_err]
    SLICE_X61Y76         LUT3 (Prop_lut3_I2_O)        0.152     3.114 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_ptr_access_q_i_10/O
                         net (fo=7, routed)           0.828     3.942    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_5
    SLICE_X61Y76         LUT2 (Prop_lut2_I0_O)        0.326     4.268 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_12/O
                         net (fo=2, routed)           0.994     5.263    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_reg_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124     5.387 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.629     6.016    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/trans_priv_lvl_q_reg[0]
    SLICE_X61Y73         LUT6 (Prop_lut6_I4_O)        0.124     6.140 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_8__3/O
                         net (fo=135, routed)         1.546     7.686    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[20].gen_unmasked.rdata_blk_reg[20][1]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.150     7.836 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[9]_i_5/O
                         net (fo=1, routed)           0.809     8.645    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[9]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.326     8.971 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[9]_i_3/O
                         net (fo=1, routed)           0.000     8.971    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[9]_i_3_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I0_O)      0.212     9.183 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[9]_i_2/O
                         net (fo=2, routed)           1.019    10.202    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[8]
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.299    10.501 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[9]_i_1/O
                         net (fo=37, routed)          1.350    11.851    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/core_instr_addr[0]_328[7]
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.150    12.001 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_943/O
                         net (fo=3, routed)           0.488    12.488    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[7].gen_unmasked.rdata_blk_reg[7]_1
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.348    12.836 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_942/O
                         net (fo=1, routed)           0.470    13.307    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/mem_reg_0_i_436_3
    SLICE_X33Y55         LUT6 (Prop_lut6_I2_O)        0.124    13.431 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/mem_reg_0_i_697/O
                         net (fo=1, routed)           0.000    13.431    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_247_0[2]
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.829 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_436/CO[3]
                         net (fo=1, routed)           0.000    13.829    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_436_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.943 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_247/CO[3]
                         net (fo=1, routed)           0.000    13.943    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_247_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.171 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_126/CO[2]
                         net (fo=1, routed)           0.826    14.996    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_61_1[0]
    SLICE_X34Y59         LUT5 (Prop_lut5_I3_O)        0.337    15.333 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_72/O
                         net (fo=2, routed)           0.521    15.854    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_2
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.328    16.182 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_117/O
                         net (fo=1, routed)           0.000    16.182    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/mem_reg_0_i_61_0
    SLICE_X32Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    16.394 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/mem_reg_0_i_69/O
                         net (fo=1, routed)           0.501    16.895    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/mem_reg_0_i_69_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I0_O)        0.299    17.194 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/mem_reg_0_i_61/O
                         net (fo=1, routed)           0.688    17.883    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/mem_reg_0_i_38_1
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    18.007 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/mem_reg_0_i_53/O
                         net (fo=1, routed)           0.647    18.654    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/mem_reg_0_5
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    18.778 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/mem_reg_0_i_38/O
                         net (fo=4, routed)           0.802    19.579    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/debug_mode_q_reg
    SLICE_X48Y44         LUT5 (Prop_lut5_I1_O)        0.124    19.703 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/mem_reg_0_i_2__0/O
                         net (fo=5, routed)           0.728    20.431    u_ucup_top/u_soc/u_core/inst_tcm/ram/if_mem_instr_req[1]_4
    RAMB36_X1Y7          RAMB36E1                                     r  u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.492    23.022    u_ucup_top/u_soc/u_core/inst_tcm/ram/clk_sys
    RAMB36_X1Y7          RAMB36E1                                     r  u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.504    22.518    
                         clock uncertainty           -0.086    22.432    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    21.989    u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         21.989    
                         arrival time                         -20.431    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.309ns  (logic 6.397ns (28.674%)  route 15.912ns (71.326%))
  Logic Levels:           22  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.546    -2.428    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X50Y81         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/Q
                         net (fo=22, routed)          1.241    -0.669    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[5]
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.124    -0.545 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.545    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0[1]
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.005 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.005    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.119 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.119    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.233 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.233    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.567 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/O[1]
                         net (fo=20, routed)          0.854     1.421    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_6
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     2.256 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.256    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.370 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.370    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.704 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[1]
                         net (fo=19, routed)          1.588     4.292    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_100_0[1]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.331     4.623 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_42/O
                         net (fo=35, routed)          1.554     6.176    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/core_data_addr[0]_327[24]
    SLICE_X31Y48         LUT5 (Prop_lut5_I0_O)        0.326     6.502 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_774/O
                         net (fo=1, routed)           0.582     7.084    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_204_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I0_O)        0.150     7.234 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_437/O
                         net (fo=1, routed)           0.590     7.824    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_437_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.326     8.150 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_204/O
                         net (fo=1, routed)           0.000     8.150    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_27_1[0]
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.688 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_81/CO[2]
                         net (fo=1, routed)           0.641     9.329    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_7_1[0]
    SLICE_X31Y51         LUT5 (Prop_lut5_I4_O)        0.310     9.639 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_27/O
                         net (fo=2, routed)           0.969    10.608    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2_0
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.732 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_7/O
                         net (fo=2, routed)           1.289    12.021    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_1
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.145 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           1.313    13.458    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.118    13.576 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mem_reg_0_i_47/O
                         net (fo=1, routed)           0.154    13.731    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.326    14.057 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mem_reg_0_i_35/O
                         net (fo=6, routed)           1.431    15.487    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/filter_trans_valid
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.124    15.611 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mem_reg_0_0_i_38/O
                         net (fo=13, routed)          1.104    16.716    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/host_req[0]_7
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.118    16.834 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/device_rvalid_q_i_1/O
                         net (fo=5, routed)           0.481    17.315    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/bus_cnt_q_reg[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.326    17.641 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_3/O
                         net (fo=55, routed)          1.236    18.877    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X47Y19         LUT4 (Prop_lut4_I1_O)        0.119    18.996 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[92][7]_i_1__0/O
                         net (fo=8, routed)           0.886    19.881    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_66
    SLICE_X50Y18         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.445    22.976    u_ucup_top/u_soc/u_uart/u_tx_fifo/clk_sys
    SLICE_X50Y18         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][1]/C
                         clock pessimism             -0.504    22.471    
                         clock uncertainty           -0.086    22.386    
    SLICE_X50Y18         FDRE (Setup_fdre_C_R)       -0.732    21.654    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][1]
  -------------------------------------------------------------------
                         required time                         21.654    
                         arrival time                         -19.881    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.309ns  (logic 6.397ns (28.674%)  route 15.912ns (71.326%))
  Logic Levels:           22  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.546    -2.428    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X50Y81         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/Q
                         net (fo=22, routed)          1.241    -0.669    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[5]
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.124    -0.545 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.545    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0[1]
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.005 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.005    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.119 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.119    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.233 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.233    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.567 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/O[1]
                         net (fo=20, routed)          0.854     1.421    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_6
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     2.256 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.256    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.370 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.370    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.704 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[1]
                         net (fo=19, routed)          1.588     4.292    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_100_0[1]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.331     4.623 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_42/O
                         net (fo=35, routed)          1.554     6.176    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/core_data_addr[0]_327[24]
    SLICE_X31Y48         LUT5 (Prop_lut5_I0_O)        0.326     6.502 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_774/O
                         net (fo=1, routed)           0.582     7.084    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_204_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I0_O)        0.150     7.234 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_437/O
                         net (fo=1, routed)           0.590     7.824    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_437_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.326     8.150 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_204/O
                         net (fo=1, routed)           0.000     8.150    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_27_1[0]
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.688 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_81/CO[2]
                         net (fo=1, routed)           0.641     9.329    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_7_1[0]
    SLICE_X31Y51         LUT5 (Prop_lut5_I4_O)        0.310     9.639 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_27/O
                         net (fo=2, routed)           0.969    10.608    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2_0
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.732 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_7/O
                         net (fo=2, routed)           1.289    12.021    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_1
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.145 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           1.313    13.458    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.118    13.576 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mem_reg_0_i_47/O
                         net (fo=1, routed)           0.154    13.731    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.326    14.057 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mem_reg_0_i_35/O
                         net (fo=6, routed)           1.431    15.487    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/filter_trans_valid
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.124    15.611 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mem_reg_0_0_i_38/O
                         net (fo=13, routed)          1.104    16.716    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/host_req[0]_7
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.118    16.834 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/device_rvalid_q_i_1/O
                         net (fo=5, routed)           0.481    17.315    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/bus_cnt_q_reg[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.326    17.641 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_3/O
                         net (fo=55, routed)          1.236    18.877    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X47Y19         LUT4 (Prop_lut4_I1_O)        0.119    18.996 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[92][7]_i_1__0/O
                         net (fo=8, routed)           0.886    19.881    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_66
    SLICE_X50Y18         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.445    22.976    u_ucup_top/u_soc/u_uart/u_tx_fifo/clk_sys
    SLICE_X50Y18         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][3]/C
                         clock pessimism             -0.504    22.471    
                         clock uncertainty           -0.086    22.386    
    SLICE_X50Y18         FDRE (Setup_fdre_C_R)       -0.732    21.654    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][3]
  -------------------------------------------------------------------
                         required time                         21.654    
                         arrival time                         -19.881    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.309ns  (logic 6.397ns (28.674%)  route 15.912ns (71.326%))
  Logic Levels:           22  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.546    -2.428    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X50Y81         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/Q
                         net (fo=22, routed)          1.241    -0.669    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[5]
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.124    -0.545 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.545    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0[1]
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.005 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.005    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.119 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.119    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.233 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.233    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.567 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/O[1]
                         net (fo=20, routed)          0.854     1.421    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_6
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     2.256 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.256    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.370 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.370    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.704 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[1]
                         net (fo=19, routed)          1.588     4.292    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_100_0[1]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.331     4.623 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_42/O
                         net (fo=35, routed)          1.554     6.176    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/core_data_addr[0]_327[24]
    SLICE_X31Y48         LUT5 (Prop_lut5_I0_O)        0.326     6.502 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_774/O
                         net (fo=1, routed)           0.582     7.084    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_204_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I0_O)        0.150     7.234 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_437/O
                         net (fo=1, routed)           0.590     7.824    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_437_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.326     8.150 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_204/O
                         net (fo=1, routed)           0.000     8.150    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_27_1[0]
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.688 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_81/CO[2]
                         net (fo=1, routed)           0.641     9.329    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_7_1[0]
    SLICE_X31Y51         LUT5 (Prop_lut5_I4_O)        0.310     9.639 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_27/O
                         net (fo=2, routed)           0.969    10.608    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2_0
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.732 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_7/O
                         net (fo=2, routed)           1.289    12.021    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_1
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.145 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           1.313    13.458    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.118    13.576 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mem_reg_0_i_47/O
                         net (fo=1, routed)           0.154    13.731    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.326    14.057 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mem_reg_0_i_35/O
                         net (fo=6, routed)           1.431    15.487    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/filter_trans_valid
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.124    15.611 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mem_reg_0_0_i_38/O
                         net (fo=13, routed)          1.104    16.716    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/host_req[0]_7
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.118    16.834 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/device_rvalid_q_i_1/O
                         net (fo=5, routed)           0.481    17.315    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/bus_cnt_q_reg[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.326    17.641 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_3/O
                         net (fo=55, routed)          1.236    18.877    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X47Y19         LUT4 (Prop_lut4_I1_O)        0.119    18.996 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[92][7]_i_1__0/O
                         net (fo=8, routed)           0.886    19.881    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_66
    SLICE_X50Y18         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.445    22.976    u_ucup_top/u_soc/u_uart/u_tx_fifo/clk_sys
    SLICE_X50Y18         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][5]/C
                         clock pessimism             -0.504    22.471    
                         clock uncertainty           -0.086    22.386    
    SLICE_X50Y18         FDRE (Setup_fdre_C_R)       -0.732    21.654    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][5]
  -------------------------------------------------------------------
                         required time                         21.654    
                         arrival time                         -19.881    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.309ns  (logic 6.397ns (28.674%)  route 15.912ns (71.326%))
  Logic Levels:           22  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.546    -2.428    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X50Y81         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/Q
                         net (fo=22, routed)          1.241    -0.669    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[5]
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.124    -0.545 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.545    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0[1]
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.005 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.005    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.119 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.119    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.233 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.233    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.567 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/O[1]
                         net (fo=20, routed)          0.854     1.421    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_6
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     2.256 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.256    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.370 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.370    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.704 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[1]
                         net (fo=19, routed)          1.588     4.292    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_100_0[1]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.331     4.623 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_42/O
                         net (fo=35, routed)          1.554     6.176    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/core_data_addr[0]_327[24]
    SLICE_X31Y48         LUT5 (Prop_lut5_I0_O)        0.326     6.502 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_774/O
                         net (fo=1, routed)           0.582     7.084    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_204_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I0_O)        0.150     7.234 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_437/O
                         net (fo=1, routed)           0.590     7.824    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_437_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.326     8.150 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_204/O
                         net (fo=1, routed)           0.000     8.150    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_27_1[0]
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.688 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_81/CO[2]
                         net (fo=1, routed)           0.641     9.329    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_7_1[0]
    SLICE_X31Y51         LUT5 (Prop_lut5_I4_O)        0.310     9.639 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_27/O
                         net (fo=2, routed)           0.969    10.608    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2_0
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.732 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_7/O
                         net (fo=2, routed)           1.289    12.021    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_1
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.145 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           1.313    13.458    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.118    13.576 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mem_reg_0_i_47/O
                         net (fo=1, routed)           0.154    13.731    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.326    14.057 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mem_reg_0_i_35/O
                         net (fo=6, routed)           1.431    15.487    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/filter_trans_valid
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.124    15.611 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mem_reg_0_0_i_38/O
                         net (fo=13, routed)          1.104    16.716    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/host_req[0]_7
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.118    16.834 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/device_rvalid_q_i_1/O
                         net (fo=5, routed)           0.481    17.315    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/bus_cnt_q_reg[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.326    17.641 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_3/O
                         net (fo=55, routed)          1.236    18.877    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X47Y19         LUT4 (Prop_lut4_I1_O)        0.119    18.996 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[92][7]_i_1__0/O
                         net (fo=8, routed)           0.886    19.881    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_66
    SLICE_X50Y18         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.445    22.976    u_ucup_top/u_soc/u_uart/u_tx_fifo/clk_sys
    SLICE_X50Y18         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][6]/C
                         clock pessimism             -0.504    22.471    
                         clock uncertainty           -0.086    22.386    
    SLICE_X50Y18         FDRE (Setup_fdre_C_R)       -0.732    21.654    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][6]
  -------------------------------------------------------------------
                         required time                         21.654    
                         arrival time                         -19.881    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.309ns  (logic 6.397ns (28.674%)  route 15.912ns (71.326%))
  Logic Levels:           22  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 22.976 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.546    -2.428    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X50Y81         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/Q
                         net (fo=22, routed)          1.241    -0.669    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[5]
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.124    -0.545 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.545    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0[1]
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.005 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.005    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.119 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.119    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.233 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.233    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.567 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/O[1]
                         net (fo=20, routed)          0.854     1.421    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_6
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     2.256 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.256    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.370 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.370    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.704 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[1]
                         net (fo=19, routed)          1.588     4.292    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_100_0[1]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.331     4.623 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_42/O
                         net (fo=35, routed)          1.554     6.176    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/core_data_addr[0]_327[24]
    SLICE_X31Y48         LUT5 (Prop_lut5_I0_O)        0.326     6.502 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_774/O
                         net (fo=1, routed)           0.582     7.084    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_204_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I0_O)        0.150     7.234 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_437/O
                         net (fo=1, routed)           0.590     7.824    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_437_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.326     8.150 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_204/O
                         net (fo=1, routed)           0.000     8.150    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_27_1[0]
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.688 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_81/CO[2]
                         net (fo=1, routed)           0.641     9.329    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_7_1[0]
    SLICE_X31Y51         LUT5 (Prop_lut5_I4_O)        0.310     9.639 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_27/O
                         net (fo=2, routed)           0.969    10.608    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2_0
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.732 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_7/O
                         net (fo=2, routed)           1.289    12.021    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_1
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.145 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           1.313    13.458    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.118    13.576 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mem_reg_0_i_47/O
                         net (fo=1, routed)           0.154    13.731    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.326    14.057 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mem_reg_0_i_35/O
                         net (fo=6, routed)           1.431    15.487    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/filter_trans_valid
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.124    15.611 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mem_reg_0_0_i_38/O
                         net (fo=13, routed)          1.104    16.716    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/host_req[0]_7
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.118    16.834 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/device_rvalid_q_i_1/O
                         net (fo=5, routed)           0.481    17.315    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/bus_cnt_q_reg[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.326    17.641 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_3/O
                         net (fo=55, routed)          1.236    18.877    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X47Y19         LUT4 (Prop_lut4_I1_O)        0.119    18.996 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[92][7]_i_1__0/O
                         net (fo=8, routed)           0.886    19.881    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_66
    SLICE_X50Y18         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.445    22.976    u_ucup_top/u_soc/u_uart/u_tx_fifo/clk_sys
    SLICE_X50Y18         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][7]/C
                         clock pessimism             -0.504    22.471    
                         clock uncertainty           -0.086    22.386    
    SLICE_X50Y18         FDRE (Setup_fdre_C_R)       -0.732    21.654    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[92][7]
  -------------------------------------------------------------------
                         required time                         21.654    
                         arrival time                         -19.881    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.562ns  (logic 5.687ns (25.206%)  route 16.875ns (74.794%))
  Logic Levels:           24  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 23.026 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.625    -2.349    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/clk_sys
    SLICE_X62Y50         FDPE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDPE (Prop_fdpe_C_Q)         0.456    -1.893 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][0]/Q
                         net (fo=12, routed)          1.937     0.044    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/if_id_pipe[instr][bus_resp][rdata][0]
    SLICE_X63Y80         LUT4 (Prop_lut4_I1_O)        0.152     0.196 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_en]_i_16/O
                         net (fo=2, routed)           0.589     0.785    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_en]_i_16_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I0_O)        0.332     1.117 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/id_ex_pipe_o[sys_en]_i_5/O
                         net (fo=3, routed)           0.865     1.982    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/id_ex_pipe_o_reg[sys_en]_2
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.106 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/id_ex_pipe_o[sys_en]_i_1/O
                         net (fo=7, routed)           0.856     2.962    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/if_id_pipe_o_reg[instr][bus_resp][integrity_err]
    SLICE_X61Y76         LUT3 (Prop_lut3_I2_O)        0.152     3.114 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/trans_ptr_access_q_i_10/O
                         net (fo=7, routed)           0.828     3.942    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_5
    SLICE_X61Y76         LUT2 (Prop_lut2_I0_O)        0.326     4.268 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/jump_taken_q_i_12/O
                         net (fo=2, routed)           0.994     5.263    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_reg_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124     5.387 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/jump_taken_q_i_5/O
                         net (fo=12, routed)          0.629     6.016    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/trans_priv_lvl_q_reg[0]
    SLICE_X61Y73         LUT6 (Prop_lut6_I4_O)        0.124     6.140 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/gen_unhardened.gen_csr[0].gen_unmasked.rdata_blk[0]_i_8__3/O
                         net (fo=135, routed)         1.546     7.686    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/gen_unhardened.gen_csr[20].gen_unmasked.rdata_blk_reg[20][1]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.150     7.836 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[9]_i_5/O
                         net (fo=1, routed)           0.809     8.645    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[9]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.326     8.971 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[9]_i_3/O
                         net (fo=1, routed)           0.000     8.971    u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q[9]_i_3_n_0
    SLICE_X59Y59         MUXF7 (Prop_muxf7_I0_O)      0.212     9.183 r  u_ucup_top/u_soc/u_core/u_incore/controller_i/controller_fsm_i/trans_addr_q_reg[9]_i_2/O
                         net (fo=2, routed)           1.019    10.202    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/branch_addr_n[8]
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.299    10.501 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_q[9]_i_1/O
                         net (fo=37, routed)          1.350    11.851    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/core_instr_addr[0]_328[7]
    SLICE_X34Y53         LUT5 (Prop_lut5_I0_O)        0.150    12.001 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_943/O
                         net (fo=3, routed)           0.488    12.488    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[7].gen_unmasked.rdata_blk_reg[7]_1
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.348    12.836 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_942/O
                         net (fo=1, routed)           0.470    13.307    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/mem_reg_0_i_436_3
    SLICE_X33Y55         LUT6 (Prop_lut6_I2_O)        0.124    13.431 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmp_addr_csr_i/mem_reg_0_i_697/O
                         net (fo=1, routed)           0.000    13.431    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_247_0[2]
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.829 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_436/CO[3]
                         net (fo=1, routed)           0.000    13.829    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_436_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.943 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_247/CO[3]
                         net (fo=1, routed)           0.000    13.943    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_247_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.171 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/mem_reg_0_i_126/CO[2]
                         net (fo=1, routed)           0.826    14.996    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_61_1[0]
    SLICE_X34Y59         LUT5 (Prop_lut5_I3_O)        0.337    15.333 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_72/O
                         net (fo=2, routed)           0.521    15.854    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/gen_unhardened.gen_csr[3].gen_unmasked.rdata_blk_reg[3]_2
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.328    16.182 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/mem_reg_0_i_117/O
                         net (fo=1, routed)           0.000    16.182    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/mem_reg_0_i_61_0
    SLICE_X32Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    16.394 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/mem_reg_0_i_69/O
                         net (fo=1, routed)           0.501    16.895    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/mem_reg_0_i_69_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I0_O)        0.299    17.194 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/mem_reg_0_i_61/O
                         net (fo=1, routed)           0.688    17.883    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/mem_reg_0_i_38_1
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    18.007 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/mem_reg_0_i_53/O
                         net (fo=1, routed)           0.647    18.654    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/mem_reg_0_5
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    18.778 f  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/mem_reg_0_i_38/O
                         net (fo=4, routed)           0.802    19.579    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/debug_mode_q_reg
    SLICE_X48Y44         LUT5 (Prop_lut5_I1_O)        0.124    19.703 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/prefetcher_i/mem_reg_0_i_2__0/O
                         net (fo=5, routed)           0.510    20.213    u_ucup_top/u_soc/u_core/inst_tcm/ram/if_mem_instr_req[1]_4
    RAMB36_X1Y8          RAMB36E1                                     r  u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.496    23.026    u_ucup_top/u_soc/u_core/inst_tcm/ram/clk_sys
    RAMB36_X1Y8          RAMB36E1                                     r  u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.504    22.522    
                         clock uncertainty           -0.086    22.436    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    21.993    u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         21.993    
                         arrival time                         -20.213    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[87][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50_unbuf rise@25.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        22.504ns  (logic 6.402ns (28.448%)  route 16.102ns (71.552%))
  Logic Levels:           22  (CARRY4=8 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 22.978 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.546    -2.428    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/clk_sys
    SLICE_X50Y81         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][5]/Q
                         net (fo=22, routed)          1.241    -0.669    u_ucup_top/u_soc/u_core/u_incore/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][31]_0[5]
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.124    -0.545 r  u_ucup_top/u_soc/u_core/u_incore/id_stage_i/lsu_split_0_o1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.545    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mem_reg_0[1]
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.005 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.005    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__0_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.119 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.119    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__1_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.233 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.233    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.567 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3/O[1]
                         net (fo=20, routed)          0.854     1.421    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/lsu_split_0_o1_carry__3_n_6
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     2.256 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.256    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__3_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.370 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.370    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__4_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.704 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/core_trans_i[addr]1_carry__5/O[1]
                         net (fo=19, routed)          1.588     4.292    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_100_0[1]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.331     4.623 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/wpt_match_q[0]_i_42/O
                         net (fo=35, routed)          1.554     6.176    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/core_data_addr[0]_327[24]
    SLICE_X31Y48         LUT5 (Prop_lut5_I0_O)        0.326     6.502 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_774/O
                         net (fo=1, routed)           0.582     7.084    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_204_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I0_O)        0.150     7.234 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_437/O
                         net (fo=1, routed)           0.590     7.824    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_437_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.326     8.150 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmp_addr_csr_i/FSM_sequential_state_q[2]_i_204/O
                         net (fo=1, routed)           0.000     8.150    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q[2]_i_27_1[0]
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.688 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/xpmp.xpmp_i/pmp_tab.pmp_i/FSM_sequential_state_q_reg[2]_i_81/CO[2]
                         net (fo=1, routed)           0.641     9.329    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_7_1[0]
    SLICE_X31Y51         LUT5 (Prop_lut5_I4_O)        0.310     9.639 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[2].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_27/O
                         net (fo=2, routed)           0.969    10.608    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2_0
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.732 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[3].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_7/O
                         net (fo=2, routed)           1.289    12.021    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q_reg[2]_1
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.145 f  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/csr_pmp.gen_pmp_csr[0].pmp_region.pmpncfg_csr_i/FSM_sequential_state_q[2]_i_2/O
                         net (fo=7, routed)           1.313    13.458    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mpu_fault_flag__0
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.118    13.576 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/mpu_i/mem_reg_0_i_47/O
                         net (fo=1, routed)           0.154    13.731    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mpu_block_bus
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.326    14.057 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mem_reg_0_i_35/O
                         net (fo=6, routed)           1.431    15.487    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/filter_trans_valid
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.124    15.611 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/mem_reg_0_0_i_38/O
                         net (fo=13, routed)          1.104    16.716    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/host_req[0]_7
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.118    16.834 r  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/device_rvalid_q_i_1/O
                         net (fo=5, routed)           0.481    17.315    u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/bus_cnt_q_reg[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I1_O)        0.326    17.641 f  u_ucup_top/u_soc/u_core/u_incore/load_store_unit_i/gen_wpt.wpt_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_3/O
                         net (fo=55, routed)          1.381    19.021    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[76][7]
    SLICE_X42Y18         LUT6 (Prop_lut6_I2_O)        0.124    19.145 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[87][7]_i_1__0/O
                         net (fo=8, routed)           0.931    20.076    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_25
    SLICE_X52Y17         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[87][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    25.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    27.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    19.863 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    21.439    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.530 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.447    22.978    u_ucup_top/u_soc/u_uart/u_tx_fifo/clk_sys
    SLICE_X52Y17         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[87][1]/C
                         clock pessimism             -0.504    22.473    
                         clock uncertainty           -0.086    22.388    
    SLICE_X52Y17         FDRE (Setup_fdre_C_R)       -0.524    21.864    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[87][1]
  -------------------------------------------------------------------
                         required time                         21.864    
                         arrival time                         -20.076    
  -------------------------------------------------------------------
                         slack                                  1.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_gpio/gp_i_q_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.670%)  route 0.239ns (59.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.559    -0.536    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X34Y33         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[1][6]/Q
                         net (fo=1, routed)           0.239    -0.133    u_ucup_top/u_soc/u_gpio/gp_i_q_reg[1]_27[6]
    SLICE_X38Y30         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.824    -0.310    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X38Y30         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[2][6]/C
                         clock pessimism              0.034    -0.276    
    SLICE_X38Y30         FDCE (Hold_fdce_C_D)         0.052    -0.224    u_ucup_top/u_soc/u_gpio/gp_i_q_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.556    -0.539    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X39Y20         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.344    u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/Q[3]
    SLICE_X38Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.299 r  u_ucup_top/u_soc/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/tx_current_byte_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    u_ucup_top/u_soc/u_uart/tx_current_byte_d[3]
    SLICE_X38Y20         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.823    -0.311    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X38Y20         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[3]/C
                         clock pessimism             -0.215    -0.526    
    SLICE_X38Y20         FDCE (Hold_fdce_C_D)         0.121    -0.405    u_ucup_top/u_soc/u_uart/tx_current_byte_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[97][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.715%)  route 0.304ns (68.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.565    -0.530    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X44Y9          FDCE                                         r  u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[5]/Q
                         net (fo=129, routed)         0.304    -0.086    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][7]_0[5]
    SLICE_X33Y8          FDRE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[97][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.833    -0.301    u_ucup_top/u_soc/u_uart/u_rx_fifo/clk_sys
    SLICE_X33Y8          FDRE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[97][5]/C
                         clock pessimism              0.034    -0.267    
    SLICE_X33Y8          FDRE (Hold_fdre_C_D)         0.072    -0.195    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[97][5]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.553    -0.542    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/clk_sys
    SLICE_X35Y83         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[18]/Q
                         net (fo=5, routed)           0.099    -0.302    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q[18]
    SLICE_X34Y83         LUT3 (Prop_lut3_I2_O)        0.048    -0.254 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_mux[17]
    SLICE_X34Y83         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.820    -0.314    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/clk_sys
    SLICE_X34Y83         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[17]/C
                         clock pessimism             -0.215    -0.529    
    SLICE_X34Y83         FDCE (Hold_fdce_C_D)         0.131    -0.398    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/div.div_i/divisor_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[1][bus_resp][rdata][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.817%)  route 0.069ns (27.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.565    -0.530    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X45Y40         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][15]/Q
                         net (fo=3, routed)           0.069    -0.320    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][15]
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.275 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q[1][bus_resp][rdata][15]_i_1/O
                         net (fo=3, routed)           0.000    -0.275    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_n[bus_resp][rdata][15]
    SLICE_X44Y40         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[1][bus_resp][rdata][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.835    -0.299    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X44Y40         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[1][bus_resp][rdata][15]/C
                         clock pessimism             -0.218    -0.517    
    SLICE_X44Y40         FDCE (Hold_fdce_C_D)         0.092    -0.425    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[1][bus_resp][rdata][15]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr2_i/lfsr_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr2_i/lfsr_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.662%)  route 0.077ns (29.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.586    -0.509    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr2_i/clk_sys
    SLICE_X58Y84         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr2_i/lfsr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr2_i/lfsr_q_reg[8]/Q
                         net (fo=3, routed)           0.077    -0.291    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/lfsr_q_reg[31][8]
    SLICE_X59Y84         LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/lfsr_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.246    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr2_i/lfsr_q_reg[31]_2[9]
    SLICE_X59Y84         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr2_i/lfsr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.854    -0.280    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr2_i/clk_sys
    SLICE_X59Y84         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr2_i/lfsr_q_reg[9]/C
                         clock pessimism             -0.216    -0.496    
    SLICE_X59Y84         FDCE (Hold_fdce_C_D)         0.092    -0.404    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr2_i/lfsr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.337%)  route 0.138ns (42.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.557    -0.538    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/clk_sys
    SLICE_X55Y83         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[9]/Q
                         net (fo=3, routed)           0.138    -0.259    u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/lfsr_q_reg[31]_0[9]
    SLICE_X56Y83         LUT6 (Prop_lut6_I4_O)        0.045    -0.214 r  u_ucup_top/u_soc/u_core/u_incore/ex_stage_i/lfsr_q[10]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.214    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[31]_1[10]
    SLICE_X56Y83         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.826    -0.308    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/clk_sys
    SLICE_X56Y83         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[10]/C
                         clock pessimism             -0.195    -0.503    
    SLICE_X56Y83         FDCE (Hold_fdce_C_D)         0.120    -0.383    u_ucup_top/u_soc/u_core/u_incore/cs_registers_i/xsecure.lfsr1_i/lfsr_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[94][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.158%)  route 0.343ns (70.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.565    -0.530    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X45Y9          FDCE                                         r  u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[3]/Q
                         net (fo=129, routed)         0.343    -0.047    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][7]_0[3]
    SLICE_X35Y7          FDRE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[94][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.832    -0.302    u_ucup_top/u_soc/u_uart/u_rx_fifo/clk_sys
    SLICE_X35Y7          FDRE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[94][3]/C
                         clock pessimism              0.034    -0.268    
    SLICE_X35Y7          FDRE (Hold_fdre_C_D)         0.047    -0.221    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[94][3]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[101][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.477%)  route 0.138ns (49.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.565    -0.530    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X45Y9          FDCE                                         r  u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  u_ucup_top/u_soc/u_uart/rx_current_byte_q_reg[1]/Q
                         net (fo=129, routed)         0.138    -0.251    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[0][7]_0[1]
    SLICE_X43Y10         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[101][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.833    -0.301    u_ucup_top/u_soc/u_uart/u_rx_fifo/clk_sys
    SLICE_X43Y10         FDRE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[101][1]/C
                         clock pessimism             -0.195    -0.496    
    SLICE_X43Y10         FDRE (Hold_fdre_C_D)         0.070    -0.426    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[101][1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[1][bus_resp][rdata][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.949%)  route 0.096ns (34.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.565    -0.530    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X44Y40         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[1][bus_resp][rdata][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[1][bus_resp][rdata][9]/Q
                         net (fo=3, routed)           0.096    -0.293    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[1][bus_resp][rdata][9]
    SLICE_X45Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q[1][bus_resp][rdata][9]_i_1/O
                         net (fo=3, routed)           0.000    -0.248    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_n[bus_resp][rdata][9]
    SLICE_X45Y40         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.835    -0.299    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk_sys
    SLICE_X45Y40         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][9]/C
                         clock pessimism             -0.218    -0.517    
    SLICE_X45Y40         FDCE (Hold_fdce_C_D)         0.092    -0.425    u_ucup_top/u_soc/u_core/u_incore/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q_reg[0][bus_resp][rdata][9]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_unbuf
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clkgen/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y10    u_ucup_top/u_soc/u_core/data_tcm/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y9     u_ucup_top/u_soc/u_core/data_tcm/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y9     u_ucup_top/u_soc/u_core/data_tcm/ram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y10    u_ucup_top/u_soc/u_core/data_tcm/ram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y8     u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y8     u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y7     u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y6     u_ucup_top/u_soc/u_core/inst_tcm/ram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y3     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y3     u_ucup_top/u_soc/u_ram/u_ram/mem_reg_0_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y1  clkgen/pll/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y30    rdata_q_reg[0]_i_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y30    rdata_q_reg[0]_i_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y35    rdata_q_reg[10]_i_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y35    rdata_q_reg[10]_i_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y35    rdata_q_reg[11]_i_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y35    rdata_q_reg[11]_i_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y38    rdata_q_reg[12]_i_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y38    rdata_q_reg[12]_i_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y38    rdata_q_reg[13]_i_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y38    rdata_q_reg[13]_i_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y30    rdata_q_reg[0]_i_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y30    rdata_q_reg[0]_i_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y35    rdata_q_reg[10]_i_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y35    rdata_q_reg[10]_i_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y35    rdata_q_reg[11]_i_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y35    rdata_q_reg[11]_i_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y38    rdata_q_reg[12]_i_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y38    rdata_q_reg[12]_i_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y38    rdata_q_reg[13]_i_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y38    rdata_q_reg[13]_i_7/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_unbuf
  To Clock:  clk_fb_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_unbuf
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clkgen/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y17  clkgen/clk_fb_bufg/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         12.500      11.251     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        12.500      40.133     PLLE2_ADV_X1Y1  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       12.500      147.500    PLLE2_ADV_X1Y1  clkgen/pll/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_unbuf
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_uart/tx_state_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.077ns  (logic 4.188ns (46.141%)  route 4.889ns (53.859%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.555    -2.419    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X38Y19         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDCE (Prop_fdce_C_Q)         0.518    -1.901 r  u_ucup_top/u_soc/u_uart/tx_state_q_reg[0]/Q
                         net (fo=8, routed)           0.696    -1.204    u_ucup_top/u_soc/u_uart/tx_state_q_reg_n_0_[0]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.124    -1.080 r  u_ucup_top/u_soc/u_uart/UART_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.192     3.112    UART_TX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546     6.659 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     6.659    UART_TX
    D4                                                                r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.366ns  (logic 4.052ns (55.011%)  route 3.314ns (44.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.560    -2.414    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X30Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.518    -1.896 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           3.314     1.418    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         3.534     4.953 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.953    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.229ns  (logic 4.079ns (56.428%)  route 3.150ns (43.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.563    -2.411    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X30Y37         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.893 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           3.150     1.257    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.561     4.818 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.818    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.203ns  (logic 4.053ns (56.269%)  route 3.150ns (43.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.560    -2.414    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X30Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.518    -1.896 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           3.150     1.254    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         3.535     4.789 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.789    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.179ns  (logic 4.191ns (58.385%)  route 2.987ns (41.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.560    -2.414    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X30Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.478    -1.936 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.987     1.052    lopt_14
    T15                  OBUF (Prop_obuf_I_O)         3.713     4.765 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.765    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.073ns  (logic 3.989ns (56.399%)  route 3.084ns (43.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.566    -2.408    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y40         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.952 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.084     1.132    lopt_7
    J13                  OBUF (Prop_obuf_I_O)         3.533     4.665 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.665    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.976ns  (logic 4.065ns (58.278%)  route 2.910ns (41.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.562    -2.412    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X30Y36         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDCE (Prop_fdce_C_Q)         0.518    -1.894 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           2.910     1.017    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         3.547     4.564 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.564    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.942ns  (logic 4.051ns (58.358%)  route 2.891ns (41.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.560    -2.414    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X30Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.518    -1.896 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.891     0.995    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         3.533     4.528 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.528    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.895ns  (logic 3.980ns (57.724%)  route 2.915ns (42.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.566    -2.408    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y40         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.952 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.915     0.963    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.524     4.487 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.487    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 4.064ns (59.304%)  route 2.789ns (40.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.742    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.560    -2.414    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X30Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.518    -1.896 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.789     0.893    lopt_13
    V16                  OBUF (Prop_obuf_I_O)         3.546     4.440 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.440    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.368ns (65.385%)  route 0.724ns (34.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.560    -0.535    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y33         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.724     0.330    lopt_8
    N14                  OBUF (Prop_obuf_I_O)         1.227     1.557 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.557    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.386ns (65.679%)  route 0.724ns (34.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.561    -0.534    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y35         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.724     0.331    lopt_9
    R18                  OBUF (Prop_obuf_I_O)         1.245     1.576 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.576    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.381ns (61.962%)  route 0.848ns (38.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.552    -0.543    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y25         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.848     0.446    lopt_11
    U17                  OBUF (Prop_obuf_I_O)         1.240     1.686 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.686    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.385ns (61.101%)  route 0.882ns (38.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.564    -0.531    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y40         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.882     0.491    lopt_6
    K15                  OBUF (Prop_obuf_I_O)         1.244     1.735 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.735    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.411ns (61.830%)  route 0.871ns (38.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.561    -0.534    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X30Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.871     0.501    lopt_13
    V16                  OBUF (Prop_obuf_I_O)         1.247     1.748 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.748    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.379ns (59.986%)  route 0.920ns (40.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.552    -0.543    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y25         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.920     0.518    lopt_12
    U16                  OBUF (Prop_obuf_I_O)         1.238     1.756 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.756    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.377ns (59.846%)  route 0.924ns (40.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.552    -0.543    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y25         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.924     0.522    lopt_10
    V17                  OBUF (Prop_obuf_I_O)         1.236     1.758 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.758    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.366ns (57.934%)  route 0.992ns (42.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.564    -0.531    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X28Y40         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.992     0.602    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.225     1.827 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.827    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.398ns (58.696%)  route 0.984ns (41.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.561    -0.534    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X30Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.984     0.614    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         1.234     1.848 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.848    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.412ns (58.411%)  route 1.005ns (41.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.697    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.561    -0.534    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X30Y36         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  u_ucup_top/u_soc/u_gpio/gp_o_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.005     0.635    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         1.248     1.883 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.883    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb_unbuf
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/pll/CLKFBOUT
                            (clock source 'clk_fb_unbuf'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            clkgen/pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_unbuf fall edge)
                                                      6.250     6.250 f  
    E3                                                0.000     6.250 f  IO_CLK (IN)
                         net (fo=0)                   0.000     6.250    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 f  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     7.176    clkgen/io_clk_buf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634     4.542 f  clkgen/pll/CLKFBOUT
                         net (fo=1, routed)           0.546     5.087    clkgen/clk_fb_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.116 f  clkgen/clk_fb_bufg/O
                         net (fo=1, routed)           0.818     5.934    clkgen/clk_fb_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  clkgen/pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/pll/CLKFBOUT
                            (clock source 'clk_fb_unbuf'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            clkgen/pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -5.137 r  clkgen/pll/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_fb_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_fb_bufg/O
                         net (fo=1, routed)           1.466    -2.004    clkgen/clk_fb_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  clkgen/pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_unbuf

Max Delay          3399 Endpoints
Min Delay          3399 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.814ns  (logic 1.630ns (9.693%)  route 15.184ns (90.307%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.355    clkgen/IO_RST_N_IBUF
    SLICE_X15Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.479 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3268, routed)       13.335    16.814    u_ucup_top/u_soc/u_uart/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X30Y10         FDCE                                         f  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.446    -2.023    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X30Y10         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[10]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.814ns  (logic 1.630ns (9.693%)  route 15.184ns (90.307%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.355    clkgen/IO_RST_N_IBUF
    SLICE_X15Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.479 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3268, routed)       13.335    16.814    u_ucup_top/u_soc/u_uart/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X31Y10         FDCE                                         f  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.446    -2.023    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X31Y10         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[4]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.814ns  (logic 1.630ns (9.693%)  route 15.184ns (90.307%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.355    clkgen/IO_RST_N_IBUF
    SLICE_X15Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.479 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3268, routed)       13.335    16.814    u_ucup_top/u_soc/u_uart/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X30Y10         FDCE                                         f  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.446    -2.023    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X30Y10         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[6]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.814ns  (logic 1.630ns (9.693%)  route 15.184ns (90.307%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.355    clkgen/IO_RST_N_IBUF
    SLICE_X15Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.479 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3268, routed)       13.335    16.814    u_ucup_top/u_soc/u_uart/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X30Y10         FDCE                                         f  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.446    -2.023    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X30Y10         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[7]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.814ns  (logic 1.630ns (9.693%)  route 15.184ns (90.307%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.355    clkgen/IO_RST_N_IBUF
    SLICE_X15Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.479 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3268, routed)       13.335    16.814    u_ucup_top/u_soc/u_uart/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X31Y10         FDCE                                         f  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.446    -2.023    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X31Y10         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[8]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.814ns  (logic 1.630ns (9.693%)  route 15.184ns (90.307%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.355    clkgen/IO_RST_N_IBUF
    SLICE_X15Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.479 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3268, routed)       13.335    16.814    u_ucup_top/u_soc/u_uart/gen_normal_ptrs.rptr_o_reg[7]
    SLICE_X30Y10         FDCE                                         f  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.446    -2.023    u_ucup_top/u_soc/u_uart/clk_sys
    SLICE_X30Y10         FDCE                                         r  u_ucup_top/u_soc/u_uart/tx_baud_counter_q_reg[9]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.616ns  (logic 1.630ns (9.809%)  route 14.987ns (90.191%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.355    clkgen/IO_RST_N_IBUF
    SLICE_X15Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.479 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3268, routed)       13.137    16.616    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[7]_0
    SLICE_X41Y7          FDCE                                         f  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.449    -2.020    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys
    SLICE_X41Y7          FDCE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[3]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.616ns  (logic 1.630ns (9.809%)  route 14.987ns (90.191%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.355    clkgen/IO_RST_N_IBUF
    SLICE_X15Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.479 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3268, routed)       13.137    16.616    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[7]_0
    SLICE_X41Y7          FDCE                                         f  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.449    -2.020    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys
    SLICE_X41Y7          FDCE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[4]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.616ns  (logic 1.630ns (9.809%)  route 14.987ns (90.191%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.355    clkgen/IO_RST_N_IBUF
    SLICE_X15Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.479 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3268, routed)       13.137    16.616    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[7]_0
    SLICE_X41Y7          FDCE                                         f  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.449    -2.020    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys
    SLICE_X41Y7          FDCE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[5]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.527ns  (logic 1.630ns (9.862%)  route 14.897ns (90.138%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.355    clkgen/IO_RST_N_IBUF
    SLICE_X15Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.479 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3268, routed)       13.048    16.527    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.rptr_o_reg[7]_0
    SLICE_X42Y5          FDCE                                         f  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.599    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        1.450    -2.019    u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/clk_sys
    SLICE_X42Y5          FDCE                                         r  u_ucup_top/u_soc/u_uart/u_rx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_ptrs.wptr_o_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.238ns (24.280%)  route 0.743ns (75.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           0.743     0.982    u_ucup_top/u_soc/u_gpio/gp_i[0]
    SLICE_X32Y31         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.825    -0.309    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X32Y31         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][0]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.232ns (22.642%)  route 0.794ns (77.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.794     1.027    u_ucup_top/u_soc/u_gpio/gp_i[3]
    SLICE_X30Y31         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.825    -0.309    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X30Y31         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][3]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.246ns (21.882%)  route 0.879ns (78.118%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.879     1.125    u_ucup_top/u_soc/u_gpio/gp_i[2]
    SLICE_X30Y29         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.823    -0.311    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X30Y29         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][2]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.238ns (20.581%)  route 0.918ns (79.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.918     1.156    u_ucup_top/u_soc/u_gpio/gp_i[6]
    SLICE_X34Y33         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.826    -0.308    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X34Y33         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][6]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.252ns (21.768%)  route 0.906ns (78.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.906     1.158    u_ucup_top/u_soc/u_gpio/gp_i[5]
    SLICE_X31Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.828    -0.306    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X31Y34         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][5]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.247ns (20.630%)  route 0.950ns (79.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.950     1.197    u_ucup_top/u_soc/u_gpio/gp_i[1]
    SLICE_X34Y31         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.824    -0.310    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X34Y31         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][1]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.237ns (19.533%)  route 0.975ns (80.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.975     1.212    u_ucup_top/u_soc/u_gpio/gp_i[7]
    SLICE_X39Y29         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.823    -0.311    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X39Y29         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.259ns (21.051%)  route 0.970ns (78.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.970     1.228    u_ucup_top/u_soc/u_gpio/gp_i[4]
    SLICE_X31Y35         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.829    -0.305    u_ucup_top/u_soc/u_gpio/clk_sys
    SLICE_X31Y35         FDCE                                         r  u_ucup_top/u_soc/u_gpio/gp_i_q_reg[0][4]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[8].mem_reg[8][30]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.318ns (24.104%)  route 1.003ns (75.896%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           0.751     1.024    clkgen/IO_RST_N_IBUF
    SLICE_X15Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.069 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3268, routed)        0.252     1.321    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X31Y97         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[8].mem_reg[8][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.828    -0.305    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X31Y97         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[8].mem_reg[8][30]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[11].mem_reg[11][30]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.318ns (22.720%)  route 1.083ns (77.280%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 r  IO_RST_N_IBUF_inst/O
                         net (fo=1, routed)           0.751     1.024    clkgen/IO_RST_N_IBUF
    SLICE_X15Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.069 f  clkgen/mem_sel_data_resp[1]_i_2/O
                         net (fo=3268, routed)        0.333     1.402    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/mem_reg[0][31]_1
    SLICE_X33Y96         FDCE                                         f  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[11].mem_reg[11][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.926    clkgen/io_clk_buf
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clkgen/clk_50_bufg/O
                         net (fo=5462, routed)        0.827    -0.306    u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/clk_sys
    SLICE_X33Y96         FDCE                                         r  u_ucup_top/u_soc/u_core/u_incore/register_file_wrapper_i/register_file_i/gen_rf[11].mem_reg[11][30]/C





