/**
 * \file IfxSmu_cfg.h
 * \brief SMU on-chip implementation data
 * \ingroup IfxLld_Smu
 *
 * \version iLLD_2_0_1_2_19
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such
 * terms of use are agreed, use of this file is subject to following:
 *
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or
 * organization obtaining a copy of the software and accompanying
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the
 * Software is furnished to do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 *
 *
 *
 * \defgroup IfxLld_Smu SMU
 * \ingroup IfxLld
 * \defgroup IfxLld_Smu_Impl Implementation
 * \ingroup IfxLld_Smu
 * \defgroup IfxLld_Smu_Std Standard Driver
 * \ingroup IfxLld_Smu
 * \defgroup IfxLld_Smu_Impl_Enum_AlarmGroup Alarm Group Enumeration
 * \ingroup IfxLld_Smu_Impl
 * \defgroup IfxLld_Smu_Impl_Enum_ListAlarms List of Alarms Enumeration
 * \ingroup IfxLld_Smu_Impl
 */

#ifndef IFXSMU_CFG_H
#define IFXSMU_CFG_H 1

/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/

#include "Cpu/Std/Ifx_Types.h"

/******************************************************************************/
/*-----------------------------------Macros-----------------------------------*/
/******************************************************************************/

/** \brief number of safety alarm groups.
 */
#define IFXSMU_NUM_OF_SAFETY_ALARM_GROUPS   (14)

#define IFXSMU_NUM_MODULES                  (1)

/** \brief number of security alarm groups.
 */
#define IFXSMU_NUM_OF_SECURITY_ALARM_GROUPS (2)

/** \brief number of shared alarm groups.
 */
#define IFXSMU_NUM_OF_SHARED_ALARM_GROUPS   (3)

/******************************************************************************/
/*--------------------------------Enumerations--------------------------------*/
/******************************************************************************/

/** \addtogroup IfxLld_Smu_Impl_Enum_AlarmGroup
 * \{ */

typedef enum
{
    IfxSmu_Alarm_SF_CPU0_CpuLockstepComparatorError                                          = 0,   /**< \brief ALMSF0[0] : CPU0_CpuLockstepComparatorError */
    IfxSmu_Alarm_SF_CPU0_CpuLockstepComparatorEnableError                                    = 0,   /**< \brief ALMSF0[0] : CPU0_CpuLockstepComparatorEnableError */
    IfxSmu_Alarm_SF_CPU0_CpuAccessProtectionError                                            = 1,   /**< \brief ALMSF0[1] : CPU0_CpuAccessProtectionError */
    IfxSmu_Alarm_SF_CPU0_CpuCfiAccessProtectionError                                         = 1,   /**< \brief ALMSF0[1] : CPU0_CpuCfiAccessProtectionError */
    IfxSmu_Alarm_SF_CPU0_CpuFlashInterfaceComparatorError                                    = 2,   /**< \brief ALMSF0[2] : CPU0_CpuFlashInterfaceComparatorError */
    IfxSmu_Alarm_SF_CPU0_CpuSwapMapSelectionError                                            = 2,   /**< \brief ALMSF0[2] : CPU0_CpuSwapMapSelectionError */
    IfxSmu_Alarm_SF_CPU0_CpuInstructionFetchSriInterfaceEdcError                             = 5,   /**< \brief ALMSF0[5] : CPU0_CpuInstructionFetchSriInterfaceEdcError */
    IfxSmu_Alarm_SF_CPU0_CpuDataSriInterfaceEdcError                                         = 6,   /**< \brief ALMSF0[6] : CPU0_CpuDataSriInterfaceEdcError */
    IfxSmu_Alarm_SF_CPU0_CpuDlmuError                                                        = 6,   /**< \brief ALMSF0[6] : CPU0_CpuDlmuError */
    IfxSmu_Alarm_SF_NVM_FSI0_NvmIncorrectBankMonitoring                                      = 9,   /**< \brief ALMSF0[9] : NVM_FSI0_NvmIncorrectBankMonitoring */
    IfxSmu_Alarm_SF_NVM_FSI0_NvmStaticConfigurationsMisrError                                = 10,  /**< \brief ALMSF0[10] : NVM_FSI0_NvmStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_NVM_DFRWB0_DflashStaticConfigurationsMisrError                           = 11,  /**< \brief ALMSF0[11] : NVM_DFRWB0_DflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_NVM_DMU_NvmSriAddressPhaseError                                          = 12,  /**< \brief ALMSF0[12] : NVM_DMU_NvmSriAddressPhaseError */
    IfxSmu_Alarm_SF_NVM_DMU_NvmSriDataPhaseError                                             = 13,  /**< \brief ALMSF0[13] : NVM_DMU_NvmSriDataPhaseError */
    IfxSmu_Alarm_SF_NVM_DMU_NvmIncorrectBankMonitoring                                       = 14,  /**< \brief ALMSF0[14] : NVM_DMU_NvmIncorrectBankMonitoring */
    IfxSmu_Alarm_SF_NVM_DMU_NvmConfigurationsError                                           = 15,  /**< \brief ALMSF0[15] : NVM_DMU_NvmConfigurationsError */
    IfxSmu_Alarm_SF_NVM_PFRWB0A_PflashDynamicConfigurationsSffError                          = 16,  /**< \brief ALMSF0[16] : NVM_PFRWB0A_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVM_PFRWB0B_PflashDynamicConfigurationsSffError                          = 17,  /**< \brief ALMSF0[17] : NVM_PFRWB0B_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVM_PFRWB0A_PflashEccSingleBitError                                      = 18,  /**< \brief ALMSF0[18] : NVM_PFRWB0A_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB0A_PflashEccDoubleBitError                                      = 18,  /**< \brief ALMSF0[18] : NVM_PFRWB0A_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB0B_PflashEccSingleBitError                                      = 19,  /**< \brief ALMSF0[19] : NVM_PFRWB0B_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB0B_PflashEccDoubleBitError                                      = 19,  /**< \brief ALMSF0[19] : NVM_PFRWB0B_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB0A_PflashEccError                                               = 20,  /**< \brief ALMSF0[20] : NVM_PFRWB0A_PflashEccError */
    IfxSmu_Alarm_SF_NVM_PFRWB0A_PflashEdcError                                               = 21,  /**< \brief ALMSF0[21] : NVM_PFRWB0A_PflashEdcError */
    IfxSmu_Alarm_SF_NVM_PFRWB0A_PflashEccSingleBitErrorAddressBufferFull                     = 22,  /**< \brief ALMSF0[22] : NVM_PFRWB0A_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB0A_PflashEccDoubleBitErrorAddressBufferFull                     = 23,  /**< \brief ALMSF0[23] : NVM_PFRWB0A_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB0A_PflashEccUncorrctableErrorAddressBufferFull                  = 24,  /**< \brief ALMSF0[24] : NVM_PFRWB0A_PflashEccUncorrctableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB0A_PflashStaticConfigurationsMisrError                          = 25,  /**< \brief ALMSF0[25] : NVM_PFRWB0A_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_NVM_PFRWB0B_PflashEccError                                               = 26,  /**< \brief ALMSF0[26] : NVM_PFRWB0B_PflashEccError */
    IfxSmu_Alarm_SF_NVM_PFRWB0B_PflashEdcError                                               = 27,  /**< \brief ALMSF0[27] : NVM_PFRWB0B_PflashEdcError */
    IfxSmu_Alarm_SF_NVM_PFRWB0B_PflashEccSingleBitErrorAddressBufferFull                     = 28,  /**< \brief ALMSF0[28] : NVM_PFRWB0B_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB0B_PflashEccDoubleBitErrorAddressBufferFull                     = 29,  /**< \brief ALMSF0[29] : NVM_PFRWB0B_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB0B_PflashEccUncorrctableErrorAddressBufferFull                  = 30,  /**< \brief ALMSF0[30] : NVM_PFRWB0B_PflashEccUncorrctableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB0B_PflashStaticConfigurationsMisrError                          = 31,  /**< \brief ALMSF0[31] : NVM_PFRWB0B_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_CPU1_CpuLockstepComparatorError                                          = 32,  /**< \brief ALMSF1[0] : CPU1_CpuLockstepComparatorError */
    IfxSmu_Alarm_SF_CPU1_CpuLockstepComparatorEnableError                                    = 32,  /**< \brief ALMSF1[0] : CPU1_CpuLockstepComparatorEnableError */
    IfxSmu_Alarm_SF_CPU1_CpuAccessProtectionError                                            = 33,  /**< \brief ALMSF1[1] : CPU1_CpuAccessProtectionError */
    IfxSmu_Alarm_SF_CPU1_CpuCfiAccessProtectionError                                         = 33,  /**< \brief ALMSF1[1] : CPU1_CpuCfiAccessProtectionError */
    IfxSmu_Alarm_SF_CPU1_CpuFlashInterfaceComparatorError                                    = 34,  /**< \brief ALMSF1[2] : CPU1_CpuFlashInterfaceComparatorError */
    IfxSmu_Alarm_SF_CPU1_CpuSwapMapSelectionError                                            = 34,  /**< \brief ALMSF1[2] : CPU1_CpuSwapMapSelectionError */
    IfxSmu_Alarm_SF_CPU1_CpuInstructionFetchSriInterfaceEdcError                             = 37,  /**< \brief ALMSF1[5] : CPU1_CpuInstructionFetchSriInterfaceEdcError */
    IfxSmu_Alarm_SF_CPU1_CpuDataSriInterfaceEdcError                                         = 38,  /**< \brief ALMSF1[6] : CPU1_CpuDataSriInterfaceEdcError */
    IfxSmu_Alarm_SF_CPU1_CpuDlmuError                                                        = 38,  /**< \brief ALMSF1[6] : CPU1_CpuDlmuError */
    IfxSmu_Alarm_SF_VMT_DMTU0_DmtuMiscellaneousError                                         = 41,  /**< \brief ALMSF1[9] : VMT_DMTU0_DmtuMiscellaneousError */
    IfxSmu_Alarm_SF_VMT_DMTU0_DmtuCorrectableError                                           = 42,  /**< \brief ALMSF1[10] : VMT_DMTU0_DmtuCorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU0_DmtuUncorrectableError                                         = 43,  /**< \brief ALMSF1[11] : VMT_DMTU0_DmtuUncorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU1_DmtuMiscellaneousError                                         = 44,  /**< \brief ALMSF1[12] : VMT_DMTU1_DmtuMiscellaneousError */
    IfxSmu_Alarm_SF_VMT_DMTU1_DmtuCorrectableError                                           = 45,  /**< \brief ALMSF1[13] : VMT_DMTU1_DmtuCorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU1_DmtuUncorrectableError                                         = 46,  /**< \brief ALMSF1[14] : VMT_DMTU1_DmtuUncorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU0_DmtuUbsSffUncorrectableError                                   = 47,  /**< \brief ALMSF1[15] : VMT_DMTU0_DmtuUbsSffUncorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU1_DmtuUbsSffUncorrectableError                                   = 47,  /**< \brief ALMSF1[15] : VMT_DMTU1_DmtuUbsSffUncorrectableError */
    IfxSmu_Alarm_SF_NVM_PFRWB1A_PflashDynamicConfigurationsSffError                          = 48,  /**< \brief ALMSF1[16] : NVM_PFRWB1A_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVM_PFRWB1B_PflashDynamicConfigurationsSffError                          = 49,  /**< \brief ALMSF1[17] : NVM_PFRWB1B_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVM_PFRWB1A_PflashEccSingleBitError                                      = 50,  /**< \brief ALMSF1[18] : NVM_PFRWB1A_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB1A_PflashEccDoubleBitError                                      = 50,  /**< \brief ALMSF1[18] : NVM_PFRWB1A_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB1B_PflashEccSingleBitError                                      = 51,  /**< \brief ALMSF1[19] : NVM_PFRWB1B_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB1B_PflashEccDoubleBitError                                      = 51,  /**< \brief ALMSF1[19] : NVM_PFRWB1B_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB1A_PflashEccError                                               = 52,  /**< \brief ALMSF1[20] : NVM_PFRWB1A_PflashEccError */
    IfxSmu_Alarm_SF_NVM_PFRWB1A_PflashEdcError                                               = 53,  /**< \brief ALMSF1[21] : NVM_PFRWB1A_PflashEdcError */
    IfxSmu_Alarm_SF_NVM_PFRWB1A_PflashEccSingleBitErrorAddressBufferFull                     = 54,  /**< \brief ALMSF1[22] : NVM_PFRWB1A_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB1A_PflashEccDoubleBitErrorAddressBufferFull                     = 55,  /**< \brief ALMSF1[23] : NVM_PFRWB1A_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB1A_PflashEccUncorrctableErrorAddressBufferFull                  = 56,  /**< \brief ALMSF1[24] : NVM_PFRWB1A_PflashEccUncorrctableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB1A_PflashStaticConfigurationsMisrError                          = 57,  /**< \brief ALMSF1[25] : NVM_PFRWB1A_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_NVM_PFRWB1B_PflashEccError                                               = 58,  /**< \brief ALMSF1[26] : NVM_PFRWB1B_PflashEccError */
    IfxSmu_Alarm_SF_NVM_PFRWB1B_PflashEdcError                                               = 59,  /**< \brief ALMSF1[27] : NVM_PFRWB1B_PflashEdcError */
    IfxSmu_Alarm_SF_NVM_PFRWB1B_PflashEccSingleBitErrorAddressBufferFull                     = 60,  /**< \brief ALMSF1[28] : NVM_PFRWB1B_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB1B_PflashEccDoubleBitErrorAddressBufferFull                     = 61,  /**< \brief ALMSF1[29] : NVM_PFRWB1B_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB1B_PflashEccUncorrctableErrorAddressBufferFull                  = 62,  /**< \brief ALMSF1[30] : NVM_PFRWB1B_PflashEccUncorrctableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB1B_PflashStaticConfigurationsMisrError                          = 63,  /**< \brief ALMSF1[31] : NVM_PFRWB1B_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_CPU2_CpuLockstepComparatorError                                          = 64,  /**< \brief ALMSF2[0] : CPU2_CpuLockstepComparatorError */
    IfxSmu_Alarm_SF_CPU2_CpuLockstepComparatorEnableError                                    = 64,  /**< \brief ALMSF2[0] : CPU2_CpuLockstepComparatorEnableError */
    IfxSmu_Alarm_SF_CPU2_CpuAccessProtectionError                                            = 65,  /**< \brief ALMSF2[1] : CPU2_CpuAccessProtectionError */
    IfxSmu_Alarm_SF_CPU2_CpuCfiAccessProtectionError                                         = 65,  /**< \brief ALMSF2[1] : CPU2_CpuCfiAccessProtectionError */
    IfxSmu_Alarm_SF_CPU2_CpuFlashInterfaceComparatorError                                    = 66,  /**< \brief ALMSF2[2] : CPU2_CpuFlashInterfaceComparatorError */
    IfxSmu_Alarm_SF_CPU2_CpuSwapMapSelectionError                                            = 66,  /**< \brief ALMSF2[2] : CPU2_CpuSwapMapSelectionError */
    IfxSmu_Alarm_SF_CPU2_CpuInstructionFetchSriInterfaceEdcError                             = 69,  /**< \brief ALMSF2[5] : CPU2_CpuInstructionFetchSriInterfaceEdcError */
    IfxSmu_Alarm_SF_CPU2_CpuDataSriInterfaceEdcError                                         = 70,  /**< \brief ALMSF2[6] : CPU2_CpuDataSriInterfaceEdcError */
    IfxSmu_Alarm_SF_CPU2_CpuDlmuError                                                        = 70,  /**< \brief ALMSF2[6] : CPU2_CpuDlmuError */
    IfxSmu_Alarm_SF_VMT_DMTU2_DmtuMiscellaneousError                                         = 73,  /**< \brief ALMSF2[9] : VMT_DMTU2_DmtuMiscellaneousError */
    IfxSmu_Alarm_SF_VMT_DMTU2_DmtuCorrectableError                                           = 74,  /**< \brief ALMSF2[10] : VMT_DMTU2_DmtuCorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU2_DmtuUncorrectableError                                         = 75,  /**< \brief ALMSF2[11] : VMT_DMTU2_DmtuUncorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU3_DmtuMiscellaneousError                                         = 76,  /**< \brief ALMSF2[12] : VMT_DMTU3_DmtuMiscellaneousError */
    IfxSmu_Alarm_SF_VMT_DMTU3_DmtuCorrectableError                                           = 77,  /**< \brief ALMSF2[13] : VMT_DMTU3_DmtuCorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU3_DmtuUncorrectableError                                         = 78,  /**< \brief ALMSF2[14] : VMT_DMTU3_DmtuUncorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU2_DmtuUbsSffUncorrectableError                                   = 79,  /**< \brief ALMSF2[15] : VMT_DMTU2_DmtuUbsSffUncorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU3_DmtuUbsSffUncorrectableError                                   = 79,  /**< \brief ALMSF2[15] : VMT_DMTU3_DmtuUbsSffUncorrectableError */
    IfxSmu_Alarm_SF_NVM_PFRWB2A_PflashDynamicConfigurationsSffError                          = 80,  /**< \brief ALMSF2[16] : NVM_PFRWB2A_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVM_PFRWB2B_PflashDynamicConfigurationsSffError                          = 81,  /**< \brief ALMSF2[17] : NVM_PFRWB2B_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVM_PFRWB2A_PflashEccSingleBitError                                      = 82,  /**< \brief ALMSF2[18] : NVM_PFRWB2A_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB2A_PflashEccDoubleBitError                                      = 82,  /**< \brief ALMSF2[18] : NVM_PFRWB2A_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB2B_PflashEccSingleBitError                                      = 83,  /**< \brief ALMSF2[19] : NVM_PFRWB2B_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB2B_PflashEccDoubleBitError                                      = 83,  /**< \brief ALMSF2[19] : NVM_PFRWB2B_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB2A_PflashEccError                                               = 84,  /**< \brief ALMSF2[20] : NVM_PFRWB2A_PflashEccError */
    IfxSmu_Alarm_SF_NVM_PFRWB2A_PflashEdcError                                               = 85,  /**< \brief ALMSF2[21] : NVM_PFRWB2A_PflashEdcError */
    IfxSmu_Alarm_SF_NVM_PFRWB2A_PflashEccSingleBitErrorAddressBufferFull                     = 86,  /**< \brief ALMSF2[22] : NVM_PFRWB2A_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB2A_PflashEccDoubleBitErrorAddressBufferFull                     = 87,  /**< \brief ALMSF2[23] : NVM_PFRWB2A_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB2A_PflashEccUncorrctableErrorAddressBufferFull                  = 88,  /**< \brief ALMSF2[24] : NVM_PFRWB2A_PflashEccUncorrctableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB2A_PflashStaticConfigurationsMisrError                          = 89,  /**< \brief ALMSF2[25] : NVM_PFRWB2A_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_NVM_PFRWB2B_PflashEccError                                               = 90,  /**< \brief ALMSF2[26] : NVM_PFRWB2B_PflashEccError */
    IfxSmu_Alarm_SF_NVM_PFRWB2B_PflashEdcError                                               = 91,  /**< \brief ALMSF2[27] : NVM_PFRWB2B_PflashEdcError */
    IfxSmu_Alarm_SF_NVM_PFRWB2B_PflashEccSingleBitErrorAddressBufferFull                     = 92,  /**< \brief ALMSF2[28] : NVM_PFRWB2B_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB2B_PflashEccDoubleBitErrorAddressBufferFull                     = 93,  /**< \brief ALMSF2[29] : NVM_PFRWB2B_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB2B_PflashEccUncorrctableErrorAddressBufferFull                  = 94,  /**< \brief ALMSF2[30] : NVM_PFRWB2B_PflashEccUncorrctableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB2B_PflashStaticConfigurationsMisrError                          = 95,  /**< \brief ALMSF2[31] : NVM_PFRWB2B_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_CPU3_CpuLockstepComparatorError                                          = 96,  /**< \brief ALMSF3[0] : CPU3_CpuLockstepComparatorError */
    IfxSmu_Alarm_SF_CPU3_CpuLockstepComparatorEnableError                                    = 96,  /**< \brief ALMSF3[0] : CPU3_CpuLockstepComparatorEnableError */
    IfxSmu_Alarm_SF_CPU3_CpuAccessProtectionError                                            = 97,  /**< \brief ALMSF3[1] : CPU3_CpuAccessProtectionError */
    IfxSmu_Alarm_SF_CPU3_CpuCfiAccessProtectionError                                         = 97,  /**< \brief ALMSF3[1] : CPU3_CpuCfiAccessProtectionError */
    IfxSmu_Alarm_SF_CPU3_CpuFlashInterfaceComparatorError                                    = 98,  /**< \brief ALMSF3[2] : CPU3_CpuFlashInterfaceComparatorError */
    IfxSmu_Alarm_SF_CPU3_CpuSwapMapSelectionError                                            = 98,  /**< \brief ALMSF3[2] : CPU3_CpuSwapMapSelectionError */
    IfxSmu_Alarm_SF_CPU3_CpuInstructionFetchSriInterfaceEdcError                             = 101, /**< \brief ALMSF3[5] : CPU3_CpuInstructionFetchSriInterfaceEdcError */
    IfxSmu_Alarm_SF_CPU3_CpuDataSriInterfaceEdcError                                         = 102, /**< \brief ALMSF3[6] : CPU3_CpuDataSriInterfaceEdcError */
    IfxSmu_Alarm_SF_CPU3_CpuDlmuError                                                        = 102, /**< \brief ALMSF3[6] : CPU3_CpuDlmuError */
    IfxSmu_Alarm_SF_VMT_DMTU4_DmtuMiscellaneousError                                         = 105, /**< \brief ALMSF3[9] : VMT_DMTU4_DmtuMiscellaneousError */
    IfxSmu_Alarm_SF_VMT_DMTU4_DmtuCorrectableError                                           = 106, /**< \brief ALMSF3[10] : VMT_DMTU4_DmtuCorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU4_DmtuUncorrectableError                                         = 107, /**< \brief ALMSF3[11] : VMT_DMTU4_DmtuUncorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU5_DmtuMiscellaneousError                                         = 108, /**< \brief ALMSF3[12] : VMT_DMTU5_DmtuMiscellaneousError */
    IfxSmu_Alarm_SF_VMT_DMTU5_DmtuCorrectableError                                           = 109, /**< \brief ALMSF3[13] : VMT_DMTU5_DmtuCorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU5_DmtuUncorrectableError                                         = 110, /**< \brief ALMSF3[14] : VMT_DMTU5_DmtuUncorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU4_DmtuUbsSffUncorrectableError                                   = 111, /**< \brief ALMSF3[15] : VMT_DMTU4_DmtuUbsSffUncorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU5_DmtuUbsSffUncorrectableError                                   = 111, /**< \brief ALMSF3[15] : VMT_DMTU5_DmtuUbsSffUncorrectableError */
    IfxSmu_Alarm_SF_NVM_PFRWB3A_PflashDynamicConfigurationsSffError                          = 112, /**< \brief ALMSF3[16] : NVM_PFRWB3A_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVM_PFRWB3B_PflashDynamicConfigurationsSffError                          = 113, /**< \brief ALMSF3[17] : NVM_PFRWB3B_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVM_PFRWB3A_PflashEccSingleBitError                                      = 114, /**< \brief ALMSF3[18] : NVM_PFRWB3A_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB3A_PflashEccDoubleBitError                                      = 114, /**< \brief ALMSF3[18] : NVM_PFRWB3A_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB3B_PflashEccSingleBitError                                      = 115, /**< \brief ALMSF3[19] : NVM_PFRWB3B_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB3B_PflashEccDoubleBitError                                      = 115, /**< \brief ALMSF3[19] : NVM_PFRWB3B_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB3A_PflashEccError                                               = 116, /**< \brief ALMSF3[20] : NVM_PFRWB3A_PflashEccError */
    IfxSmu_Alarm_SF_NVM_PFRWB3A_PflashEdcError                                               = 117, /**< \brief ALMSF3[21] : NVM_PFRWB3A_PflashEdcError */
    IfxSmu_Alarm_SF_NVM_PFRWB3A_PflashEccSingleBitErrorAddressBufferFull                     = 118, /**< \brief ALMSF3[22] : NVM_PFRWB3A_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB3A_PflashEccDoubleBitErrorAddressBufferFull                     = 119, /**< \brief ALMSF3[23] : NVM_PFRWB3A_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB3A_PflashEccUncorrctableErrorAddressBufferFull                  = 120, /**< \brief ALMSF3[24] : NVM_PFRWB3A_PflashEccUncorrctableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB3A_PflashStaticConfigurationsMisrError                          = 121, /**< \brief ALMSF3[25] : NVM_PFRWB3A_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_NVM_PFRWB3B_PflashEccError                                               = 122, /**< \brief ALMSF3[26] : NVM_PFRWB3B_PflashEccError */
    IfxSmu_Alarm_SF_NVM_PFRWB3B_PflashEdcError                                               = 123, /**< \brief ALMSF3[27] : NVM_PFRWB3B_PflashEdcError */
    IfxSmu_Alarm_SF_NVM_PFRWB3B_PflashEccSingleBitErrorAddressBufferFull                     = 124, /**< \brief ALMSF3[28] : NVM_PFRWB3B_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB3B_PflashEccDoubleBitErrorAddressBufferFull                     = 125, /**< \brief ALMSF3[29] : NVM_PFRWB3B_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB3B_PflashEccUncorrctableErrorAddressBufferFull                  = 126, /**< \brief ALMSF3[30] : NVM_PFRWB3B_PflashEccUncorrctableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB3B_PflashStaticConfigurationsMisrError                          = 127, /**< \brief ALMSF3[31] : NVM_PFRWB3B_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_CPU4_CpuLockstepComparatorError                                          = 128, /**< \brief ALMSF4[0] : CPU4_CpuLockstepComparatorError */
    IfxSmu_Alarm_SF_CPU4_CpuLockstepComparatorEnableError                                    = 128, /**< \brief ALMSF4[0] : CPU4_CpuLockstepComparatorEnableError */
    IfxSmu_Alarm_SF_CPU4_CpuAccessProtectionError                                            = 129, /**< \brief ALMSF4[1] : CPU4_CpuAccessProtectionError */
    IfxSmu_Alarm_SF_CPU4_CpuCfiAccessProtectionError                                         = 129, /**< \brief ALMSF4[1] : CPU4_CpuCfiAccessProtectionError */
    IfxSmu_Alarm_SF_CPU4_CpuFlashInterfaceComparatorError                                    = 130, /**< \brief ALMSF4[2] : CPU4_CpuFlashInterfaceComparatorError */
    IfxSmu_Alarm_SF_CPU4_CpuSwapMapSelectionError                                            = 130, /**< \brief ALMSF4[2] : CPU4_CpuSwapMapSelectionError */
    IfxSmu_Alarm_SF_CPU4_CpuInstructionFetchSriInterfaceEdcError                             = 133, /**< \brief ALMSF4[5] : CPU4_CpuInstructionFetchSriInterfaceEdcError */
    IfxSmu_Alarm_SF_CPU4_CpuDataSriInterfaceEdcError                                         = 134, /**< \brief ALMSF4[6] : CPU4_CpuDataSriInterfaceEdcError */
    IfxSmu_Alarm_SF_CPU4_CpuDlmuError                                                        = 134, /**< \brief ALMSF4[6] : CPU4_CpuDlmuError */
    IfxSmu_Alarm_SF_VMT_DMTU6_DmtuMiscellaneousError                                         = 137, /**< \brief ALMSF4[9] : VMT_DMTU6_DmtuMiscellaneousError */
    IfxSmu_Alarm_SF_VMT_DMTU6_DmtuCorrectableError                                           = 138, /**< \brief ALMSF4[10] : VMT_DMTU6_DmtuCorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU6_DmtuUncorrectableError                                         = 139, /**< \brief ALMSF4[11] : VMT_DMTU6_DmtuUncorrectableError */
    IfxSmu_Alarm_SF_VMT_DMTU6_DmtuUbsSffUncorrectableError                                   = 143, /**< \brief ALMSF4[15] : VMT_DMTU6_DmtuUbsSffUncorrectableError */
    IfxSmu_Alarm_SF_NVM_PFRWB4A_PflashDynamicConfigurationsSffError                          = 144, /**< \brief ALMSF4[16] : NVM_PFRWB4A_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVM_PFRWB4B_PflashDynamicConfigurationsSffError                          = 145, /**< \brief ALMSF4[17] : NVM_PFRWB4B_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVM_PFRWB4A_PflashEccSingleBitError                                      = 146, /**< \brief ALMSF4[18] : NVM_PFRWB4A_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB4A_PflashEccDoubleBitError                                      = 146, /**< \brief ALMSF4[18] : NVM_PFRWB4A_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB4B_PflashEccSingleBitError                                      = 147, /**< \brief ALMSF4[19] : NVM_PFRWB4B_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB4B_PflashEccDoubleBitError                                      = 147, /**< \brief ALMSF4[19] : NVM_PFRWB4B_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB4A_PflashEccError                                               = 148, /**< \brief ALMSF4[20] : NVM_PFRWB4A_PflashEccError */
    IfxSmu_Alarm_SF_NVM_PFRWB4A_PflashEdcError                                               = 149, /**< \brief ALMSF4[21] : NVM_PFRWB4A_PflashEdcError */
    IfxSmu_Alarm_SF_NVM_PFRWB4A_PflashEccSingleBitErrorAddressBufferFull                     = 150, /**< \brief ALMSF4[22] : NVM_PFRWB4A_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB4A_PflashEccDoubleBitErrorAddressBufferFull                     = 151, /**< \brief ALMSF4[23] : NVM_PFRWB4A_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB4A_PflashEccUncorrctableErrorAddressBufferFull                  = 152, /**< \brief ALMSF4[24] : NVM_PFRWB4A_PflashEccUncorrctableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB4A_PflashStaticConfigurationsMisrError                          = 153, /**< \brief ALMSF4[25] : NVM_PFRWB4A_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_NVM_PFRWB4B_PflashEccError                                               = 154, /**< \brief ALMSF4[26] : NVM_PFRWB4B_PflashEccError */
    IfxSmu_Alarm_SF_NVM_PFRWB4B_PflashEdcError                                               = 155, /**< \brief ALMSF4[27] : NVM_PFRWB4B_PflashEdcError */
    IfxSmu_Alarm_SF_NVM_PFRWB4B_PflashEccSingleBitErrorAddressBufferFull                     = 156, /**< \brief ALMSF4[28] : NVM_PFRWB4B_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB4B_PflashEccDoubleBitErrorAddressBufferFull                     = 157, /**< \brief ALMSF4[29] : NVM_PFRWB4B_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB4B_PflashEccUncorrctableErrorAddressBufferFull                  = 158, /**< \brief ALMSF4[30] : NVM_PFRWB4B_PflashEccUncorrctableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB4B_PflashStaticConfigurationsMisrError                          = 159, /**< \brief ALMSF4[31] : NVM_PFRWB4B_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_CPU5_CpuLockstepComparatorError                                          = 160, /**< \brief ALMSF5[0] : CPU5_CpuLockstepComparatorError */
    IfxSmu_Alarm_SF_CPU5_CpuLockstepComparatorEnableError                                    = 160, /**< \brief ALMSF5[0] : CPU5_CpuLockstepComparatorEnableError */
    IfxSmu_Alarm_SF_CPU5_CpuAccessProtectionError                                            = 161, /**< \brief ALMSF5[1] : CPU5_CpuAccessProtectionError */
    IfxSmu_Alarm_SF_CPU5_CpuCfiAccessProtectionError                                         = 161, /**< \brief ALMSF5[1] : CPU5_CpuCfiAccessProtectionError */
    IfxSmu_Alarm_SF_CPU5_CpuFlashInterfaceComparatorError                                    = 162, /**< \brief ALMSF5[2] : CPU5_CpuFlashInterfaceComparatorError */
    IfxSmu_Alarm_SF_CPU5_CpuSwapMapSelectionError                                            = 162, /**< \brief ALMSF5[2] : CPU5_CpuSwapMapSelectionError */
    IfxSmu_Alarm_SF_CPU5_CpuInstructionFetchSriInterfaceEdcError                             = 165, /**< \brief ALMSF5[5] : CPU5_CpuInstructionFetchSriInterfaceEdcError */
    IfxSmu_Alarm_SF_CPU5_CpuDataSriInterfaceEdcError                                         = 166, /**< \brief ALMSF5[6] : CPU5_CpuDataSriInterfaceEdcError */
    IfxSmu_Alarm_SF_CPU5_CpuDlmuError                                                        = 166, /**< \brief ALMSF5[6] : CPU5_CpuDlmuError */
    IfxSmu_Alarm_SF_NVM_PFRWB5A_PflashDynamicConfigurationsSffError                          = 176, /**< \brief ALMSF5[16] : NVM_PFRWB5A_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVM_PFRWB5B_PflashDynamicConfigurationsSffError                          = 177, /**< \brief ALMSF5[17] : NVM_PFRWB5B_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SF_NVM_PFRWB5A_PflashSbEccSingleBitError                                    = 178, /**< \brief ALMSF5[18] : NVM_PFRWB5A_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB5A_PflashSbEccDoubleBitError                                    = 178, /**< \brief ALMSF5[18] : NVM_PFRWB5A_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB5B_PflashSbEccSingleBitError                                    = 179, /**< \brief ALMSF5[19] : NVM_PFRWB5B_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB5B_PflashSbEccDoubleBitError                                    = 179, /**< \brief ALMSF5[19] : NVM_PFRWB5B_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB5A_PflashEccSingleBitError                                      = 180, /**< \brief ALMSF5[20] : NVM_PFRWB5A_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB5A_PflashEccError                                               = 180, /**< \brief ALMSF5[20] : NVM_PFRWB5A_PflashEccError */
    IfxSmu_Alarm_SF_NVM_PFRWB5A_PflashEccDoubleBitError                                      = 181, /**< \brief ALMSF5[21] : NVM_PFRWB5A_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB5A_PflashEdcError                                               = 181, /**< \brief ALMSF5[21] : NVM_PFRWB5A_PflashEdcError */
    IfxSmu_Alarm_SF_NVM_PFRWB5A_PflashEccSingleBitErrorAddressBufferFull                     = 182, /**< \brief ALMSF5[22] : NVM_PFRWB5A_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB5A_PflashEccDoubleBitErrorAddressBufferFull                     = 183, /**< \brief ALMSF5[23] : NVM_PFRWB5A_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB5A_PflashEccUncorrctableErrorAddressBufferFull                  = 184, /**< \brief ALMSF5[24] : NVM_PFRWB5A_PflashEccUncorrctableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB5A_PflashStaticConfigurationsMisrError                          = 185, /**< \brief ALMSF5[25] : NVM_PFRWB5A_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_NVM_PFRWB5B_PflashEccSingleBitError                                      = 186, /**< \brief ALMSF5[26] : NVM_PFRWB5B_PflashEccSingleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB5B_PflashEccError                                               = 186, /**< \brief ALMSF5[26] : NVM_PFRWB5B_PflashEccError */
    IfxSmu_Alarm_SF_NVM_PFRWB5B_PflashEccDoubleBitError                                      = 187, /**< \brief ALMSF5[27] : NVM_PFRWB5B_PflashEccDoubleBitError */
    IfxSmu_Alarm_SF_NVM_PFRWB5B_PflashEdcError                                               = 187, /**< \brief ALMSF5[27] : NVM_PFRWB5B_PflashEdcError */
    IfxSmu_Alarm_SF_NVM_PFRWB5B_PflashEccSingleBitErrorAddressBufferFull                     = 188, /**< \brief ALMSF5[28] : NVM_PFRWB5B_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB5B_PflashEccDoubleBitErrorAddressBufferFull                     = 189, /**< \brief ALMSF5[29] : NVM_PFRWB5B_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB5B_PflashEccUncorrctableErrorAddressBufferFull                  = 190, /**< \brief ALMSF5[30] : NVM_PFRWB5B_PflashEccUncorrctableErrorAddressBufferFull */
    IfxSmu_Alarm_SF_NVM_PFRWB5B_PflashStaticConfigurationsMisrError                          = 191, /**< \brief ALMSF5[31] : NVM_PFRWB5B_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SF_MSC0_MscSffUncorrectableErrorAlarm                                       = 192, /**< \brief ALMSF6[0] : MSC0_MscSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_MSC1_MscSffUncorrectableErrorAlarm                                       = 193, /**< \brief ALMSF6[1] : MSC1_MscSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_MSC2_MscSffUncorrectableErrorAlarm                                       = 194, /**< \brief ALMSF6[2] : MSC2_MscSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_MSC3_MscSffUncorrectableErrorAlarm                                       = 195, /**< \brief ALMSF6[3] : MSC3_MscSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_SENT0_SentSffUncorrectableErrorAlarm                                     = 196, /**< \brief ALMSF6[4] : SENT0_SentSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_SENT1_SentSffUncorrectableErrorAlarm                                     = 197, /**< \brief ALMSF6[5] : SENT1_SentSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_SDMMC_SdmmcSffUncorrectableErrorAlarm                                    = 198, /**< \brief ALMSF6[6] : SDMMC_SdmmcSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ERAY0_EraySffUncorrectableErrorAlarm                                     = 199, /**< \brief ALMSF6[7] : ERAY0_EraySffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ERAY1_EraySffUncorrectableErrorAlarm                                     = 200, /**< \brief ALMSF6[8] : ERAY1_EraySffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_I2C0_I2cSffUncorrectableErrorAlarm                                       = 201, /**< \brief ALMSF6[9] : I2C0_I2cSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_I2C1_I2cSffUncorrectableErrorAlarm                                       = 202, /**< \brief ALMSF6[10] : I2C1_I2cSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_MCMCAN0_McmcanSffUncorrectableErrorAlarm                                 = 203, /**< \brief ALMSF6[11] : MCMCAN0_McmcanSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_MCMCAN1_McmcanSffUncorrectableErrorAlarm                                 = 204, /**< \brief ALMSF6[12] : MCMCAN1_McmcanSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_MCMCAN2_McmcanSffUncorrectableErrorAlarm                                 = 205, /**< \brief ALMSF6[13] : MCMCAN2_McmcanSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_MCMCAN3_McmcanSffUncorrectableErrorAlarm                                 = 206, /**< \brief ALMSF6[14] : MCMCAN3_McmcanSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_MCMCAN4_McmcanSffUncorrectableErrorAlarm                                 = 207, /**< \brief ALMSF6[15] : MCMCAN4_McmcanSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_HSSL0_HsslSffUncorrectableErrorAlarm                                     = 210, /**< \brief ALMSF6[18] : HSSL0_HsslSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_HSCT0_HsctSffUncorrectableErrorAlarm                                     = 210, /**< \brief ALMSF6[18] : HSCT0_HsctSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_HSSL1_HsslSffUncorrectableErrorAlarm                                     = 211, /**< \brief ALMSF6[19] : HSSL1_HsslSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_HSCT1_HsctSffUncorrectableErrorAlarm                                     = 211, /**< \brief ALMSF6[19] : HSCT1_HsctSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_HSSL0_HsslSriReadPhaseError                                              = 212, /**< \brief ALMSF6[20] : HSSL0_HsslSriReadPhaseError */
    IfxSmu_Alarm_SF_HSSL1_HsslSriReadPhaseError                                              = 213, /**< \brief ALMSF6[21] : HSSL1_HsslSriReadPhaseError */
    IfxSmu_Alarm_SF_XSPI_XspiFsmAlarm                                                        = 214, /**< \brief ALMSF6[22] : XSPI_XspiFsmAlarm */
    IfxSmu_Alarm_SF_XSPI_XspiDataAddressErrorAlarm                                           = 215, /**< \brief ALMSF6[23] : XSPI_XspiDataAddressErrorAlarm */
    IfxSmu_Alarm_SF_HSPHY_HsphySffUncorrectableErrorAlarm                                    = 217, /**< \brief ALMSF6[25] : HSPHY_HsphySffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_HSPHY_HsphyDataUncorrectableErrorAlarm                                   = 218, /**< \brief ALMSF6[26] : HSPHY_HsphyDataUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_GTM_GtmSffUncorrectableErrorAlarm                                        = 220, /**< \brief ALMSF6[28] : GTM_GtmSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PCIE_PcieConfigurationUncorrectableErrorAlarm                            = 221, /**< \brief ALMSF6[29] : PCIE_PcieConfigurationUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PCIE_PcieProtUncorrectableErrorAlarm                                     = 222, /**< \brief ALMSF6[30] : PCIE_PcieProtUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PCIE_PcieDataUncorrectableErrorAlarm                                     = 223, /**< \brief ALMSF6[31] : PCIE_PcieDataUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_LMU0_LmuInternalDataTransferEccError                                     = 224, /**< \brief ALMSF7[0] : LMU0_LmuInternalDataTransferEccError */
    IfxSmu_Alarm_SF_LMU4_LmuInternalDataTransferEccError                                     = 224, /**< \brief ALMSF7[0] : LMU4_LmuInternalDataTransferEccError */
    IfxSmu_Alarm_SF_LMU0_LmuAcessProtectionViolationError                                    = 225, /**< \brief ALMSF7[1] : LMU0_LmuAcessProtectionViolationError */
    IfxSmu_Alarm_SF_LMU4_LmuAcessProtectionViolationError                                    = 225, /**< \brief ALMSF7[1] : LMU4_LmuAcessProtectionViolationError */
    IfxSmu_Alarm_SF_LMU0_LmuUncorectableEccError                                             = 226, /**< \brief ALMSF7[2] : LMU0_LmuUncorectableEccError */
    IfxSmu_Alarm_SF_LMU4_LmuUncorectableEccError                                             = 226, /**< \brief ALMSF7[2] : LMU4_LmuUncorectableEccError */
    IfxSmu_Alarm_SF_LMU0_Sri_sAddressPhaseEccError                                           = 227, /**< \brief ALMSF7[3] : LMU0_Sri_sAddressPhaseEccError */
    IfxSmu_Alarm_SF_LMU4_Sri_sAddressPhaseEccError                                           = 227, /**< \brief ALMSF7[3] : LMU4_Sri_sAddressPhaseEccError */
    IfxSmu_Alarm_SF_LMU0_Sri_sWriteDataEccError                                              = 228, /**< \brief ALMSF7[4] : LMU0_Sri_sWriteDataEccError */
    IfxSmu_Alarm_SF_LMU4_Sri_sWriteDataEccError                                              = 228, /**< \brief ALMSF7[4] : LMU4_Sri_sWriteDataEccError */
    IfxSmu_Alarm_SF_LMU0_LmuControlLogicFailure                                              = 229, /**< \brief ALMSF7[5] : LMU0_LmuControlLogicFailure */
    IfxSmu_Alarm_SF_LMU4_LmuControlLogicFailure                                              = 229, /**< \brief ALMSF7[5] : LMU4_LmuControlLogicFailure */
    IfxSmu_Alarm_SF_LMU0_LmuControlLogicCompareTestFailure                                   = 230, /**< \brief ALMSF7[6] : LMU0_LmuControlLogicCompareTestFailure */
    IfxSmu_Alarm_SF_LMU4_LmuControlLogicCompareTestFailure                                   = 230, /**< \brief ALMSF7[6] : LMU4_LmuControlLogicCompareTestFailure */
    IfxSmu_Alarm_SF_LMU1_LmuInternalDataTransferEccError                                     = 231, /**< \brief ALMSF7[7] : LMU1_LmuInternalDataTransferEccError */
    IfxSmu_Alarm_SF_LMU5_LmuInternalDataTransferEccError                                     = 231, /**< \brief ALMSF7[7] : LMU5_LmuInternalDataTransferEccError */
    IfxSmu_Alarm_SF_LMU1_LmuAcessProtectionViolationError                                    = 232, /**< \brief ALMSF7[8] : LMU1_LmuAcessProtectionViolationError */
    IfxSmu_Alarm_SF_LMU5_LmuAcessProtectionViolationError                                    = 232, /**< \brief ALMSF7[8] : LMU5_LmuAcessProtectionViolationError */
    IfxSmu_Alarm_SF_LMU1_LmuUncorectableEccError                                             = 233, /**< \brief ALMSF7[9] : LMU1_LmuUncorectableEccError */
    IfxSmu_Alarm_SF_LMU5_LmuUncorectableEccError                                             = 233, /**< \brief ALMSF7[9] : LMU5_LmuUncorectableEccError */
    IfxSmu_Alarm_SF_LMU1_Sri_sAddressPhaseEccError                                           = 234, /**< \brief ALMSF7[10] : LMU1_Sri_sAddressPhaseEccError */
    IfxSmu_Alarm_SF_LMU5_Sri_sAddressPhaseEccError                                           = 234, /**< \brief ALMSF7[10] : LMU5_Sri_sAddressPhaseEccError */
    IfxSmu_Alarm_SF_LMU1_Sri_sWriteDataEccError                                              = 235, /**< \brief ALMSF7[11] : LMU1_Sri_sWriteDataEccError */
    IfxSmu_Alarm_SF_LMU5_Sri_sWriteDataEccError                                              = 235, /**< \brief ALMSF7[11] : LMU5_Sri_sWriteDataEccError */
    IfxSmu_Alarm_SF_LMU1_LmuControlLogicFailure                                              = 236, /**< \brief ALMSF7[12] : LMU1_LmuControlLogicFailure */
    IfxSmu_Alarm_SF_LMU5_LmuControlLogicFailure                                              = 236, /**< \brief ALMSF7[12] : LMU5_LmuControlLogicFailure */
    IfxSmu_Alarm_SF_LMU1_LmuControlLogicCompareTestFailure                                   = 237, /**< \brief ALMSF7[13] : LMU1_LmuControlLogicCompareTestFailure */
    IfxSmu_Alarm_SF_LMU5_LmuControlLogicCompareTestFailure                                   = 237, /**< \brief ALMSF7[13] : LMU5_LmuControlLogicCompareTestFailure */
    IfxSmu_Alarm_SF_LMU2_LmuInternalDataTransferEccError                                     = 238, /**< \brief ALMSF7[14] : LMU2_LmuInternalDataTransferEccError */
    IfxSmu_Alarm_SF_LMU6_LmuInternalDataTransferEccError                                     = 238, /**< \brief ALMSF7[14] : LMU6_LmuInternalDataTransferEccError */
    IfxSmu_Alarm_SF_LMU2_LmuAcessProtectionViolationError                                    = 239, /**< \brief ALMSF7[15] : LMU2_LmuAcessProtectionViolationError */
    IfxSmu_Alarm_SF_LMU6_LmuAcessProtectionViolationError                                    = 239, /**< \brief ALMSF7[15] : LMU6_LmuAcessProtectionViolationError */
    IfxSmu_Alarm_SF_LMU2_LmuUncorectableEccError                                             = 240, /**< \brief ALMSF7[16] : LMU2_LmuUncorectableEccError */
    IfxSmu_Alarm_SF_LMU6_LmuUncorectableEccError                                             = 240, /**< \brief ALMSF7[16] : LMU6_LmuUncorectableEccError */
    IfxSmu_Alarm_SF_LMU2_Sri_sAddressPhaseEccError                                           = 241, /**< \brief ALMSF7[17] : LMU2_Sri_sAddressPhaseEccError */
    IfxSmu_Alarm_SF_LMU6_Sri_sAddressPhaseEccError                                           = 241, /**< \brief ALMSF7[17] : LMU6_Sri_sAddressPhaseEccError */
    IfxSmu_Alarm_SF_LMU2_Sri_sWriteDataEccError                                              = 242, /**< \brief ALMSF7[18] : LMU2_Sri_sWriteDataEccError */
    IfxSmu_Alarm_SF_LMU6_Sri_sWriteDataEccError                                              = 242, /**< \brief ALMSF7[18] : LMU6_Sri_sWriteDataEccError */
    IfxSmu_Alarm_SF_LMU2_LmuControlLogicFailure                                              = 243, /**< \brief ALMSF7[19] : LMU2_LmuControlLogicFailure */
    IfxSmu_Alarm_SF_LMU6_LmuControlLogicFailure                                              = 243, /**< \brief ALMSF7[19] : LMU6_LmuControlLogicFailure */
    IfxSmu_Alarm_SF_LMU2_LmuControlLogicCompareTestFailure                                   = 244, /**< \brief ALMSF7[20] : LMU2_LmuControlLogicCompareTestFailure */
    IfxSmu_Alarm_SF_LMU6_LmuControlLogicCompareTestFailure                                   = 244, /**< \brief ALMSF7[20] : LMU6_LmuControlLogicCompareTestFailure */
    IfxSmu_Alarm_SF_LMU3_LmuInternalDataTransferEccError                                     = 245, /**< \brief ALMSF7[21] : LMU3_LmuInternalDataTransferEccError */
    IfxSmu_Alarm_SF_LMU7_LmuInternalDataTransferEccError                                     = 245, /**< \brief ALMSF7[21] : LMU7_LmuInternalDataTransferEccError */
    IfxSmu_Alarm_SF_LMU3_LmuAcessProtectionViolationError                                    = 246, /**< \brief ALMSF7[22] : LMU3_LmuAcessProtectionViolationError */
    IfxSmu_Alarm_SF_LMU7_LmuAcessProtectionViolationError                                    = 246, /**< \brief ALMSF7[22] : LMU7_LmuAcessProtectionViolationError */
    IfxSmu_Alarm_SF_LMU3_LmuUncorectableEccError                                             = 247, /**< \brief ALMSF7[23] : LMU3_LmuUncorectableEccError */
    IfxSmu_Alarm_SF_LMU7_LmuUncorectableEccError                                             = 247, /**< \brief ALMSF7[23] : LMU7_LmuUncorectableEccError */
    IfxSmu_Alarm_SF_LMU3_Sri_sAddressPhaseEccError                                           = 248, /**< \brief ALMSF7[24] : LMU3_Sri_sAddressPhaseEccError */
    IfxSmu_Alarm_SF_LMU7_Sri_sAddressPhaseEccError                                           = 248, /**< \brief ALMSF7[24] : LMU7_Sri_sAddressPhaseEccError */
    IfxSmu_Alarm_SF_LMU3_Sri_sWriteDataEccError                                              = 249, /**< \brief ALMSF7[25] : LMU3_Sri_sWriteDataEccError */
    IfxSmu_Alarm_SF_LMU7_Sri_sWriteDataEccError                                              = 249, /**< \brief ALMSF7[25] : LMU7_Sri_sWriteDataEccError */
    IfxSmu_Alarm_SF_LMU3_LmuControlLogicFailure                                              = 250, /**< \brief ALMSF7[26] : LMU3_LmuControlLogicFailure */
    IfxSmu_Alarm_SF_LMU7_LmuControlLogicFailure                                              = 250, /**< \brief ALMSF7[26] : LMU7_LmuControlLogicFailure */
    IfxSmu_Alarm_SF_LMU3_LmuControlLogicCompareTestFailure                                   = 251, /**< \brief ALMSF7[27] : LMU3_LmuControlLogicCompareTestFailure */
    IfxSmu_Alarm_SF_LMU7_LmuControlLogicCompareTestFailure                                   = 251, /**< \brief ALMSF7[27] : LMU7_LmuControlLogicCompareTestFailure */
    IfxSmu_Alarm_SF_IR_IrLockstepComparatorError                                             = 252, /**< \brief ALMSF7[28] : IR_IrLockstepComparatorError */
    IfxSmu_Alarm_SF_IR_EdcErrorWasDetectedByAnIcuForAServiceRequestWithCs0                   = 253, /**< \brief ALMSF7[29] : IR_EdcErrorWasDetectedByAnIcuForAServiceRequestWithCs0 */
    IfxSmu_Alarm_SF_DEBUG_Ocds_modeDebugActiveMode                                           = 254, /**< \brief ALMSF7[30] : DEBUG_Ocds_modeDebugActiveMode */
    IfxSmu_Alarm_SF_DEBUG_OenSafetyFfTestFail                                                = 255, /**< \brief ALMSF7[31] : DEBUG_OenSafetyFfTestFail */
    IfxSmu_Alarm_SF_WTU_WtuCpu0WdtOverflowaccessErrorAlarm                                   = 256, /**< \brief ALMSF8[0] : WTU_WtuCpu0WdtOverflowaccessErrorAlarm */
    IfxSmu_Alarm_SF_WTU_WtuCpu1WdtOverflowaccessErrorAlarm                                   = 257, /**< \brief ALMSF8[1] : WTU_WtuCpu1WdtOverflowaccessErrorAlarm */
    IfxSmu_Alarm_SF_WTU_WtuCpu2WdtOverflowaccessErrorAlarm                                   = 258, /**< \brief ALMSF8[2] : WTU_WtuCpu2WdtOverflowaccessErrorAlarm */
    IfxSmu_Alarm_SF_WTU_WtuCpu3WdtOverflowaccessErrorAlarm                                   = 259, /**< \brief ALMSF8[3] : WTU_WtuCpu3WdtOverflowaccessErrorAlarm */
    IfxSmu_Alarm_SF_WTU_WtuCpu4WdtOverflowaccessErrorAlarm                                   = 260, /**< \brief ALMSF8[4] : WTU_WtuCpu4WdtOverflowaccessErrorAlarm */
    IfxSmu_Alarm_SF_WTU_WtuCpu5WdtOverflowaccessErrorAlarm                                   = 261, /**< \brief ALMSF8[5] : WTU_WtuCpu5WdtOverflowaccessErrorAlarm */
    IfxSmu_Alarm_SF_WTU_WtuSystemWdtOverflowaccessErrorAlarm                                 = 262, /**< \brief ALMSF8[6] : WTU_WtuSystemWdtOverflowaccessErrorAlarm */
    IfxSmu_Alarm_SF_WTU_WtuCombinedOverflowaccessErrorAlarm                                  = 263, /**< \brief ALMSF8[7] : WTU_WtuCombinedOverflowaccessErrorAlarm */
    IfxSmu_Alarm_SF_WTU_WtuSffUncorrectableErrorAlarm                                        = 264, /**< \brief ALMSF8[8] : WTU_WtuSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT_PAD_Ok_pads_bot                                                     = 267, /**< \brief ALMSF8[11] : PORT_PAD_Ok_pads_bot */
    IfxSmu_Alarm_SF_PORT_PAD_Ok_pads_rth                                                     = 268, /**< \brief ALMSF8[12] : PORT_PAD_Ok_pads_rth */
    IfxSmu_Alarm_SF_PORT_PAD_Ok_pads_top                                                     = 269, /**< \brief ALMSF8[13] : PORT_PAD_Ok_pads_top */
    IfxSmu_Alarm_SF_PORT_PAD_Ok_pads_lef                                                     = 270, /**< \brief ALMSF8[14] : PORT_PAD_Ok_pads_lef */
    IfxSmu_Alarm_SF_CLOCKING_CcuSafetyFlipflopUncorrectableError                             = 271, /**< \brief ALMSF8[15] : CLOCKING_CcuSafetyFlipflopUncorrectableError */
    IfxSmu_Alarm_SF_CLOCKING_SystempllCrystalClockFrequencyOutOfRange                        = 272, /**< \brief ALMSF8[16] : CLOCKING_SystempllCrystalClockFrequencyOutOfRange */
    IfxSmu_Alarm_SF_CLOCKING_PeripheralpllCrystalClockFrequencyOutOfRange                    = 273, /**< \brief ALMSF8[17] : CLOCKING_PeripheralpllCrystalClockFrequencyOutOfRange */
    IfxSmu_Alarm_SF_CLOCKING_EvrOscillatorClockFrequencyOutOfRange                           = 274, /**< \brief ALMSF8[18] : CLOCKING_EvrOscillatorClockFrequencyOutOfRange */
    IfxSmu_Alarm_SF_CLOCKING_EvrOscillatorClockAliveError                                    = 275, /**< \brief ALMSF8[19] : CLOCKING_EvrOscillatorClockAliveError */
    IfxSmu_Alarm_SF_CLOCKING_RampOscillatorClockAliveError                                   = 276, /**< \brief ALMSF8[20] : CLOCKING_RampOscillatorClockAliveError */
    IfxSmu_Alarm_SF_CLOCKING_PeripheralpllClockAliveError                                    = 277, /**< \brief ALMSF8[21] : CLOCKING_PeripheralpllClockAliveError */
    IfxSmu_Alarm_SF_CLOCKING_SystempllLossOfLockEvent                                        = 278, /**< \brief ALMSF8[22] : CLOCKING_SystempllLossOfLockEvent */
    IfxSmu_Alarm_SF_CLOCKING_PeripheralpllLossOfLockEvent                                    = 279, /**< \brief ALMSF8[23] : CLOCKING_PeripheralpllLossOfLockEvent */
    IfxSmu_Alarm_SF_CLOCKING_PeripheralpllKpredividerkdividerError                           = 280, /**< \brief ALMSF8[24] : CLOCKING_PeripheralpllKpredividerkdividerError */
    IfxSmu_Alarm_SF_CLOCKING_PeripheralClockDividerError                                     = 282, /**< \brief ALMSF8[26] : CLOCKING_PeripheralClockDividerError */
    IfxSmu_Alarm_SF_CLOCKING_RampOscillatorLossOfLockEvent                                   = 283, /**< \brief ALMSF8[27] : CLOCKING_RampOscillatorLossOfLockEvent */
    IfxSmu_Alarm_SF_CLOCKING_SYSPLL_SyspllSafetyFlipflopUncorrectableError                   = 284, /**< \brief ALMSF8[28] : CLOCKING_SYSPLL_SyspllSafetyFlipflopUncorrectableError */
    IfxSmu_Alarm_SF_CLOCKING_PERPLL_PerpllSafetyFlipflopUncorrectableError                   = 285, /**< \brief ALMSF8[29] : CLOCKING_PERPLL_PerpllSafetyFlipflopUncorrectableError */
    IfxSmu_Alarm_SF_VTMON_Vtmon_dts1UnderTemperatureAlarm                                    = 288, /**< \brief ALMSF9[0] : VTMON_Vtmon_dts1UnderTemperatureAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_dts2UnderTemperatureAlarm                                    = 288, /**< \brief ALMSF9[0] : VTMON_Vtmon_dts2UnderTemperatureAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_dts3UnderTemperatureAlarm                                    = 288, /**< \brief ALMSF9[0] : VTMON_Vtmon_dts3UnderTemperatureAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_dts4UnderTemperatureAlarm                                    = 288, /**< \brief ALMSF9[0] : VTMON_Vtmon_dts4UnderTemperatureAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_dts5UnderTemperatureAlarm                                    = 288, /**< \brief ALMSF9[0] : VTMON_Vtmon_dts5UnderTemperatureAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_dts1OverTemperatureAlarm                                     = 289, /**< \brief ALMSF9[1] : VTMON_Vtmon_dts1OverTemperatureAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_dts1ThermalShutDownAlarm                                     = 290, /**< \brief ALMSF9[2] : VTMON_Vtmon_dts1ThermalShutDownAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_dts2OverTemperatureAlarm                                     = 291, /**< \brief ALMSF9[3] : VTMON_Vtmon_dts2OverTemperatureAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_dts2ThermalShutDownAlarm                                     = 292, /**< \brief ALMSF9[4] : VTMON_Vtmon_dts2ThermalShutDownAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_dts3OverTemperatureAlarm                                     = 293, /**< \brief ALMSF9[5] : VTMON_Vtmon_dts3OverTemperatureAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_dts3ThermalShutDownAlarm                                     = 294, /**< \brief ALMSF9[6] : VTMON_Vtmon_dts3ThermalShutDownAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_dts4OverTemperatureAlarm                                     = 295, /**< \brief ALMSF9[7] : VTMON_Vtmon_dts4OverTemperatureAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_dts4ThermalShutDownAlarm                                     = 296, /**< \brief ALMSF9[8] : VTMON_Vtmon_dts4ThermalShutDownAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_dts5OverTemperatureAlarm                                     = 297, /**< \brief ALMSF9[9] : VTMON_Vtmon_dts5OverTemperatureAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_dts5ThermalShutDownAlarm                                     = 298, /**< \brief ALMSF9[10] : VTMON_Vtmon_dts5ThermalShutDownAlarm */
    IfxSmu_Alarm_SF_VTMON_VtmonUbsSffUncorrectableErrorAlarm                                 = 299, /**< \brief ALMSF9[11] : VTMON_VtmonUbsSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PMS_DTS_Pms_dts0UnderTemperatureAlarm                                    = 300, /**< \brief ALMSF9[12] : PMS_DTS_Pms_dts0UnderTemperatureAlarm */
    IfxSmu_Alarm_SF_PMS_DTS_Pms_dts0OverTemperatureAlarm                                     = 301, /**< \brief ALMSF9[13] : PMS_DTS_Pms_dts0OverTemperatureAlarm */
    IfxSmu_Alarm_SF_PMS_DTS_Pms_dts0ThermalShutDownAlarm                                     = 302, /**< \brief ALMSF9[14] : PMS_DTS_Pms_dts0ThermalShutDownAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond0VddUnderVoltageAlarm                                   = 304, /**< \brief ALMSF9[16] : VTMON_Vtmon_vmond0VddUnderVoltageAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond1VddUnderVoltageAlarm                                   = 304, /**< \brief ALMSF9[16] : VTMON_Vtmon_vmond1VddUnderVoltageAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond2VddUnderVoltageAlarm                                   = 304, /**< \brief ALMSF9[16] : VTMON_Vtmon_vmond2VddUnderVoltageAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond3VddUnderVoltageAlarm                                   = 304, /**< \brief ALMSF9[16] : VTMON_Vtmon_vmond3VddUnderVoltageAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond4VddUnderVoltageAlarm                                   = 304, /**< \brief ALMSF9[16] : VTMON_Vtmon_vmond4VddUnderVoltageAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond5VddUnderVoltageAlarm                                   = 304, /**< \brief ALMSF9[16] : VTMON_Vtmon_vmond5VddUnderVoltageAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond6VddUnderVoltageAlarm                                   = 304, /**< \brief ALMSF9[16] : VTMON_Vtmon_vmond6VddUnderVoltageAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond7VddUnderVoltageAlarm                                   = 304, /**< \brief ALMSF9[16] : VTMON_Vtmon_vmond7VddUnderVoltageAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond0VddOverVoltageAlarm                                    = 305, /**< \brief ALMSF9[17] : VTMON_Vtmon_vmond0VddOverVoltageAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond1VddOverVoltageAlarm                                    = 305, /**< \brief ALMSF9[17] : VTMON_Vtmon_vmond1VddOverVoltageAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond2VddOverVoltageAlarm                                    = 305, /**< \brief ALMSF9[17] : VTMON_Vtmon_vmond2VddOverVoltageAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond3VddOverVoltageAlarm                                    = 305, /**< \brief ALMSF9[17] : VTMON_Vtmon_vmond3VddOverVoltageAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond4VddOverVoltageAlarm                                    = 305, /**< \brief ALMSF9[17] : VTMON_Vtmon_vmond4VddOverVoltageAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond5VddOverVoltageAlarm                                    = 305, /**< \brief ALMSF9[17] : VTMON_Vtmon_vmond5VddOverVoltageAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond6VddOverVoltageAlarm                                    = 305, /**< \brief ALMSF9[17] : VTMON_Vtmon_vmond6VddOverVoltageAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond7VddOverVoltageAlarm                                    = 305, /**< \brief ALMSF9[17] : VTMON_Vtmon_vmond7VddOverVoltageAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond0ThresholdAAlarm                                        = 306, /**< \brief ALMSF9[18] : VTMON_Vtmon_vmond0ThresholdAAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond1ThresholdAAlarm                                        = 306, /**< \brief ALMSF9[18] : VTMON_Vtmon_vmond1ThresholdAAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond2ThresholdAAlarm                                        = 306, /**< \brief ALMSF9[18] : VTMON_Vtmon_vmond2ThresholdAAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond3ThresholdAAlarm                                        = 306, /**< \brief ALMSF9[18] : VTMON_Vtmon_vmond3ThresholdAAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond4ThresholdAAlarm                                        = 306, /**< \brief ALMSF9[18] : VTMON_Vtmon_vmond4ThresholdAAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond5ThresholdAAlarm                                        = 306, /**< \brief ALMSF9[18] : VTMON_Vtmon_vmond5ThresholdAAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond6ThresholdAAlarm                                        = 306, /**< \brief ALMSF9[18] : VTMON_Vtmon_vmond6ThresholdAAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond7ThresholdAAlarm                                        = 306, /**< \brief ALMSF9[18] : VTMON_Vtmon_vmond7ThresholdAAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond0ThresholdBAlarm                                        = 307, /**< \brief ALMSF9[19] : VTMON_Vtmon_vmond0ThresholdBAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond1ThresholdBAlarm                                        = 307, /**< \brief ALMSF9[19] : VTMON_Vtmon_vmond1ThresholdBAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond2ThresholdBAlarm                                        = 307, /**< \brief ALMSF9[19] : VTMON_Vtmon_vmond2ThresholdBAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond3ThresholdBAlarm                                        = 307, /**< \brief ALMSF9[19] : VTMON_Vtmon_vmond3ThresholdBAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond4ThresholdBAlarm                                        = 307, /**< \brief ALMSF9[19] : VTMON_Vtmon_vmond4ThresholdBAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond5ThresholdBAlarm                                        = 307, /**< \brief ALMSF9[19] : VTMON_Vtmon_vmond5ThresholdBAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond6ThresholdBAlarm                                        = 307, /**< \brief ALMSF9[19] : VTMON_Vtmon_vmond6ThresholdBAlarm */
    IfxSmu_Alarm_SF_VTMON_Vtmon_vmond7ThresholdBAlarm                                        = 307, /**< \brief ALMSF9[19] : VTMON_Vtmon_vmond7ThresholdBAlarm */
    IfxSmu_Alarm_SF_SCU_ScuExternalRequestUnitAlarm0                                         = 308, /**< \brief ALMSF9[20] : SCU_ScuExternalRequestUnitAlarm0 */
    IfxSmu_Alarm_SF_SCU_ScuExternalRequestUnitAlarm1                                         = 309, /**< \brief ALMSF9[21] : SCU_ScuExternalRequestUnitAlarm1 */
    IfxSmu_Alarm_SF_SCU_ScuExternalRequestUnitAlarm2                                         = 310, /**< \brief ALMSF9[22] : SCU_ScuExternalRequestUnitAlarm2 */
    IfxSmu_Alarm_SF_SCU_ScuExternalRequestUnitAlarm3                                         = 311, /**< \brief ALMSF9[23] : SCU_ScuExternalRequestUnitAlarm3 */
    IfxSmu_Alarm_SF_SCU_ScuExternalRequestUnitAlarm4                                         = 312, /**< \brief ALMSF9[24] : SCU_ScuExternalRequestUnitAlarm4 */
    IfxSmu_Alarm_SF_SCU_ScuExternalRequestUnitAlarm5                                         = 313, /**< \brief ALMSF9[25] : SCU_ScuExternalRequestUnitAlarm5 */
    IfxSmu_Alarm_SF_SCU_ScuExternalRequestUnitAlarm6                                         = 314, /**< \brief ALMSF9[26] : SCU_ScuExternalRequestUnitAlarm6 */
    IfxSmu_Alarm_SF_SCU_ScuExternalRequestUnitAlarm7                                         = 315, /**< \brief ALMSF9[27] : SCU_ScuExternalRequestUnitAlarm7 */
    IfxSmu_Alarm_SF_SCU_ScuSffUncorrectableErrorAlarm                                        = 316, /**< \brief ALMSF9[28] : SCU_ScuSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_SMM_Smm_reg_alarm                                                        = 317, /**< \brief ALMSF9[29] : SMM_Smm_reg_alarm */
    IfxSmu_Alarm_SF_SMM_Smm_reset_alarm                                                      = 318, /**< \brief ALMSF9[30] : SMM_Smm_reset_alarm */
    IfxSmu_Alarm_SF_SMU_Smu_safe0SoftwareAlarm0                                              = 320, /**< \brief ALMSF10[0] : SMU_Smu_safe0SoftwareAlarm0 */
    IfxSmu_Alarm_SF_SMU_Smu_safe1SoftwareAlarm0                                              = 320, /**< \brief ALMSF10[0] : SMU_Smu_safe1SoftwareAlarm0 */
    IfxSmu_Alarm_SF_SMU_Smu_safe0SoftwareAlarm1                                              = 321, /**< \brief ALMSF10[1] : SMU_Smu_safe0SoftwareAlarm1 */
    IfxSmu_Alarm_SF_SMU_Smu_safe1SoftwareAlarm1                                              = 321, /**< \brief ALMSF10[1] : SMU_Smu_safe1SoftwareAlarm1 */
    IfxSmu_Alarm_SF_SMU_Smu_safe0SoftwareAlarm2                                              = 322, /**< \brief ALMSF10[2] : SMU_Smu_safe0SoftwareAlarm2 */
    IfxSmu_Alarm_SF_SMU_Smu_safe1SoftwareAlarm2                                              = 322, /**< \brief ALMSF10[2] : SMU_Smu_safe1SoftwareAlarm2 */
    IfxSmu_Alarm_SF_SMU_Smu_safe0SoftwareAlarm3                                              = 323, /**< \brief ALMSF10[3] : SMU_Smu_safe0SoftwareAlarm3 */
    IfxSmu_Alarm_SF_SMU_Smu_safe1SoftwareAlarm3                                              = 323, /**< \brief ALMSF10[3] : SMU_Smu_safe1SoftwareAlarm3 */
    IfxSmu_Alarm_SF_SMU_Smu_safe0SoftwareAlarm4                                              = 324, /**< \brief ALMSF10[4] : SMU_Smu_safe0SoftwareAlarm4 */
    IfxSmu_Alarm_SF_SMU_Smu_safe1SoftwareAlarm4                                              = 324, /**< \brief ALMSF10[4] : SMU_Smu_safe1SoftwareAlarm4 */
    IfxSmu_Alarm_SF_SMU_Smu_safe0SoftwareAlarm5                                              = 325, /**< \brief ALMSF10[5] : SMU_Smu_safe0SoftwareAlarm5 */
    IfxSmu_Alarm_SF_SMU_Smu_safe1SoftwareAlarm5                                              = 325, /**< \brief ALMSF10[5] : SMU_Smu_safe1SoftwareAlarm5 */
    IfxSmu_Alarm_SF_SMU_Smu_safe0SoftwareAlarm6                                              = 326, /**< \brief ALMSF10[6] : SMU_Smu_safe0SoftwareAlarm6 */
    IfxSmu_Alarm_SF_SMU_Smu_safe1SoftwareAlarm6                                              = 326, /**< \brief ALMSF10[6] : SMU_Smu_safe1SoftwareAlarm6 */
    IfxSmu_Alarm_SF_SMU_Smu_safe0SoftwareAlarm7                                              = 327, /**< \brief ALMSF10[7] : SMU_Smu_safe0SoftwareAlarm7 */
    IfxSmu_Alarm_SF_SMU_Smu_safe1SoftwareAlarm7                                              = 327, /**< \brief ALMSF10[7] : SMU_Smu_safe1SoftwareAlarm7 */
    IfxSmu_Alarm_SF_SMU_Smu_safe0SoftwareAlarm8                                              = 328, /**< \brief ALMSF10[8] : SMU_Smu_safe0SoftwareAlarm8 */
    IfxSmu_Alarm_SF_SMU_Smu_safe1SoftwareAlarm8                                              = 328, /**< \brief ALMSF10[8] : SMU_Smu_safe1SoftwareAlarm8 */
    IfxSmu_Alarm_SF_SMU_Smu_safe0SoftwareAlarm9                                              = 329, /**< \brief ALMSF10[9] : SMU_Smu_safe0SoftwareAlarm9 */
    IfxSmu_Alarm_SF_SMU_Smu_safe1SoftwareAlarm9                                              = 329, /**< \brief ALMSF10[9] : SMU_Smu_safe1SoftwareAlarm9 */
    IfxSmu_Alarm_SF_SMU_Smu_safe0SoftwareAlarm10                                             = 330, /**< \brief ALMSF10[10] : SMU_Smu_safe0SoftwareAlarm10 */
    IfxSmu_Alarm_SF_SMU_Smu_safe1SoftwareAlarm10                                             = 330, /**< \brief ALMSF10[10] : SMU_Smu_safe1SoftwareAlarm10 */
    IfxSmu_Alarm_SF_SMU_Smu_safe0SoftwareAlarm11                                             = 331, /**< \brief ALMSF10[11] : SMU_Smu_safe0SoftwareAlarm11 */
    IfxSmu_Alarm_SF_SMU_Smu_safe1SoftwareAlarm11                                             = 331, /**< \brief ALMSF10[11] : SMU_Smu_safe1SoftwareAlarm11 */
    IfxSmu_Alarm_SF_SMU_Smu_safe0SoftwareAlarm12                                             = 332, /**< \brief ALMSF10[12] : SMU_Smu_safe0SoftwareAlarm12 */
    IfxSmu_Alarm_SF_SMU_Smu_safe1SoftwareAlarm12                                             = 332, /**< \brief ALMSF10[12] : SMU_Smu_safe1SoftwareAlarm12 */
    IfxSmu_Alarm_SF_SMU_Smu_safe0SoftwareAlarm13                                             = 333, /**< \brief ALMSF10[13] : SMU_Smu_safe0SoftwareAlarm13 */
    IfxSmu_Alarm_SF_SMU_Smu_safe1SoftwareAlarm13                                             = 333, /**< \brief ALMSF10[13] : SMU_Smu_safe1SoftwareAlarm13 */
    IfxSmu_Alarm_SF_SMU_Smu_safe0SoftwareAlarm14                                             = 334, /**< \brief ALMSF10[14] : SMU_Smu_safe0SoftwareAlarm14 */
    IfxSmu_Alarm_SF_SMU_Smu_safe1SoftwareAlarm14                                             = 334, /**< \brief ALMSF10[14] : SMU_Smu_safe1SoftwareAlarm14 */
    IfxSmu_Alarm_SF_SMU_Smu_safe0SoftwareAlarm15                                             = 335, /**< \brief ALMSF10[15] : SMU_Smu_safe0SoftwareAlarm15 */
    IfxSmu_Alarm_SF_SMU_Smu_safe1SoftwareAlarm15                                             = 335, /**< \brief ALMSF10[15] : SMU_Smu_safe1SoftwareAlarm15 */
    IfxSmu_Alarm_SF_SMU_Smu_safe0Fsp0FaultStateActivationAlarm                               = 336, /**< \brief ALMSF10[16] : SMU_Smu_safe0Fsp0FaultStateActivationAlarm */
    IfxSmu_Alarm_SF_SMU_Smu_safe1Fsp2FaultStateActivationAlarm                               = 336, /**< \brief ALMSF10[16] : SMU_Smu_safe1Fsp2FaultStateActivationAlarm */
    IfxSmu_Alarm_SF_SMU_Smu_safe0Fsp1FaultStateActivationAlarm                               = 337, /**< \brief ALMSF10[17] : SMU_Smu_safe0Fsp1FaultStateActivationAlarm */
    IfxSmu_Alarm_SF_SMU_Smu_safe1Fsp3FaultStateActivationAlarm                               = 337, /**< \brief ALMSF10[17] : SMU_Smu_safe1Fsp3FaultStateActivationAlarm */
    IfxSmu_Alarm_SF_SMU_Smu_safe0Rt0TimeoutAlarm                                             = 338, /**< \brief ALMSF10[18] : SMU_Smu_safe0Rt0TimeoutAlarm */
    IfxSmu_Alarm_SF_SMU_Smu_safe1Rt0TimeoutAlarm                                             = 338, /**< \brief ALMSF10[18] : SMU_Smu_safe1Rt0TimeoutAlarm */
    IfxSmu_Alarm_SF_SMU_Smu_safe0Rt1TimeoutAlarm                                             = 339, /**< \brief ALMSF10[19] : SMU_Smu_safe0Rt1TimeoutAlarm */
    IfxSmu_Alarm_SF_SMU_Smu_safe1Rt1TimeoutAlarm                                             = 339, /**< \brief ALMSF10[19] : SMU_Smu_safe1Rt1TimeoutAlarm */
    IfxSmu_Alarm_SF_SMU_SAFE0_SMU_SAFE1_SMU_CS_Smu_safe01Smu_csSffUncorrectableErrorAlarm    = 340, /**< \brief ALMSF10[20] : SMU_SAFE0_SMU_SAFE1_SMU_CS_Smu_safe01Smu_csSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_SMU_STDBY_Smu_standbySffUncorrectableErrorAlarm                          = 341, /**< \brief ALMSF10[21] : SMU_STDBY_Smu_standbySffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_SCR_XramUncorrectableError                                               = 342, /**< \brief ALMSF10[22] : SCR_XramUncorrectableError */
    IfxSmu_Alarm_SF_SCR_IramUncorrectableError                                               = 342, /**< \brief ALMSF10[22] : SCR_IramUncorrectableError */
    IfxSmu_Alarm_SF_PMS_VMONP0_VddOverVoltageAlarm                                           = 343, /**< \brief ALMSF10[23] : PMS_VMONP0_VddOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP0_VddUnderVoltageAlarm                                          = 344, /**< \brief ALMSF10[24] : PMS_VMONP0_VddUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddextOverVoltageAlarm                  = 345, /**< \brief ALMSF10[25] : PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddextOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddextdcOverVoltageAlarm                = 345, /**< \brief ALMSF10[25] : PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddextdcOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddevrsbOverVoltageAlarm                = 345, /**< \brief ALMSF10[25] : PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddevrsbOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddextUnderVoltageAlarm                 = 346, /**< \brief ALMSF10[26] : PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddextUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddextdcUnderVoltageAlarm               = 346, /**< \brief ALMSF10[26] : PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddextdcUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddevrsbUnderVoltageAlarm               = 346, /**< \brief ALMSF10[26] : PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddevrsbUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_OverVoltageAlarm                        = 347, /**< \brief ALMSF10[27] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VdddclsOverVoltageAlarm                 = 347, /**< \brief ALMSF10[27] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VdddclsOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddmOverVoltageAlarm                    = 347, /**< \brief ALMSF10[27] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddmOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddpadOverVoltageAlarm                  = 347, /**< \brief ALMSF10[27] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddpadOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphphy0OverVoltageAlarm               = 347, /**< \brief ALMSF10[27] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphphy0OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphphy1OverVoltageAlarm               = 347, /**< \brief ALMSF10[27] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphphy1OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddhsifOverVoltageAlarm                 = 347, /**< \brief ALMSF10[27] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddhsifOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddsbOverVoltageAlarm                   = 347, /**< \brief ALMSF10[27] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddsbOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpuaOverVoltageAlarm                 = 347, /**< \brief ALMSF10[27] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpuaOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpubOverVoltageAlarm                 = 347, /**< \brief ALMSF10[27] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpubOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpucOverVoltageAlarm                 = 347, /**< \brief ALMSF10[27] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpucOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddppuOverVoltageAlarm                  = 347, /**< \brief ALMSF10[27] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddppuOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphy0OverVoltageAlarm                 = 347, /**< \brief ALMSF10[27] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphy0OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphy1OverVoltageAlarm                 = 347, /**< \brief ALMSF10[27] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphy1OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddclkOverVoltageAlarm                  = 347, /**< \brief ALMSF10[27] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddclkOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddlmuOverVoltageAlarm                  = 347, /**< \brief ALMSF10[27] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddlmuOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_UnderVoltageAlarm                       = 348, /**< \brief ALMSF10[28] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VdddclsUnderVoltageAlarm                = 348, /**< \brief ALMSF10[28] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VdddclsUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddmUnderVoltageAlarm                   = 348, /**< \brief ALMSF10[28] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddmUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddpadUnderVoltageAlarm                 = 348, /**< \brief ALMSF10[28] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddpadUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphphy0UnderVoltageAlarm              = 348, /**< \brief ALMSF10[28] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphphy0UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphphy1UnderVoltageAlarm              = 348, /**< \brief ALMSF10[28] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphphy1UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddhsifUnderVoltageAlarm                = 348, /**< \brief ALMSF10[28] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddhsifUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddsbUnderVoltageAlarm                  = 348, /**< \brief ALMSF10[28] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddsbUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpuaUnderVoltageAlarm                = 348, /**< \brief ALMSF10[28] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpuaUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpubUnderVoltageAlarm                = 348, /**< \brief ALMSF10[28] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpubUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpucUnderVoltageAlarm                = 348, /**< \brief ALMSF10[28] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpucUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddppuUnderVoltageAlarm                 = 348, /**< \brief ALMSF10[28] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddppuUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphy0UnderVoltageAlarm                = 348, /**< \brief ALMSF10[28] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphy0UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphy1UnderVoltageAlarm                = 348, /**< \brief ALMSF10[28] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphy1UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddclkUnderVoltageAlarm                 = 348, /**< \brief ALMSF10[28] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddclkUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddlmuUnderVoltageAlarm                 = 348, /**< \brief ALMSF10[28] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddlmuUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddevrsbOverVoltageAlarm                = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddevrsbOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddextOverVoltageAlarm                  = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddextOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddmOverVoltageAlarm                    = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddmOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddflexOverVoltageAlarm                 = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddflexOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddOverVoltageAlarm                     = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddpms0OverVoltageAlarm                 = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddpms0OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddpms1OverVoltageAlarm                 = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddpms1OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddpms2OverVoltageAlarm                 = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddpms2OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddsbramOverVoltageAlarm                = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddsbramOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddpadOverVoltageAlarm                  = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddpadOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddclkOverVoltageAlarm                  = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddclkOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphphy0OverVoltageAlarm               = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphphy0OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphphy1OverVoltageAlarm               = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphphy1OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphphy2OverVoltageAlarm               = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphphy2OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddhsifOverVoltageAlarm                 = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddhsifOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphy0OverVoltageAlarm                 = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphy0OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphy1OverVoltageAlarm                 = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphy1OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphy2OverVoltageAlarm                 = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphy2OverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddcpuaOverVoltageAlarm                 = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddcpuaOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddcpubOverVoltageAlarm                 = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddcpubOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddcpucOverVoltageAlarm                 = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddcpucOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddppuOverVoltageAlarm                  = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddppuOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddlmuOverVoltageAlarm                  = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddlmuOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddextdcOverVoltageAlarm                = 349, /**< \brief ALMSF10[29] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddextdcOverVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddevrsbUnderVoltageAlarm               = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddevrsbUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddextUnderVoltageAlarm                 = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddextUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddmUnderVoltageAlarm                   = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddmUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddflexUnderVoltageAlarm                = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddflexUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddUnderVoltageAlarm                    = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddpms0UnderVoltageAlarm                = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddpms0UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddpms1UnderVoltageAlarm                = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddpms1UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddpms2UnderVoltageAlarm                = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddpms2UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddsbramUnderVoltageAlarm               = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddsbramUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddpadUnderVoltageAlarm                 = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddpadUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddclkUnderVoltageAlarm                 = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddclkUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphphy0UnderVoltageAlarm              = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphphy0UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphphy1UnderVoltageAlarm              = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphphy1UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphphy2UnderVoltageAlarm              = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphphy2UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddhsifUnderVoltageAlarm                = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddhsifUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphy0UnderVoltageAlarm                = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphy0UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphy1UnderVoltageAlarm                = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphy1UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphy2UnderVoltageAlarm                = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_Vddphy2UnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddcpuaUnderVoltageAlarm                = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddcpuaUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddcpubUnderVoltageAlarm                = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddcpubUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddcpucUnderVoltageAlarm                = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddcpucUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddppuUnderVoltageAlarm                 = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddppuUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddlmuUnderVoltageAlarm                 = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddlmuUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddextdcUnderVoltageAlarm               = 350, /**< \brief ALMSF10[30] : PMS_VMONS0_PMS_VMONS1_PMS_VMONP3_VddextdcUnderVoltageAlarm */
    IfxSmu_Alarm_SF_PMS_EvrcShortToLowAlarm                                                  = 351, /**< \brief ALMSF10[31] : PMS_EvrcShortToLowAlarm */
    IfxSmu_Alarm_SF_PMS_EvrcShortToHighAlarm                                                 = 351, /**< \brief ALMSF10[31] : PMS_EvrcShortToHighAlarm */
    IfxSmu_Alarm_SF_SRI0_SriXbarSotaSwapConfigurationAlarm                                   = 352, /**< \brief ALMSF11[0] : SRI0_SriXbarSotaSwapConfigurationAlarm */
    IfxSmu_Alarm_SF_SRI0_SriXbarAddressPhaseEccErrorAlarm                                    = 353, /**< \brief ALMSF11[1] : SRI0_SriXbarAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_SF_SRI0_SriXbarWriteDataEccErrorAlarm                                       = 354, /**< \brief ALMSF11[2] : SRI0_SriXbarWriteDataEccErrorAlarm */
    IfxSmu_Alarm_SF_SRI0_SriXbarBusErrorEventAlarm                                           = 355, /**< \brief ALMSF11[3] : SRI0_SriXbarBusErrorEventAlarm */
    IfxSmu_Alarm_SF_SRI1_SriXbarSotaSwapConfigurationAlarm                                   = 356, /**< \brief ALMSF11[4] : SRI1_SriXbarSotaSwapConfigurationAlarm */
    IfxSmu_Alarm_SF_SRI1_SriXbarAddressPhaseEccErrorAlarm                                    = 357, /**< \brief ALMSF11[5] : SRI1_SriXbarAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_SF_SRI1_SriXbarWriteDataEccErrorAlarm                                       = 358, /**< \brief ALMSF11[6] : SRI1_SriXbarWriteDataEccErrorAlarm */
    IfxSmu_Alarm_SF_SRI1_SriXbarBusErrorEventAlarm                                           = 359, /**< \brief ALMSF11[7] : SRI1_SriXbarBusErrorEventAlarm */
    IfxSmu_Alarm_SF_SRI2_SriXbarSotaSwapConfigurationAlarm                                   = 360, /**< \brief ALMSF11[8] : SRI2_SriXbarSotaSwapConfigurationAlarm */
    IfxSmu_Alarm_SF_SRI3_SriXbarSotaSwapConfigurationAlarm                                   = 360, /**< \brief ALMSF11[8] : SRI3_SriXbarSotaSwapConfigurationAlarm */
    IfxSmu_Alarm_SF_SRI2_SriXbarAddressPhaseEccErrorAlarm                                    = 361, /**< \brief ALMSF11[9] : SRI2_SriXbarAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_SF_SRI3_SriXbarAddressPhaseEccErrorAlarm                                    = 361, /**< \brief ALMSF11[9] : SRI3_SriXbarAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_SF_SRI2_SriXbarWriteDataEccErrorAlarm                                       = 362, /**< \brief ALMSF11[10] : SRI2_SriXbarWriteDataEccErrorAlarm */
    IfxSmu_Alarm_SF_SRI3_SriXbarWriteDataEccErrorAlarm                                       = 362, /**< \brief ALMSF11[10] : SRI3_SriXbarWriteDataEccErrorAlarm */
    IfxSmu_Alarm_SF_SRI2_SriXbarBusErrorEventAlarm                                           = 363, /**< \brief ALMSF11[11] : SRI2_SriXbarBusErrorEventAlarm */
    IfxSmu_Alarm_SF_SRI3_SriXbarBusErrorEventAlarm                                           = 363, /**< \brief ALMSF11[11] : SRI3_SriXbarBusErrorEventAlarm */
    IfxSmu_Alarm_SF_S2F0_SriS2fAddressPhaseEccErrorAlarm                                     = 364, /**< \brief ALMSF11[12] : S2F0_SriS2fAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_SF_S2F1_SriS2fAddressPhaseEccErrorAlarm                                     = 364, /**< \brief ALMSF11[12] : S2F1_SriS2fAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_SF_S2F2_SriS2fAddressPhaseEccErrorAlarm                                     = 364, /**< \brief ALMSF11[12] : S2F2_SriS2fAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_SF_S2F4_SriS2fAddressPhaseEccErrorAlarm                                     = 364, /**< \brief ALMSF11[12] : S2F4_SriS2fAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_SF_S2F0_SriS2fWriteDataEccErrorAlarm                                        = 365, /**< \brief ALMSF11[13] : S2F0_SriS2fWriteDataEccErrorAlarm */
    IfxSmu_Alarm_SF_S2F1_SriS2fWriteDataEccErrorAlarm                                        = 365, /**< \brief ALMSF11[13] : S2F1_SriS2fWriteDataEccErrorAlarm */
    IfxSmu_Alarm_SF_S2F2_SriS2fWriteDataEccErrorAlarm                                        = 365, /**< \brief ALMSF11[13] : S2F2_SriS2fWriteDataEccErrorAlarm */
    IfxSmu_Alarm_SF_S2F4_SriS2fWriteDataEccErrorAlarm                                        = 365, /**< \brief ALMSF11[13] : S2F4_SriS2fWriteDataEccErrorAlarm */
    IfxSmu_Alarm_SF_F2S0_SriF2sReadDataEccErrorAlarm                                         = 368, /**< \brief ALMSF11[16] : F2S0_SriF2sReadDataEccErrorAlarm */
    IfxSmu_Alarm_SF_S2A0_SriS2aAddressPhaseEccErrorAlarm                                     = 369, /**< \brief ALMSF11[17] : S2A0_SriS2aAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_SF_S2A0_SriS2aWriteDataEccErrorAlarm                                        = 370, /**< \brief ALMSF11[18] : S2A0_SriS2aWriteDataEccErrorAlarm */
    IfxSmu_Alarm_SF_A2S0_SriA2sReadDataEccErrorAlarm                                         = 371, /**< \brief ALMSF11[19] : A2S0_SriA2sReadDataEccErrorAlarm */
    IfxSmu_Alarm_SF_A2S1_SriA2sReadDataEccErrorAlarm                                         = 371, /**< \brief ALMSF11[19] : A2S1_SriA2sReadDataEccErrorAlarm */
    IfxSmu_Alarm_SF_S2L0_SriS2lAddressPhaseEccErrorAlarm                                     = 372, /**< \brief ALMSF11[20] : S2L0_SriS2lAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_SF_S2L0_SriS2lWriteDataEccErrorAlarm                                        = 373, /**< \brief ALMSF11[21] : S2L0_SriS2lWriteDataEccErrorAlarm */
    IfxSmu_Alarm_SF_G2S0_SriG2sReadDataEccErrorAlarm                                         = 374, /**< \brief ALMSF11[22] : G2S0_SriG2sReadDataEccErrorAlarm */
    IfxSmu_Alarm_SF_SRI4_SriXbarSotaSwapConfigurationAlarm                                   = 376, /**< \brief ALMSF11[24] : SRI4_SriXbarSotaSwapConfigurationAlarm */
    IfxSmu_Alarm_SF_SRI4_SriXbarAddressPhaseEccErrorAlarm                                    = 377, /**< \brief ALMSF11[25] : SRI4_SriXbarAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_SF_SRI4_SriXbarWriteDataEccErrorAlarm                                       = 378, /**< \brief ALMSF11[26] : SRI4_SriXbarWriteDataEccErrorAlarm */
    IfxSmu_Alarm_SF_SRI4_SriXbarBusErrorEventAlarm                                           = 379, /**< \brief ALMSF11[27] : SRI4_SriXbarBusErrorEventAlarm */
    IfxSmu_Alarm_SF_S2F3_SriS2fAddressPhaseEccErrorAlarm                                     = 380, /**< \brief ALMSF11[28] : S2F3_SriS2fAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_SF_S2F3_SriS2fWriteDataEccErrorAlarm                                        = 381, /**< \brief ALMSF11[29] : S2F3_SriS2fWriteDataEccErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN0_AsclinSffUncorrectableErrorAlarm                                 = 384, /**< \brief ALMSF12[0] : ASCLIN0_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN1_AsclinSffUncorrectableErrorAlarm                                 = 384, /**< \brief ALMSF12[0] : ASCLIN1_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN2_AsclinSffUncorrectableErrorAlarm                                 = 384, /**< \brief ALMSF12[0] : ASCLIN2_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN3_AsclinSffUncorrectableErrorAlarm                                 = 384, /**< \brief ALMSF12[0] : ASCLIN3_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN4_AsclinSffUncorrectableErrorAlarm                                 = 385, /**< \brief ALMSF12[1] : ASCLIN4_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN5_AsclinSffUncorrectableErrorAlarm                                 = 385, /**< \brief ALMSF12[1] : ASCLIN5_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN6_AsclinSffUncorrectableErrorAlarm                                 = 385, /**< \brief ALMSF12[1] : ASCLIN6_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN7_AsclinSffUncorrectableErrorAlarm                                 = 385, /**< \brief ALMSF12[1] : ASCLIN7_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN8_AsclinSffUncorrectableErrorAlarm                                 = 386, /**< \brief ALMSF12[2] : ASCLIN8_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN9_AsclinSffUncorrectableErrorAlarm                                 = 386, /**< \brief ALMSF12[2] : ASCLIN9_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN10_AsclinSffUncorrectableErrorAlarm                                = 386, /**< \brief ALMSF12[2] : ASCLIN10_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN11_AsclinSffUncorrectableErrorAlarm                                = 386, /**< \brief ALMSF12[2] : ASCLIN11_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN12_AsclinSffUncorrectableErrorAlarm                                = 387, /**< \brief ALMSF12[3] : ASCLIN12_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN13_AsclinSffUncorrectableErrorAlarm                                = 387, /**< \brief ALMSF12[3] : ASCLIN13_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN14_AsclinSffUncorrectableErrorAlarm                                = 387, /**< \brief ALMSF12[3] : ASCLIN14_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN15_AsclinSffUncorrectableErrorAlarm                                = 387, /**< \brief ALMSF12[3] : ASCLIN15_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN16_AsclinSffUncorrectableErrorAlarm                                = 388, /**< \brief ALMSF12[4] : ASCLIN16_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN17_AsclinSffUncorrectableErrorAlarm                                = 388, /**< \brief ALMSF12[4] : ASCLIN17_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN18_AsclinSffUncorrectableErrorAlarm                                = 388, /**< \brief ALMSF12[4] : ASCLIN18_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN19_AsclinSffUncorrectableErrorAlarm                                = 388, /**< \brief ALMSF12[4] : ASCLIN19_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN20_AsclinSffUncorrectableErrorAlarm                                = 389, /**< \brief ALMSF12[5] : ASCLIN20_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN21_AsclinSffUncorrectableErrorAlarm                                = 389, /**< \brief ALMSF12[5] : ASCLIN21_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN22_AsclinSffUncorrectableErrorAlarm                                = 389, /**< \brief ALMSF12[5] : ASCLIN22_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN23_AsclinSffUncorrectableErrorAlarm                                = 389, /**< \brief ALMSF12[5] : ASCLIN23_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN24_AsclinSffUncorrectableErrorAlarm                                = 390, /**< \brief ALMSF12[6] : ASCLIN24_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN25_AsclinSffUncorrectableErrorAlarm                                = 390, /**< \brief ALMSF12[6] : ASCLIN25_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN26_AsclinSffUncorrectableErrorAlarm                                = 390, /**< \brief ALMSF12[6] : ASCLIN26_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ASCLIN27_AsclinSffUncorrectableErrorAlarm                                = 390, /**< \brief ALMSF12[6] : ASCLIN27_AsclinSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PSI5_Psi5SffUncorrectableErrorAlarm                                      = 391, /**< \brief ALMSF12[7] : PSI5_Psi5SffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PSI5S0_Psi5sSffUncorrectableErrorAlarm                                   = 392, /**< \brief ALMSF12[8] : PSI5S0_Psi5sSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PSI5S1_Psi5sSffUncorrectableErrorAlarm                                   = 393, /**< \brief ALMSF12[9] : PSI5S1_Psi5sSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_SBCU_SbcuSffUncorrectableErrorAlarm                                      = 394, /**< \brief ALMSF12[10] : SBCU_SbcuSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_CBCU_CbcuSffUncorrectableErrorAlarm                                      = 395, /**< \brief ALMSF12[11] : CBCU_CbcuSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_TBCU_TbcuSffUncorrectableErrorAlarm                                      = 396, /**< \brief ALMSF12[12] : TBCU_TbcuSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_SBCU_BusErrorRelatedToNonSecurityTransactionsAndDetectedEdcErrors        = 397, /**< \brief ALMSF12[13] : SBCU_BusErrorRelatedToNonSecurityTransactionsAndDetectedEdcErrors */
    IfxSmu_Alarm_SF_CBCU_BusErrorRelatedToNonSecurityTransactionsAndDetectedEdcErrors        = 398, /**< \brief ALMSF12[14] : CBCU_BusErrorRelatedToNonSecurityTransactionsAndDetectedEdcErrors */
    IfxSmu_Alarm_SF_TBCU_BusErrorRelatedToNonSecurityTransactionsAndDetectedEdcErrors        = 399, /**< \brief ALMSF12[15] : TBCU_BusErrorRelatedToNonSecurityTransactionsAndDetectedEdcErrors */
    IfxSmu_Alarm_SF_PORT00_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT00_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT01_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT01_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT02_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT02_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT03_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT03_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT04_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT04_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT10_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT10_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT11_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT11_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT12_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT12_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT13_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT13_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT14_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT14_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT15_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT15_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT16_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT16_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT17_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT17_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT20_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT20_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT21_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT21_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT22_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT22_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT23_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT23_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT24_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT24_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT25_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT25_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT26_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT26_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT30_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT30_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT31_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT31_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT32_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT32_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT33_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT33_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT34_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT34_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT40_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT40_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT41_PortAccessProtectionViolationAlarm                                = 400, /**< \brief ALMSF12[16] : PORT41_PortAccessProtectionViolationAlarm */
    IfxSmu_Alarm_SF_PORT00_PortSffUncorrectableErrorAlarm                                    = 401, /**< \brief ALMSF12[17] : PORT00_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT01_PortSffUncorrectableErrorAlarm                                    = 401, /**< \brief ALMSF12[17] : PORT01_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT02_PortSffUncorrectableErrorAlarm                                    = 401, /**< \brief ALMSF12[17] : PORT02_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT03_PortSffUncorrectableErrorAlarm                                    = 401, /**< \brief ALMSF12[17] : PORT03_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT04_PortSffUncorrectableErrorAlarm                                    = 401, /**< \brief ALMSF12[17] : PORT04_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT10_PortSffUncorrectableErrorAlarm                                    = 401, /**< \brief ALMSF12[17] : PORT10_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT11_PortSffUncorrectableErrorAlarm                                    = 402, /**< \brief ALMSF12[18] : PORT11_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT12_PortSffUncorrectableErrorAlarm                                    = 402, /**< \brief ALMSF12[18] : PORT12_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT13_PortSffUncorrectableErrorAlarm                                    = 402, /**< \brief ALMSF12[18] : PORT13_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT14_PortSffUncorrectableErrorAlarm                                    = 402, /**< \brief ALMSF12[18] : PORT14_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT15_PortSffUncorrectableErrorAlarm                                    = 402, /**< \brief ALMSF12[18] : PORT15_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT16_PortSffUncorrectableErrorAlarm                                    = 402, /**< \brief ALMSF12[18] : PORT16_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT17_PortSffUncorrectableErrorAlarm                                    = 403, /**< \brief ALMSF12[19] : PORT17_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT20_PortSffUncorrectableErrorAlarm                                    = 403, /**< \brief ALMSF12[19] : PORT20_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT21_PortSffUncorrectableErrorAlarm                                    = 403, /**< \brief ALMSF12[19] : PORT21_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT22_PortSffUncorrectableErrorAlarm                                    = 403, /**< \brief ALMSF12[19] : PORT22_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT23_PortSffUncorrectableErrorAlarm                                    = 403, /**< \brief ALMSF12[19] : PORT23_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT24_PortSffUncorrectableErrorAlarm                                    = 403, /**< \brief ALMSF12[19] : PORT24_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT25_PortSffUncorrectableErrorAlarm                                    = 404, /**< \brief ALMSF12[20] : PORT25_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT26_PortSffUncorrectableErrorAlarm                                    = 404, /**< \brief ALMSF12[20] : PORT26_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT30_PortSffUncorrectableErrorAlarm                                    = 404, /**< \brief ALMSF12[20] : PORT30_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT31_PortSffUncorrectableErrorAlarm                                    = 404, /**< \brief ALMSF12[20] : PORT31_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT32_PortSffUncorrectableErrorAlarm                                    = 404, /**< \brief ALMSF12[20] : PORT32_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT33_PortSffUncorrectableErrorAlarm                                    = 404, /**< \brief ALMSF12[20] : PORT33_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT34_PortSffUncorrectableErrorAlarm                                    = 405, /**< \brief ALMSF12[21] : PORT34_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT40_PortSffUncorrectableErrorAlarm                                    = 405, /**< \brief ALMSF12[21] : PORT40_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PORT41_PortSffUncorrectableErrorAlarm                                    = 405, /**< \brief ALMSF12[21] : PORT41_PortSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_FCE_FceSffUncorrectableErrorAlarm                                        = 406, /**< \brief ALMSF12[22] : FCE_FceSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ADC_AdcSffUncorrectableErrorAlarm                                        = 407, /**< \brief ALMSF12[23] : ADC_AdcSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_ADC_Adc_smu_alarm0                                                       = 408, /**< \brief ALMSF12[24] : ADC_Adc_smu_alarm0 */
    IfxSmu_Alarm_SF_ADC_Adc_smu_alarm1                                                       = 409, /**< \brief ALMSF12[25] : ADC_Adc_smu_alarm1 */
    IfxSmu_Alarm_SF_ADC_Adc_smu_alarm2                                                       = 410, /**< \brief ALMSF12[26] : ADC_Adc_smu_alarm2 */
    IfxSmu_Alarm_SF_ADC_Adc_smu_alarm3                                                       = 411, /**< \brief ALMSF12[27] : ADC_Adc_smu_alarm3 */
    IfxSmu_Alarm_SF_ADC_Adc_smu_alarm4                                                       = 412, /**< \brief ALMSF12[28] : ADC_Adc_smu_alarm4 */
    IfxSmu_Alarm_SF_ADC_Adc_smu_alarm5                                                       = 413, /**< \brief ALMSF12[29] : ADC_Adc_smu_alarm5 */
    IfxSmu_Alarm_SF_ADC_Adc_smu_alarm6                                                       = 414, /**< \brief ALMSF12[30] : ADC_Adc_smu_alarm6 */
    IfxSmu_Alarm_SF_ADC_Adc_smu_alarm7                                                       = 415, /**< \brief ALMSF12[31] : ADC_Adc_smu_alarm7 */
    IfxSmu_Alarm_SF_QSPI0_QspiSffUncorrectableErrorAlarm                                     = 416, /**< \brief ALMSF13[0] : QSPI0_QspiSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_QSPI1_QspiSffUncorrectableErrorAlarm                                     = 417, /**< \brief ALMSF13[1] : QSPI1_QspiSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_QSPI2_QspiSffUncorrectableErrorAlarm                                     = 418, /**< \brief ALMSF13[2] : QSPI2_QspiSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_QSPI3_QspiSffUncorrectableErrorAlarm                                     = 419, /**< \brief ALMSF13[3] : QSPI3_QspiSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_QSPI4_QspiSffUncorrectableErrorAlarm                                     = 420, /**< \brief ALMSF13[4] : QSPI4_QspiSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_QSPI5_QspiSffUncorrectableErrorAlarm                                     = 421, /**< \brief ALMSF13[5] : QSPI5_QspiSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_QSPI6_QspiSffUncorrectableErrorAlarm                                     = 422, /**< \brief ALMSF13[6] : QSPI6_QspiSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_QSPI7_QspiSffUncorrectableErrorAlarm                                     = 423, /**< \brief ALMSF13[7] : QSPI7_QspiSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PMS_DTS_PmsSffUncorrectableErrorAlarm                                    = 424, /**< \brief ALMSF13[8] : PMS_DTS_PmsSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_DRE_DreSriIntegrityError                                                 = 425, /**< \brief ALMSF13[9] : DRE_DreSriIntegrityError */
    IfxSmu_Alarm_SF_LLI_LliSubsytemEdcAndParityCheckErrorAlarm                               = 426, /**< \brief ALMSF13[10] : LLI_LliSubsytemEdcAndParityCheckErrorAlarm */
    IfxSmu_Alarm_SF_DMA0_DmaLockstepMismatchAlarm                                            = 427, /**< \brief ALMSF13[11] : DMA0_DmaLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_DMA0_DmaSriTransactionIntegrityAlarm                                     = 428, /**< \brief ALMSF13[12] : DMA0_DmaSriTransactionIntegrityAlarm */
    IfxSmu_Alarm_SF_PPUC_PpucSffUncorrectableErrorAlarm                                      = 429, /**< \brief ALMSF13[13] : PPUC_PpucSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_DFT_TRI_TriSffUncorrectableErrorAlarm                                    = 430, /**< \brief ALMSF13[14] : DFT_TRI_TriSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_DMA1_DmaLockstepMismatchAlarm                                            = 431, /**< \brief ALMSF13[15] : DMA1_DmaLockstepMismatchAlarm */
    IfxSmu_Alarm_SF_DMA1_DmaSriTransactionIntegrityAlarm                                     = 432, /**< \brief ALMSF13[16] : DMA1_DmaSriTransactionIntegrityAlarm */
    IfxSmu_Alarm_SF_GETH_Src_gethce                                                          = 433, /**< \brief ALMSF13[17] : GETH_Src_gethce */
    IfxSmu_Alarm_SF_GETH_Src_gethse                                                          = 434, /**< \brief ALMSF13[18] : GETH_Src_gethse */
    IfxSmu_Alarm_SF_GETH_Src_gethnce                                                         = 435, /**< \brief ALMSF13[19] : GETH_Src_gethnce */
    IfxSmu_Alarm_SF_SMU_ExternalEmergencyStopEvent                                           = 436, /**< \brief ALMSF13[20] : SMU_ExternalEmergencyStopEvent */
    IfxSmu_Alarm_SF_DFT_TestmodeAlarm                                                        = 437, /**< \brief ALMSF13[21] : DFT_TestmodeAlarm */
    IfxSmu_Alarm_SF_DFT_LbistAlarm                                                           = 438, /**< \brief ALMSF13[22] : DFT_LbistAlarm */
    IfxSmu_Alarm_SF_GPT120_Gpt12SffUncorrectableErrorAlarm                                   = 439, /**< \brief ALMSF13[23] : GPT120_Gpt12SffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_GPT121_Gpt12SffUncorrectableErrorAlarm                                   = 440, /**< \brief ALMSF13[24] : GPT121_Gpt12SffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_GPT122_Gpt12SffUncorrectableErrorAlarm                                   = 441, /**< \brief ALMSF13[25] : GPT122_Gpt12SffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_GPT123_Gpt12SffUncorrectableErrorAlarm                                   = 442, /**< \brief ALMSF13[26] : GPT123_Gpt12SffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SF_PPUC_Ppu_wdt_to                                                          = 443, /**< \brief ALMSF13[27] : PPUC_Ppu_wdt_to */
    IfxSmu_Alarm_SF_PPUC_Ppu_hssi_err                                                        = 444, /**< \brief ALMSF13[28] : PPUC_Ppu_hssi_err */
    IfxSmu_Alarm_SF_PPUC_Ppu_hs_sbe                                                          = 445, /**< \brief ALMSF13[29] : PPUC_Ppu_hs_sbe */
    IfxSmu_Alarm_SF_PPUC_PpuInterruptHandlingAlarm                                           = 446, /**< \brief ALMSF13[30] : PPUC_PpuInterruptHandlingAlarm */
    IfxSmu_Alarm_SF_PPUC_PpuShutdownHandlingAlarm                                            = 447, /**< \brief ALMSF13[31] : PPUC_PpuShutdownHandlingAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP0_VddOverVoltageAlarm                                           = 0,   /**< \brief ALMCS0[0] : PMS_VMONP0_VddOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP0_VddUnderVoltageAlarm                                          = 1,   /**< \brief ALMCS0[1] : PMS_VMONP0_VddUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddextOverVoltageAlarm                  = 2,   /**< \brief ALMCS0[2] : PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddextOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddextdcOverVoltageAlarm                = 2,   /**< \brief ALMCS0[2] : PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddextdcOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddevrsbOverVoltageAlarm                = 2,   /**< \brief ALMCS0[2] : PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddevrsbOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddextUnderVoltageAlarm                 = 3,   /**< \brief ALMCS0[3] : PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddextUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddextdcUnderVoltageAlarm               = 3,   /**< \brief ALMCS0[3] : PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddextdcUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddevrsbUnderVoltageAlarm               = 3,   /**< \brief ALMCS0[3] : PMS_VMONP1_PMS_VMONP2_PMS_VMONP4_VddevrsbUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_OverVoltageAlarm                        = 4,   /**< \brief ALMCS0[4] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_OverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VdddclsOverVoltageAlarm                 = 4,   /**< \brief ALMCS0[4] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VdddclsOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddmOverVoltageAlarm                    = 4,   /**< \brief ALMCS0[4] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddmOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddpadOverVoltageAlarm                  = 4,   /**< \brief ALMCS0[4] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddpadOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphphy0OverVoltageAlarm               = 4,   /**< \brief ALMCS0[4] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphphy0OverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphphy1OverVoltageAlarm               = 4,   /**< \brief ALMCS0[4] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphphy1OverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddhsifOverVoltageAlarm                 = 4,   /**< \brief ALMCS0[4] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddhsifOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddsbOverVoltageAlarm                   = 4,   /**< \brief ALMCS0[4] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddsbOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpuaOverVoltageAlarm                 = 4,   /**< \brief ALMCS0[4] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpuaOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpubOverVoltageAlarm                 = 4,   /**< \brief ALMCS0[4] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpubOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpucOverVoltageAlarm                 = 4,   /**< \brief ALMCS0[4] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpucOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddppuOverVoltageAlarm                  = 4,   /**< \brief ALMCS0[4] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddppuOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphy0OverVoltageAlarm                 = 4,   /**< \brief ALMCS0[4] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphy0OverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphy1OverVoltageAlarm                 = 4,   /**< \brief ALMCS0[4] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphy1OverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddclkOverVoltageAlarm                  = 4,   /**< \brief ALMCS0[4] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddclkOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddlmuOverVoltageAlarm                  = 4,   /**< \brief ALMCS0[4] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddlmuOverVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_UnderVoltageAlarm                       = 5,   /**< \brief ALMCS0[5] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_UnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VdddclsUnderVoltageAlarm                = 5,   /**< \brief ALMCS0[5] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VdddclsUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddmUnderVoltageAlarm                   = 5,   /**< \brief ALMCS0[5] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddmUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddpadUnderVoltageAlarm                 = 5,   /**< \brief ALMCS0[5] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddpadUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphphy0UnderVoltageAlarm              = 5,   /**< \brief ALMCS0[5] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphphy0UnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphphy1UnderVoltageAlarm              = 5,   /**< \brief ALMCS0[5] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphphy1UnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddhsifUnderVoltageAlarm                = 5,   /**< \brief ALMCS0[5] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddhsifUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddsbUnderVoltageAlarm                  = 5,   /**< \brief ALMCS0[5] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddsbUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpuaUnderVoltageAlarm                = 5,   /**< \brief ALMCS0[5] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpuaUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpubUnderVoltageAlarm                = 5,   /**< \brief ALMCS0[5] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpubUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpucUnderVoltageAlarm                = 5,   /**< \brief ALMCS0[5] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddcpucUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddppuUnderVoltageAlarm                 = 5,   /**< \brief ALMCS0[5] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddppuUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphy0UnderVoltageAlarm                = 5,   /**< \brief ALMCS0[5] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphy0UnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphy1UnderVoltageAlarm                = 5,   /**< \brief ALMCS0[5] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_Vddphy1UnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddclkUnderVoltageAlarm                 = 5,   /**< \brief ALMCS0[5] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddclkUnderVoltageAlarm */
    IfxSmu_Alarm_CS_PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddlmuUnderVoltageAlarm                 = 5,   /**< \brief ALMCS0[5] : PMS_VMONP2_PMS_VMONP3_PMS_VMONP4_VddlmuUnderVoltageAlarm */
    IfxSmu_Alarm_CS_CSS_Key_usage_error                                                      = 10,  /**< \brief ALMCS0[10] : CSS_Key_usage_error */
    IfxSmu_Alarm_CS_CSS_Physical_error                                                       = 11,  /**< \brief ALMCS0[11] : CSS_Physical_error */
    IfxSmu_Alarm_CS_CSS_Auth_fail_error                                                      = 12,  /**< \brief ALMCS0[12] : CSS_Auth_fail_error */
    IfxSmu_Alarm_CS_CSS_Secured_domain_alarm                                                 = 13,  /**< \brief ALMCS0[13] : CSS_Secured_domain_alarm */
    IfxSmu_Alarm_CS_DEBUG_Dap_activeDapInterfaceActivated                                    = 15,  /**< \brief ALMCS0[15] : DEBUG_Dap_activeDapInterfaceActivated */
    IfxSmu_Alarm_CS_DEBUG_Trace_enTraceLogicEnabled                                          = 16,  /**< \brief ALMCS0[16] : DEBUG_Trace_enTraceLogicEnabled */
    IfxSmu_Alarm_CS_DEBUG_If_lckDebugInterfaceLocked                                         = 17,  /**< \brief ALMCS0[17] : DEBUG_If_lckDebugInterfaceLocked */
    IfxSmu_Alarm_CS_CSRM_CSROM_CsromAccessViolationError                                     = 20,  /**< \brief ALMCS0[20] : CSRM_CSROM_CsromAccessViolationError */
    IfxSmu_Alarm_CS_SBCU_BusErrorRelatedToASecurityTransactions                              = 25,  /**< \brief ALMCS0[25] : SBCU_BusErrorRelatedToASecurityTransactions */
    IfxSmu_Alarm_CS_CBCU_BusErrorRelatedToASecurityTransactions                              = 26,  /**< \brief ALMCS0[26] : CBCU_BusErrorRelatedToASecurityTransactions */
    IfxSmu_Alarm_CS_TBCU_BusErrorRelatedToASecurityTransactions                              = 27,  /**< \brief ALMCS0[27] : TBCU_BusErrorRelatedToASecurityTransactions */
    IfxSmu_Alarm_CS_CSBCU_BusErrorRelatedToASecurityTransactions                             = 28,  /**< \brief ALMCS0[28] : CSBCU_BusErrorRelatedToASecurityTransactions */
    IfxSmu_Alarm_CS_CLOCKING_SriClockSecurityError                                           = 30,  /**< \brief ALMCS0[30] : CLOCKING_SriClockSecurityError */
    IfxSmu_Alarm_CS_IR_EdcErrorWasDetectedByAnIcuForAServiceRequestWithCs1                   = 31,  /**< \brief ALMCS0[31] : IR_EdcErrorWasDetectedByAnIcuForAServiceRequestWithCs1 */
    IfxSmu_Alarm_CS_SMU_Smu_csSoftwareAlarm0                                                 = 32,  /**< \brief ALMCS1[0] : SMU_Smu_csSoftwareAlarm0 */
    IfxSmu_Alarm_CS_SMU_Smu_csSoftwareAlarm1                                                 = 33,  /**< \brief ALMCS1[1] : SMU_Smu_csSoftwareAlarm1 */
    IfxSmu_Alarm_CS_SMU_Smu_csSoftwareAlarm2                                                 = 34,  /**< \brief ALMCS1[2] : SMU_Smu_csSoftwareAlarm2 */
    IfxSmu_Alarm_CS_SMU_Smu_csSoftwareAlarm3                                                 = 35,  /**< \brief ALMCS1[3] : SMU_Smu_csSoftwareAlarm3 */
    IfxSmu_Alarm_CS_SMU_Smu_csSoftwareAlarm4                                                 = 36,  /**< \brief ALMCS1[4] : SMU_Smu_csSoftwareAlarm4 */
    IfxSmu_Alarm_CS_SMU_Smu_csSoftwareAlarm5                                                 = 37,  /**< \brief ALMCS1[5] : SMU_Smu_csSoftwareAlarm5 */
    IfxSmu_Alarm_CS_SMU_Smu_csSoftwareAlarm6                                                 = 38,  /**< \brief ALMCS1[6] : SMU_Smu_csSoftwareAlarm6 */
    IfxSmu_Alarm_CS_SMU_Smu_csSoftwareAlarm7                                                 = 39,  /**< \brief ALMCS1[7] : SMU_Smu_csSoftwareAlarm7 */
    IfxSmu_Alarm_CS_SRI0_SriXbarBusErrorEventSecurityAlarm                                   = 40,  /**< \brief ALMCS1[8] : SRI0_SriXbarBusErrorEventSecurityAlarm */
    IfxSmu_Alarm_CS_SRI1_SriXbarBusErrorEventSecurityAlarm                                   = 41,  /**< \brief ALMCS1[9] : SRI1_SriXbarBusErrorEventSecurityAlarm */
    IfxSmu_Alarm_CS_SRI2_SriXbarBusErrorEventSecurityAlarm                                   = 42,  /**< \brief ALMCS1[10] : SRI2_SriXbarBusErrorEventSecurityAlarm */
    IfxSmu_Alarm_CS_SRI3_SriXbarBusErrorEventSecurityAlarm                                   = 43,  /**< \brief ALMCS1[11] : SRI3_SriXbarBusErrorEventSecurityAlarm */
    IfxSmu_Alarm_CS_SRI4_SriXbarBusErrorEventSecurityAlarm                                   = 44,  /**< \brief ALMCS1[12] : SRI4_SriXbarBusErrorEventSecurityAlarm */
    IfxSmu_Alarm_CS_SMU_Smu_csRt0TimeoutAlarm                                                = 50,  /**< \brief ALMCS1[18] : SMU_Smu_csRt0TimeoutAlarm */
    IfxSmu_Alarm_CS_CPU0_CpuLockstepComparatorError                                          = 52,  /**< \brief ALMCS1[20] : CPU0_CpuLockstepComparatorError */
    IfxSmu_Alarm_CS_CPU0_CpuLockstepComparatorEnableError                                    = 52,  /**< \brief ALMCS1[20] : CPU0_CpuLockstepComparatorEnableError */
    IfxSmu_Alarm_CS_CPU0_CpuInstructionFetchSriInterfaceEdcError                             = 53,  /**< \brief ALMCS1[21] : CPU0_CpuInstructionFetchSriInterfaceEdcError */
    IfxSmu_Alarm_CS_CPU0_CpuDataSriInterfaceEdcError                                         = 54,  /**< \brief ALMCS1[22] : CPU0_CpuDataSriInterfaceEdcError */
    IfxSmu_Alarm_CS_CPU0_CpuDlmuError                                                        = 54,  /**< \brief ALMCS1[22] : CPU0_CpuDlmuError */
    IfxSmu_Alarm_CS_SRI0_SriXbarAddressPhaseEccErrorAlarm                                    = 56,  /**< \brief ALMCS1[24] : SRI0_SriXbarAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_CS_SRI0_SriXbarWriteDataEccErrorAlarm                                       = 57,  /**< \brief ALMCS1[25] : SRI0_SriXbarWriteDataEccErrorAlarm */
    IfxSmu_Alarm_CS_SRI1_SriXbarAddressPhaseEccErrorAlarm                                    = 58,  /**< \brief ALMCS1[26] : SRI1_SriXbarAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_CS_SRI1_SriXbarWriteDataEccErrorAlarm                                       = 59,  /**< \brief ALMCS1[27] : SRI1_SriXbarWriteDataEccErrorAlarm */
    IfxSmu_Alarm_CS_SRI4_SriXbarAddressPhaseEccErrorAlarm                                    = 60,  /**< \brief ALMCS1[28] : SRI4_SriXbarAddressPhaseEccErrorAlarm */
    IfxSmu_Alarm_CS_SRI4_SriXbarWriteDataEccErrorAlarm                                       = 61,  /**< \brief ALMCS1[29] : SRI4_SriXbarWriteDataEccErrorAlarm */
    IfxSmu_Alarm_SH_CPUcs_CpuLockstepComparatorError                                         = 0,   /**< \brief ALMSH0[0] : CPUcs_CpuLockstepComparatorError */
    IfxSmu_Alarm_SH_CPUcs_CpuLockstepComparatorEnableError                                   = 0,   /**< \brief ALMSH0[0] : CPUcs_CpuLockstepComparatorEnableError */
    IfxSmu_Alarm_SH_CPUcs_CpuAccessProtectionError                                           = 1,   /**< \brief ALMSH0[1] : CPUcs_CpuAccessProtectionError */
    IfxSmu_Alarm_SH_CPUcs_CpuCfiAccessProtectionError                                        = 1,   /**< \brief ALMSH0[1] : CPUcs_CpuCfiAccessProtectionError */
    IfxSmu_Alarm_SH_CPUcs_CpuFlashInterfaceComparatorError                                   = 2,   /**< \brief ALMSH0[2] : CPUcs_CpuFlashInterfaceComparatorError */
    IfxSmu_Alarm_SH_CPUcs_CpuSwapMapSelectionError                                           = 2,   /**< \brief ALMSH0[2] : CPUcs_CpuSwapMapSelectionError */
    IfxSmu_Alarm_SH_CPUcs_CpuInstructionFetchSriInterfaceEdcError                            = 5,   /**< \brief ALMSH0[5] : CPUcs_CpuInstructionFetchSriInterfaceEdcError */
    IfxSmu_Alarm_SH_CPUcs_CpuDataSriInterfaceEdcError                                        = 6,   /**< \brief ALMSH0[6] : CPUcs_CpuDataSriInterfaceEdcError */
    IfxSmu_Alarm_SH_CPUcs_CpuDlmuError                                                       = 6,   /**< \brief ALMSH0[6] : CPUcs_CpuDlmuError */
    IfxSmu_Alarm_SH_NVM_FSI1_NvmIncorrectBankMonitoring                                      = 14,  /**< \brief ALMSH0[14] : NVM_FSI1_NvmIncorrectBankMonitoring */
    IfxSmu_Alarm_SH_NVM_FSI1_NvmStaticConfigurationsMisrError                                = 15,  /**< \brief ALMSH0[15] : NVM_FSI1_NvmStaticConfigurationsMisrError */
    IfxSmu_Alarm_SH_NVM_DFRWB1_DflashStaticConfigurationsMisrError                           = 16,  /**< \brief ALMSH0[16] : NVM_DFRWB1_DflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SH_NVM_PFRWBCS_PflashDynamicConfigurationsSffError                          = 17,  /**< \brief ALMSH0[17] : NVM_PFRWBCS_PflashDynamicConfigurationsSffError */
    IfxSmu_Alarm_SH_NVM_PFRWBCS_PflashEccSingleBitError                                      = 20,  /**< \brief ALMSH0[20] : NVM_PFRWBCS_PflashEccSingleBitError */
    IfxSmu_Alarm_SH_NVM_PFRWBCS_PflashEccError                                               = 20,  /**< \brief ALMSH0[20] : NVM_PFRWBCS_PflashEccError */
    IfxSmu_Alarm_SH_NVM_PFRWBCS_PflashEccDoubleBitError                                      = 21,  /**< \brief ALMSH0[21] : NVM_PFRWBCS_PflashEccDoubleBitError */
    IfxSmu_Alarm_SH_NVM_PFRWBCS_PflashEdcError                                               = 21,  /**< \brief ALMSH0[21] : NVM_PFRWBCS_PflashEdcError */
    IfxSmu_Alarm_SH_NVM_PFRWBCS_PflashEccSingleBitErrorAddressBufferFull                     = 22,  /**< \brief ALMSH0[22] : NVM_PFRWBCS_PflashEccSingleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SH_NVM_PFRWBCS_PflashEccDoubleBitErrorAddressBufferFull                     = 23,  /**< \brief ALMSH0[23] : NVM_PFRWBCS_PflashEccDoubleBitErrorAddressBufferFull */
    IfxSmu_Alarm_SH_NVM_PFRWBCS_PflashEccUncorrctableErrorAddressBufferFull                  = 24,  /**< \brief ALMSH0[24] : NVM_PFRWBCS_PflashEccUncorrctableErrorAddressBufferFull */
    IfxSmu_Alarm_SH_NVM_PFRWBCS_PflashStaticConfigurationsMisrError                          = 25,  /**< \brief ALMSH0[25] : NVM_PFRWBCS_PflashStaticConfigurationsMisrError */
    IfxSmu_Alarm_SH_WTU_WtuCpucsWdtOverflowaccessErrorAlarm                                  = 31,  /**< \brief ALMSH0[31] : WTU_WtuCpucsWdtOverflowaccessErrorAlarm */
    IfxSmu_Alarm_SH_CSS_Shared_domain_alarm0                                                 = 32,  /**< \brief ALMSH1[0] : CSS_Shared_domain_alarm0 */
    IfxSmu_Alarm_SH_CSS_Shared_domain_alarm1                                                 = 33,  /**< \brief ALMSH1[1] : CSS_Shared_domain_alarm1 */
    IfxSmu_Alarm_SH_CSS_Shared_domain_alarm2                                                 = 34,  /**< \brief ALMSH1[2] : CSS_Shared_domain_alarm2 */
    IfxSmu_Alarm_SH_CSS_Shared_domain_alarm3                                                 = 35,  /**< \brief ALMSH1[3] : CSS_Shared_domain_alarm3 */
    IfxSmu_Alarm_SH_CSS_Shared_domain_alarm4                                                 = 36,  /**< \brief ALMSH1[4] : CSS_Shared_domain_alarm4 */
    IfxSmu_Alarm_SH_CSS_Shared_domain_alarm5                                                 = 37,  /**< \brief ALMSH1[5] : CSS_Shared_domain_alarm5 */
    IfxSmu_Alarm_SH_CSS_CssSffUncorrectableErrorAlarm                                        = 39,  /**< \brief ALMSH1[7] : CSS_CssSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SH_CSRM_CSCU_CscuSffUncorrectableError                                      = 42,  /**< \brief ALMSH1[10] : CSRM_CSCU_CscuSffUncorrectableError */
    IfxSmu_Alarm_SH_CSRM_TRNG_TrngSffUncorrectableError                                      = 43,  /**< \brief ALMSH1[11] : CSRM_TRNG_TrngSffUncorrectableError */
    IfxSmu_Alarm_SH_CSRM_PKC_PkcSffUncorrectableError                                        = 44,  /**< \brief ALMSH1[12] : CSRM_PKC_PkcSffUncorrectableError */
    IfxSmu_Alarm_SH_CSBCU_CsbcuSffUncorrectableErrorAlarm                                    = 47,  /**< \brief ALMSH1[15] : CSBCU_CsbcuSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_SH_CSBCU_BusErrorRelatedToNonSecurityTransactionsAndDetectedEdcErrors       = 48,  /**< \brief ALMSH1[16] : CSBCU_BusErrorRelatedToNonSecurityTransactionsAndDetectedEdcErrors */
    IfxSmu_Alarm_SH_VMT_DMTU0_DmtuMiscellaneousError                                         = 64,  /**< \brief ALMSH2[0] : VMT_DMTU0_DmtuMiscellaneousError */
    IfxSmu_Alarm_SH_VMT_DMTU0_DmtuCorrectableError                                           = 65,  /**< \brief ALMSH2[1] : VMT_DMTU0_DmtuCorrectableError */
    IfxSmu_Alarm_SH_VMT_DMTU0_DmtuUncorrectableError                                         = 66,  /**< \brief ALMSH2[2] : VMT_DMTU0_DmtuUncorrectableError */
    IfxSmu_Alarm_SH_VMT_DMTU1_DmtuMiscellaneousError                                         = 67,  /**< \brief ALMSH2[3] : VMT_DMTU1_DmtuMiscellaneousError */
    IfxSmu_Alarm_SH_VMT_DMTU1_DmtuCorrectableError                                           = 68,  /**< \brief ALMSH2[4] : VMT_DMTU1_DmtuCorrectableError */
    IfxSmu_Alarm_SH_VMT_DMTU1_DmtuUncorrectableError                                         = 69,  /**< \brief ALMSH2[5] : VMT_DMTU1_DmtuUncorrectableError */
    IfxSmu_Alarm_SH_VMT_DMTU2_DmtuMiscellaneousError                                         = 70,  /**< \brief ALMSH2[6] : VMT_DMTU2_DmtuMiscellaneousError */
    IfxSmu_Alarm_SH_VMT_DMTU2_DmtuCorrectableError                                           = 71,  /**< \brief ALMSH2[7] : VMT_DMTU2_DmtuCorrectableError */
    IfxSmu_Alarm_SH_VMT_DMTU2_DmtuUncorrectableError                                         = 72,  /**< \brief ALMSH2[8] : VMT_DMTU2_DmtuUncorrectableError */
    IfxSmu_Alarm_SH_VMT_DMTU3_DmtuMiscellaneousError                                         = 73,  /**< \brief ALMSH2[9] : VMT_DMTU3_DmtuMiscellaneousError */
    IfxSmu_Alarm_SH_VMT_DMTU3_DmtuCorrectableError                                           = 74,  /**< \brief ALMSH2[10] : VMT_DMTU3_DmtuCorrectableError */
    IfxSmu_Alarm_SH_VMT_DMTU3_DmtuUncorrectableError                                         = 75,  /**< \brief ALMSH2[11] : VMT_DMTU3_DmtuUncorrectableError */
    IfxSmu_Alarm_SH_VMT_DMTU4_DmtuMiscellaneousError                                         = 76,  /**< \brief ALMSH2[12] : VMT_DMTU4_DmtuMiscellaneousError */
    IfxSmu_Alarm_SH_VMT_DMTU4_DmtuCorrectableError                                           = 77,  /**< \brief ALMSH2[13] : VMT_DMTU4_DmtuCorrectableError */
    IfxSmu_Alarm_SH_VMT_DMTU4_DmtuUncorrectableError                                         = 78,  /**< \brief ALMSH2[14] : VMT_DMTU4_DmtuUncorrectableError */
    IfxSmu_Alarm_SH_VMT_DMTU5_DmtuMiscellaneousError                                         = 79,  /**< \brief ALMSH2[15] : VMT_DMTU5_DmtuMiscellaneousError */
    IfxSmu_Alarm_SH_VMT_DMTU5_DmtuCorrectableError                                           = 80,  /**< \brief ALMSH2[16] : VMT_DMTU5_DmtuCorrectableError */
    IfxSmu_Alarm_SH_VMT_DMTU5_DmtuUncorrectableError                                         = 81,  /**< \brief ALMSH2[17] : VMT_DMTU5_DmtuUncorrectableError */
    IfxSmu_Alarm_SH_VMT_DMTU6_DmtuMiscellaneousError                                         = 82,  /**< \brief ALMSH2[18] : VMT_DMTU6_DmtuMiscellaneousError */
    IfxSmu_Alarm_SH_VMT_DMTU6_DmtuCorrectableError                                           = 83,  /**< \brief ALMSH2[19] : VMT_DMTU6_DmtuCorrectableError */
    IfxSmu_Alarm_SH_VMT_DMTU6_DmtuUncorrectableError                                         = 84,  /**< \brief ALMSH2[20] : VMT_DMTU6_DmtuUncorrectableError */
    IfxSmu_Alarm_STDBY_PMS_VMONP0_VddUnderVoltageAlarm                                       = 0,   /**< \brief ALMSTDBY0[0] : PMS_VMONP0_VddUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP1_VddextUnderVoltageAlarm                                    = 1,   /**< \brief ALMSTDBY0[1] : PMS_VMONP1_VddextUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP2_UnderVoltageAlarm                                          = 2,   /**< \brief ALMSTDBY0[2] : PMS_VMONP2_UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP2_VddextdcUnderVoltageAlarm                                  = 3,   /**< \brief ALMSTDBY0[3] : PMS_VMONP2_VddextdcUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP3_VdddclsUnderVoltageAlarm                                   = 4,   /**< \brief ALMSTDBY0[4] : PMS_VMONP3_VdddclsUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddevrsbUnderVoltageAlarm                                  = 5,   /**< \brief ALMSTDBY0[5] : PMS_VMONP4_VddevrsbUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddmUnderVoltageAlarm                                      = 6,   /**< \brief ALMSTDBY0[6] : PMS_VMONP4_VddmUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_Vddphphy0UnderVoltageAlarm                                 = 7,   /**< \brief ALMSTDBY0[7] : PMS_VMONP4_Vddphphy0UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_Vddphphy1UnderVoltageAlarm                                 = 8,   /**< \brief ALMSTDBY0[8] : PMS_VMONP4_Vddphphy1UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_Vddphphy2UnderVoltageAlarm                                 = 9,   /**< \brief ALMSTDBY0[9] : PMS_VMONP4_Vddphphy2UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddhsifUnderVoltageAlarm                                   = 10,  /**< \brief ALMSTDBY0[10] : PMS_VMONP4_VddhsifUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddpadUnderVoltageAlarm                                    = 11,  /**< \brief ALMSTDBY0[11] : PMS_VMONP4_VddpadUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddcpuaUnderVoltageAlarm                                   = 12,  /**< \brief ALMSTDBY0[12] : PMS_VMONP4_VddcpuaUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddcpubUnderVoltageAlarm                                   = 13,  /**< \brief ALMSTDBY0[13] : PMS_VMONP4_VddcpubUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddcpucUnderVoltageAlarm                                   = 14,  /**< \brief ALMSTDBY0[14] : PMS_VMONP4_VddcpucUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddppuUnderVoltageAlarm                                    = 15,  /**< \brief ALMSTDBY0[15] : PMS_VMONP4_VddppuUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddlmuUnderVoltageAlarm                                    = 16,  /**< \brief ALMSTDBY0[16] : PMS_VMONP4_VddlmuUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_Vddphy0UnderVoltageAlarm                                   = 17,  /**< \brief ALMSTDBY0[17] : PMS_VMONP4_Vddphy0UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_Vddphy1UnderVoltageAlarm                                   = 18,  /**< \brief ALMSTDBY0[18] : PMS_VMONP4_Vddphy1UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_Vddphy2UnderVoltageAlarm                                   = 19,  /**< \brief ALMSTDBY0[19] : PMS_VMONP4_Vddphy2UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP0_VddOverVoltageAlarm                                        = 32,  /**< \brief ALMSTDBY1[0] : PMS_VMONP0_VddOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP1_VddextOverVoltageAlarm                                     = 33,  /**< \brief ALMSTDBY1[1] : PMS_VMONP1_VddextOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP2_OverVoltageAlarm                                           = 34,  /**< \brief ALMSTDBY1[2] : PMS_VMONP2_OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP2_VddextdcOverVoltageAlarm                                   = 35,  /**< \brief ALMSTDBY1[3] : PMS_VMONP2_VddextdcOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP3_VdddclsOverVoltageAlarm                                    = 36,  /**< \brief ALMSTDBY1[4] : PMS_VMONP3_VdddclsOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddevrsbOverVoltageAlarm                                   = 37,  /**< \brief ALMSTDBY1[5] : PMS_VMONP4_VddevrsbOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddmOverVoltageAlarm                                       = 38,  /**< \brief ALMSTDBY1[6] : PMS_VMONP4_VddmOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_Vddphphy0OverVoltageAlarm                                  = 39,  /**< \brief ALMSTDBY1[7] : PMS_VMONP4_Vddphphy0OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_Vddphphy1OverVoltageAlarm                                  = 40,  /**< \brief ALMSTDBY1[8] : PMS_VMONP4_Vddphphy1OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_Vddphphy2OverVoltageAlarm                                  = 41,  /**< \brief ALMSTDBY1[9] : PMS_VMONP4_Vddphphy2OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddhsifOverVoltageAlarm                                    = 42,  /**< \brief ALMSTDBY1[10] : PMS_VMONP4_VddhsifOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddpadOverVoltageAlarm                                     = 43,  /**< \brief ALMSTDBY1[11] : PMS_VMONP4_VddpadOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddcpuaOverVoltageAlarm                                    = 44,  /**< \brief ALMSTDBY1[12] : PMS_VMONP4_VddcpuaOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddcpubOverVoltageAlarm                                    = 45,  /**< \brief ALMSTDBY1[13] : PMS_VMONP4_VddcpubOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddcpucOverVoltageAlarm                                    = 46,  /**< \brief ALMSTDBY1[14] : PMS_VMONP4_VddcpucOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddppuOverVoltageAlarm                                     = 47,  /**< \brief ALMSTDBY1[15] : PMS_VMONP4_VddppuOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_VddlmuOverVoltageAlarm                                     = 48,  /**< \brief ALMSTDBY1[16] : PMS_VMONP4_VddlmuOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_Vddphy0OverVoltageAlarm                                    = 49,  /**< \brief ALMSTDBY1[17] : PMS_VMONP4_Vddphy0OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_Vddphy1OverVoltageAlarm                                    = 50,  /**< \brief ALMSTDBY1[18] : PMS_VMONP4_Vddphy1OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP4_Vddphy2OverVoltageAlarm                                    = 51,  /**< \brief ALMSTDBY1[19] : PMS_VMONP4_Vddphy2OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_VddevrsbUnderVoltageAlarm                                  = 64,  /**< \brief ALMSTDBY2[0] : PMS_VMONS0_VddevrsbUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_VddextUnderVoltageAlarm                                    = 65,  /**< \brief ALMSTDBY2[1] : PMS_VMONS0_VddextUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_VddmUnderVoltageAlarm                                      = 66,  /**< \brief ALMSTDBY2[2] : PMS_VMONS0_VddmUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_VddflexUnderVoltageAlarm                                   = 67,  /**< \brief ALMSTDBY2[3] : PMS_VMONS0_VddflexUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_VddUnderVoltageAlarm                                       = 68,  /**< \brief ALMSTDBY2[4] : PMS_VMONS0_VddUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_Vddpms0UnderVoltageAlarm                                   = 69,  /**< \brief ALMSTDBY2[5] : PMS_VMONS0_Vddpms0UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_Vddpms1UnderVoltageAlarm                                   = 70,  /**< \brief ALMSTDBY2[6] : PMS_VMONS0_Vddpms1UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_Vddpms2UnderVoltageAlarm                                   = 71,  /**< \brief ALMSTDBY2[7] : PMS_VMONS0_Vddpms2UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_VddsbramUnderVoltageAlarm                                  = 72,  /**< \brief ALMSTDBY2[8] : PMS_VMONS0_VddsbramUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_VddpadUnderVoltageAlarm                                    = 73,  /**< \brief ALMSTDBY2[9] : PMS_VMONS0_VddpadUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_VddclkUnderVoltageAlarm                                    = 74,  /**< \brief ALMSTDBY2[10] : PMS_VMONS0_VddclkUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_Vddphphy0UnderVoltageAlarm                                 = 75,  /**< \brief ALMSTDBY2[11] : PMS_VMONS1_Vddphphy0UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_Vddphphy1UnderVoltageAlarm                                 = 76,  /**< \brief ALMSTDBY2[12] : PMS_VMONS1_Vddphphy1UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_Vddphphy2UnderVoltageAlarm                                 = 77,  /**< \brief ALMSTDBY2[13] : PMS_VMONS1_Vddphphy2UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_VddhsifUnderVoltageAlarm                                   = 78,  /**< \brief ALMSTDBY2[14] : PMS_VMONS1_VddhsifUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_Vddphy0UnderVoltageAlarm                                   = 79,  /**< \brief ALMSTDBY2[15] : PMS_VMONS1_Vddphy0UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_Vddphy1UnderVoltageAlarm                                   = 80,  /**< \brief ALMSTDBY2[16] : PMS_VMONS1_Vddphy1UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_Vddphy2UnderVoltageAlarm                                   = 81,  /**< \brief ALMSTDBY2[17] : PMS_VMONS1_Vddphy2UnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_VddcpuaUnderVoltageAlarm                                   = 82,  /**< \brief ALMSTDBY2[18] : PMS_VMONS1_VddcpuaUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_VddcpubUnderVoltageAlarm                                   = 83,  /**< \brief ALMSTDBY2[19] : PMS_VMONS1_VddcpubUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_VddcpucUnderVoltageAlarm                                   = 84,  /**< \brief ALMSTDBY2[20] : PMS_VMONS1_VddcpucUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_VddppuUnderVoltageAlarm                                    = 85,  /**< \brief ALMSTDBY2[21] : PMS_VMONS1_VddppuUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_VddlmuUnderVoltageAlarm                                    = 86,  /**< \brief ALMSTDBY2[22] : PMS_VMONS1_VddlmuUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP3_VddextdcUnderVoltageAlarm                                  = 87,  /**< \brief ALMSTDBY2[23] : PMS_VMONP3_VddextdcUnderVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_VddevrsbOverVoltageAlarm                                   = 96,  /**< \brief ALMSTDBY3[0] : PMS_VMONS0_VddevrsbOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_VddextOverVoltageAlarm                                     = 97,  /**< \brief ALMSTDBY3[1] : PMS_VMONS0_VddextOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_VddmOverVoltageAlarm                                       = 98,  /**< \brief ALMSTDBY3[2] : PMS_VMONS0_VddmOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_VddflexOverVoltageAlarm                                    = 99,  /**< \brief ALMSTDBY3[3] : PMS_VMONS0_VddflexOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_VddOverVoltageAlarm                                        = 100, /**< \brief ALMSTDBY3[4] : PMS_VMONS0_VddOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_Vddpms0OverVoltageAlarm                                    = 101, /**< \brief ALMSTDBY3[5] : PMS_VMONS0_Vddpms0OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_Vddpms1OverVoltageAlarm                                    = 102, /**< \brief ALMSTDBY3[6] : PMS_VMONS0_Vddpms1OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_Vddpms2OverVoltageAlarm                                    = 103, /**< \brief ALMSTDBY3[7] : PMS_VMONS0_Vddpms2OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_VddsbramOverVoltageAlarm                                   = 104, /**< \brief ALMSTDBY3[8] : PMS_VMONS0_VddsbramOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_VddpadOverVoltageAlarm                                     = 105, /**< \brief ALMSTDBY3[9] : PMS_VMONS0_VddpadOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS0_VddclkOverVoltageAlarm                                     = 106, /**< \brief ALMSTDBY3[10] : PMS_VMONS0_VddclkOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_Vddphphy0OverVoltageAlarm                                  = 107, /**< \brief ALMSTDBY3[11] : PMS_VMONS1_Vddphphy0OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_Vddphphy1OverVoltageAlarm                                  = 108, /**< \brief ALMSTDBY3[12] : PMS_VMONS1_Vddphphy1OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_Vddphphy2OverVoltageAlarm                                  = 109, /**< \brief ALMSTDBY3[13] : PMS_VMONS1_Vddphphy2OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_VddhsifOverVoltageAlarm                                    = 110, /**< \brief ALMSTDBY3[14] : PMS_VMONS1_VddhsifOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_Vddphy0OverVoltageAlarm                                    = 111, /**< \brief ALMSTDBY3[15] : PMS_VMONS1_Vddphy0OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_Vddphy1OverVoltageAlarm                                    = 112, /**< \brief ALMSTDBY3[16] : PMS_VMONS1_Vddphy1OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_Vddphy2OverVoltageAlarm                                    = 113, /**< \brief ALMSTDBY3[17] : PMS_VMONS1_Vddphy2OverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_VddcpuaOverVoltageAlarm                                    = 114, /**< \brief ALMSTDBY3[18] : PMS_VMONS1_VddcpuaOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_VddcpubOverVoltageAlarm                                    = 115, /**< \brief ALMSTDBY3[19] : PMS_VMONS1_VddcpubOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_VddcpucOverVoltageAlarm                                    = 116, /**< \brief ALMSTDBY3[20] : PMS_VMONS1_VddcpucOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_VddppuOverVoltageAlarm                                     = 117, /**< \brief ALMSTDBY3[21] : PMS_VMONS1_VddppuOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONS1_VddlmuOverVoltageAlarm                                     = 118, /**< \brief ALMSTDBY3[22] : PMS_VMONS1_VddlmuOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_PMS_VMONP3_VddextdcOverVoltageAlarm                                   = 119, /**< \brief ALMSTDBY3[23] : PMS_VMONP3_VddextdcOverVoltageAlarm */
    IfxSmu_Alarm_STDBY_SMU_SMU_CS_Smu_csCriticalAlarm                                        = 128, /**< \brief ALMSTDBY4[0] : SMU_SMU_CS_Smu_csCriticalAlarm */
    IfxSmu_Alarm_STDBY_SMU_SMU_CS_Smu_csAliveAlarm                                           = 129, /**< \brief ALMSTDBY4[1] : SMU_SMU_CS_Smu_csAliveAlarm */
    IfxSmu_Alarm_STDBY_SMU_SMU_SAFE0_Smu_safe0AliveAlarm                                     = 130, /**< \brief ALMSTDBY4[2] : SMU_SMU_SAFE0_Smu_safe0AliveAlarm */
    IfxSmu_Alarm_STDBY_SMU_SMU_SAFE1_Smu_safe1AliveAlarm                                     = 131, /**< \brief ALMSTDBY4[3] : SMU_SMU_SAFE1_Smu_safe1AliveAlarm */
    IfxSmu_Alarm_STDBY_SMU_SMU_SAFE0_Smu_safe0CriticalAlarm                                  = 132, /**< \brief ALMSTDBY4[4] : SMU_SMU_SAFE0_Smu_safe0CriticalAlarm */
    IfxSmu_Alarm_STDBY_SMU_SMU_SAFE1_Smu_safe1CriticalAlarm                                  = 133, /**< \brief ALMSTDBY4[5] : SMU_SMU_SAFE1_Smu_safe1CriticalAlarm */
    IfxSmu_Alarm_STDBY_SCR_XramUncorrectableError                                            = 134, /**< \brief ALMSTDBY4[6] : SCR_XramUncorrectableError */
    IfxSmu_Alarm_STDBY_SCR_IramUncorrectableError                                            = 135, /**< \brief ALMSTDBY4[7] : SCR_IramUncorrectableError */
    IfxSmu_Alarm_STDBY_PMS_DTS_PmsSffUncorrectableErrorAlarm                                 = 136, /**< \brief ALMSTDBY4[8] : PMS_DTS_PmsSffUncorrectableErrorAlarm */
    IfxSmu_Alarm_STDBY_PMS_DTS_Pms_dts0ThermalShutDownAlarm                                  = 137, /**< \brief ALMSTDBY4[9] : PMS_DTS_Pms_dts0ThermalShutDownAlarm */
    IfxSmu_Alarm_STDBY_PMS_DTS_Pms_dts0UnderTemperatureAlarm                                 = 138, /**< \brief ALMSTDBY4[10] : PMS_DTS_Pms_dts0UnderTemperatureAlarm */
    IfxSmu_Alarm_STDBY_PMS_DTS_Pms_dts0OverTemperatureAlarm                                  = 139, /**< \brief ALMSTDBY4[11] : PMS_DTS_Pms_dts0OverTemperatureAlarm */
    IfxSmu_Alarm_STDBY_CLOCKING_SystempllClockAliveError                                     = 140, /**< \brief ALMSTDBY4[12] : CLOCKING_SystempllClockAliveError */
    IfxSmu_Alarm_STDBY_PMS_EvrcShortToLowAlarm                                               = 141, /**< \brief ALMSTDBY4[13] : PMS_EvrcShortToLowAlarm */
    IfxSmu_Alarm_STDBY_PMS_EvrcShortToHighAlarm                                              = 142, /**< \brief ALMSTDBY4[14] : PMS_EvrcShortToHighAlarm */
    IfxSmu_Alarm_STDBY_PORT_PAD_Ok_pads_bot                                                  = 143, /**< \brief ALMSTDBY4[15] : PORT_PAD_Ok_pads_bot */
    IfxSmu_Alarm_STDBY_PORT_PAD_Ok_pads_rth                                                  = 143, /**< \brief ALMSTDBY4[15] : PORT_PAD_Ok_pads_rth */
    IfxSmu_Alarm_STDBY_PORT_PAD_Ok_pads_top                                                  = 143, /**< \brief ALMSTDBY4[15] : PORT_PAD_Ok_pads_top */
    IfxSmu_Alarm_STDBY_PORT_PAD_Ok_pads_lef                                                  = 143, /**< \brief ALMSTDBY4[15] : PORT_PAD_Ok_pads_lef */
    IfxSmu_Alarm_STDBY_CLOCKING_SystempllKpredividerkdividerError                            = 144, /**< \brief ALMSTDBY4[16] : CLOCKING_SystempllKpredividerkdividerError */
    IfxSmu_Alarm_STDBY_CLOCKING_SystemClockDividerError                                      = 144, /**< \brief ALMSTDBY4[16] : CLOCKING_SystemClockDividerError */
    IfxSmu_Alarm_STDBY_SMU_SAFE0_SMU_SAFE1_SMU_CS_Smu_safe01Smu_csSffUncorrectableErrorAlarm = 145, /**< \brief ALMSTDBY4[17] : SMU_SAFE0_SMU_SAFE1_SMU_CS_Smu_safe01Smu_csSffUncorrectableErrorAlarm */
}IfxSmu_Alarm;

/** \} */

#endif /* IFXSMU_CFG_H */
