
HARD_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009750  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  08009920  08009920  00019920  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d9c  08009d9c  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  08009d9c  08009d9c  00019d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009da4  08009da4  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009da4  08009da4  00019da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009da8  08009da8  00019da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08009dac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003ec  200001ec  08009f98  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005d8  08009f98  000205d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f257  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022b3  00000000  00000000  0002f473  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb8  00000000  00000000  00031728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000de0  00000000  00000000  000325e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002f11  00000000  00000000  000333c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010a8e  00000000  00000000  000362d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de9ab  00000000  00000000  00046d5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012570a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050a0  00000000  00000000  0012575c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009908 	.word	0x08009908

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f0 	.word	0x200001f0
 800020c:	08009908 	.word	0x08009908

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b974 	b.w	8000fc8 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	468e      	mov	lr, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14d      	bne.n	8000da2 <__udivmoddi4+0xaa>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4694      	mov	ip, r2
 8000d0a:	d969      	bls.n	8000de0 <__udivmoddi4+0xe8>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b152      	cbz	r2, 8000d28 <__udivmoddi4+0x30>
 8000d12:	fa01 f302 	lsl.w	r3, r1, r2
 8000d16:	f1c2 0120 	rsb	r1, r2, #32
 8000d1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d22:	ea41 0e03 	orr.w	lr, r1, r3
 8000d26:	4094      	lsls	r4, r2
 8000d28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d2c:	0c21      	lsrs	r1, r4, #16
 8000d2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d32:	fa1f f78c 	uxth.w	r7, ip
 8000d36:	fb08 e316 	mls	r3, r8, r6, lr
 8000d3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d3e:	fb06 f107 	mul.w	r1, r6, r7
 8000d42:	4299      	cmp	r1, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x64>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d4e:	f080 811f 	bcs.w	8000f90 <__udivmoddi4+0x298>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 811c 	bls.w	8000f90 <__udivmoddi4+0x298>
 8000d58:	3e02      	subs	r6, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1a5b      	subs	r3, r3, r1
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d64:	fb08 3310 	mls	r3, r8, r0, r3
 8000d68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d6c:	fb00 f707 	mul.w	r7, r0, r7
 8000d70:	42a7      	cmp	r7, r4
 8000d72:	d90a      	bls.n	8000d8a <__udivmoddi4+0x92>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7c:	f080 810a 	bcs.w	8000f94 <__udivmoddi4+0x29c>
 8000d80:	42a7      	cmp	r7, r4
 8000d82:	f240 8107 	bls.w	8000f94 <__udivmoddi4+0x29c>
 8000d86:	4464      	add	r4, ip
 8000d88:	3802      	subs	r0, #2
 8000d8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d8e:	1be4      	subs	r4, r4, r7
 8000d90:	2600      	movs	r6, #0
 8000d92:	b11d      	cbz	r5, 8000d9c <__udivmoddi4+0xa4>
 8000d94:	40d4      	lsrs	r4, r2
 8000d96:	2300      	movs	r3, #0
 8000d98:	e9c5 4300 	strd	r4, r3, [r5]
 8000d9c:	4631      	mov	r1, r6
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d909      	bls.n	8000dba <__udivmoddi4+0xc2>
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	f000 80ef 	beq.w	8000f8a <__udivmoddi4+0x292>
 8000dac:	2600      	movs	r6, #0
 8000dae:	e9c5 0100 	strd	r0, r1, [r5]
 8000db2:	4630      	mov	r0, r6
 8000db4:	4631      	mov	r1, r6
 8000db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dba:	fab3 f683 	clz	r6, r3
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	d14a      	bne.n	8000e58 <__udivmoddi4+0x160>
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d302      	bcc.n	8000dcc <__udivmoddi4+0xd4>
 8000dc6:	4282      	cmp	r2, r0
 8000dc8:	f200 80f9 	bhi.w	8000fbe <__udivmoddi4+0x2c6>
 8000dcc:	1a84      	subs	r4, r0, r2
 8000dce:	eb61 0303 	sbc.w	r3, r1, r3
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	469e      	mov	lr, r3
 8000dd6:	2d00      	cmp	r5, #0
 8000dd8:	d0e0      	beq.n	8000d9c <__udivmoddi4+0xa4>
 8000dda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dde:	e7dd      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000de0:	b902      	cbnz	r2, 8000de4 <__udivmoddi4+0xec>
 8000de2:	deff      	udf	#255	; 0xff
 8000de4:	fab2 f282 	clz	r2, r2
 8000de8:	2a00      	cmp	r2, #0
 8000dea:	f040 8092 	bne.w	8000f12 <__udivmoddi4+0x21a>
 8000dee:	eba1 010c 	sub.w	r1, r1, ip
 8000df2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df6:	fa1f fe8c 	uxth.w	lr, ip
 8000dfa:	2601      	movs	r6, #1
 8000dfc:	0c20      	lsrs	r0, r4, #16
 8000dfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e02:	fb07 1113 	mls	r1, r7, r3, r1
 8000e06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0a:	fb0e f003 	mul.w	r0, lr, r3
 8000e0e:	4288      	cmp	r0, r1
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x12c>
 8000e12:	eb1c 0101 	adds.w	r1, ip, r1
 8000e16:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x12a>
 8000e1c:	4288      	cmp	r0, r1
 8000e1e:	f200 80cb 	bhi.w	8000fb8 <__udivmoddi4+0x2c0>
 8000e22:	4643      	mov	r3, r8
 8000e24:	1a09      	subs	r1, r1, r0
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e34:	fb0e fe00 	mul.w	lr, lr, r0
 8000e38:	45a6      	cmp	lr, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x156>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e44:	d202      	bcs.n	8000e4c <__udivmoddi4+0x154>
 8000e46:	45a6      	cmp	lr, r4
 8000e48:	f200 80bb 	bhi.w	8000fc2 <__udivmoddi4+0x2ca>
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	eba4 040e 	sub.w	r4, r4, lr
 8000e52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e56:	e79c      	b.n	8000d92 <__udivmoddi4+0x9a>
 8000e58:	f1c6 0720 	rsb	r7, r6, #32
 8000e5c:	40b3      	lsls	r3, r6
 8000e5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e66:	fa20 f407 	lsr.w	r4, r0, r7
 8000e6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6e:	431c      	orrs	r4, r3
 8000e70:	40f9      	lsrs	r1, r7
 8000e72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e76:	fa00 f306 	lsl.w	r3, r0, r6
 8000e7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e7e:	0c20      	lsrs	r0, r4, #16
 8000e80:	fa1f fe8c 	uxth.w	lr, ip
 8000e84:	fb09 1118 	mls	r1, r9, r8, r1
 8000e88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e90:	4288      	cmp	r0, r1
 8000e92:	fa02 f206 	lsl.w	r2, r2, r6
 8000e96:	d90b      	bls.n	8000eb0 <__udivmoddi4+0x1b8>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ea0:	f080 8088 	bcs.w	8000fb4 <__udivmoddi4+0x2bc>
 8000ea4:	4288      	cmp	r0, r1
 8000ea6:	f240 8085 	bls.w	8000fb4 <__udivmoddi4+0x2bc>
 8000eaa:	f1a8 0802 	sub.w	r8, r8, #2
 8000eae:	4461      	add	r1, ip
 8000eb0:	1a09      	subs	r1, r1, r0
 8000eb2:	b2a4      	uxth	r4, r4
 8000eb4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000eb8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ebc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ec0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ec4:	458e      	cmp	lr, r1
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x1e2>
 8000ec8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ecc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ed0:	d26c      	bcs.n	8000fac <__udivmoddi4+0x2b4>
 8000ed2:	458e      	cmp	lr, r1
 8000ed4:	d96a      	bls.n	8000fac <__udivmoddi4+0x2b4>
 8000ed6:	3802      	subs	r0, #2
 8000ed8:	4461      	add	r1, ip
 8000eda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ede:	fba0 9402 	umull	r9, r4, r0, r2
 8000ee2:	eba1 010e 	sub.w	r1, r1, lr
 8000ee6:	42a1      	cmp	r1, r4
 8000ee8:	46c8      	mov	r8, r9
 8000eea:	46a6      	mov	lr, r4
 8000eec:	d356      	bcc.n	8000f9c <__udivmoddi4+0x2a4>
 8000eee:	d053      	beq.n	8000f98 <__udivmoddi4+0x2a0>
 8000ef0:	b15d      	cbz	r5, 8000f0a <__udivmoddi4+0x212>
 8000ef2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ef6:	eb61 010e 	sbc.w	r1, r1, lr
 8000efa:	fa01 f707 	lsl.w	r7, r1, r7
 8000efe:	fa22 f306 	lsr.w	r3, r2, r6
 8000f02:	40f1      	lsrs	r1, r6
 8000f04:	431f      	orrs	r7, r3
 8000f06:	e9c5 7100 	strd	r7, r1, [r5]
 8000f0a:	2600      	movs	r6, #0
 8000f0c:	4631      	mov	r1, r6
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	f1c2 0320 	rsb	r3, r2, #32
 8000f16:	40d8      	lsrs	r0, r3
 8000f18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f20:	4091      	lsls	r1, r2
 8000f22:	4301      	orrs	r1, r0
 8000f24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f28:	fa1f fe8c 	uxth.w	lr, ip
 8000f2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f30:	fb07 3610 	mls	r6, r7, r0, r3
 8000f34:	0c0b      	lsrs	r3, r1, #16
 8000f36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f3e:	429e      	cmp	r6, r3
 8000f40:	fa04 f402 	lsl.w	r4, r4, r2
 8000f44:	d908      	bls.n	8000f58 <__udivmoddi4+0x260>
 8000f46:	eb1c 0303 	adds.w	r3, ip, r3
 8000f4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f4e:	d22f      	bcs.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f50:	429e      	cmp	r6, r3
 8000f52:	d92d      	bls.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f54:	3802      	subs	r0, #2
 8000f56:	4463      	add	r3, ip
 8000f58:	1b9b      	subs	r3, r3, r6
 8000f5a:	b289      	uxth	r1, r1
 8000f5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f60:	fb07 3316 	mls	r3, r7, r6, r3
 8000f64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f68:	fb06 f30e 	mul.w	r3, r6, lr
 8000f6c:	428b      	cmp	r3, r1
 8000f6e:	d908      	bls.n	8000f82 <__udivmoddi4+0x28a>
 8000f70:	eb1c 0101 	adds.w	r1, ip, r1
 8000f74:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f78:	d216      	bcs.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	d914      	bls.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7e:	3e02      	subs	r6, #2
 8000f80:	4461      	add	r1, ip
 8000f82:	1ac9      	subs	r1, r1, r3
 8000f84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f88:	e738      	b.n	8000dfc <__udivmoddi4+0x104>
 8000f8a:	462e      	mov	r6, r5
 8000f8c:	4628      	mov	r0, r5
 8000f8e:	e705      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000f90:	4606      	mov	r6, r0
 8000f92:	e6e3      	b.n	8000d5c <__udivmoddi4+0x64>
 8000f94:	4618      	mov	r0, r3
 8000f96:	e6f8      	b.n	8000d8a <__udivmoddi4+0x92>
 8000f98:	454b      	cmp	r3, r9
 8000f9a:	d2a9      	bcs.n	8000ef0 <__udivmoddi4+0x1f8>
 8000f9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fa4:	3801      	subs	r0, #1
 8000fa6:	e7a3      	b.n	8000ef0 <__udivmoddi4+0x1f8>
 8000fa8:	4646      	mov	r6, r8
 8000faa:	e7ea      	b.n	8000f82 <__udivmoddi4+0x28a>
 8000fac:	4620      	mov	r0, r4
 8000fae:	e794      	b.n	8000eda <__udivmoddi4+0x1e2>
 8000fb0:	4640      	mov	r0, r8
 8000fb2:	e7d1      	b.n	8000f58 <__udivmoddi4+0x260>
 8000fb4:	46d0      	mov	r8, sl
 8000fb6:	e77b      	b.n	8000eb0 <__udivmoddi4+0x1b8>
 8000fb8:	3b02      	subs	r3, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	e732      	b.n	8000e24 <__udivmoddi4+0x12c>
 8000fbe:	4630      	mov	r0, r6
 8000fc0:	e709      	b.n	8000dd6 <__udivmoddi4+0xde>
 8000fc2:	4464      	add	r4, ip
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	e742      	b.n	8000e4e <__udivmoddi4+0x156>

08000fc8 <__aeabi_idiv0>:
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop

08000fcc <SysTick_Handler>:
extern bool close_door;


//Core Tick Interrupt
void SysTick_Handler(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0

	HAL_IncTick();
 8000fd0:	f001 fe7c 	bl	8002ccc <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000fd4:	f002 fa5e 	bl	8003494 <HAL_SYSTICK_IRQHandler>
}
 8000fd8:	bf00      	nop
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <TIM2_IRQHandler>:


//Timer Interrupt

void TIM2_IRQHandler(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
	//tim2.Instance->CNT
	Clicks = __HAL_TIM_GET_COUNTER(&tim2);
 8000fe0:	4b11      	ldr	r3, [pc, #68]	; (8001028 <TIM2_IRQHandler+0x4c>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fe6:	4a11      	ldr	r2, [pc, #68]	; (800102c <TIM2_IRQHandler+0x50>)
 8000fe8:	6013      	str	r3, [r2, #0]
	click = (int16_t)Clicks;
 8000fea:	4b10      	ldr	r3, [pc, #64]	; (800102c <TIM2_IRQHandler+0x50>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	b21a      	sxth	r2, r3
 8000ff0:	4b0f      	ldr	r3, [pc, #60]	; (8001030 <TIM2_IRQHandler+0x54>)
 8000ff2:	801a      	strh	r2, [r3, #0]
	Pulse = click * 0.25;
 8000ff4:	4b0e      	ldr	r3, [pc, #56]	; (8001030 <TIM2_IRQHandler+0x54>)
 8000ff6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff fab2 	bl	8000564 <__aeabi_i2d>
 8001000:	f04f 0200 	mov.w	r2, #0
 8001004:	4b0b      	ldr	r3, [pc, #44]	; (8001034 <TIM2_IRQHandler+0x58>)
 8001006:	f7ff fb17 	bl	8000638 <__aeabi_dmul>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	4610      	mov	r0, r2
 8001010:	4619      	mov	r1, r3
 8001012:	f7ff fdc1 	bl	8000b98 <__aeabi_d2iz>
 8001016:	4603      	mov	r3, r0
 8001018:	b21a      	sxth	r2, r3
 800101a:	4b07      	ldr	r3, [pc, #28]	; (8001038 <TIM2_IRQHandler+0x5c>)
 800101c:	801a      	strh	r2, [r3, #0]

	HAL_TIM_IRQHandler(&tim2);
 800101e:	4802      	ldr	r0, [pc, #8]	; (8001028 <TIM2_IRQHandler+0x4c>)
 8001020:	f004 f998 	bl	8005354 <HAL_TIM_IRQHandler>
}
 8001024:	bf00      	nop
 8001026:	bd80      	pop	{r7, pc}
 8001028:	20000268 	.word	0x20000268
 800102c:	20000578 	.word	0x20000578
 8001030:	2000057c 	.word	0x2000057c
 8001034:	3fd00000 	.word	0x3fd00000
 8001038:	2000057e 	.word	0x2000057e

0800103c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&tim4);
 8001040:	4802      	ldr	r0, [pc, #8]	; (800104c <TIM4_IRQHandler+0x10>)
 8001042:	f004 f987 	bl	8005354 <HAL_TIM_IRQHandler>
}
 8001046:	bf00      	nop
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	200002b0 	.word	0x200002b0

08001050 <USART2_IRQHandler>:


//UART Interrupt

void USART2_IRQHandler(void)
{
 8001050:	b5b0      	push	{r4, r5, r7, lr}
 8001052:	af00      	add	r7, sp, #0
	HAL_UART_Receive(&huart2, &receivedData, 1, HAL_MAX_DELAY);
 8001054:	f04f 33ff 	mov.w	r3, #4294967295
 8001058:	2201      	movs	r2, #1
 800105a:	4987      	ldr	r1, [pc, #540]	; (8001278 <USART2_IRQHandler+0x228>)
 800105c:	4887      	ldr	r0, [pc, #540]	; (800127c <USART2_IRQHandler+0x22c>)
 800105e:	f005 f94e 	bl	80062fe <HAL_UART_Receive>
		if (receivedData == '\r')
 8001062:	4b85      	ldr	r3, [pc, #532]	; (8001278 <USART2_IRQHandler+0x228>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b0d      	cmp	r3, #13
 8001068:	f040 8099 	bne.w	800119e <USART2_IRQHandler+0x14e>
			{
				recepCmplt = true;
 800106c:	4b84      	ldr	r3, [pc, #528]	; (8001280 <USART2_IRQHandler+0x230>)
 800106e:	2201      	movs	r2, #1
 8001070:	701a      	strb	r2, [r3, #0]
				Data = atoi((char*)data_buffer);
 8001072:	4884      	ldr	r0, [pc, #528]	; (8001284 <USART2_IRQHandler+0x234>)
 8001074:	f005 fca4 	bl	80069c0 <atoi>
 8001078:	4603      	mov	r3, r0
 800107a:	4a83      	ldr	r2, [pc, #524]	; (8001288 <USART2_IRQHandler+0x238>)
 800107c:	6013      	str	r3, [r2, #0]

				data_buffer[count++] = '\r';
 800107e:	4b83      	ldr	r3, [pc, #524]	; (800128c <USART2_IRQHandler+0x23c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	1c5a      	adds	r2, r3, #1
 8001084:	4981      	ldr	r1, [pc, #516]	; (800128c <USART2_IRQHandler+0x23c>)
 8001086:	600a      	str	r2, [r1, #0]
 8001088:	4a7e      	ldr	r2, [pc, #504]	; (8001284 <USART2_IRQHandler+0x234>)
 800108a:	210d      	movs	r1, #13
 800108c:	54d1      	strb	r1, [r2, r3]

				Data1 = -Data;
 800108e:	4b7e      	ldr	r3, [pc, #504]	; (8001288 <USART2_IRQHandler+0x238>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	425b      	negs	r3, r3
 8001094:	461a      	mov	r2, r3
 8001096:	4b7e      	ldr	r3, [pc, #504]	; (8001290 <USART2_IRQHandler+0x240>)
 8001098:	601a      	str	r2, [r3, #0]

				if(Data >= 0)
 800109a:	4b7b      	ldr	r3, [pc, #492]	; (8001288 <USART2_IRQHandler+0x238>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	db35      	blt.n	800110e <USART2_IRQHandler+0xbe>
				{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); //GPIOC and PIN_0 changed
 80010a2:	2200      	movs	r2, #0
 80010a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010a8:	487a      	ldr	r0, [pc, #488]	; (8001294 <USART2_IRQHandler+0x244>)
 80010aa:	f002 fe77 	bl	8003d9c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2101      	movs	r1, #1
 80010b2:	4879      	ldr	r0, [pc, #484]	; (8001298 <USART2_IRQHandler+0x248>)
 80010b4:	f002 fe72 	bl	8003d9c <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(Data)/100);
 80010b8:	4b78      	ldr	r3, [pc, #480]	; (800129c <USART2_IRQHandler+0x24c>)
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff fa41 	bl	8000544 <__aeabi_ui2d>
 80010c2:	4604      	mov	r4, r0
 80010c4:	460d      	mov	r5, r1
 80010c6:	4b70      	ldr	r3, [pc, #448]	; (8001288 <USART2_IRQHandler+0x238>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff fa4a 	bl	8000564 <__aeabi_i2d>
 80010d0:	a367      	add	r3, pc, #412	; (adr r3, 8001270 <USART2_IRQHandler+0x220>)
 80010d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d6:	f7ff faaf 	bl	8000638 <__aeabi_dmul>
 80010da:	4602      	mov	r2, r0
 80010dc:	460b      	mov	r3, r1
 80010de:	4620      	mov	r0, r4
 80010e0:	4629      	mov	r1, r5
 80010e2:	f7ff faa9 	bl	8000638 <__aeabi_dmul>
 80010e6:	4602      	mov	r2, r0
 80010e8:	460b      	mov	r3, r1
 80010ea:	4610      	mov	r0, r2
 80010ec:	4619      	mov	r1, r3
 80010ee:	f04f 0200 	mov.w	r2, #0
 80010f2:	4b6b      	ldr	r3, [pc, #428]	; (80012a0 <USART2_IRQHandler+0x250>)
 80010f4:	f7ff fbca 	bl	800088c <__aeabi_ddiv>
 80010f8:	4602      	mov	r2, r0
 80010fa:	460b      	mov	r3, r1
 80010fc:	4967      	ldr	r1, [pc, #412]	; (800129c <USART2_IRQHandler+0x24c>)
 80010fe:	680c      	ldr	r4, [r1, #0]
 8001100:	4610      	mov	r0, r2
 8001102:	4619      	mov	r1, r3
 8001104:	f7ff fd70 	bl	8000be8 <__aeabi_d2uiz>
 8001108:	4603      	mov	r3, r0
 800110a:	6363      	str	r3, [r4, #52]	; 0x34
 800110c:	e035      	b.n	800117a <USART2_IRQHandler+0x12a>

				}

				else
				{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); //GPIOC and PIN_0 changed
 800110e:	2201      	movs	r2, #1
 8001110:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001114:	485f      	ldr	r0, [pc, #380]	; (8001294 <USART2_IRQHandler+0x244>)
 8001116:	f002 fe41 	bl	8003d9c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 800111a:	2201      	movs	r2, #1
 800111c:	2101      	movs	r1, #1
 800111e:	485e      	ldr	r0, [pc, #376]	; (8001298 <USART2_IRQHandler+0x248>)
 8001120:	f002 fe3c 	bl	8003d9c <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(-Data)/100);
 8001124:	4b5d      	ldr	r3, [pc, #372]	; (800129c <USART2_IRQHandler+0x24c>)
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff fa0b 	bl	8000544 <__aeabi_ui2d>
 800112e:	4604      	mov	r4, r0
 8001130:	460d      	mov	r5, r1
 8001132:	4b55      	ldr	r3, [pc, #340]	; (8001288 <USART2_IRQHandler+0x238>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	425b      	negs	r3, r3
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff fa13 	bl	8000564 <__aeabi_i2d>
 800113e:	a34c      	add	r3, pc, #304	; (adr r3, 8001270 <USART2_IRQHandler+0x220>)
 8001140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001144:	f7ff fa78 	bl	8000638 <__aeabi_dmul>
 8001148:	4602      	mov	r2, r0
 800114a:	460b      	mov	r3, r1
 800114c:	4620      	mov	r0, r4
 800114e:	4629      	mov	r1, r5
 8001150:	f7ff fa72 	bl	8000638 <__aeabi_dmul>
 8001154:	4602      	mov	r2, r0
 8001156:	460b      	mov	r3, r1
 8001158:	4610      	mov	r0, r2
 800115a:	4619      	mov	r1, r3
 800115c:	f04f 0200 	mov.w	r2, #0
 8001160:	4b4f      	ldr	r3, [pc, #316]	; (80012a0 <USART2_IRQHandler+0x250>)
 8001162:	f7ff fb93 	bl	800088c <__aeabi_ddiv>
 8001166:	4602      	mov	r2, r0
 8001168:	460b      	mov	r3, r1
 800116a:	494c      	ldr	r1, [pc, #304]	; (800129c <USART2_IRQHandler+0x24c>)
 800116c:	680c      	ldr	r4, [r1, #0]
 800116e:	4610      	mov	r0, r2
 8001170:	4619      	mov	r1, r3
 8001172:	f7ff fd39 	bl	8000be8 <__aeabi_d2uiz>
 8001176:	4603      	mov	r3, r0
 8001178:	6363      	str	r3, [r4, #52]	; 0x34

				}


				HAL_UART_Transmit(&huart2, data_buffer, count, HAL_MAX_DELAY);  //send to terminal
 800117a:	4b44      	ldr	r3, [pc, #272]	; (800128c <USART2_IRQHandler+0x23c>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	b29a      	uxth	r2, r3
 8001180:	f04f 33ff 	mov.w	r3, #4294967295
 8001184:	493f      	ldr	r1, [pc, #252]	; (8001284 <USART2_IRQHandler+0x234>)
 8001186:	483d      	ldr	r0, [pc, #244]	; (800127c <USART2_IRQHandler+0x22c>)
 8001188:	f005 f827 	bl	80061da <HAL_UART_Transmit>
				memset(data_buffer, 0, sizeof(data_buffer));
 800118c:	2205      	movs	r2, #5
 800118e:	2100      	movs	r1, #0
 8001190:	483c      	ldr	r0, [pc, #240]	; (8001284 <USART2_IRQHandler+0x234>)
 8001192:	f005 fc43 	bl	8006a1c <memset>
				count = 0;
 8001196:	4b3d      	ldr	r3, [pc, #244]	; (800128c <USART2_IRQHandler+0x23c>)
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
		else
		{
			data_buffer[count++] = receivedData;
		}

	return;
 800119c:	e063      	b.n	8001266 <USART2_IRQHandler+0x216>
		else if(receivedData == ' ')
 800119e:	4b36      	ldr	r3, [pc, #216]	; (8001278 <USART2_IRQHandler+0x228>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b20      	cmp	r3, #32
 80011a4:	d136      	bne.n	8001214 <USART2_IRQHandler+0x1c4>
			HAL_UART_Transmit(&huart2, (uint8_t *)E_Stop, strlen(E_Stop), HAL_MAX_DELAY);  //send to terminal
 80011a6:	4b3f      	ldr	r3, [pc, #252]	; (80012a4 <USART2_IRQHandler+0x254>)
 80011a8:	681c      	ldr	r4, [r3, #0]
 80011aa:	4b3e      	ldr	r3, [pc, #248]	; (80012a4 <USART2_IRQHandler+0x254>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff f82e 	bl	8000210 <strlen>
 80011b4:	4603      	mov	r3, r0
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	f04f 33ff 	mov.w	r3, #4294967295
 80011bc:	4621      	mov	r1, r4
 80011be:	482f      	ldr	r0, [pc, #188]	; (800127c <USART2_IRQHandler+0x22c>)
 80011c0:	f005 f80b 	bl	80061da <HAL_UART_Transmit>
			memset(data_buffer, 0, sizeof(data_buffer));
 80011c4:	2205      	movs	r2, #5
 80011c6:	2100      	movs	r1, #0
 80011c8:	482e      	ldr	r0, [pc, #184]	; (8001284 <USART2_IRQHandler+0x234>)
 80011ca:	f005 fc27 	bl	8006a1c <memset>
			__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 80011ce:	4b33      	ldr	r3, [pc, #204]	; (800129c <USART2_IRQHandler+0x24c>)
 80011d0:	68db      	ldr	r3, [r3, #12]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff f9b6 	bl	8000544 <__aeabi_ui2d>
 80011d8:	f04f 0200 	mov.w	r2, #0
 80011dc:	f04f 0300 	mov.w	r3, #0
 80011e0:	f7ff fa2a 	bl	8000638 <__aeabi_dmul>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	4610      	mov	r0, r2
 80011ea:	4619      	mov	r1, r3
 80011ec:	f04f 0200 	mov.w	r2, #0
 80011f0:	4b2b      	ldr	r3, [pc, #172]	; (80012a0 <USART2_IRQHandler+0x250>)
 80011f2:	f7ff fb4b 	bl	800088c <__aeabi_ddiv>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	4928      	ldr	r1, [pc, #160]	; (800129c <USART2_IRQHandler+0x24c>)
 80011fc:	680c      	ldr	r4, [r1, #0]
 80011fe:	4610      	mov	r0, r2
 8001200:	4619      	mov	r1, r3
 8001202:	f7ff fcf1 	bl	8000be8 <__aeabi_d2uiz>
 8001206:	4603      	mov	r3, r0
 8001208:	6363      	str	r3, [r4, #52]	; 0x34
			HAL_TIM_PWM_Stop(&tim3, TIM_CHANNEL_1);
 800120a:	2100      	movs	r1, #0
 800120c:	4823      	ldr	r0, [pc, #140]	; (800129c <USART2_IRQHandler+0x24c>)
 800120e:	f003 fd6b 	bl	8004ce8 <HAL_TIM_PWM_Stop>
	return;
 8001212:	e028      	b.n	8001266 <USART2_IRQHandler+0x216>
		else if(receivedData == 'r')
 8001214:	4b18      	ldr	r3, [pc, #96]	; (8001278 <USART2_IRQHandler+0x228>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b72      	cmp	r3, #114	; 0x72
 800121a:	d108      	bne.n	800122e <USART2_IRQHandler+0x1de>
			HAL_GPIO_Init(GPIOA, &tim3ch1gpio);
 800121c:	4922      	ldr	r1, [pc, #136]	; (80012a8 <USART2_IRQHandler+0x258>)
 800121e:	481d      	ldr	r0, [pc, #116]	; (8001294 <USART2_IRQHandler+0x244>)
 8001220:	f002 fc28 	bl	8003a74 <HAL_GPIO_Init>
			HAL_TIM_PWM_Start(&tim3, TIM_CHANNEL_1);
 8001224:	2100      	movs	r1, #0
 8001226:	481d      	ldr	r0, [pc, #116]	; (800129c <USART2_IRQHandler+0x24c>)
 8001228:	f003 fc96 	bl	8004b58 <HAL_TIM_PWM_Start>
	return;
 800122c:	e01b      	b.n	8001266 <USART2_IRQHandler+0x216>
		else if(receivedData == 'v')
 800122e:	4b12      	ldr	r3, [pc, #72]	; (8001278 <USART2_IRQHandler+0x228>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b76      	cmp	r3, #118	; 0x76
 8001234:	d103      	bne.n	800123e <USART2_IRQHandler+0x1ee>
			curr = true;
 8001236:	4b1d      	ldr	r3, [pc, #116]	; (80012ac <USART2_IRQHandler+0x25c>)
 8001238:	2201      	movs	r2, #1
 800123a:	701a      	strb	r2, [r3, #0]
	return;
 800123c:	e013      	b.n	8001266 <USART2_IRQHandler+0x216>
		else if(receivedData == 's')
 800123e:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <USART2_IRQHandler+0x228>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b73      	cmp	r3, #115	; 0x73
 8001244:	d106      	bne.n	8001254 <USART2_IRQHandler+0x204>
			curr = false;
 8001246:	4b19      	ldr	r3, [pc, #100]	; (80012ac <USART2_IRQHandler+0x25c>)
 8001248:	2200      	movs	r2, #0
 800124a:	701a      	strb	r2, [r3, #0]
			Start_Flag = true;
 800124c:	4b18      	ldr	r3, [pc, #96]	; (80012b0 <USART2_IRQHandler+0x260>)
 800124e:	2201      	movs	r2, #1
 8001250:	701a      	strb	r2, [r3, #0]
	return;
 8001252:	e008      	b.n	8001266 <USART2_IRQHandler+0x216>
			data_buffer[count++] = receivedData;
 8001254:	4b0d      	ldr	r3, [pc, #52]	; (800128c <USART2_IRQHandler+0x23c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	1c5a      	adds	r2, r3, #1
 800125a:	490c      	ldr	r1, [pc, #48]	; (800128c <USART2_IRQHandler+0x23c>)
 800125c:	600a      	str	r2, [r1, #0]
 800125e:	4a06      	ldr	r2, [pc, #24]	; (8001278 <USART2_IRQHandler+0x228>)
 8001260:	7811      	ldrb	r1, [r2, #0]
 8001262:	4a08      	ldr	r2, [pc, #32]	; (8001284 <USART2_IRQHandler+0x234>)
 8001264:	54d1      	strb	r1, [r2, r3]
	return;
 8001266:	bf00      	nop

	HAL_UART_IRQHandler(&huart2);
}
 8001268:	bdb0      	pop	{r4, r5, r7, pc}
 800126a:	bf00      	nop
 800126c:	f3af 8000 	nop.w
 8001270:	190cb39b 	.word	0x190cb39b
 8001274:	3fd91919 	.word	0x3fd91919
 8001278:	200004d5 	.word	0x200004d5
 800127c:	20000448 	.word	0x20000448
 8001280:	200004e4 	.word	0x200004e4
 8001284:	200004d8 	.word	0x200004d8
 8001288:	200004e6 	.word	0x200004e6
 800128c:	200004e0 	.word	0x200004e0
 8001290:	20000574 	.word	0x20000574
 8001294:	40020000 	.word	0x40020000
 8001298:	40020800 	.word	0x40020800
 800129c:	20000220 	.word	0x20000220
 80012a0:	40590000 	.word	0x40590000
 80012a4:	20000004 	.word	0x20000004
 80012a8:	200005ac 	.word	0x200005ac
 80012ac:	200004d4 	.word	0x200004d4
 80012b0:	20000588 	.word	0x20000588

080012b4 <DMA2_Stream0_IRQHandler>:



void DMA2_Stream0_IRQHandler(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0

  HAL_DMA_IRQHandler(&hdma_adc1);
 80012b8:	4802      	ldr	r0, [pc, #8]	; (80012c4 <DMA2_Stream0_IRQHandler+0x10>)
 80012ba:	f002 f99f 	bl	80035fc <HAL_DMA_IRQHandler>

}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	200003e8 	.word	0x200003e8

080012c8 <EXTI1_IRQHandler>:


///All the external interrupts

void EXTI1_IRQHandler()
{
 80012c8:	b590      	push	{r4, r7, lr}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
	 *  This subroutine handles the Spring thing interrupt
	 *
	 *  PC1
	 */

	if(poop_back)
 80012ce:	4b2a      	ldr	r3, [pc, #168]	; (8001378 <EXTI1_IRQHandler+0xb0>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d044      	beq.n	8001360 <EXTI1_IRQHandler+0x98>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)data_btn, strlen(data_btn), HAL_MAX_DELAY);
 80012d6:	4b29      	ldr	r3, [pc, #164]	; (800137c <EXTI1_IRQHandler+0xb4>)
 80012d8:	681c      	ldr	r4, [r3, #0]
 80012da:	4b28      	ldr	r3, [pc, #160]	; (800137c <EXTI1_IRQHandler+0xb4>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7fe ff96 	bl	8000210 <strlen>
 80012e4:	4603      	mov	r3, r0
 80012e6:	b29a      	uxth	r2, r3
 80012e8:	f04f 33ff 	mov.w	r3, #4294967295
 80012ec:	4621      	mov	r1, r4
 80012ee:	4824      	ldr	r0, [pc, #144]	; (8001380 <EXTI1_IRQHandler+0xb8>)
 80012f0:	f004 ff73 	bl	80061da <HAL_UART_Transmit>

		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * 0/100);
 80012f4:	4b23      	ldr	r3, [pc, #140]	; (8001384 <EXTI1_IRQHandler+0xbc>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	2200      	movs	r2, #0
 80012fa:	635a      	str	r2, [r3, #52]	; 0x34

		for(int i =0; i<12000; i++)
 80012fc:	2300      	movs	r3, #0
 80012fe:	607b      	str	r3, [r7, #4]
 8001300:	e01f      	b.n	8001342 <EXTI1_IRQHandler+0x7a>
		{

			__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(PAYLOAD_3)/100);
 8001302:	4b20      	ldr	r3, [pc, #128]	; (8001384 <EXTI1_IRQHandler+0xbc>)
 8001304:	68db      	ldr	r3, [r3, #12]
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff f91c 	bl	8000544 <__aeabi_ui2d>
 800130c:	a318      	add	r3, pc, #96	; (adr r3, 8001370 <EXTI1_IRQHandler+0xa8>)
 800130e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001312:	f7ff f991 	bl	8000638 <__aeabi_dmul>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	4610      	mov	r0, r2
 800131c:	4619      	mov	r1, r3
 800131e:	f04f 0200 	mov.w	r2, #0
 8001322:	4b19      	ldr	r3, [pc, #100]	; (8001388 <EXTI1_IRQHandler+0xc0>)
 8001324:	f7ff fab2 	bl	800088c <__aeabi_ddiv>
 8001328:	4602      	mov	r2, r0
 800132a:	460b      	mov	r3, r1
 800132c:	4915      	ldr	r1, [pc, #84]	; (8001384 <EXTI1_IRQHandler+0xbc>)
 800132e:	680c      	ldr	r4, [r1, #0]
 8001330:	4610      	mov	r0, r2
 8001332:	4619      	mov	r1, r3
 8001334:	f7ff fc58 	bl	8000be8 <__aeabi_d2uiz>
 8001338:	4603      	mov	r3, r0
 800133a:	6363      	str	r3, [r4, #52]	; 0x34
		for(int i =0; i<12000; i++)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	3301      	adds	r3, #1
 8001340:	607b      	str	r3, [r7, #4]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001348:	4293      	cmp	r3, r2
 800134a:	ddda      	ble.n	8001302 <EXTI1_IRQHandler+0x3a>

		}

		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * 0/100);
 800134c:	4b0d      	ldr	r3, [pc, #52]	; (8001384 <EXTI1_IRQHandler+0xbc>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2200      	movs	r2, #0
 8001352:	635a      	str	r2, [r3, #52]	; 0x34
		//HAL_TIM_PWM_Stop(&tim3, TIM_CHANNEL_1);


		poop_back = false;
 8001354:	4b08      	ldr	r3, [pc, #32]	; (8001378 <EXTI1_IRQHandler+0xb0>)
 8001356:	2200      	movs	r2, #0
 8001358:	701a      	strb	r2, [r3, #0]
		spring_trig = true;
 800135a:	4b0c      	ldr	r3, [pc, #48]	; (800138c <EXTI1_IRQHandler+0xc4>)
 800135c:	2201      	movs	r2, #1
 800135e:	701a      	strb	r2, [r3, #0]

	}


	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001360:	2002      	movs	r0, #2
 8001362:	f002 fd35 	bl	8003dd0 <HAL_GPIO_EXTI_IRQHandler>
}
 8001366:	bf00      	nop
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	bd90      	pop	{r4, r7, pc}
 800136e:	bf00      	nop
 8001370:	877be861 	.word	0x877be861
 8001374:	40278787 	.word	0x40278787
 8001378:	2000058a 	.word	0x2000058a
 800137c:	20000000 	.word	0x20000000
 8001380:	20000448 	.word	0x20000448
 8001384:	20000220 	.word	0x20000220
 8001388:	40590000 	.word	0x40590000
 800138c:	2000058b 	.word	0x2000058b

08001390 <EXTI2_IRQHandler>:


void EXTI2_IRQHandler()
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
	 * This is for the Bay Door
	 *
	 * PC2
	 */

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001394:	2004      	movs	r0, #4
 8001396:	f002 fd1b 	bl	8003dd0 <HAL_GPIO_EXTI_IRQHandler>
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
	...

080013a0 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler()
{
 80013a0:	b598      	push	{r3, r4, r7, lr}
 80013a2:	af00      	add	r7, sp, #0
	 * 2.Initiate the bay close door seq.
	 *
	 * PC3
	 */

	if(close_door)
 80013a4:	4b31      	ldr	r3, [pc, #196]	; (800146c <EXTI3_IRQHandler+0xcc>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d059      	beq.n	8001460 <EXTI3_IRQHandler+0xc0>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)parked, strlen(parked), HAL_MAX_DELAY);
 80013ac:	4b30      	ldr	r3, [pc, #192]	; (8001470 <EXTI3_IRQHandler+0xd0>)
 80013ae:	681c      	ldr	r4, [r3, #0]
 80013b0:	4b2f      	ldr	r3, [pc, #188]	; (8001470 <EXTI3_IRQHandler+0xd0>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7fe ff2b 	bl	8000210 <strlen>
 80013ba:	4603      	mov	r3, r0
 80013bc:	b29a      	uxth	r2, r3
 80013be:	f04f 33ff 	mov.w	r3, #4294967295
 80013c2:	4621      	mov	r1, r4
 80013c4:	482b      	ldr	r0, [pc, #172]	; (8001474 <EXTI3_IRQHandler+0xd4>)
 80013c6:	f004 ff08 	bl	80061da <HAL_UART_Transmit>

		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 80013ca:	4b2b      	ldr	r3, [pc, #172]	; (8001478 <EXTI3_IRQHandler+0xd8>)
 80013cc:	68db      	ldr	r3, [r3, #12]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff f8b8 	bl	8000544 <__aeabi_ui2d>
 80013d4:	f04f 0200 	mov.w	r2, #0
 80013d8:	f04f 0300 	mov.w	r3, #0
 80013dc:	f7ff f92c 	bl	8000638 <__aeabi_dmul>
 80013e0:	4602      	mov	r2, r0
 80013e2:	460b      	mov	r3, r1
 80013e4:	4610      	mov	r0, r2
 80013e6:	4619      	mov	r1, r3
 80013e8:	f04f 0200 	mov.w	r2, #0
 80013ec:	4b23      	ldr	r3, [pc, #140]	; (800147c <EXTI3_IRQHandler+0xdc>)
 80013ee:	f7ff fa4d 	bl	800088c <__aeabi_ddiv>
 80013f2:	4602      	mov	r2, r0
 80013f4:	460b      	mov	r3, r1
 80013f6:	4920      	ldr	r1, [pc, #128]	; (8001478 <EXTI3_IRQHandler+0xd8>)
 80013f8:	680c      	ldr	r4, [r1, #0]
 80013fa:	4610      	mov	r0, r2
 80013fc:	4619      	mov	r1, r3
 80013fe:	f7ff fbf3 	bl	8000be8 <__aeabi_d2uiz>
 8001402:	4603      	mov	r3, r0
 8001404:	6363      	str	r3, [r4, #52]	; 0x34




		//Flip the bay_door flag to initiate bayclose door seq
		bay_door_close = true;
 8001406:	4b1e      	ldr	r3, [pc, #120]	; (8001480 <EXTI3_IRQHandler+0xe0>)
 8001408:	2201      	movs	r2, #1
 800140a:	701a      	strb	r2, [r3, #0]


		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800140c:	2200      	movs	r2, #0
 800140e:	2101      	movs	r1, #1
 8001410:	481c      	ldr	r0, [pc, #112]	; (8001484 <EXTI3_IRQHandler+0xe4>)
 8001412:	f002 fcc3 	bl	8003d9c <HAL_GPIO_WritePin>
			for(int i =0; i<6000; i++){

				__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(PAYLOAD_2)/100);
			}
		*/
			__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 8001416:	4b18      	ldr	r3, [pc, #96]	; (8001478 <EXTI3_IRQHandler+0xd8>)
 8001418:	68db      	ldr	r3, [r3, #12]
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff f892 	bl	8000544 <__aeabi_ui2d>
 8001420:	f04f 0200 	mov.w	r2, #0
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	f7ff f906 	bl	8000638 <__aeabi_dmul>
 800142c:	4602      	mov	r2, r0
 800142e:	460b      	mov	r3, r1
 8001430:	4610      	mov	r0, r2
 8001432:	4619      	mov	r1, r3
 8001434:	f04f 0200 	mov.w	r2, #0
 8001438:	4b10      	ldr	r3, [pc, #64]	; (800147c <EXTI3_IRQHandler+0xdc>)
 800143a:	f7ff fa27 	bl	800088c <__aeabi_ddiv>
 800143e:	4602      	mov	r2, r0
 8001440:	460b      	mov	r3, r1
 8001442:	490d      	ldr	r1, [pc, #52]	; (8001478 <EXTI3_IRQHandler+0xd8>)
 8001444:	680c      	ldr	r4, [r1, #0]
 8001446:	4610      	mov	r0, r2
 8001448:	4619      	mov	r1, r3
 800144a:	f7ff fbcd 	bl	8000be8 <__aeabi_d2uiz>
 800144e:	4603      	mov	r3, r0
 8001450:	6363      	str	r3, [r4, #52]	; 0x34
			HAL_TIM_PWM_Stop(&tim3, TIM_CHANNEL_1);
 8001452:	2100      	movs	r1, #0
 8001454:	4808      	ldr	r0, [pc, #32]	; (8001478 <EXTI3_IRQHandler+0xd8>)
 8001456:	f003 fc47 	bl	8004ce8 <HAL_TIM_PWM_Stop>
			spring_trig = false;
 800145a:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <EXTI3_IRQHandler+0xe8>)
 800145c:	2200      	movs	r2, #0
 800145e:	701a      	strb	r2, [r3, #0]
	}


	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001460:	2008      	movs	r0, #8
 8001462:	f002 fcb5 	bl	8003dd0 <HAL_GPIO_EXTI_IRQHandler>
}
 8001466:	bf00      	nop
 8001468:	bd98      	pop	{r3, r4, r7, pc}
 800146a:	bf00      	nop
 800146c:	2000000e 	.word	0x2000000e
 8001470:	20000008 	.word	0x20000008
 8001474:	20000448 	.word	0x20000448
 8001478:	20000220 	.word	0x20000220
 800147c:	40590000 	.word	0x40590000
 8001480:	20000589 	.word	0x20000589
 8001484:	40020800 	.word	0x40020800
 8001488:	2000058b 	.word	0x2000058b

0800148c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)

//PC13
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0

	//HAL_Delay(10);
	if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_13)){
 8001490:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <EXTI15_10_IRQHandler+0x28>)
 8001492:	695b      	ldr	r3, [r3, #20]
 8001494:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001498:	2b00      	cmp	r3, #0
 800149a:	d005      	beq.n	80014a8 <EXTI15_10_IRQHandler+0x1c>
		GPIOA -> ODR ^= GPIO_PIN_5; // toggle LD2 LED
 800149c:	4b06      	ldr	r3, [pc, #24]	; (80014b8 <EXTI15_10_IRQHandler+0x2c>)
 800149e:	695b      	ldr	r3, [r3, #20]
 80014a0:	4a05      	ldr	r2, [pc, #20]	; (80014b8 <EXTI15_10_IRQHandler+0x2c>)
 80014a2:	f083 0320 	eor.w	r3, r3, #32
 80014a6:	6153      	str	r3, [r2, #20]

//	__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * 0/100);
//
//	while(1);

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80014a8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80014ac:	f002 fc90 	bl	8003dd0 <HAL_GPIO_EXTI_IRQHandler>
}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40013c00 	.word	0x40013c00
 80014b8:	40020000 	.word	0x40020000

080014bc <Universal_Inits>:
bool e_stop = false;


bool START_THE_SEQUENCE = false;

void Universal_Inits() {
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0

	HAL_Init();
 80014c0:	f001 fbb2 	bl	8002c28 <HAL_Init>
	SystemClockConfig(SYS_CLOCK_FREQ_50MHz);
 80014c4:	2032      	movs	r0, #50	; 0x32
 80014c6:	f000 ff13 	bl	80022f0 <SystemClockConfig>
	LSE_Config();
 80014ca:	f000 fff3 	bl	80024b4 <LSE_Config>
	MX_DMA_Init();
 80014ce:	f000 feef 	bl	80022b0 <MX_DMA_Init>
	MX_ADC1_Init();
 80014d2:	f000 fe9b 	bl	800220c <MX_ADC1_Init>
	Timer3_Init();
 80014d6:	f000 fdad 	bl	8002034 <Timer3_Init>
	Timer2_Init();
 80014da:	f000 fdef 	bl	80020bc <Timer2_Init>
	Timer4_Init();
 80014de:	f000 fe41 	bl	8002164 <Timer4_Init>
	UART2_Init();
 80014e2:	f000 fff1 	bl	80024c8 <UART2_Init>
	UART1_Init();
 80014e6:	f001 f815 	bl	8002514 <UART1_Init>
	GPIO_Init();
 80014ea:	f000 fce5 	bl	8001eb8 <GPIO_Init>

}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}
	...

080014f4 <main>:


int main()
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
	//Inits

	Universal_Inits();
 80014fa:	f7ff ffdf 	bl	80014bc <Universal_Inits>

	memset(buf, 0, sizeof(buf));
 80014fe:	2240      	movs	r2, #64	; 0x40
 8001500:	2100      	movs	r1, #0
 8001502:	4828      	ldr	r0, [pc, #160]	; (80015a4 <main+0xb0>)
 8001504:	f005 fa8a 	bl	8006a1c <memset>
	memset(buf_tick, 0, sizeof(buf_tick));
 8001508:	2240      	movs	r2, #64	; 0x40
 800150a:	2100      	movs	r1, #0
 800150c:	4826      	ldr	r0, [pc, #152]	; (80015a8 <main+0xb4>)
 800150e:	f005 fa85 	bl	8006a1c <memset>
	//Transmit to the terminal at start
	char* user_data = "REDWING LABS\r\n";
 8001512:	4b26      	ldr	r3, [pc, #152]	; (80015ac <main+0xb8>)
 8001514:	607b      	str	r3, [r7, #4]
	uint16_t data_len = strlen(user_data);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7fe fe7a 	bl	8000210 <strlen>
 800151c:	4603      	mov	r3, r0
 800151e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)user_data, data_len, HAL_MAX_DELAY);
 8001520:	887a      	ldrh	r2, [r7, #2]
 8001522:	f04f 33ff 	mov.w	r3, #4294967295
 8001526:	6879      	ldr	r1, [r7, #4]
 8001528:	4821      	ldr	r0, [pc, #132]	; (80015b0 <main+0xbc>)
 800152a:	f004 fe56 	bl	80061da <HAL_UART_Transmit>

	if(HAL_TIM_Encoder_Start_IT(&tim2, TIM_CHANNEL_ALL) != HAL_OK)  Error_handler();
 800152e:	213c      	movs	r1, #60	; 0x3c
 8001530:	4820      	ldr	r0, [pc, #128]	; (80015b4 <main+0xc0>)
 8001532:	f003 fe61 	bl	80051f8 <HAL_TIM_Encoder_Start_IT>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <main+0x4c>
 800153c:	f001 f810 	bl	8002560 <Error_handler>

	if (HAL_TIM_PWM_Start(&tim3, TIM_CHANNEL_1) != HAL_OK) Error_handler();
 8001540:	2100      	movs	r1, #0
 8001542:	481d      	ldr	r0, [pc, #116]	; (80015b8 <main+0xc4>)
 8001544:	f003 fb08 	bl	8004b58 <HAL_TIM_PWM_Start>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <main+0x5e>
 800154e:	f001 f807 	bl	8002560 <Error_handler>
	if (HAL_TIM_PWM_Start(&tim3, TIM_CHANNEL_2) != HAL_OK) Error_handler();
 8001552:	2104      	movs	r1, #4
 8001554:	4818      	ldr	r0, [pc, #96]	; (80015b8 <main+0xc4>)
 8001556:	f003 faff 	bl	8004b58 <HAL_TIM_PWM_Start>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <main+0x70>
 8001560:	f000 fffe 	bl	8002560 <Error_handler>

	if(HAL_TIM_IC_Start_IT(&tim4, TIM_CHANNEL_1)!= HAL_OK) Error_handler();
 8001564:	2100      	movs	r1, #0
 8001566:	4815      	ldr	r0, [pc, #84]	; (80015bc <main+0xc8>)
 8001568:	f003 fc7e 	bl	8004e68 <HAL_TIM_IC_Start_IT>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <main+0x82>
 8001572:	f000 fff5 	bl	8002560 <Error_handler>
	//HAL_ADC_Start_DMA(&hadc1, &Buf, 1);


	//__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * 70/100);

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001576:	2201      	movs	r2, #1
 8001578:	2120      	movs	r1, #32
 800157a:	4811      	ldr	r0, [pc, #68]	; (80015c0 <main+0xcc>)
 800157c:	f002 fc0e 	bl	8003d9c <HAL_GPIO_WritePin>
		 * or else keep looping until forever.
		 *
		 */


		MX_WINCH_START_SEQ();
 8001580:	f000 f960 	bl	8001844 <MX_WINCH_START_SEQ>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001584:	2200      	movs	r2, #0
 8001586:	2120      	movs	r1, #32
 8001588:	480d      	ldr	r0, [pc, #52]	; (80015c0 <main+0xcc>)
 800158a:	f002 fc07 	bl	8003d9c <HAL_GPIO_WritePin>

		//MX_BomBay_Door_Open();

		//HAL_Delay(1000); //Delay for the door to settle and prep for winch down.

		MX_WINCH_DOWN_GP_RAMP_UP();
 800158e:	f000 f96f 	bl	8001870 <MX_WINCH_DOWN_GP_RAMP_UP>
		MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN();
 8001592:	f000 f9f1 	bl	8001978 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN>
		 *
		 * note TODO: current sensor for detecting if payload is landed.
		 *
		 */
		//This is the wait period for the winch up sequence.
		HAL_Delay(10000);
 8001596:	f242 7010 	movw	r0, #10000	; 0x2710
 800159a:	f001 fbb7 	bl	8002d0c <HAL_Delay>


		MX_WINCH_UP_MOTO_RAMP_UP_DOWN();
 800159e:	f000 fafb 	bl	8001b98 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN>
		//Until the flag for door open is not set do nothing
		//If it breaks the loop, it means hook has reached the bay roof
		////Start the Door Close sequence
		//MX_BomBay_Door_Close();

		while(1);
 80015a2:	e7fe      	b.n	80015a2 <main+0xae>
 80015a4:	200004ec 	.word	0x200004ec
 80015a8:	2000052c 	.word	0x2000052c
 80015ac:	0800994c 	.word	0x0800994c
 80015b0:	20000448 	.word	0x20000448
 80015b4:	20000268 	.word	0x20000268
 80015b8:	20000220 	.word	0x20000220
 80015bc:	200002b0 	.word	0x200002b0
 80015c0:	40020000 	.word	0x40020000

080015c4 <HAL_TIM_IC_CaptureCallback>:
 * Based on the pre-defined signal type, routine scans for the particular DC signal
 * If obtained initiates the Winch Start Sequence.
 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80015c4:	b590      	push	{r4, r7, lr}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a58      	ldr	r2, [pc, #352]	; (8001734 <HAL_TIM_IC_CaptureCallback+0x170>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	f040 80a9 	bne.w	800172a <HAL_TIM_IC_CaptureCallback+0x166>
	{
		if (Is_First_Captured==0) // if the first rising edge is not captured
 80015d8:	4b57      	ldr	r3, [pc, #348]	; (8001738 <HAL_TIM_IC_CaptureCallback+0x174>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d10a      	bne.n	80015f6 <HAL_TIM_IC_CaptureCallback+0x32>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80015e0:	2100      	movs	r1, #0
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f004 f910 	bl	8005808 <HAL_TIM_ReadCapturedValue>
 80015e8:	4603      	mov	r3, r0
 80015ea:	4a54      	ldr	r2, [pc, #336]	; (800173c <HAL_TIM_IC_CaptureCallback+0x178>)
 80015ec:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 80015ee:	4b52      	ldr	r3, [pc, #328]	; (8001738 <HAL_TIM_IC_CaptureCallback+0x174>)
 80015f0:	2201      	movs	r2, #1
 80015f2:	601a      	str	r2, [r3, #0]
			}
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
			Is_First_Captured = 0; // set it back to false
		}
	}
}
 80015f4:	e099      	b.n	800172a <HAL_TIM_IC_CaptureCallback+0x166>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 80015f6:	2100      	movs	r1, #0
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f004 f905 	bl	8005808 <HAL_TIM_ReadCapturedValue>
 80015fe:	4603      	mov	r3, r0
 8001600:	4a4f      	ldr	r2, [pc, #316]	; (8001740 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001602:	6013      	str	r3, [r2, #0]
			if (IC_Val2 > IC_Val1)
 8001604:	4b4e      	ldr	r3, [pc, #312]	; (8001740 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	4b4c      	ldr	r3, [pc, #304]	; (800173c <HAL_TIM_IC_CaptureCallback+0x178>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	429a      	cmp	r2, r3
 800160e:	d907      	bls.n	8001620 <HAL_TIM_IC_CaptureCallback+0x5c>
				Difference = IC_Val2-IC_Val1;
 8001610:	4b4b      	ldr	r3, [pc, #300]	; (8001740 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b49      	ldr	r3, [pc, #292]	; (800173c <HAL_TIM_IC_CaptureCallback+0x178>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	4a4a      	ldr	r2, [pc, #296]	; (8001744 <HAL_TIM_IC_CaptureCallback+0x180>)
 800161c:	6013      	str	r3, [r2, #0]
 800161e:	e00f      	b.n	8001640 <HAL_TIM_IC_CaptureCallback+0x7c>
			else if (IC_Val1 > IC_Val2)
 8001620:	4b46      	ldr	r3, [pc, #280]	; (800173c <HAL_TIM_IC_CaptureCallback+0x178>)
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	4b46      	ldr	r3, [pc, #280]	; (8001740 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	429a      	cmp	r2, r3
 800162a:	d909      	bls.n	8001640 <HAL_TIM_IC_CaptureCallback+0x7c>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 800162c:	4b44      	ldr	r3, [pc, #272]	; (8001740 <HAL_TIM_IC_CaptureCallback+0x17c>)
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	4b42      	ldr	r3, [pc, #264]	; (800173c <HAL_TIM_IC_CaptureCallback+0x178>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800163a:	33ff      	adds	r3, #255	; 0xff
 800163c:	4a41      	ldr	r2, [pc, #260]	; (8001744 <HAL_TIM_IC_CaptureCallback+0x180>)
 800163e:	6013      	str	r3, [r2, #0]
			float refClock = TIMCLOCK/(PRESCALAR);
 8001640:	4b41      	ldr	r3, [pc, #260]	; (8001748 <HAL_TIM_IC_CaptureCallback+0x184>)
 8001642:	60fb      	str	r3, [r7, #12]
			frequency = refClock/Difference;
 8001644:	4b3f      	ldr	r3, [pc, #252]	; (8001744 <HAL_TIM_IC_CaptureCallback+0x180>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	ee07 3a90 	vmov	s15, r3
 800164c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001650:	edd7 6a03 	vldr	s13, [r7, #12]
 8001654:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001658:	4b3c      	ldr	r3, [pc, #240]	; (800174c <HAL_TIM_IC_CaptureCallback+0x188>)
 800165a:	edc3 7a00 	vstr	s15, [r3]
			float mFactor = 1000000/refClock;
 800165e:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8001750 <HAL_TIM_IC_CaptureCallback+0x18c>
 8001662:	ed97 7a03 	vldr	s14, [r7, #12]
 8001666:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800166a:	edc7 7a02 	vstr	s15, [r7, #8]
			usWidth = Difference*mFactor;
 800166e:	4b35      	ldr	r3, [pc, #212]	; (8001744 <HAL_TIM_IC_CaptureCallback+0x180>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	ee07 3a90 	vmov	s15, r3
 8001676:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800167a:	edd7 7a02 	vldr	s15, [r7, #8]
 800167e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001682:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001686:	ee17 2a90 	vmov	r2, s15
 800168a:	4b32      	ldr	r3, [pc, #200]	; (8001754 <HAL_TIM_IC_CaptureCallback+0x190>)
 800168c:	601a      	str	r2, [r3, #0]
			if(usWidth >= THROTTLE_FULL)
 800168e:	4b31      	ldr	r3, [pc, #196]	; (8001754 <HAL_TIM_IC_CaptureCallback+0x190>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f240 726b 	movw	r2, #1899	; 0x76b
 8001696:	4293      	cmp	r3, r2
 8001698:	d903      	bls.n	80016a2 <HAL_TIM_IC_CaptureCallback+0xde>
				Start_Flag = true;
 800169a:	4b2f      	ldr	r3, [pc, #188]	; (8001758 <HAL_TIM_IC_CaptureCallback+0x194>)
 800169c:	2201      	movs	r2, #1
 800169e:	701a      	strb	r2, [r3, #0]
 80016a0:	e03c      	b.n	800171c <HAL_TIM_IC_CaptureCallback+0x158>
			else if(usWidth > THROTTLE_HALF && usWidth < (THROTTLE_FULL-100))
 80016a2:	4b2c      	ldr	r3, [pc, #176]	; (8001754 <HAL_TIM_IC_CaptureCallback+0x190>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f240 52aa 	movw	r2, #1450	; 0x5aa
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d90b      	bls.n	80016c6 <HAL_TIM_IC_CaptureCallback+0x102>
 80016ae:	4b29      	ldr	r3, [pc, #164]	; (8001754 <HAL_TIM_IC_CaptureCallback+0x190>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 80016b6:	d206      	bcs.n	80016c6 <HAL_TIM_IC_CaptureCallback+0x102>
				Start_Flag = false;
 80016b8:	4b27      	ldr	r3, [pc, #156]	; (8001758 <HAL_TIM_IC_CaptureCallback+0x194>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	701a      	strb	r2, [r3, #0]
				trig = 0;
 80016be:	4b27      	ldr	r3, [pc, #156]	; (800175c <HAL_TIM_IC_CaptureCallback+0x198>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	e02a      	b.n	800171c <HAL_TIM_IC_CaptureCallback+0x158>
			else if(usWidth < THROTTLE_NULL)
 80016c6:	4b23      	ldr	r3, [pc, #140]	; (8001754 <HAL_TIM_IC_CaptureCallback+0x190>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f240 424b 	movw	r2, #1099	; 0x44b
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d824      	bhi.n	800171c <HAL_TIM_IC_CaptureCallback+0x158>
				e_stop = true;
 80016d2:	4b23      	ldr	r3, [pc, #140]	; (8001760 <HAL_TIM_IC_CaptureCallback+0x19c>)
 80016d4:	2201      	movs	r2, #1
 80016d6:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 80016d8:	4b22      	ldr	r3, [pc, #136]	; (8001764 <HAL_TIM_IC_CaptureCallback+0x1a0>)
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	4618      	mov	r0, r3
 80016de:	f7fe ff31 	bl	8000544 <__aeabi_ui2d>
 80016e2:	f04f 0200 	mov.w	r2, #0
 80016e6:	f04f 0300 	mov.w	r3, #0
 80016ea:	f7fe ffa5 	bl	8000638 <__aeabi_dmul>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	4610      	mov	r0, r2
 80016f4:	4619      	mov	r1, r3
 80016f6:	f04f 0200 	mov.w	r2, #0
 80016fa:	4b1b      	ldr	r3, [pc, #108]	; (8001768 <HAL_TIM_IC_CaptureCallback+0x1a4>)
 80016fc:	f7ff f8c6 	bl	800088c <__aeabi_ddiv>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4917      	ldr	r1, [pc, #92]	; (8001764 <HAL_TIM_IC_CaptureCallback+0x1a0>)
 8001706:	680c      	ldr	r4, [r1, #0]
 8001708:	4610      	mov	r0, r2
 800170a:	4619      	mov	r1, r3
 800170c:	f7ff fa6c 	bl	8000be8 <__aeabi_d2uiz>
 8001710:	4603      	mov	r3, r0
 8001712:	6363      	str	r3, [r4, #52]	; 0x34
				HAL_TIM_PWM_Stop(&tim3, TIM_CHANNEL_1);
 8001714:	2100      	movs	r1, #0
 8001716:	4813      	ldr	r0, [pc, #76]	; (8001764 <HAL_TIM_IC_CaptureCallback+0x1a0>)
 8001718:	f003 fae6 	bl	8004ce8 <HAL_TIM_PWM_Stop>
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	2200      	movs	r2, #0
 8001722:	625a      	str	r2, [r3, #36]	; 0x24
			Is_First_Captured = 0; // set it back to false
 8001724:	4b04      	ldr	r3, [pc, #16]	; (8001738 <HAL_TIM_IC_CaptureCallback+0x174>)
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
}
 800172a:	bf00      	nop
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	bd90      	pop	{r4, r7, pc}
 8001732:	bf00      	nop
 8001734:	40000800 	.word	0x40000800
 8001738:	20000214 	.word	0x20000214
 800173c:	20000208 	.word	0x20000208
 8001740:	2000020c 	.word	0x2000020c
 8001744:	20000210 	.word	0x20000210
 8001748:	49742400 	.word	0x49742400
 800174c:	2000021c 	.word	0x2000021c
 8001750:	49742400 	.word	0x49742400
 8001754:	20000218 	.word	0x20000218
 8001758:	20000588 	.word	0x20000588
 800175c:	20000570 	.word	0x20000570
 8001760:	20000594 	.word	0x20000594
 8001764:	20000220 	.word	0x20000220
 8001768:	40590000 	.word	0x40590000

0800176c <HAL_SYSTICK_Callback>:
 *  2. Time is based on the Ramp_Up PWM
 *  3. Second time after the Ramp_Down PWM.
 */

void HAL_SYSTICK_Callback()
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0

	indx++;  //Monitors the time
 8001770:	4b2a      	ldr	r3, [pc, #168]	; (800181c <HAL_SYSTICK_Callback+0xb0>)
 8001772:	881b      	ldrh	r3, [r3, #0]
 8001774:	3301      	adds	r3, #1
 8001776:	b29a      	uxth	r2, r3
 8001778:	4b28      	ldr	r3, [pc, #160]	; (800181c <HAL_SYSTICK_Callback+0xb0>)
 800177a:	801a      	strh	r2, [r3, #0]
	++tick;  // Updates the tick
 800177c:	4b28      	ldr	r3, [pc, #160]	; (8001820 <HAL_SYSTICK_Callback+0xb4>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	3301      	adds	r3, #1
 8001782:	4a27      	ldr	r2, [pc, #156]	; (8001820 <HAL_SYSTICK_Callback+0xb4>)
 8001784:	6013      	str	r3, [r2, #0]
//	}
//
//	else
//	{}

	if(Start_Flag)
 8001786:	4b27      	ldr	r3, [pc, #156]	; (8001824 <HAL_SYSTICK_Callback+0xb8>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d014      	beq.n	80017b8 <HAL_SYSTICK_Callback+0x4c>
	{
		++trig;
 800178e:	4b26      	ldr	r3, [pc, #152]	; (8001828 <HAL_SYSTICK_Callback+0xbc>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	3301      	adds	r3, #1
 8001794:	4a24      	ldr	r2, [pc, #144]	; (8001828 <HAL_SYSTICK_Callback+0xbc>)
 8001796:	6013      	str	r3, [r2, #0]
		if(trig >= 5000)
 8001798:	4b23      	ldr	r3, [pc, #140]	; (8001828 <HAL_SYSTICK_Callback+0xbc>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f241 3287 	movw	r2, #4999	; 0x1387
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d906      	bls.n	80017b2 <HAL_SYSTICK_Callback+0x46>
		{
			START_THE_SEQUENCE = true;
 80017a4:	4b21      	ldr	r3, [pc, #132]	; (800182c <HAL_SYSTICK_Callback+0xc0>)
 80017a6:	2201      	movs	r2, #1
 80017a8:	701a      	strb	r2, [r3, #0]
			Start_Flag = false;
 80017aa:	4b1e      	ldr	r3, [pc, #120]	; (8001824 <HAL_SYSTICK_Callback+0xb8>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	701a      	strb	r2, [r3, #0]
 80017b0:	e002      	b.n	80017b8 <HAL_SYSTICK_Callback+0x4c>
		}


		else {
			START_THE_SEQUENCE = false;
 80017b2:	4b1e      	ldr	r3, [pc, #120]	; (800182c <HAL_SYSTICK_Callback+0xc0>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	701a      	strb	r2, [r3, #0]
		}
	}


	if(indx == 1000)  // every second
 80017b8:	4b18      	ldr	r3, [pc, #96]	; (800181c <HAL_SYSTICK_Callback+0xb0>)
 80017ba:	881b      	ldrh	r3, [r3, #0]
 80017bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80017c0:	d126      	bne.n	8001810 <HAL_SYSTICK_Callback+0xa4>
	{
		//Calculate the rpm
		ClicksPsec = (Pulse - OldPulse);  // Pulse or Clicks Per Second
 80017c2:	4b1b      	ldr	r3, [pc, #108]	; (8001830 <HAL_SYSTICK_Callback+0xc4>)
 80017c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	4b1a      	ldr	r3, [pc, #104]	; (8001834 <HAL_SYSTICK_Callback+0xc8>)
 80017cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	b29b      	uxth	r3, r3
 80017d6:	b21a      	sxth	r2, r3
 80017d8:	4b17      	ldr	r3, [pc, #92]	; (8001838 <HAL_SYSTICK_Callback+0xcc>)
 80017da:	801a      	strh	r2, [r3, #0]
		OldPulse = Pulse;
 80017dc:	4b14      	ldr	r3, [pc, #80]	; (8001830 <HAL_SYSTICK_Callback+0xc4>)
 80017de:	f9b3 2000 	ldrsh.w	r2, [r3]
 80017e2:	4b14      	ldr	r3, [pc, #80]	; (8001834 <HAL_SYSTICK_Callback+0xc8>)
 80017e4:	801a      	strh	r2, [r3, #0]
		indx = 0;
 80017e6:	4b0d      	ldr	r3, [pc, #52]	; (800181c <HAL_SYSTICK_Callback+0xb0>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	801a      	strh	r2, [r3, #0]

		RPM__ = (float)((float)ClicksPsec / 7) * 60;
 80017ec:	4b12      	ldr	r3, [pc, #72]	; (8001838 <HAL_SYSTICK_Callback+0xcc>)
 80017ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017f2:	ee07 3a90 	vmov	s15, r3
 80017f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017fa:	eef1 6a0c 	vmov.f32	s13, #28	; 0x40e00000  7.0
 80017fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001802:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800183c <HAL_SYSTICK_Callback+0xd0>
 8001806:	ee67 7a87 	vmul.f32	s15, s15, s14
 800180a:	4b0d      	ldr	r3, [pc, #52]	; (8001840 <HAL_SYSTICK_Callback+0xd4>)
 800180c:	edc3 7a00 	vstr	s15, [r3]
	}

}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	200004ea 	.word	0x200004ea
 8001820:	2000056c 	.word	0x2000056c
 8001824:	20000588 	.word	0x20000588
 8001828:	20000570 	.word	0x20000570
 800182c:	20000595 	.word	0x20000595
 8001830:	2000057e 	.word	0x2000057e
 8001834:	2000058c 	.word	0x2000058c
 8001838:	2000058e 	.word	0x2000058e
 800183c:	42700000 	.word	0x42700000
 8001840:	20000590 	.word	0x20000590

08001844 <MX_WINCH_START_SEQ>:



void MX_WINCH_START_SEQ()
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
	/*
	 * This part loops until a signal of particular pulse width is captured.
	 */
	//UNUSED();
	while(!(START_THE_SEQUENCE)){};
 8001848:	bf00      	nop
 800184a:	4b07      	ldr	r3, [pc, #28]	; (8001868 <MX_WINCH_START_SEQ+0x24>)
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	f083 0301 	eor.w	r3, r3, #1
 8001852:	b2db      	uxtb	r3, r3
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1f8      	bne.n	800184a <MX_WINCH_START_SEQ+0x6>

	//For the next sequence.
	Start_Flag = false;
 8001858:	4b04      	ldr	r3, [pc, #16]	; (800186c <MX_WINCH_START_SEQ+0x28>)
 800185a:	2200      	movs	r2, #0
 800185c:	701a      	strb	r2, [r3, #0]

}
 800185e:	bf00      	nop
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	20000595 	.word	0x20000595
 800186c:	20000588 	.word	0x20000588

08001870 <MX_WINCH_DOWN_GP_RAMP_UP>:
		if (HAL_TIM_PWM_Start(&tim3, TIM_CHANNEL_1) != HAL_OK) Error_handler();
	}
}

void MX_WINCH_DOWN_GP_RAMP_UP(void)
{
 8001870:	b590      	push	{r4, r7, lr}
 8001872:	b083      	sub	sp, #12
 8001874:	af02      	add	r7, sp, #8


	while(gp_i >= 16)
 8001876:	e060      	b.n	800193a <MX_WINCH_DOWN_GP_RAMP_UP+0xca>
	{
		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(PWM_FIXED)/100);
 8001878:	4b37      	ldr	r3, [pc, #220]	; (8001958 <MX_WINCH_DOWN_GP_RAMP_UP+0xe8>)
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	4618      	mov	r0, r3
 800187e:	f7fe fe61 	bl	8000544 <__aeabi_ui2d>
 8001882:	a333      	add	r3, pc, #204	; (adr r3, 8001950 <MX_WINCH_DOWN_GP_RAMP_UP+0xe0>)
 8001884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001888:	f7fe fed6 	bl	8000638 <__aeabi_dmul>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	4610      	mov	r0, r2
 8001892:	4619      	mov	r1, r3
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	4b30      	ldr	r3, [pc, #192]	; (800195c <MX_WINCH_DOWN_GP_RAMP_UP+0xec>)
 800189a:	f7fe fff7 	bl	800088c <__aeabi_ddiv>
 800189e:	4602      	mov	r2, r0
 80018a0:	460b      	mov	r3, r1
 80018a2:	492d      	ldr	r1, [pc, #180]	; (8001958 <MX_WINCH_DOWN_GP_RAMP_UP+0xe8>)
 80018a4:	680c      	ldr	r4, [r1, #0]
 80018a6:	4610      	mov	r0, r2
 80018a8:	4619      	mov	r1, r3
 80018aa:	f7ff f99d 	bl	8000be8 <__aeabi_d2uiz>
 80018ae:	4603      	mov	r3, r0
 80018b0:	6363      	str	r3, [r4, #52]	; 0x34

		HAL_Delay(PWM_ON_DELAY(PWM_FIXED));
 80018b2:	2001      	movs	r0, #1
 80018b4:	f001 fa2a 	bl	8002d0c <HAL_Delay>

		//sprintf((char*)buf, "Period: %d, %d, %f\r\n", gp_i, Pulse, ((float) Buf * (VREF_3v3 / ADC_SCALE_12) - 2.5) * 10);
		//sprintf((char*)buf, "PWM: %f, RPM: %f\r\n", i*0.3921, RPM__);
		sprintf((char*)buf, "PWM: %d, RPM: %f\r\n", i, RPM__); //i*0.019605
 80018b8:	4b29      	ldr	r3, [pc, #164]	; (8001960 <MX_WINCH_DOWN_GP_RAMP_UP+0xf0>)
 80018ba:	881b      	ldrh	r3, [r3, #0]
 80018bc:	461c      	mov	r4, r3
 80018be:	4b29      	ldr	r3, [pc, #164]	; (8001964 <MX_WINCH_DOWN_GP_RAMP_UP+0xf4>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7fe fe60 	bl	8000588 <__aeabi_f2d>
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	e9cd 2300 	strd	r2, r3, [sp]
 80018d0:	4622      	mov	r2, r4
 80018d2:	4925      	ldr	r1, [pc, #148]	; (8001968 <MX_WINCH_DOWN_GP_RAMP_UP+0xf8>)
 80018d4:	4825      	ldr	r0, [pc, #148]	; (800196c <MX_WINCH_DOWN_GP_RAMP_UP+0xfc>)
 80018d6:	f005 fd13 	bl	8007300 <siprintf>

		HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 80018da:	f04f 33ff 	mov.w	r3, #4294967295
 80018de:	2240      	movs	r2, #64	; 0x40
 80018e0:	4922      	ldr	r1, [pc, #136]	; (800196c <MX_WINCH_DOWN_GP_RAMP_UP+0xfc>)
 80018e2:	4823      	ldr	r0, [pc, #140]	; (8001970 <MX_WINCH_DOWN_GP_RAMP_UP+0x100>)
 80018e4:	f004 fc79 	bl	80061da <HAL_UART_Transmit>

		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 80018e8:	4b1b      	ldr	r3, [pc, #108]	; (8001958 <MX_WINCH_DOWN_GP_RAMP_UP+0xe8>)
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7fe fe29 	bl	8000544 <__aeabi_ui2d>
 80018f2:	f04f 0200 	mov.w	r2, #0
 80018f6:	f04f 0300 	mov.w	r3, #0
 80018fa:	f7fe fe9d 	bl	8000638 <__aeabi_dmul>
 80018fe:	4602      	mov	r2, r0
 8001900:	460b      	mov	r3, r1
 8001902:	4610      	mov	r0, r2
 8001904:	4619      	mov	r1, r3
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	4b14      	ldr	r3, [pc, #80]	; (800195c <MX_WINCH_DOWN_GP_RAMP_UP+0xec>)
 800190c:	f7fe ffbe 	bl	800088c <__aeabi_ddiv>
 8001910:	4602      	mov	r2, r0
 8001912:	460b      	mov	r3, r1
 8001914:	4910      	ldr	r1, [pc, #64]	; (8001958 <MX_WINCH_DOWN_GP_RAMP_UP+0xe8>)
 8001916:	680c      	ldr	r4, [r1, #0]
 8001918:	4610      	mov	r0, r2
 800191a:	4619      	mov	r1, r3
 800191c:	f7ff f964 	bl	8000be8 <__aeabi_d2uiz>
 8001920:	4603      	mov	r3, r0
 8001922:	6363      	str	r3, [r4, #52]	; 0x34

		gp_i /= GP_DIV;
 8001924:	4b13      	ldr	r3, [pc, #76]	; (8001974 <MX_WINCH_DOWN_GP_RAMP_UP+0x104>)
 8001926:	881b      	ldrh	r3, [r3, #0]
 8001928:	085b      	lsrs	r3, r3, #1
 800192a:	b29a      	uxth	r2, r3
 800192c:	4b11      	ldr	r3, [pc, #68]	; (8001974 <MX_WINCH_DOWN_GP_RAMP_UP+0x104>)
 800192e:	801a      	strh	r2, [r3, #0]
		HAL_Delay(gp_i);
 8001930:	4b10      	ldr	r3, [pc, #64]	; (8001974 <MX_WINCH_DOWN_GP_RAMP_UP+0x104>)
 8001932:	881b      	ldrh	r3, [r3, #0]
 8001934:	4618      	mov	r0, r3
 8001936:	f001 f9e9 	bl	8002d0c <HAL_Delay>
	while(gp_i >= 16)
 800193a:	4b0e      	ldr	r3, [pc, #56]	; (8001974 <MX_WINCH_DOWN_GP_RAMP_UP+0x104>)
 800193c:	881b      	ldrh	r3, [r3, #0]
 800193e:	2b0f      	cmp	r3, #15
 8001940:	d89a      	bhi.n	8001878 <MX_WINCH_DOWN_GP_RAMP_UP+0x8>

	}

}
 8001942:	bf00      	nop
 8001944:	bf00      	nop
 8001946:	3704      	adds	r7, #4
 8001948:	46bd      	mov	sp, r7
 800194a:	bd90      	pop	{r4, r7, pc}
 800194c:	f3af 8000 	nop.w
 8001950:	877be861 	.word	0x877be861
 8001954:	40478787 	.word	0x40478787
 8001958:	20000220 	.word	0x20000220
 800195c:	40590000 	.word	0x40590000
 8001960:	200004e8 	.word	0x200004e8
 8001964:	20000590 	.word	0x20000590
 8001968:	0800995c 	.word	0x0800995c
 800196c:	200004ec 	.word	0x200004ec
 8001970:	20000448 	.word	0x20000448
 8001974:	2000000c 	.word	0x2000000c

08001978 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN>:

void MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN(void)
{
 8001978:	b5b0      	push	{r4, r5, r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af02      	add	r7, sp, #8

		for(i = PWM_START; i< INTERMITENT_DC; i ++ )
 800197e:	4b7a      	ldr	r3, [pc, #488]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f0>)
 8001980:	2279      	movs	r2, #121	; 0x79
 8001982:	801a      	strh	r2, [r3, #0]
 8001984:	e04a      	b.n	8001a1c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0xa4>
		{

			__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(i)/100);
 8001986:	4b79      	ldr	r3, [pc, #484]	; (8001b6c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f4>)
 8001988:	68db      	ldr	r3, [r3, #12]
 800198a:	4618      	mov	r0, r3
 800198c:	f7fe fdda 	bl	8000544 <__aeabi_ui2d>
 8001990:	4604      	mov	r4, r0
 8001992:	460d      	mov	r5, r1
 8001994:	4b74      	ldr	r3, [pc, #464]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f0>)
 8001996:	881b      	ldrh	r3, [r3, #0]
 8001998:	4618      	mov	r0, r3
 800199a:	f7fe fde3 	bl	8000564 <__aeabi_i2d>
 800199e:	a36c      	add	r3, pc, #432	; (adr r3, 8001b50 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1d8>)
 80019a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a4:	f7fe fe48 	bl	8000638 <__aeabi_dmul>
 80019a8:	4602      	mov	r2, r0
 80019aa:	460b      	mov	r3, r1
 80019ac:	4620      	mov	r0, r4
 80019ae:	4629      	mov	r1, r5
 80019b0:	f7fe fe42 	bl	8000638 <__aeabi_dmul>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	4610      	mov	r0, r2
 80019ba:	4619      	mov	r1, r3
 80019bc:	f04f 0200 	mov.w	r2, #0
 80019c0:	4b6b      	ldr	r3, [pc, #428]	; (8001b70 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f8>)
 80019c2:	f7fe ff63 	bl	800088c <__aeabi_ddiv>
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	4968      	ldr	r1, [pc, #416]	; (8001b6c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f4>)
 80019cc:	680c      	ldr	r4, [r1, #0]
 80019ce:	4610      	mov	r0, r2
 80019d0:	4619      	mov	r1, r3
 80019d2:	f7ff f909 	bl	8000be8 <__aeabi_d2uiz>
 80019d6:	4603      	mov	r3, r0
 80019d8:	6363      	str	r3, [r4, #52]	; 0x34
			//current = ((float) Buf * (VREF_3v3 / ADC_SCALE_12) - 2.5) * 10;

			//sprintf((char*)buf, "PWM: %d, %d, %f\r\n", i, Pulse, current);
			sprintf((char*)buf, "PWM: %d, RPM: %f\r\n", i, RPM__); //i*0.019605
 80019da:	4b63      	ldr	r3, [pc, #396]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f0>)
 80019dc:	881b      	ldrh	r3, [r3, #0]
 80019de:	461c      	mov	r4, r3
 80019e0:	4b64      	ldr	r3, [pc, #400]	; (8001b74 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1fc>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7fe fdcf 	bl	8000588 <__aeabi_f2d>
 80019ea:	4602      	mov	r2, r0
 80019ec:	460b      	mov	r3, r1
 80019ee:	e9cd 2300 	strd	r2, r3, [sp]
 80019f2:	4622      	mov	r2, r4
 80019f4:	4960      	ldr	r1, [pc, #384]	; (8001b78 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x200>)
 80019f6:	4861      	ldr	r0, [pc, #388]	; (8001b7c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x204>)
 80019f8:	f005 fc82 	bl	8007300 <siprintf>

			HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 80019fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001a00:	2240      	movs	r2, #64	; 0x40
 8001a02:	495e      	ldr	r1, [pc, #376]	; (8001b7c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x204>)
 8001a04:	485e      	ldr	r0, [pc, #376]	; (8001b80 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x208>)
 8001a06:	f004 fbe8 	bl	80061da <HAL_UART_Transmit>

			HAL_Delay(PWM_INTERMITANT_UP);    //This finishes the ramp up in
 8001a0a:	2014      	movs	r0, #20
 8001a0c:	f001 f97e 	bl	8002d0c <HAL_Delay>
		for(i = PWM_START; i< INTERMITENT_DC; i ++ )
 8001a10:	4b55      	ldr	r3, [pc, #340]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f0>)
 8001a12:	881b      	ldrh	r3, [r3, #0]
 8001a14:	3301      	adds	r3, #1
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	4b53      	ldr	r3, [pc, #332]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f0>)
 8001a1a:	801a      	strh	r2, [r3, #0]
 8001a1c:	4b52      	ldr	r3, [pc, #328]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f0>)
 8001a1e:	881b      	ldrh	r3, [r3, #0]
 8001a20:	2bb3      	cmp	r3, #179	; 0xb3
 8001a22:	d9b0      	bls.n	8001986 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0xe>
		}


			for(i = INTERMITENT_DC; i> 0; i -- )
 8001a24:	4b50      	ldr	r3, [pc, #320]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f0>)
 8001a26:	22b4      	movs	r2, #180	; 0xb4
 8001a28:	801a      	strh	r2, [r3, #0]
 8001a2a:	e058      	b.n	8001ade <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x166>
			{

				if(!spring_trig)
 8001a2c:	4b55      	ldr	r3, [pc, #340]	; (8001b84 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x20c>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	f083 0301 	eor.w	r3, r3, #1
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d056      	beq.n	8001ae8 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x170>
				{

					__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(i)/100);
 8001a3a:	4b4c      	ldr	r3, [pc, #304]	; (8001b6c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f4>)
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7fe fd80 	bl	8000544 <__aeabi_ui2d>
 8001a44:	4604      	mov	r4, r0
 8001a46:	460d      	mov	r5, r1
 8001a48:	4b47      	ldr	r3, [pc, #284]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f0>)
 8001a4a:	881b      	ldrh	r3, [r3, #0]
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7fe fd89 	bl	8000564 <__aeabi_i2d>
 8001a52:	a33f      	add	r3, pc, #252	; (adr r3, 8001b50 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1d8>)
 8001a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a58:	f7fe fdee 	bl	8000638 <__aeabi_dmul>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	460b      	mov	r3, r1
 8001a60:	4620      	mov	r0, r4
 8001a62:	4629      	mov	r1, r5
 8001a64:	f7fe fde8 	bl	8000638 <__aeabi_dmul>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	4610      	mov	r0, r2
 8001a6e:	4619      	mov	r1, r3
 8001a70:	f04f 0200 	mov.w	r2, #0
 8001a74:	4b3e      	ldr	r3, [pc, #248]	; (8001b70 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f8>)
 8001a76:	f7fe ff09 	bl	800088c <__aeabi_ddiv>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	493b      	ldr	r1, [pc, #236]	; (8001b6c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f4>)
 8001a80:	680c      	ldr	r4, [r1, #0]
 8001a82:	4610      	mov	r0, r2
 8001a84:	4619      	mov	r1, r3
 8001a86:	f7ff f8af 	bl	8000be8 <__aeabi_d2uiz>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	6363      	str	r3, [r4, #52]	; 0x34
					//current = ((float) Buf * (VREF_3v3 / ADC_SCALE_12) - 2.5) * 10;

					//sprintf((char*)buf, "PWM: %d, %d, %f\r\n", i, Pulse, current);
					//sprintf((char*)buf, "PWM: %f, RPM: %f\r\n", i*0.019605, RPM__);
					sprintf((char*)buf, "PWM: %d, RPM: %f\r\n", i, RPM__); //i*0.019605
 8001a8e:	4b36      	ldr	r3, [pc, #216]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f0>)
 8001a90:	881b      	ldrh	r3, [r3, #0]
 8001a92:	461c      	mov	r4, r3
 8001a94:	4b37      	ldr	r3, [pc, #220]	; (8001b74 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1fc>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7fe fd75 	bl	8000588 <__aeabi_f2d>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	e9cd 2300 	strd	r2, r3, [sp]
 8001aa6:	4622      	mov	r2, r4
 8001aa8:	4933      	ldr	r1, [pc, #204]	; (8001b78 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x200>)
 8001aaa:	4834      	ldr	r0, [pc, #208]	; (8001b7c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x204>)
 8001aac:	f005 fc28 	bl	8007300 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 8001ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ab4:	2240      	movs	r2, #64	; 0x40
 8001ab6:	4931      	ldr	r1, [pc, #196]	; (8001b7c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x204>)
 8001ab8:	4831      	ldr	r0, [pc, #196]	; (8001b80 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x208>)
 8001aba:	f004 fb8e 	bl	80061da <HAL_UART_Transmit>

					HAL_Delay(PWM_RAMP_DOWN_DURATION);    //This finishes the ramp up in
 8001abe:	2055      	movs	r0, #85	; 0x55
 8001ac0:	f001 f924 	bl	8002d0c <HAL_Delay>

					//Spring Thing
					//poop_back = true;

					//Its only after this point the Spring thing and the Current thing needs to be activated
					if(i <= 150 )
 8001ac4:	4b28      	ldr	r3, [pc, #160]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f0>)
 8001ac6:	881b      	ldrh	r3, [r3, #0]
 8001ac8:	2b96      	cmp	r3, #150	; 0x96
 8001aca:	d802      	bhi.n	8001ad2 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x15a>
					{
						//Spring Thing
						poop_back = true;
 8001acc:	4b2e      	ldr	r3, [pc, #184]	; (8001b88 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x210>)
 8001ace:	2201      	movs	r2, #1
 8001ad0:	701a      	strb	r2, [r3, #0]
			for(i = INTERMITENT_DC; i> 0; i -- )
 8001ad2:	4b25      	ldr	r3, [pc, #148]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f0>)
 8001ad4:	881b      	ldrh	r3, [r3, #0]
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	b29a      	uxth	r2, r3
 8001ada:	4b23      	ldr	r3, [pc, #140]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f0>)
 8001adc:	801a      	strh	r2, [r3, #0]
 8001ade:	4b22      	ldr	r3, [pc, #136]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1f0>)
 8001ae0:	881b      	ldrh	r3, [r3, #0]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d1a2      	bne.n	8001a2c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0xb4>
 8001ae6:	e000      	b.n	8001aea <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x172>

			}

			else
			{
				break;
 8001ae8:	bf00      	nop
			}

		}

 	Counts = Pulse;
 8001aea:	4b28      	ldr	r3, [pc, #160]	; (8001b8c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x214>)
 8001aec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001af0:	461a      	mov	r2, r3
 8001af2:	4b27      	ldr	r3, [pc, #156]	; (8001b90 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x218>)
 8001af4:	601a      	str	r2, [r3, #0]

 	Length = (2 * __PI * 3.14 * Counts) * 0.1428;
 8001af6:	4b26      	ldr	r3, [pc, #152]	; (8001b90 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x218>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7fe fd22 	bl	8000544 <__aeabi_ui2d>
 8001b00:	a315      	add	r3, pc, #84	; (adr r3, 8001b58 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1e0>)
 8001b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b06:	f7fe fd97 	bl	8000638 <__aeabi_dmul>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	4610      	mov	r0, r2
 8001b10:	4619      	mov	r1, r3
 8001b12:	a313      	add	r3, pc, #76	; (adr r3, 8001b60 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1e8>)
 8001b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b18:	f7fe fd8e 	bl	8000638 <__aeabi_dmul>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	460b      	mov	r3, r1
 8001b20:	4610      	mov	r0, r2
 8001b22:	4619      	mov	r1, r3
 8001b24:	f7ff f880 	bl	8000c28 <__aeabi_d2f>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	4a1a      	ldr	r2, [pc, #104]	; (8001b94 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x21c>)
 8001b2c:	6013      	str	r3, [r2, #0]

 	//sprintf((char*)buf, "PWM:%d,Pulse:%d,Current:%f,Length:%f,RPM:%f\r\n", i, Pulse, current, Length, RPM__);
 	HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 8001b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b32:	2240      	movs	r2, #64	; 0x40
 8001b34:	4911      	ldr	r1, [pc, #68]	; (8001b7c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x204>)
 8001b36:	4812      	ldr	r0, [pc, #72]	; (8001b80 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x208>)
 8001b38:	f004 fb4f 	bl	80061da <HAL_UART_Transmit>

 	memset(buf, 0, sizeof(buf));
 8001b3c:	2240      	movs	r2, #64	; 0x40
 8001b3e:	2100      	movs	r1, #0
 8001b40:	480e      	ldr	r0, [pc, #56]	; (8001b7c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x204>)
 8001b42:	f004 ff6b 	bl	8006a1c <memset>

}
 8001b46:	bf00      	nop
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bdb0      	pop	{r4, r5, r7, pc}
 8001b4c:	f3af 8000 	nop.w
 8001b50:	190cb39b 	.word	0x190cb39b
 8001b54:	3fd91919 	.word	0x3fd91919
 8001b58:	f8cf92ae 	.word	0xf8cf92ae
 8001b5c:	4033baac 	.word	0x4033baac
 8001b60:	38ef34d7 	.word	0x38ef34d7
 8001b64:	3fc24745 	.word	0x3fc24745
 8001b68:	200004e8 	.word	0x200004e8
 8001b6c:	20000220 	.word	0x20000220
 8001b70:	40590000 	.word	0x40590000
 8001b74:	20000590 	.word	0x20000590
 8001b78:	0800995c 	.word	0x0800995c
 8001b7c:	200004ec 	.word	0x200004ec
 8001b80:	20000448 	.word	0x20000448
 8001b84:	2000058b 	.word	0x2000058b
 8001b88:	2000058a 	.word	0x2000058a
 8001b8c:	2000057e 	.word	0x2000057e
 8001b90:	20000580 	.word	0x20000580
 8001b94:	20000584 	.word	0x20000584

08001b98 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN>:

void MX_WINCH_UP_MOTO_RAMP_UP_DOWN(void)
{
 8001b98:	b5b0      	push	{r4, r5, r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af02      	add	r7, sp, #8

	//First things first change the direction
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	2101      	movs	r1, #1
 8001ba2:	48b9      	ldr	r0, [pc, #740]	; (8001e88 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2f0>)
 8001ba4:	f002 f8fa 	bl	8003d9c <HAL_GPIO_WritePin>

	uint32_t loop_5 = Counts * 0.1;  //Set the threshold
 8001ba8:	4bb8      	ldr	r3, [pc, #736]	; (8001e8c <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2f4>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7fe fcc9 	bl	8000544 <__aeabi_ui2d>
 8001bb2:	a3ab      	add	r3, pc, #684	; (adr r3, 8001e60 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2c8>)
 8001bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bb8:	f7fe fd3e 	bl	8000638 <__aeabi_dmul>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	4610      	mov	r0, r2
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	f7ff f810 	bl	8000be8 <__aeabi_d2uiz>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	607b      	str	r3, [r7, #4]

	//Ramp Up Sequence

	for(i = PWM_UP_START; i< INTERMITENT_DC; i ++ )
 8001bcc:	4bb0      	ldr	r3, [pc, #704]	; (8001e90 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2f8>)
 8001bce:	221e      	movs	r2, #30
 8001bd0:	801a      	strh	r2, [r3, #0]
 8001bd2:	e0b2      	b.n	8001d3a <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x1a2>
	{
		if(Pulse > loop_5)
 8001bd4:	4baf      	ldr	r3, [pc, #700]	; (8001e94 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2fc>)
 8001bd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bda:	461a      	mov	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d245      	bcs.n	8001c6e <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0xd6>
		{
			__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(i)/100);
 8001be2:	4bad      	ldr	r3, [pc, #692]	; (8001e98 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x300>)
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7fe fcac 	bl	8000544 <__aeabi_ui2d>
 8001bec:	4604      	mov	r4, r0
 8001bee:	460d      	mov	r5, r1
 8001bf0:	4ba7      	ldr	r3, [pc, #668]	; (8001e90 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2f8>)
 8001bf2:	881b      	ldrh	r3, [r3, #0]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7fe fcb5 	bl	8000564 <__aeabi_i2d>
 8001bfa:	a39b      	add	r3, pc, #620	; (adr r3, 8001e68 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2d0>)
 8001bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c00:	f7fe fd1a 	bl	8000638 <__aeabi_dmul>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	4620      	mov	r0, r4
 8001c0a:	4629      	mov	r1, r5
 8001c0c:	f7fe fd14 	bl	8000638 <__aeabi_dmul>
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	4610      	mov	r0, r2
 8001c16:	4619      	mov	r1, r3
 8001c18:	f04f 0200 	mov.w	r2, #0
 8001c1c:	4b9f      	ldr	r3, [pc, #636]	; (8001e9c <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x304>)
 8001c1e:	f7fe fe35 	bl	800088c <__aeabi_ddiv>
 8001c22:	4602      	mov	r2, r0
 8001c24:	460b      	mov	r3, r1
 8001c26:	499c      	ldr	r1, [pc, #624]	; (8001e98 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x300>)
 8001c28:	680c      	ldr	r4, [r1, #0]
 8001c2a:	4610      	mov	r0, r2
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	f7fe ffdb 	bl	8000be8 <__aeabi_d2uiz>
 8001c32:	4603      	mov	r3, r0
 8001c34:	6363      	str	r3, [r4, #52]	; 0x34
			//sprintf((char*)buf, "PWM: %d, %d, %f\r\n", i, Pulse, current);
			//sprintf((char*)buf, "PWM: %d, RPM: %f, Current: %f\r\n", i, RPM__, current);
			//sprintf((char*)buf, "PWM: %f, RPM: %f\r\n", i*0.019605, RPM__);
			sprintf((char*)buf, "PWM: %d, RPM: %f\r\n", i, RPM__); //i*0.019605
 8001c36:	4b96      	ldr	r3, [pc, #600]	; (8001e90 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2f8>)
 8001c38:	881b      	ldrh	r3, [r3, #0]
 8001c3a:	461c      	mov	r4, r3
 8001c3c:	4b98      	ldr	r3, [pc, #608]	; (8001ea0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x308>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7fe fca1 	bl	8000588 <__aeabi_f2d>
 8001c46:	4602      	mov	r2, r0
 8001c48:	460b      	mov	r3, r1
 8001c4a:	e9cd 2300 	strd	r2, r3, [sp]
 8001c4e:	4622      	mov	r2, r4
 8001c50:	4994      	ldr	r1, [pc, #592]	; (8001ea4 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x30c>)
 8001c52:	4895      	ldr	r0, [pc, #596]	; (8001ea8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 8001c54:	f005 fb54 	bl	8007300 <siprintf>

			HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 8001c58:	f04f 33ff 	mov.w	r3, #4294967295
 8001c5c:	2240      	movs	r2, #64	; 0x40
 8001c5e:	4992      	ldr	r1, [pc, #584]	; (8001ea8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 8001c60:	4892      	ldr	r0, [pc, #584]	; (8001eac <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x314>)
 8001c62:	f004 faba 	bl	80061da <HAL_UART_Transmit>

			HAL_Delay(PWM_INTERMITANT_UP);    //This finishes the ramp up in
 8001c66:	2014      	movs	r0, #20
 8001c68:	f001 f850 	bl	8002d0c <HAL_Delay>
 8001c6c:	e05f      	b.n	8001d2e <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x196>

		//This is unlikely to ever happen but for safety.
		else
		{
			//Write a very short but effective ramp_down so that there is not jerk at zero.
			__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(40)/100);
 8001c6e:	4b8a      	ldr	r3, [pc, #552]	; (8001e98 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x300>)
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7fe fc66 	bl	8000544 <__aeabi_ui2d>
 8001c78:	a37d      	add	r3, pc, #500	; (adr r3, 8001e70 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2d8>)
 8001c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c7e:	f7fe fcdb 	bl	8000638 <__aeabi_dmul>
 8001c82:	4602      	mov	r2, r0
 8001c84:	460b      	mov	r3, r1
 8001c86:	4610      	mov	r0, r2
 8001c88:	4619      	mov	r1, r3
 8001c8a:	f04f 0200 	mov.w	r2, #0
 8001c8e:	4b83      	ldr	r3, [pc, #524]	; (8001e9c <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x304>)
 8001c90:	f7fe fdfc 	bl	800088c <__aeabi_ddiv>
 8001c94:	4602      	mov	r2, r0
 8001c96:	460b      	mov	r3, r1
 8001c98:	497f      	ldr	r1, [pc, #508]	; (8001e98 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x300>)
 8001c9a:	680c      	ldr	r4, [r1, #0]
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	f7fe ffa2 	bl	8000be8 <__aeabi_d2uiz>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	6363      	str	r3, [r4, #52]	; 0x34
			HAL_Delay(20);
 8001ca8:	2014      	movs	r0, #20
 8001caa:	f001 f82f 	bl	8002d0c <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(20)/100);
 8001cae:	4b7a      	ldr	r3, [pc, #488]	; (8001e98 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x300>)
 8001cb0:	68db      	ldr	r3, [r3, #12]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7fe fc46 	bl	8000544 <__aeabi_ui2d>
 8001cb8:	a36f      	add	r3, pc, #444	; (adr r3, 8001e78 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2e0>)
 8001cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cbe:	f7fe fcbb 	bl	8000638 <__aeabi_dmul>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	4610      	mov	r0, r2
 8001cc8:	4619      	mov	r1, r3
 8001cca:	f04f 0200 	mov.w	r2, #0
 8001cce:	4b73      	ldr	r3, [pc, #460]	; (8001e9c <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x304>)
 8001cd0:	f7fe fddc 	bl	800088c <__aeabi_ddiv>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	496f      	ldr	r1, [pc, #444]	; (8001e98 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x300>)
 8001cda:	680c      	ldr	r4, [r1, #0]
 8001cdc:	4610      	mov	r0, r2
 8001cde:	4619      	mov	r1, r3
 8001ce0:	f7fe ff82 	bl	8000be8 <__aeabi_d2uiz>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	6363      	str	r3, [r4, #52]	; 0x34
			HAL_Delay(20);
 8001ce8:	2014      	movs	r0, #20
 8001cea:	f001 f80f 	bl	8002d0c <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 8001cee:	4b6a      	ldr	r3, [pc, #424]	; (8001e98 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x300>)
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7fe fc26 	bl	8000544 <__aeabi_ui2d>
 8001cf8:	f04f 0200 	mov.w	r2, #0
 8001cfc:	f04f 0300 	mov.w	r3, #0
 8001d00:	f7fe fc9a 	bl	8000638 <__aeabi_dmul>
 8001d04:	4602      	mov	r2, r0
 8001d06:	460b      	mov	r3, r1
 8001d08:	4610      	mov	r0, r2
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	f04f 0200 	mov.w	r2, #0
 8001d10:	4b62      	ldr	r3, [pc, #392]	; (8001e9c <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x304>)
 8001d12:	f7fe fdbb 	bl	800088c <__aeabi_ddiv>
 8001d16:	4602      	mov	r2, r0
 8001d18:	460b      	mov	r3, r1
 8001d1a:	495f      	ldr	r1, [pc, #380]	; (8001e98 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x300>)
 8001d1c:	680c      	ldr	r4, [r1, #0]
 8001d1e:	4610      	mov	r0, r2
 8001d20:	4619      	mov	r1, r3
 8001d22:	f7fe ff61 	bl	8000be8 <__aeabi_d2uiz>
 8001d26:	4603      	mov	r3, r0
 8001d28:	6363      	str	r3, [r4, #52]	; 0x34

			//And just stop, something's fishy!
			MX_Jump();
 8001d2a:	f000 fc1e 	bl	800256a <MX_Jump>
	for(i = PWM_UP_START; i< INTERMITENT_DC; i ++ )
 8001d2e:	4b58      	ldr	r3, [pc, #352]	; (8001e90 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2f8>)
 8001d30:	881b      	ldrh	r3, [r3, #0]
 8001d32:	3301      	adds	r3, #1
 8001d34:	b29a      	uxth	r2, r3
 8001d36:	4b56      	ldr	r3, [pc, #344]	; (8001e90 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2f8>)
 8001d38:	801a      	strh	r2, [r3, #0]
 8001d3a:	4b55      	ldr	r3, [pc, #340]	; (8001e90 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2f8>)
 8001d3c:	881b      	ldrh	r3, [r3, #0]
 8001d3e:	2bb3      	cmp	r3, #179	; 0xb3
 8001d40:	f67f af48 	bls.w	8001bd4 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x3c>
	}


	//Ramp Down Sequence

	for(i = INTERMITENT_DC; i> 0; i -- )
 8001d44:	4b52      	ldr	r3, [pc, #328]	; (8001e90 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2f8>)
 8001d46:	22b4      	movs	r2, #180	; 0xb4
 8001d48:	801a      	strh	r2, [r3, #0]
 8001d4a:	e051      	b.n	8001df0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x258>
		{
			if(Pulse > loop_5)
 8001d4c:	4b51      	ldr	r3, [pc, #324]	; (8001e94 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2fc>)
 8001d4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d52:	461a      	mov	r2, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d24f      	bcs.n	8001dfa <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x262>
			{
				//There is enough room to spool at the current rate do nothing different.
				__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(i)/100);
 8001d5a:	4b4f      	ldr	r3, [pc, #316]	; (8001e98 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x300>)
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7fe fbf0 	bl	8000544 <__aeabi_ui2d>
 8001d64:	4604      	mov	r4, r0
 8001d66:	460d      	mov	r5, r1
 8001d68:	4b49      	ldr	r3, [pc, #292]	; (8001e90 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2f8>)
 8001d6a:	881b      	ldrh	r3, [r3, #0]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7fe fbf9 	bl	8000564 <__aeabi_i2d>
 8001d72:	a33d      	add	r3, pc, #244	; (adr r3, 8001e68 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2d0>)
 8001d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d78:	f7fe fc5e 	bl	8000638 <__aeabi_dmul>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4620      	mov	r0, r4
 8001d82:	4629      	mov	r1, r5
 8001d84:	f7fe fc58 	bl	8000638 <__aeabi_dmul>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	460b      	mov	r3, r1
 8001d8c:	4610      	mov	r0, r2
 8001d8e:	4619      	mov	r1, r3
 8001d90:	f04f 0200 	mov.w	r2, #0
 8001d94:	4b41      	ldr	r3, [pc, #260]	; (8001e9c <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x304>)
 8001d96:	f7fe fd79 	bl	800088c <__aeabi_ddiv>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	493e      	ldr	r1, [pc, #248]	; (8001e98 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x300>)
 8001da0:	680c      	ldr	r4, [r1, #0]
 8001da2:	4610      	mov	r0, r2
 8001da4:	4619      	mov	r1, r3
 8001da6:	f7fe ff1f 	bl	8000be8 <__aeabi_d2uiz>
 8001daa:	4603      	mov	r3, r0
 8001dac:	6363      	str	r3, [r4, #52]	; 0x34
				//sprintf((char*)buf, "PWM: %d, %d, %f\r\n", i, Pulse, current);
				//sprintf((char*)buf, "PWM: %d, RPM: %f, Current: %f\r\n", i, RPM__, current);
				//sprintf((char*)buf, "PWM: %f, RPM: %f\r\n", i*0.019605, RPM__);
				sprintf((char*)buf, "PWM: %d, RPM: %f\r\n", i, RPM__); //i*0.019605
 8001dae:	4b38      	ldr	r3, [pc, #224]	; (8001e90 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2f8>)
 8001db0:	881b      	ldrh	r3, [r3, #0]
 8001db2:	461c      	mov	r4, r3
 8001db4:	4b3a      	ldr	r3, [pc, #232]	; (8001ea0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x308>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7fe fbe5 	bl	8000588 <__aeabi_f2d>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	e9cd 2300 	strd	r2, r3, [sp]
 8001dc6:	4622      	mov	r2, r4
 8001dc8:	4936      	ldr	r1, [pc, #216]	; (8001ea4 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x30c>)
 8001dca:	4837      	ldr	r0, [pc, #220]	; (8001ea8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 8001dcc:	f005 fa98 	bl	8007300 <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 8001dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd4:	2240      	movs	r2, #64	; 0x40
 8001dd6:	4934      	ldr	r1, [pc, #208]	; (8001ea8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 8001dd8:	4834      	ldr	r0, [pc, #208]	; (8001eac <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x314>)
 8001dda:	f004 f9fe 	bl	80061da <HAL_UART_Transmit>

				HAL_Delay(PWM_RAMP_DOWN_DURATION);    //This finishes the ramp up in
 8001dde:	2055      	movs	r0, #85	; 0x55
 8001de0:	f000 ff94 	bl	8002d0c <HAL_Delay>
	for(i = INTERMITENT_DC; i> 0; i -- )
 8001de4:	4b2a      	ldr	r3, [pc, #168]	; (8001e90 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2f8>)
 8001de6:	881b      	ldrh	r3, [r3, #0]
 8001de8:	3b01      	subs	r3, #1
 8001dea:	b29a      	uxth	r2, r3
 8001dec:	4b28      	ldr	r3, [pc, #160]	; (8001e90 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2f8>)
 8001dee:	801a      	strh	r2, [r3, #0]
 8001df0:	4b27      	ldr	r3, [pc, #156]	; (8001e90 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2f8>)
 8001df2:	881b      	ldrh	r3, [r3, #0]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d1a9      	bne.n	8001d4c <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x1b4>
 8001df8:	e000      	b.n	8001dfc <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x264>
			}

			else break;
 8001dfa:	bf00      	nop
		}


	//Its only after this point we need to activate the door close interrupt flag
	close_door = true;
 8001dfc:	4b2c      	ldr	r3, [pc, #176]	; (8001eb0 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x318>)
 8001dfe:	2201      	movs	r2, #1
 8001e00:	701a      	strb	r2, [r3, #0]


	//After breaking
	//There is room to spool but not so much. Run at constant speed untill button gets triggered
	__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(PWM_CONSTANT)/100);
 8001e02:	4b25      	ldr	r3, [pc, #148]	; (8001e98 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x300>)
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe fb9c 	bl	8000544 <__aeabi_ui2d>
 8001e0c:	a31c      	add	r3, pc, #112	; (adr r3, 8001e80 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x2e8>)
 8001e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e12:	f7fe fc11 	bl	8000638 <__aeabi_dmul>
 8001e16:	4602      	mov	r2, r0
 8001e18:	460b      	mov	r3, r1
 8001e1a:	4610      	mov	r0, r2
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	f04f 0200 	mov.w	r2, #0
 8001e22:	4b1e      	ldr	r3, [pc, #120]	; (8001e9c <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x304>)
 8001e24:	f7fe fd32 	bl	800088c <__aeabi_ddiv>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	491a      	ldr	r1, [pc, #104]	; (8001e98 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x300>)
 8001e2e:	680c      	ldr	r4, [r1, #0]
 8001e30:	4610      	mov	r0, r2
 8001e32:	4619      	mov	r1, r3
 8001e34:	f7fe fed8 	bl	8000be8 <__aeabi_d2uiz>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	6363      	str	r3, [r4, #52]	; 0x34
	sprintf((char*)buf, "About to reach the payload bay @ PWM: %d\r\n", PWM_CONSTANT);
 8001e3c:	223c      	movs	r2, #60	; 0x3c
 8001e3e:	491d      	ldr	r1, [pc, #116]	; (8001eb4 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x31c>)
 8001e40:	4819      	ldr	r0, [pc, #100]	; (8001ea8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 8001e42:	f005 fa5d 	bl	8007300 <siprintf>

	HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 8001e46:	f04f 33ff 	mov.w	r3, #4294967295
 8001e4a:	2240      	movs	r2, #64	; 0x40
 8001e4c:	4916      	ldr	r1, [pc, #88]	; (8001ea8 <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x310>)
 8001e4e:	4817      	ldr	r0, [pc, #92]	; (8001eac <MX_WINCH_UP_MOTO_RAMP_UP_DOWN+0x314>)
 8001e50:	f004 f9c3 	bl	80061da <HAL_UART_Transmit>

}
 8001e54:	bf00      	nop
 8001e56:	3708      	adds	r7, #8
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bdb0      	pop	{r4, r5, r7, pc}
 8001e5c:	f3af 8000 	nop.w
 8001e60:	9999999a 	.word	0x9999999a
 8001e64:	3fb99999 	.word	0x3fb99999
 8001e68:	190cb39b 	.word	0x190cb39b
 8001e6c:	3fd91919 	.word	0x3fd91919
 8001e70:	5f4fe082 	.word	0x5f4fe082
 8001e74:	402f5f5f 	.word	0x402f5f5f
 8001e78:	5f4fe082 	.word	0x5f4fe082
 8001e7c:	401f5f5f 	.word	0x401f5f5f
 8001e80:	877be861 	.word	0x877be861
 8001e84:	40378787 	.word	0x40378787
 8001e88:	40020800 	.word	0x40020800
 8001e8c:	20000580 	.word	0x20000580
 8001e90:	200004e8 	.word	0x200004e8
 8001e94:	2000057e 	.word	0x2000057e
 8001e98:	20000220 	.word	0x20000220
 8001e9c:	40590000 	.word	0x40590000
 8001ea0:	20000590 	.word	0x20000590
 8001ea4:	0800995c 	.word	0x0800995c
 8001ea8:	200004ec 	.word	0x200004ec
 8001eac:	20000448 	.word	0x20000448
 8001eb0:	2000000e 	.word	0x2000000e
 8001eb4:	08009970 	.word	0x08009970

08001eb8 <GPIO_Init>:


void GPIO_Init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
	//Low level and high level initialization
	__HAL_RCC_GPIOC_CLK_ENABLE(); //Enable the clock
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	607b      	str	r3, [r7, #4]
 8001ec2:	4b50      	ldr	r3, [pc, #320]	; (8002004 <GPIO_Init+0x14c>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec6:	4a4f      	ldr	r2, [pc, #316]	; (8002004 <GPIO_Init+0x14c>)
 8001ec8:	f043 0304 	orr.w	r3, r3, #4
 8001ecc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ece:	4b4d      	ldr	r3, [pc, #308]	; (8002004 <GPIO_Init+0x14c>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed2:	f003 0304 	and.w	r3, r3, #4
 8001ed6:	607b      	str	r3, [r7, #4]
 8001ed8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	603b      	str	r3, [r7, #0]
 8001ede:	4b49      	ldr	r3, [pc, #292]	; (8002004 <GPIO_Init+0x14c>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee2:	4a48      	ldr	r2, [pc, #288]	; (8002004 <GPIO_Init+0x14c>)
 8001ee4:	f043 0301 	orr.w	r3, r3, #1
 8001ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eea:	4b46      	ldr	r3, [pc, #280]	; (8002004 <GPIO_Init+0x14c>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	603b      	str	r3, [r7, #0]
 8001ef4:	683b      	ldr	r3, [r7, #0]

	//This is for the Door Motor
	mdoor_dir.Pin = GPIO_PIN_8;
 8001ef6:	4b44      	ldr	r3, [pc, #272]	; (8002008 <GPIO_Init+0x150>)
 8001ef8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001efc:	601a      	str	r2, [r3, #0]
	mdoor_dir.Mode = GPIO_MODE_OUTPUT_PP;
 8001efe:	4b42      	ldr	r3, [pc, #264]	; (8002008 <GPIO_Init+0x150>)
 8001f00:	2201      	movs	r2, #1
 8001f02:	605a      	str	r2, [r3, #4]
	mdoor_dir.Pull = GPIO_NOPULL;
 8001f04:	4b40      	ldr	r3, [pc, #256]	; (8002008 <GPIO_Init+0x150>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	609a      	str	r2, [r3, #8]
	mdoor_dir.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0a:	4b3f      	ldr	r3, [pc, #252]	; (8002008 <GPIO_Init+0x150>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &mdoor_dir);
 8001f10:	493d      	ldr	r1, [pc, #244]	; (8002008 <GPIO_Init+0x150>)
 8001f12:	483e      	ldr	r0, [pc, #248]	; (800200c <GPIO_Init+0x154>)
 8001f14:	f001 fdae 	bl	8003a74 <HAL_GPIO_Init>

	//This is for the Winch Motor
	m_dir.Pin = GPIO_PIN_0;
 8001f18:	4b3d      	ldr	r3, [pc, #244]	; (8002010 <GPIO_Init+0x158>)
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	601a      	str	r2, [r3, #0]
	m_dir.Mode = GPIO_MODE_OUTPUT_PP;
 8001f1e:	4b3c      	ldr	r3, [pc, #240]	; (8002010 <GPIO_Init+0x158>)
 8001f20:	2201      	movs	r2, #1
 8001f22:	605a      	str	r2, [r3, #4]
	m_dir.Pull = GPIO_NOPULL;
 8001f24:	4b3a      	ldr	r3, [pc, #232]	; (8002010 <GPIO_Init+0x158>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	609a      	str	r2, [r3, #8]
	m_dir.Speed = GPIO_SPEED_FREQ_LOW;
 8001f2a:	4b39      	ldr	r3, [pc, #228]	; (8002010 <GPIO_Init+0x158>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOC, &m_dir);
 8001f30:	4937      	ldr	r1, [pc, #220]	; (8002010 <GPIO_Init+0x158>)
 8001f32:	4838      	ldr	r0, [pc, #224]	; (8002014 <GPIO_Init+0x15c>)
 8001f34:	f001 fd9e 	bl	8003a74 <HAL_GPIO_Init>


	//This is disabled for now cuz its causing interrupt at the start up, need to inspect this
	ext_btn.Pin = GPIO_PIN_1;
 8001f38:	4b37      	ldr	r3, [pc, #220]	; (8002018 <GPIO_Init+0x160>)
 8001f3a:	2202      	movs	r2, #2
 8001f3c:	601a      	str	r2, [r3, #0]
	ext_btn.Mode = GPIO_MODE_IT_FALLING;
 8001f3e:	4b36      	ldr	r3, [pc, #216]	; (8002018 <GPIO_Init+0x160>)
 8001f40:	4a36      	ldr	r2, [pc, #216]	; (800201c <GPIO_Init+0x164>)
 8001f42:	605a      	str	r2, [r3, #4]
	ext_btn.Pull = GPIO_PULLUP;
 8001f44:	4b34      	ldr	r3, [pc, #208]	; (8002018 <GPIO_Init+0x160>)
 8001f46:	2201      	movs	r2, #1
 8001f48:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOC, &ext_btn);
 8001f4a:	4933      	ldr	r1, [pc, #204]	; (8002018 <GPIO_Init+0x160>)
 8001f4c:	4831      	ldr	r0, [pc, #196]	; (8002014 <GPIO_Init+0x15c>)
 8001f4e:	f001 fd91 	bl	8003a74 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001f52:	2007      	movs	r0, #7
 8001f54:	f001 fa67 	bl	8003426 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI1_IRQn,15,0);
 8001f58:	2200      	movs	r2, #0
 8001f5a:	210f      	movs	r1, #15
 8001f5c:	2007      	movs	r0, #7
 8001f5e:	f001 fa46 	bl	80033ee <HAL_NVIC_SetPriority>


	//Ext Int Pin 2 for the roof
	b_roof.Pin = GPIO_PIN_2;
 8001f62:	4b2f      	ldr	r3, [pc, #188]	; (8002020 <GPIO_Init+0x168>)
 8001f64:	2204      	movs	r2, #4
 8001f66:	601a      	str	r2, [r3, #0]
	b_roof.Mode = GPIO_MODE_IT_FALLING;
 8001f68:	4b2d      	ldr	r3, [pc, #180]	; (8002020 <GPIO_Init+0x168>)
 8001f6a:	4a2c      	ldr	r2, [pc, #176]	; (800201c <GPIO_Init+0x164>)
 8001f6c:	605a      	str	r2, [r3, #4]
	b_roof.Pull = GPIO_PULLUP;
 8001f6e:	4b2c      	ldr	r3, [pc, #176]	; (8002020 <GPIO_Init+0x168>)
 8001f70:	2201      	movs	r2, #1
 8001f72:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOC, &b_roof);
 8001f74:	492a      	ldr	r1, [pc, #168]	; (8002020 <GPIO_Init+0x168>)
 8001f76:	4827      	ldr	r0, [pc, #156]	; (8002014 <GPIO_Init+0x15c>)
 8001f78:	f001 fd7c 	bl	8003a74 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001f7c:	2008      	movs	r0, #8
 8001f7e:	f001 fa52 	bl	8003426 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI2_IRQn,15,0);
 8001f82:	2200      	movs	r2, #0
 8001f84:	210f      	movs	r1, #15
 8001f86:	2008      	movs	r0, #8
 8001f88:	f001 fa31 	bl	80033ee <HAL_NVIC_SetPriority>

	//Ext Int Pin 3 for the door
	b_door.Pin = GPIO_PIN_3;
 8001f8c:	4b25      	ldr	r3, [pc, #148]	; (8002024 <GPIO_Init+0x16c>)
 8001f8e:	2208      	movs	r2, #8
 8001f90:	601a      	str	r2, [r3, #0]
	b_door.Mode = GPIO_MODE_IT_RISING;
 8001f92:	4b24      	ldr	r3, [pc, #144]	; (8002024 <GPIO_Init+0x16c>)
 8001f94:	4a24      	ldr	r2, [pc, #144]	; (8002028 <GPIO_Init+0x170>)
 8001f96:	605a      	str	r2, [r3, #4]
	b_door.Pull = GPIO_PULLUP;
 8001f98:	4b22      	ldr	r3, [pc, #136]	; (8002024 <GPIO_Init+0x16c>)
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOC, &b_door);
 8001f9e:	4921      	ldr	r1, [pc, #132]	; (8002024 <GPIO_Init+0x16c>)
 8001fa0:	481c      	ldr	r0, [pc, #112]	; (8002014 <GPIO_Init+0x15c>)
 8001fa2:	f001 fd67 	bl	8003a74 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001fa6:	2009      	movs	r0, #9
 8001fa8:	f001 fa3d 	bl	8003426 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI3_IRQn,15,0);
 8001fac:	2200      	movs	r2, #0
 8001fae:	210f      	movs	r1, #15
 8001fb0:	2009      	movs	r0, #9
 8001fb2:	f001 fa1c 	bl	80033ee <HAL_NVIC_SetPriority>

	//This is for the inbuilt led
	ledgpio.Pin = GPIO_PIN_5;
 8001fb6:	4b1d      	ldr	r3, [pc, #116]	; (800202c <GPIO_Init+0x174>)
 8001fb8:	2220      	movs	r2, #32
 8001fba:	601a      	str	r2, [r3, #0]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 8001fbc:	4b1b      	ldr	r3, [pc, #108]	; (800202c <GPIO_Init+0x174>)
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	605a      	str	r2, [r3, #4]
	ledgpio.Pull = GPIO_NOPULL;
 8001fc2:	4b1a      	ldr	r3, [pc, #104]	; (800202c <GPIO_Init+0x174>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOA,&ledgpio);
 8001fc8:	4918      	ldr	r1, [pc, #96]	; (800202c <GPIO_Init+0x174>)
 8001fca:	4810      	ldr	r0, [pc, #64]	; (800200c <GPIO_Init+0x154>)
 8001fcc:	f001 fd52 	bl	8003a74 <HAL_GPIO_Init>

	//This is for the inbuilt btn int
	btn.Pin = GPIO_PIN_13;
 8001fd0:	4b17      	ldr	r3, [pc, #92]	; (8002030 <GPIO_Init+0x178>)
 8001fd2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fd6:	601a      	str	r2, [r3, #0]
	btn.Mode = GPIO_MODE_IT_RISING;
 8001fd8:	4b15      	ldr	r3, [pc, #84]	; (8002030 <GPIO_Init+0x178>)
 8001fda:	4a13      	ldr	r2, [pc, #76]	; (8002028 <GPIO_Init+0x170>)
 8001fdc:	605a      	str	r2, [r3, #4]
	btn.Pull = GPIO_PULLUP;
 8001fde:	4b14      	ldr	r3, [pc, #80]	; (8002030 <GPIO_Init+0x178>)
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	609a      	str	r2, [r3, #8]

	HAL_GPIO_Init(GPIOC, &btn);
 8001fe4:	4912      	ldr	r1, [pc, #72]	; (8002030 <GPIO_Init+0x178>)
 8001fe6:	480b      	ldr	r0, [pc, #44]	; (8002014 <GPIO_Init+0x15c>)
 8001fe8:	f001 fd44 	bl	8003a74 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001fec:	2028      	movs	r0, #40	; 0x28
 8001fee:	f001 fa1a 	bl	8003426 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI15_10_IRQn,15,0);
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	210f      	movs	r1, #15
 8001ff6:	2028      	movs	r0, #40	; 0x28
 8001ff8:	f001 f9f9 	bl	80033ee <HAL_NVIC_SetPriority>

}
 8001ffc:	bf00      	nop
 8001ffe:	3708      	adds	r7, #8
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	40023800 	.word	0x40023800
 8002008:	20000364 	.word	0x20000364
 800200c:	40020000 	.word	0x40020000
 8002010:	20000350 	.word	0x20000350
 8002014:	40020800 	.word	0x40020800
 8002018:	2000033c 	.word	0x2000033c
 800201c:	10210000 	.word	0x10210000
 8002020:	2000038c 	.word	0x2000038c
 8002024:	20000378 	.word	0x20000378
 8002028:	10110000 	.word	0x10110000
 800202c:	20000328 	.word	0x20000328
 8002030:	20000314 	.word	0x20000314

08002034 <Timer3_Init>:

void Timer3_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
	 * Period = time_period * time_delay //
	 * Load the number to the ARR register.(Only 16 bit wide)
	 * side note-> Max ARR value can be upto and not more than 65535 since its a 16 bit register
	 *
	 */
	tim3.Instance = TIM3;
 8002038:	4b1d      	ldr	r3, [pc, #116]	; (80020b0 <Timer3_Init+0x7c>)
 800203a:	4a1e      	ldr	r2, [pc, #120]	; (80020b4 <Timer3_Init+0x80>)
 800203c:	601a      	str	r2, [r3, #0]
	tim3.Init.CounterMode = TIM_COUNTERMODE_UP; // set as up counter
 800203e:	4b1c      	ldr	r3, [pc, #112]	; (80020b0 <Timer3_Init+0x7c>)
 8002040:	2200      	movs	r2, #0
 8002042:	609a      	str	r2, [r3, #8]
	tim3.Init.Period = 3000 - 1; // for one milli second
 8002044:	4b1a      	ldr	r3, [pc, #104]	; (80020b0 <Timer3_Init+0x7c>)
 8002046:	f640 32b7 	movw	r2, #2999	; 0xbb7
 800204a:	60da      	str	r2, [r3, #12]
	tim3.Init.Prescaler = 50 - 1;//49;
 800204c:	4b18      	ldr	r3, [pc, #96]	; (80020b0 <Timer3_Init+0x7c>)
 800204e:	2231      	movs	r2, #49	; 0x31
 8002050:	605a      	str	r2, [r3, #4]
	if(HAL_TIM_PWM_Init(&tim3) != HAL_OK) Error_handler();  //Timer 2 is configured
 8002052:	4817      	ldr	r0, [pc, #92]	; (80020b0 <Timer3_Init+0x7c>)
 8002054:	f002 fd30 	bl	8004ab8 <HAL_TIM_PWM_Init>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <Timer3_Init+0x2e>
 800205e:	f000 fa7f 	bl	8002560 <Error_handler>
	 /*
		 * Working with the timer2 Output channel for PWM generation, for more info @ref general purpose timer in reference manual
		 * 1. Init the timer Output to Compare the time base
		 * 2. Config  the output channel for PWM
	 */
	memset(&timerPWMconfig, 0 , sizeof(timerPWMconfig));
 8002062:	221c      	movs	r2, #28
 8002064:	2100      	movs	r1, #0
 8002066:	4814      	ldr	r0, [pc, #80]	; (80020b8 <Timer3_Init+0x84>)
 8002068:	f004 fcd8 	bl	8006a1c <memset>
	timerPWMconfig.OCMode = TIM_OCMODE_PWM1;
 800206c:	4b12      	ldr	r3, [pc, #72]	; (80020b8 <Timer3_Init+0x84>)
 800206e:	2260      	movs	r2, #96	; 0x60
 8002070:	601a      	str	r2, [r3, #0]
	timerPWMconfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002072:	4b11      	ldr	r3, [pc, #68]	; (80020b8 <Timer3_Init+0x84>)
 8002074:	2200      	movs	r2, #0
 8002076:	609a      	str	r2, [r3, #8]
	// PWM for 0% DutyCycl
	timerPWMconfig.Pulse = tim3.Init.Period * 0/100;
 8002078:	4b0f      	ldr	r3, [pc, #60]	; (80020b8 <Timer3_Init+0x84>)
 800207a:	2200      	movs	r2, #0
 800207c:	605a      	str	r2, [r3, #4]
	if(HAL_TIM_PWM_ConfigChannel(&tim3, &timerPWMconfig, TIM_CHANNEL_1) != HAL_OK) Error_handler();
 800207e:	2200      	movs	r2, #0
 8002080:	490d      	ldr	r1, [pc, #52]	; (80020b8 <Timer3_Init+0x84>)
 8002082:	480b      	ldr	r0, [pc, #44]	; (80020b0 <Timer3_Init+0x7c>)
 8002084:	f003 fb02 	bl	800568c <HAL_TIM_PWM_ConfigChannel>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <Timer3_Init+0x5e>
 800208e:	f000 fa67 	bl	8002560 <Error_handler>


	timerPWMconfig.Pulse = tim3.Init.Period * 0/100;
 8002092:	4b09      	ldr	r3, [pc, #36]	; (80020b8 <Timer3_Init+0x84>)
 8002094:	2200      	movs	r2, #0
 8002096:	605a      	str	r2, [r3, #4]
	if(HAL_TIM_PWM_ConfigChannel(&tim3, &timerPWMconfig, TIM_CHANNEL_2) != HAL_OK) Error_handler();
 8002098:	2204      	movs	r2, #4
 800209a:	4907      	ldr	r1, [pc, #28]	; (80020b8 <Timer3_Init+0x84>)
 800209c:	4804      	ldr	r0, [pc, #16]	; (80020b0 <Timer3_Init+0x7c>)
 800209e:	f003 faf5 	bl	800568c <HAL_TIM_PWM_ConfigChannel>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <Timer3_Init+0x78>
 80020a8:	f000 fa5a 	bl	8002560 <Error_handler>
	if(HAL_TIM_PWM_ConfigChannel(&tim3, &timerPWMconfig, TIM_CHANNEL_3) != HAL_OK) Error_handler();
	// PWM for 95% DutyCycle
	timerPWMconfig.Pulse = tim3.Init.Period * 95/100;
	if(HAL_TIM_PWM_ConfigChannel(&tim3, &timerPWMconfig, TIM_CHANNEL_4) != HAL_OK) Error_handler();
#endif
}
 80020ac:	bf00      	nop
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	20000220 	.word	0x20000220
 80020b4:	40000400 	.word	0x40000400
 80020b8:	200002f8 	.word	0x200002f8

080020bc <Timer2_Init>:

void Timer2_Init()
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b08c      	sub	sp, #48	; 0x30
 80020c0:	af00      	add	r7, sp, #0

	TIM_Encoder_InitTypeDef sConfig = {0};
 80020c2:	f107 030c 	add.w	r3, r7, #12
 80020c6:	2224      	movs	r2, #36	; 0x24
 80020c8:	2100      	movs	r1, #0
 80020ca:	4618      	mov	r0, r3
 80020cc:	f004 fca6 	bl	8006a1c <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020d0:	1d3b      	adds	r3, r7, #4
 80020d2:	2200      	movs	r2, #0
 80020d4:	601a      	str	r2, [r3, #0]
 80020d6:	605a      	str	r2, [r3, #4]
//	timerPWMconfig.OCPolarity = TIM_OCNPOLARITY_HIGH;
//	timerPWMconfig.Pulse = 0;  //With 0
//
//	if(HAL_TIM_PWM_ConfigChannel(&tim2, &timerPWMconfig, TIM_CHANNEL_1) != HAL_OK) Error_handler();

	tim2.Instance = TIM2;
 80020d8:	4b21      	ldr	r3, [pc, #132]	; (8002160 <Timer2_Init+0xa4>)
 80020da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020de:	601a      	str	r2, [r3, #0]
	tim2.Init.Prescaler = 0;
 80020e0:	4b1f      	ldr	r3, [pc, #124]	; (8002160 <Timer2_Init+0xa4>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	605a      	str	r2, [r3, #4]
	tim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020e6:	4b1e      	ldr	r3, [pc, #120]	; (8002160 <Timer2_Init+0xa4>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	609a      	str	r2, [r3, #8]
	tim2.Init.Period = 65535;
 80020ec:	4b1c      	ldr	r3, [pc, #112]	; (8002160 <Timer2_Init+0xa4>)
 80020ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020f2:	60da      	str	r2, [r3, #12]
	tim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020f4:	4b1a      	ldr	r3, [pc, #104]	; (8002160 <Timer2_Init+0xa4>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	611a      	str	r2, [r3, #16]
	tim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020fa:	4b19      	ldr	r3, [pc, #100]	; (8002160 <Timer2_Init+0xa4>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002100:	2303      	movs	r3, #3
 8002102:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8002104:	2302      	movs	r3, #2
 8002106:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002108:	2301      	movs	r3, #1
 800210a:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800210c:	2300      	movs	r3, #0
 800210e:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8002110:	2300      	movs	r3, #0
 8002112:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002114:	2302      	movs	r3, #2
 8002116:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002118:	2301      	movs	r3, #1
 800211a:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800211c:	2300      	movs	r3, #0
 800211e:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8002120:	2300      	movs	r3, #0
 8002122:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&tim2, &sConfig) != HAL_OK)
 8002124:	f107 030c 	add.w	r3, r7, #12
 8002128:	4619      	mov	r1, r3
 800212a:	480d      	ldr	r0, [pc, #52]	; (8002160 <Timer2_Init+0xa4>)
 800212c:	f002 ffbe 	bl	80050ac <HAL_TIM_Encoder_Init>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <Timer2_Init+0x7e>
	{
		Error_handler();
 8002136:	f000 fa13 	bl	8002560 <Error_handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800213a:	2300      	movs	r3, #0
 800213c:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800213e:	2300      	movs	r3, #0
 8002140:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&tim2, &sMasterConfig) != HAL_OK)
 8002142:	1d3b      	adds	r3, r7, #4
 8002144:	4619      	mov	r1, r3
 8002146:	4806      	ldr	r0, [pc, #24]	; (8002160 <Timer2_Init+0xa4>)
 8002148:	f003 ff6a 	bl	8006020 <HAL_TIMEx_MasterConfigSynchronization>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <Timer2_Init+0x9a>
	{
		Error_handler();
 8002152:	f000 fa05 	bl	8002560 <Error_handler>
	}


}
 8002156:	bf00      	nop
 8002158:	3730      	adds	r7, #48	; 0x30
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	20000268 	.word	0x20000268

08002164 <Timer4_Init>:


void Timer4_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b086      	sub	sp, #24
 8002168:	af00      	add	r7, sp, #0


	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800216a:	f107 0310 	add.w	r3, r7, #16
 800216e:	2200      	movs	r2, #0
 8002170:	601a      	str	r2, [r3, #0]
 8002172:	605a      	str	r2, [r3, #4]
	TIM_IC_InitTypeDef sConfigIC = {0};
 8002174:	463b      	mov	r3, r7
 8002176:	2200      	movs	r2, #0
 8002178:	601a      	str	r2, [r3, #0]
 800217a:	605a      	str	r2, [r3, #4]
 800217c:	609a      	str	r2, [r3, #8]
 800217e:	60da      	str	r2, [r3, #12]

	tim4.Instance = TIM4;
 8002180:	4b20      	ldr	r3, [pc, #128]	; (8002204 <Timer4_Init+0xa0>)
 8002182:	4a21      	ldr	r2, [pc, #132]	; (8002208 <Timer4_Init+0xa4>)
 8002184:	601a      	str	r2, [r3, #0]
	tim4.Init.Prescaler = 50-1;
 8002186:	4b1f      	ldr	r3, [pc, #124]	; (8002204 <Timer4_Init+0xa0>)
 8002188:	2231      	movs	r2, #49	; 0x31
 800218a:	605a      	str	r2, [r3, #4]
	tim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800218c:	4b1d      	ldr	r3, [pc, #116]	; (8002204 <Timer4_Init+0xa0>)
 800218e:	2200      	movs	r2, #0
 8002190:	609a      	str	r2, [r3, #8]
	tim4.Init.Period = 65535;
 8002192:	4b1c      	ldr	r3, [pc, #112]	; (8002204 <Timer4_Init+0xa0>)
 8002194:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002198:	60da      	str	r2, [r3, #12]
	tim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800219a:	4b1a      	ldr	r3, [pc, #104]	; (8002204 <Timer4_Init+0xa0>)
 800219c:	2200      	movs	r2, #0
 800219e:	611a      	str	r2, [r3, #16]
	tim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021a0:	4b18      	ldr	r3, [pc, #96]	; (8002204 <Timer4_Init+0xa0>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_IC_Init(&tim4) != HAL_OK)
 80021a6:	4817      	ldr	r0, [pc, #92]	; (8002204 <Timer4_Init+0xa0>)
 80021a8:	f002 fe0e 	bl	8004dc8 <HAL_TIM_IC_Init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <Timer4_Init+0x52>
	{
	Error_handler();
 80021b2:	f000 f9d5 	bl	8002560 <Error_handler>
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021b6:	2300      	movs	r3, #0
 80021b8:	613b      	str	r3, [r7, #16]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021ba:	2300      	movs	r3, #0
 80021bc:	617b      	str	r3, [r7, #20]
	if (HAL_TIMEx_MasterConfigSynchronization(&tim4, &sMasterConfig) != HAL_OK)
 80021be:	f107 0310 	add.w	r3, r7, #16
 80021c2:	4619      	mov	r1, r3
 80021c4:	480f      	ldr	r0, [pc, #60]	; (8002204 <Timer4_Init+0xa0>)
 80021c6:	f003 ff2b 	bl	8006020 <HAL_TIMEx_MasterConfigSynchronization>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <Timer4_Init+0x70>
	{
	Error_handler();
 80021d0:	f000 f9c6 	bl	8002560 <Error_handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80021d4:	230a      	movs	r3, #10
 80021d6:	603b      	str	r3, [r7, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80021d8:	2301      	movs	r3, #1
 80021da:	607b      	str	r3, [r7, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80021dc:	2300      	movs	r3, #0
 80021de:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICFilter = 0;
 80021e0:	2300      	movs	r3, #0
 80021e2:	60fb      	str	r3, [r7, #12]
	if (HAL_TIM_IC_ConfigChannel(&tim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80021e4:	463b      	mov	r3, r7
 80021e6:	2200      	movs	r2, #0
 80021e8:	4619      	mov	r1, r3
 80021ea:	4806      	ldr	r0, [pc, #24]	; (8002204 <Timer4_Init+0xa0>)
 80021ec:	f003 f9ba 	bl	8005564 <HAL_TIM_IC_ConfigChannel>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <Timer4_Init+0x96>
	{
	Error_handler();
 80021f6:	f000 f9b3 	bl	8002560 <Error_handler>
	}

}
 80021fa:	bf00      	nop
 80021fc:	3718      	adds	r7, #24
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	200002b0 	.word	0x200002b0
 8002208:	40000800 	.word	0x40000800

0800220c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig = {0};
 8002212:	463b      	mov	r3, r7
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800221e:	4b21      	ldr	r3, [pc, #132]	; (80022a4 <MX_ADC1_Init+0x98>)
 8002220:	4a21      	ldr	r2, [pc, #132]	; (80022a8 <MX_ADC1_Init+0x9c>)
 8002222:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002224:	4b1f      	ldr	r3, [pc, #124]	; (80022a4 <MX_ADC1_Init+0x98>)
 8002226:	2200      	movs	r2, #0
 8002228:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800222a:	4b1e      	ldr	r3, [pc, #120]	; (80022a4 <MX_ADC1_Init+0x98>)
 800222c:	2200      	movs	r2, #0
 800222e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002230:	4b1c      	ldr	r3, [pc, #112]	; (80022a4 <MX_ADC1_Init+0x98>)
 8002232:	2200      	movs	r2, #0
 8002234:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002236:	4b1b      	ldr	r3, [pc, #108]	; (80022a4 <MX_ADC1_Init+0x98>)
 8002238:	2201      	movs	r2, #1
 800223a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800223c:	4b19      	ldr	r3, [pc, #100]	; (80022a4 <MX_ADC1_Init+0x98>)
 800223e:	2200      	movs	r2, #0
 8002240:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002244:	4b17      	ldr	r3, [pc, #92]	; (80022a4 <MX_ADC1_Init+0x98>)
 8002246:	2200      	movs	r2, #0
 8002248:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800224a:	4b16      	ldr	r3, [pc, #88]	; (80022a4 <MX_ADC1_Init+0x98>)
 800224c:	4a17      	ldr	r2, [pc, #92]	; (80022ac <MX_ADC1_Init+0xa0>)
 800224e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002250:	4b14      	ldr	r3, [pc, #80]	; (80022a4 <MX_ADC1_Init+0x98>)
 8002252:	2200      	movs	r2, #0
 8002254:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002256:	4b13      	ldr	r3, [pc, #76]	; (80022a4 <MX_ADC1_Init+0x98>)
 8002258:	2201      	movs	r2, #1
 800225a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800225c:	4b11      	ldr	r3, [pc, #68]	; (80022a4 <MX_ADC1_Init+0x98>)
 800225e:	2201      	movs	r2, #1
 8002260:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002264:	4b0f      	ldr	r3, [pc, #60]	; (80022a4 <MX_ADC1_Init+0x98>)
 8002266:	2201      	movs	r2, #1
 8002268:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800226a:	480e      	ldr	r0, [pc, #56]	; (80022a4 <MX_ADC1_Init+0x98>)
 800226c:	f000 fd72 	bl	8002d54 <HAL_ADC_Init>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <MX_ADC1_Init+0x6e>
  {
    Error_handler();
 8002276:	f000 f973 	bl	8002560 <Error_handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800227a:	2304      	movs	r3, #4
 800227c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800227e:	2301      	movs	r3, #1
 8002280:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002282:	2307      	movs	r3, #7
 8002284:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002286:	463b      	mov	r3, r7
 8002288:	4619      	mov	r1, r3
 800228a:	4806      	ldr	r0, [pc, #24]	; (80022a4 <MX_ADC1_Init+0x98>)
 800228c:	f000 fda6 	bl	8002ddc <HAL_ADC_ConfigChannel>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <MX_ADC1_Init+0x8e>
  {
    Error_handler();
 8002296:	f000 f963 	bl	8002560 <Error_handler>
  }

}
 800229a:	bf00      	nop
 800229c:	3710      	adds	r7, #16
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	200003a0 	.word	0x200003a0
 80022a8:	40012000 	.word	0x40012000
 80022ac:	0f000001 	.word	0x0f000001

080022b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80022b6:	2300      	movs	r3, #0
 80022b8:	607b      	str	r3, [r7, #4]
 80022ba:	4b0c      	ldr	r3, [pc, #48]	; (80022ec <MX_DMA_Init+0x3c>)
 80022bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022be:	4a0b      	ldr	r2, [pc, #44]	; (80022ec <MX_DMA_Init+0x3c>)
 80022c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80022c4:	6313      	str	r3, [r2, #48]	; 0x30
 80022c6:	4b09      	ldr	r3, [pc, #36]	; (80022ec <MX_DMA_Init+0x3c>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022ce:	607b      	str	r3, [r7, #4]
 80022d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80022d2:	2200      	movs	r2, #0
 80022d4:	2100      	movs	r1, #0
 80022d6:	2038      	movs	r0, #56	; 0x38
 80022d8:	f001 f889 	bl	80033ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80022dc:	2038      	movs	r0, #56	; 0x38
 80022de:	f001 f8a2 	bl	8003426 <HAL_NVIC_EnableIRQ>

}
 80022e2:	bf00      	nop
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	40023800 	.word	0x40023800

080022f0 <SystemClockConfig>:



void SystemClockConfig(uint8_t clock_freq)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b096      	sub	sp, #88	; 0x58
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	4603      	mov	r3, r0
 80022f8:	71fb      	strb	r3, [r7, #7]
				 *  4. PLL by sourcing HSE clock
				 */
				RCC_OscInitTypeDef osc_init;
				RCC_ClkInitTypeDef clk_init;

				memset(&osc_init,0, sizeof(osc_init));
 80022fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022fe:	2234      	movs	r2, #52	; 0x34
 8002300:	2100      	movs	r1, #0
 8002302:	4618      	mov	r0, r3
 8002304:	f004 fb8a 	bl	8006a1c <memset>

				osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE;  // For HSE or LSE since we need both
 8002308:	2305      	movs	r3, #5
 800230a:	627b      	str	r3, [r7, #36]	; 0x24
				osc_init.HSEState = RCC_HSE_BYPASS;  // This is for HSE
 800230c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002310:	62bb      	str	r3, [r7, #40]	; 0x28
				osc_init.LSEState = RCC_LSE_ON;      // This is for LSE
 8002312:	2301      	movs	r3, #1
 8002314:	62fb      	str	r3, [r7, #44]	; 0x2c
				osc_init.PLL.PLLState = RCC_PLL_ON;
 8002316:	2302      	movs	r3, #2
 8002318:	63fb      	str	r3, [r7, #60]	; 0x3c
				osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800231a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800231e:	643b      	str	r3, [r7, #64]	; 0x40

				switch(clock_freq)
 8002320:	79fb      	ldrb	r3, [r7, #7]
 8002322:	2bb4      	cmp	r3, #180	; 0xb4
 8002324:	d059      	beq.n	80023da <SystemClockConfig+0xea>
 8002326:	2bb4      	cmp	r3, #180	; 0xb4
 8002328:	f300 80b6 	bgt.w	8002498 <SystemClockConfig+0x1a8>
 800232c:	2b78      	cmp	r3, #120	; 0x78
 800232e:	d03a      	beq.n	80023a6 <SystemClockConfig+0xb6>
 8002330:	2b78      	cmp	r3, #120	; 0x78
 8002332:	f300 80b1 	bgt.w	8002498 <SystemClockConfig+0x1a8>
 8002336:	2b32      	cmp	r3, #50	; 0x32
 8002338:	d002      	beq.n	8002340 <SystemClockConfig+0x50>
 800233a:	2b50      	cmp	r3, #80	; 0x50
 800233c:	d01a      	beq.n	8002374 <SystemClockConfig+0x84>
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV4;
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV2;

						flash_latency = FLASH_LATENCY_5;
					}
					default: return;
 800233e:	e0ab      	b.n	8002498 <SystemClockConfig+0x1a8>
						osc_init.PLL.PLLM = 8;
 8002340:	2308      	movs	r3, #8
 8002342:	647b      	str	r3, [r7, #68]	; 0x44
						osc_init.PLL.PLLN = 100;
 8002344:	2364      	movs	r3, #100	; 0x64
 8002346:	64bb      	str	r3, [r7, #72]	; 0x48
						osc_init.PLL.PLLP = 2;
 8002348:	2302      	movs	r3, #2
 800234a:	64fb      	str	r3, [r7, #76]	; 0x4c
						osc_init.PLL.PLLQ = 2;
 800234c:	2302      	movs	r3, #2
 800234e:	653b      	str	r3, [r7, #80]	; 0x50
						osc_init.PLL.PLLR = 2;
 8002350:	2302      	movs	r3, #2
 8002352:	657b      	str	r3, [r7, #84]	; 0x54
						clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_HCLK;
 8002354:	230f      	movs	r3, #15
 8002356:	613b      	str	r3, [r7, #16]
						clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002358:	2302      	movs	r3, #2
 800235a:	617b      	str	r3, [r7, #20]
						clk_init.AHBCLKDivider = RCC_CFGR_HPRE_DIV1;
 800235c:	2300      	movs	r3, #0
 800235e:	61bb      	str	r3, [r7, #24]
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8002360:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002364:	61fb      	str	r3, [r7, #28]
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8002366:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800236a:	623b      	str	r3, [r7, #32]
						flash_latency = FLASH_LATENCY_1;
 800236c:	4b4c      	ldr	r3, [pc, #304]	; (80024a0 <SystemClockConfig+0x1b0>)
 800236e:	2201      	movs	r2, #1
 8002370:	601a      	str	r2, [r3, #0]
						break;
 8002372:	e06c      	b.n	800244e <SystemClockConfig+0x15e>
						osc_init.PLL.PLLM = 8;
 8002374:	2308      	movs	r3, #8
 8002376:	647b      	str	r3, [r7, #68]	; 0x44
						osc_init.PLL.PLLN = 160;
 8002378:	23a0      	movs	r3, #160	; 0xa0
 800237a:	64bb      	str	r3, [r7, #72]	; 0x48
						osc_init.PLL.PLLP = 2;
 800237c:	2302      	movs	r3, #2
 800237e:	64fb      	str	r3, [r7, #76]	; 0x4c
						osc_init.PLL.PLLQ = 2;
 8002380:	2302      	movs	r3, #2
 8002382:	653b      	str	r3, [r7, #80]	; 0x50
						osc_init.PLL.PLLR = 2;
 8002384:	2302      	movs	r3, #2
 8002386:	657b      	str	r3, [r7, #84]	; 0x54
						clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_HCLK;
 8002388:	230f      	movs	r3, #15
 800238a:	613b      	str	r3, [r7, #16]
						clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800238c:	2302      	movs	r3, #2
 800238e:	617b      	str	r3, [r7, #20]
						clk_init.AHBCLKDivider = RCC_CFGR_HPRE_DIV1;
 8002390:	2300      	movs	r3, #0
 8002392:	61bb      	str	r3, [r7, #24]
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8002394:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002398:	61fb      	str	r3, [r7, #28]
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV1;
 800239a:	2300      	movs	r3, #0
 800239c:	623b      	str	r3, [r7, #32]
						flash_latency = FLASH_LATENCY_2;
 800239e:	4b40      	ldr	r3, [pc, #256]	; (80024a0 <SystemClockConfig+0x1b0>)
 80023a0:	2202      	movs	r2, #2
 80023a2:	601a      	str	r2, [r3, #0]
						break;
 80023a4:	e053      	b.n	800244e <SystemClockConfig+0x15e>
						osc_init.PLL.PLLM = 8;
 80023a6:	2308      	movs	r3, #8
 80023a8:	647b      	str	r3, [r7, #68]	; 0x44
						osc_init.PLL.PLLN = 240;
 80023aa:	23f0      	movs	r3, #240	; 0xf0
 80023ac:	64bb      	str	r3, [r7, #72]	; 0x48
						osc_init.PLL.PLLP = 2;
 80023ae:	2302      	movs	r3, #2
 80023b0:	64fb      	str	r3, [r7, #76]	; 0x4c
						osc_init.PLL.PLLQ = 2;
 80023b2:	2302      	movs	r3, #2
 80023b4:	653b      	str	r3, [r7, #80]	; 0x50
						osc_init.PLL.PLLR = 2;
 80023b6:	2302      	movs	r3, #2
 80023b8:	657b      	str	r3, [r7, #84]	; 0x54
						clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_HCLK;
 80023ba:	230f      	movs	r3, #15
 80023bc:	613b      	str	r3, [r7, #16]
						clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023be:	2302      	movs	r3, #2
 80023c0:	617b      	str	r3, [r7, #20]
						clk_init.AHBCLKDivider = RCC_CFGR_HPRE_DIV1;
 80023c2:	2300      	movs	r3, #0
 80023c4:	61bb      	str	r3, [r7, #24]
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV4;
 80023c6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80023ca:	61fb      	str	r3, [r7, #28]
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV2;
 80023cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023d0:	623b      	str	r3, [r7, #32]
						flash_latency = FLASH_LATENCY_3;
 80023d2:	4b33      	ldr	r3, [pc, #204]	; (80024a0 <SystemClockConfig+0x1b0>)
 80023d4:	2203      	movs	r2, #3
 80023d6:	601a      	str	r2, [r3, #0]
						break;
 80023d8:	e039      	b.n	800244e <SystemClockConfig+0x15e>
						__HAL_RCC_PWR_CLK_ENABLE(); // ALways enable the clock for anything
 80023da:	2300      	movs	r3, #0
 80023dc:	60fb      	str	r3, [r7, #12]
 80023de:	4b31      	ldr	r3, [pc, #196]	; (80024a4 <SystemClockConfig+0x1b4>)
 80023e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e2:	4a30      	ldr	r2, [pc, #192]	; (80024a4 <SystemClockConfig+0x1b4>)
 80023e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023e8:	6413      	str	r3, [r2, #64]	; 0x40
 80023ea:	4b2e      	ldr	r3, [pc, #184]	; (80024a4 <SystemClockConfig+0x1b4>)
 80023ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f2:	60fb      	str	r3, [r7, #12]
 80023f4:	68fb      	ldr	r3, [r7, #12]
						__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023f6:	2300      	movs	r3, #0
 80023f8:	60bb      	str	r3, [r7, #8]
 80023fa:	4b2b      	ldr	r3, [pc, #172]	; (80024a8 <SystemClockConfig+0x1b8>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a2a      	ldr	r2, [pc, #168]	; (80024a8 <SystemClockConfig+0x1b8>)
 8002400:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002404:	6013      	str	r3, [r2, #0]
 8002406:	4b28      	ldr	r3, [pc, #160]	; (80024a8 <SystemClockConfig+0x1b8>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800240e:	60bb      	str	r3, [r7, #8]
 8002410:	68bb      	ldr	r3, [r7, #8]
						__HAL_PWR_OVERDRIVE_ENABLE();
 8002412:	4b26      	ldr	r3, [pc, #152]	; (80024ac <SystemClockConfig+0x1bc>)
 8002414:	2201      	movs	r2, #1
 8002416:	601a      	str	r2, [r3, #0]
						osc_init.PLL.PLLM = 8;
 8002418:	2308      	movs	r3, #8
 800241a:	647b      	str	r3, [r7, #68]	; 0x44
						osc_init.PLL.PLLN = 360;
 800241c:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8002420:	64bb      	str	r3, [r7, #72]	; 0x48
						osc_init.PLL.PLLP = 2;   // default
 8002422:	2302      	movs	r3, #2
 8002424:	64fb      	str	r3, [r7, #76]	; 0x4c
						osc_init.PLL.PLLQ = 2;   // default
 8002426:	2302      	movs	r3, #2
 8002428:	653b      	str	r3, [r7, #80]	; 0x50
						osc_init.PLL.PLLR = 2;   // default
 800242a:	2302      	movs	r3, #2
 800242c:	657b      	str	r3, [r7, #84]	; 0x54
						clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_HCLK;
 800242e:	230f      	movs	r3, #15
 8002430:	613b      	str	r3, [r7, #16]
						clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002432:	2302      	movs	r3, #2
 8002434:	617b      	str	r3, [r7, #20]
						clk_init.AHBCLKDivider = RCC_CFGR_HPRE_DIV1;
 8002436:	2300      	movs	r3, #0
 8002438:	61bb      	str	r3, [r7, #24]
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV4;
 800243a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800243e:	61fb      	str	r3, [r7, #28]
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8002440:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002444:	623b      	str	r3, [r7, #32]
						flash_latency = FLASH_LATENCY_5;
 8002446:	4b16      	ldr	r3, [pc, #88]	; (80024a0 <SystemClockConfig+0x1b0>)
 8002448:	2205      	movs	r2, #5
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	e025      	b.n	800249a <SystemClockConfig+0x1aa>
				}

			if(HAL_RCC_OscConfig(&osc_init) != HAL_OK) Error_handler();
 800244e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002452:	4618      	mov	r0, r3
 8002454:	f002 f892 	bl	800457c <HAL_RCC_OscConfig>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <SystemClockConfig+0x172>
 800245e:	f000 f87f 	bl	8002560 <Error_handler>

		    // after this line if everything is okay HSE is succefully turned on
			if (HAL_RCC_ClockConfig(&clk_init, flash_latency) != HAL_OK) Error_handler();
 8002462:	4b0f      	ldr	r3, [pc, #60]	; (80024a0 <SystemClockConfig+0x1b0>)
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	f107 0310 	add.w	r3, r7, #16
 800246a:	4611      	mov	r1, r2
 800246c:	4618      	mov	r0, r3
 800246e:	f001 fcd3 	bl	8003e18 <HAL_RCC_ClockConfig>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <SystemClockConfig+0x18c>
 8002478:	f000 f872 	bl	8002560 <Error_handler>
			 * SYSTICK CONFIG
			 * Since we have changed the clock config from default frequency to the application specific
			 * We need to change the clock config  going into the arm cortex processor. (prcoessor side clock config).
			 */

			HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ 1000);
 800247c:	f001 fe1a 	bl	80040b4 <HAL_RCC_GetHCLKFreq>
 8002480:	4603      	mov	r3, r0
 8002482:	4a0b      	ldr	r2, [pc, #44]	; (80024b0 <SystemClockConfig+0x1c0>)
 8002484:	fba2 2303 	umull	r2, r3, r2, r3
 8002488:	099b      	lsrs	r3, r3, #6
 800248a:	4618      	mov	r0, r3
 800248c:	f000 ffd9 	bl	8003442 <HAL_SYSTICK_Config>
			HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK); // There is a pre-scalar @Ref ClockTree
 8002490:	2004      	movs	r0, #4
 8002492:	f000 ffe3 	bl	800345c <HAL_SYSTICK_CLKSourceConfig>
 8002496:	e000      	b.n	800249a <SystemClockConfig+0x1aa>
					default: return;
 8002498:	bf00      	nop
}
 800249a:	3758      	adds	r7, #88	; 0x58
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	200004d0 	.word	0x200004d0
 80024a4:	40023800 	.word	0x40023800
 80024a8:	40007000 	.word	0x40007000
 80024ac:	420e0040 	.word	0x420e0040
 80024b0:	10624dd3 	.word	0x10624dd3

080024b4 <LSE_Config>:

void LSE_Config()
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
	osc_init.LSEState = RCC_LSE_ON;
	if(HAL_RCC_OscConfig(&osc_init)) Error_handler();
#endif
	// Selects the clock soure to output on any one of the pin
	// MCO1 = PA8 and MCO2 = PA9
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCOSOURCE_LSE, RCC_MCODIV_1);
 80024b8:	2200      	movs	r2, #0
 80024ba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80024be:	2000      	movs	r0, #0
 80024c0:	f001 fd90 	bl	8003fe4 <HAL_RCC_MCOConfig>
}
 80024c4:	bf00      	nop
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <UART2_Init>:

void UART2_Init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
	/*
	 * High level initialization
	 */
	huart2.Instance = USART2;
 80024cc:	4b0f      	ldr	r3, [pc, #60]	; (800250c <UART2_Init+0x44>)
 80024ce:	4a10      	ldr	r2, [pc, #64]	; (8002510 <UART2_Init+0x48>)
 80024d0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80024d2:	4b0e      	ldr	r3, [pc, #56]	; (800250c <UART2_Init+0x44>)
 80024d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024d8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80024da:	4b0c      	ldr	r3, [pc, #48]	; (800250c <UART2_Init+0x44>)
 80024dc:	2200      	movs	r2, #0
 80024de:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80024e0:	4b0a      	ldr	r3, [pc, #40]	; (800250c <UART2_Init+0x44>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	60da      	str	r2, [r3, #12]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024e6:	4b09      	ldr	r3, [pc, #36]	; (800250c <UART2_Init+0x44>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	619a      	str	r2, [r3, #24]
	//huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	huart2.Init.Parity = UART_PARITY_NONE;
 80024ec:	4b07      	ldr	r3, [pc, #28]	; (800250c <UART2_Init+0x44>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80024f2:	4b06      	ldr	r3, [pc, #24]	; (800250c <UART2_Init+0x44>)
 80024f4:	220c      	movs	r2, #12
 80024f6:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart2) != HAL_OK) Error_handler();  // If there is a problem
 80024f8:	4804      	ldr	r0, [pc, #16]	; (800250c <UART2_Init+0x44>)
 80024fa:	f003 fe21 	bl	8006140 <HAL_UART_Init>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <UART2_Init+0x40>
 8002504:	f000 f82c 	bl	8002560 <Error_handler>

}
 8002508:	bf00      	nop
 800250a:	bd80      	pop	{r7, pc}
 800250c:	20000448 	.word	0x20000448
 8002510:	40004400 	.word	0x40004400

08002514 <UART1_Init>:

void UART1_Init(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
	/*
	 * High level initialization
	 */
	huart1.Instance = USART1;
 8002518:	4b0f      	ldr	r3, [pc, #60]	; (8002558 <UART1_Init+0x44>)
 800251a:	4a10      	ldr	r2, [pc, #64]	; (800255c <UART1_Init+0x48>)
 800251c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800251e:	4b0e      	ldr	r3, [pc, #56]	; (8002558 <UART1_Init+0x44>)
 8002520:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002524:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002526:	4b0c      	ldr	r3, [pc, #48]	; (8002558 <UART1_Init+0x44>)
 8002528:	2200      	movs	r2, #0
 800252a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800252c:	4b0a      	ldr	r3, [pc, #40]	; (8002558 <UART1_Init+0x44>)
 800252e:	2200      	movs	r2, #0
 8002530:	60da      	str	r2, [r3, #12]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002532:	4b09      	ldr	r3, [pc, #36]	; (8002558 <UART1_Init+0x44>)
 8002534:	2200      	movs	r2, #0
 8002536:	619a      	str	r2, [r3, #24]
	//huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	huart1.Init.Parity = UART_PARITY_NONE;
 8002538:	4b07      	ldr	r3, [pc, #28]	; (8002558 <UART1_Init+0x44>)
 800253a:	2200      	movs	r2, #0
 800253c:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800253e:	4b06      	ldr	r3, [pc, #24]	; (8002558 <UART1_Init+0x44>)
 8002540:	220c      	movs	r2, #12
 8002542:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart1) != HAL_OK) Error_handler();  // If there is a problem
 8002544:	4804      	ldr	r0, [pc, #16]	; (8002558 <UART1_Init+0x44>)
 8002546:	f003 fdfb 	bl	8006140 <HAL_UART_Init>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <UART1_Init+0x40>
 8002550:	f000 f806 	bl	8002560 <Error_handler>

}
 8002554:	bf00      	nop
 8002556:	bd80      	pop	{r7, pc}
 8002558:	2000048c 	.word	0x2000048c
 800255c:	40011000 	.word	0x40011000

08002560 <Error_handler>:

void Error_handler(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002564:	b672      	cpsid	i
}
 8002566:	bf00      	nop
	__disable_irq();
	while(1);
 8002568:	e7fe      	b.n	8002568 <Error_handler+0x8>

0800256a <MX_Jump>:
}

//For now do nothingv
void MX_Jump()
{
 800256a:	b480      	push	{r7}
 800256c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800256e:	b672      	cpsid	i
}
 8002570:	bf00      	nop
	__disable_irq();
	while(1);
 8002572:	e7fe      	b.n	8002572 <MX_Jump+0x8>

08002574 <HAL_MspInit>:

GPIO_InitTypeDef tim2ch1gpio;
GPIO_InitTypeDef tim3ch1gpio;

void HAL_MspInit(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
	 * Low level initialization
	 * 1. Set up the priority grouping of the arm cortex mx processor
	 * 2. Enable the required sustem exceptions of the arm cortex mx processors
	 * 3. Configure the Priority for the system exceptions
	 */
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002578:	2003      	movs	r0, #3
 800257a:	f000 ff2d 	bl	80033d8 <HAL_NVIC_SetPriorityGrouping>

	SCB->SHCSR |= 0x7 << 16; // usage fault, memory fault, bus fault systems
 800257e:	4b0d      	ldr	r3, [pc, #52]	; (80025b4 <HAL_MspInit+0x40>)
 8002580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002582:	4a0c      	ldr	r2, [pc, #48]	; (80025b4 <HAL_MspInit+0x40>)
 8002584:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8002588:	6253      	str	r3, [r2, #36]	; 0x24

	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800258a:	2200      	movs	r2, #0
 800258c:	2100      	movs	r1, #0
 800258e:	f06f 000b 	mvn.w	r0, #11
 8002592:	f000 ff2c 	bl	80033ee <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002596:	2200      	movs	r2, #0
 8002598:	2100      	movs	r1, #0
 800259a:	f06f 000a 	mvn.w	r0, #10
 800259e:	f000 ff26 	bl	80033ee <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80025a2:	2200      	movs	r2, #0
 80025a4:	2100      	movs	r1, #0
 80025a6:	f06f 0009 	mvn.w	r0, #9
 80025aa:	f000 ff20 	bl	80033ee <HAL_NVIC_SetPriority>
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	e000ed00 	.word	0xe000ed00

080025b8 <HAL_TIM_PWM_MspInit>:


void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
	 * 1.Enable the peripheral clocks
	 * 2.Config the gpio pins to its respective alternate functionality pins refer datasheet
	 * PA0 ->ch1, PA1->ch2, PB10->ch3, PB11->ch4
	 * 3.Enable the interrupt priority and interrupt
	 */
	__HAL_RCC_TIM2_CLK_ENABLE();
 80025c0:	2300      	movs	r3, #0
 80025c2:	617b      	str	r3, [r7, #20]
 80025c4:	4b2e      	ldr	r3, [pc, #184]	; (8002680 <HAL_TIM_PWM_MspInit+0xc8>)
 80025c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c8:	4a2d      	ldr	r2, [pc, #180]	; (8002680 <HAL_TIM_PWM_MspInit+0xc8>)
 80025ca:	f043 0301 	orr.w	r3, r3, #1
 80025ce:	6413      	str	r3, [r2, #64]	; 0x40
 80025d0:	4b2b      	ldr	r3, [pc, #172]	; (8002680 <HAL_TIM_PWM_MspInit+0xc8>)
 80025d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d4:	f003 0301 	and.w	r3, r3, #1
 80025d8:	617b      	str	r3, [r7, #20]
 80025da:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_TIM3_CLK_ENABLE();
 80025dc:	2300      	movs	r3, #0
 80025de:	613b      	str	r3, [r7, #16]
 80025e0:	4b27      	ldr	r3, [pc, #156]	; (8002680 <HAL_TIM_PWM_MspInit+0xc8>)
 80025e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e4:	4a26      	ldr	r2, [pc, #152]	; (8002680 <HAL_TIM_PWM_MspInit+0xc8>)
 80025e6:	f043 0302 	orr.w	r3, r3, #2
 80025ea:	6413      	str	r3, [r2, #64]	; 0x40
 80025ec:	4b24      	ldr	r3, [pc, #144]	; (8002680 <HAL_TIM_PWM_MspInit+0xc8>)
 80025ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f0:	f003 0302 	and.w	r3, r3, #2
 80025f4:	613b      	str	r3, [r7, #16]
 80025f6:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80025f8:	2300      	movs	r3, #0
 80025fa:	60fb      	str	r3, [r7, #12]
 80025fc:	4b20      	ldr	r3, [pc, #128]	; (8002680 <HAL_TIM_PWM_MspInit+0xc8>)
 80025fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002600:	4a1f      	ldr	r2, [pc, #124]	; (8002680 <HAL_TIM_PWM_MspInit+0xc8>)
 8002602:	f043 0301 	orr.w	r3, r3, #1
 8002606:	6313      	str	r3, [r2, #48]	; 0x30
 8002608:	4b1d      	ldr	r3, [pc, #116]	; (8002680 <HAL_TIM_PWM_MspInit+0xc8>)
 800260a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260c:	f003 0301 	and.w	r3, r3, #1
 8002610:	60fb      	str	r3, [r7, #12]
 8002612:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002614:	2300      	movs	r3, #0
 8002616:	60bb      	str	r3, [r7, #8]
 8002618:	4b19      	ldr	r3, [pc, #100]	; (8002680 <HAL_TIM_PWM_MspInit+0xc8>)
 800261a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261c:	4a18      	ldr	r2, [pc, #96]	; (8002680 <HAL_TIM_PWM_MspInit+0xc8>)
 800261e:	f043 0302 	orr.w	r3, r3, #2
 8002622:	6313      	str	r3, [r2, #48]	; 0x30
 8002624:	4b16      	ldr	r3, [pc, #88]	; (8002680 <HAL_TIM_PWM_MspInit+0xc8>)
 8002626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002628:	f003 0302 	and.w	r3, r3, #2
 800262c:	60bb      	str	r3, [r7, #8]
 800262e:	68bb      	ldr	r3, [r7, #8]

	tim3ch1gpio.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_6 | GPIO_PIN_7 ; // Added GPIO Pin to Control the LED using PWM
 8002630:	4b14      	ldr	r3, [pc, #80]	; (8002684 <HAL_TIM_PWM_MspInit+0xcc>)
 8002632:	22c3      	movs	r2, #195	; 0xc3
 8002634:	601a      	str	r2, [r3, #0]
	tim3ch1gpio.Mode = GPIO_MODE_AF_PP;
 8002636:	4b13      	ldr	r3, [pc, #76]	; (8002684 <HAL_TIM_PWM_MspInit+0xcc>)
 8002638:	2202      	movs	r2, #2
 800263a:	605a      	str	r2, [r3, #4]
	tim3ch1gpio.Alternate = GPIO_AF2_TIM3; // According to the data sheet
 800263c:	4b11      	ldr	r3, [pc, #68]	; (8002684 <HAL_TIM_PWM_MspInit+0xcc>)
 800263e:	2202      	movs	r2, #2
 8002640:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOA, &tim3ch1gpio);
 8002642:	4910      	ldr	r1, [pc, #64]	; (8002684 <HAL_TIM_PWM_MspInit+0xcc>)
 8002644:	4810      	ldr	r0, [pc, #64]	; (8002688 <HAL_TIM_PWM_MspInit+0xd0>)
 8002646:	f001 fa15 	bl	8003a74 <HAL_GPIO_Init>

	tim2ch1gpio.Pin = GPIO_PIN_10 | GPIO_PIN_11;
 800264a:	4b10      	ldr	r3, [pc, #64]	; (800268c <HAL_TIM_PWM_MspInit+0xd4>)
 800264c:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8002650:	601a      	str	r2, [r3, #0]
	tim2ch1gpio.Mode = GPIO_MODE_AF_PP;
 8002652:	4b0e      	ldr	r3, [pc, #56]	; (800268c <HAL_TIM_PWM_MspInit+0xd4>)
 8002654:	2202      	movs	r2, #2
 8002656:	605a      	str	r2, [r3, #4]
	tim2ch1gpio.Alternate = GPIO_AF1_TIM2; // According to the data sheet
 8002658:	4b0c      	ldr	r3, [pc, #48]	; (800268c <HAL_TIM_PWM_MspInit+0xd4>)
 800265a:	2201      	movs	r2, #1
 800265c:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOB, &tim2ch1gpio);
 800265e:	490b      	ldr	r1, [pc, #44]	; (800268c <HAL_TIM_PWM_MspInit+0xd4>)
 8002660:	480b      	ldr	r0, [pc, #44]	; (8002690 <HAL_TIM_PWM_MspInit+0xd8>)
 8002662:	f001 fa07 	bl	8003a74 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002666:	201c      	movs	r0, #28
 8002668:	f000 fedd 	bl	8003426 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(TIM2_IRQn, 14, 0);
 800266c:	2200      	movs	r2, #0
 800266e:	210e      	movs	r1, #14
 8002670:	201c      	movs	r0, #28
 8002672:	f000 febc 	bl	80033ee <HAL_NVIC_SetPriority>


}
 8002676:	bf00      	nop
 8002678:	3718      	adds	r7, #24
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	40023800 	.word	0x40023800
 8002684:	200005ac 	.word	0x200005ac
 8002688:	40020000 	.word	0x40020000
 800268c:	20000598 	.word	0x20000598
 8002690:	40020400 	.word	0x40020400

08002694 <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b08a      	sub	sp, #40	; 0x28
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
	 * 2. Do the pin muxing config
	 * 3. Enable the IRQ and set up the priority
	 */
	GPIO_InitTypeDef gpio_uart;

	__HAL_RCC_USART2_CLK_ENABLE();
 800269c:	2300      	movs	r3, #0
 800269e:	613b      	str	r3, [r7, #16]
 80026a0:	4b32      	ldr	r3, [pc, #200]	; (800276c <HAL_UART_MspInit+0xd8>)
 80026a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a4:	4a31      	ldr	r2, [pc, #196]	; (800276c <HAL_UART_MspInit+0xd8>)
 80026a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026aa:	6413      	str	r3, [r2, #64]	; 0x40
 80026ac:	4b2f      	ldr	r3, [pc, #188]	; (800276c <HAL_UART_MspInit+0xd8>)
 80026ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026b4:	613b      	str	r3, [r7, #16]
 80026b6:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_USART1_CLK_ENABLE();
 80026b8:	2300      	movs	r3, #0
 80026ba:	60fb      	str	r3, [r7, #12]
 80026bc:	4b2b      	ldr	r3, [pc, #172]	; (800276c <HAL_UART_MspInit+0xd8>)
 80026be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c0:	4a2a      	ldr	r2, [pc, #168]	; (800276c <HAL_UART_MspInit+0xd8>)
 80026c2:	f043 0310 	orr.w	r3, r3, #16
 80026c6:	6453      	str	r3, [r2, #68]	; 0x44
 80026c8:	4b28      	ldr	r3, [pc, #160]	; (800276c <HAL_UART_MspInit+0xd8>)
 80026ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026cc:	f003 0310 	and.w	r3, r3, #16
 80026d0:	60fb      	str	r3, [r7, #12]
 80026d2:	68fb      	ldr	r3, [r7, #12]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 80026d4:	2300      	movs	r3, #0
 80026d6:	60bb      	str	r3, [r7, #8]
 80026d8:	4b24      	ldr	r3, [pc, #144]	; (800276c <HAL_UART_MspInit+0xd8>)
 80026da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026dc:	4a23      	ldr	r2, [pc, #140]	; (800276c <HAL_UART_MspInit+0xd8>)
 80026de:	f043 0301 	orr.w	r3, r3, #1
 80026e2:	6313      	str	r3, [r2, #48]	; 0x30
 80026e4:	4b21      	ldr	r3, [pc, #132]	; (800276c <HAL_UART_MspInit+0xd8>)
 80026e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e8:	f003 0301 	and.w	r3, r3, #1
 80026ec:	60bb      	str	r3, [r7, #8]
 80026ee:	68bb      	ldr	r3, [r7, #8]

	 gpio_uart.Pin = GPIO_PIN_2 | GPIO_PIN_9;// UART2_TX AND UART1_TX
 80026f0:	f44f 7301 	mov.w	r3, #516	; 0x204
 80026f4:	617b      	str	r3, [r7, #20]
	 gpio_uart.Mode = GPIO_MODE_AF_PP;
 80026f6:	2302      	movs	r3, #2
 80026f8:	61bb      	str	r3, [r7, #24]
	 gpio_uart.Pull = GPIO_PULLUP;
 80026fa:	2301      	movs	r3, #1
 80026fc:	61fb      	str	r3, [r7, #28]
	 gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 80026fe:	2300      	movs	r3, #0
 8002700:	623b      	str	r3, [r7, #32]
	 gpio_uart.Alternate =  GPIO_AF7_USART2; // Alternate functionality for TX_RX
 8002702:	2307      	movs	r3, #7
 8002704:	627b      	str	r3, [r7, #36]	; 0x24
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 8002706:	f107 0314 	add.w	r3, r7, #20
 800270a:	4619      	mov	r1, r3
 800270c:	4818      	ldr	r0, [pc, #96]	; (8002770 <HAL_UART_MspInit+0xdc>)
 800270e:	f001 f9b1 	bl	8003a74 <HAL_GPIO_Init>

	 gpio_uart.Pin = GPIO_PIN_3 | GPIO_PIN_10 ;//UART1_RX
 8002712:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8002716:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 8002718:	f107 0314 	add.w	r3, r7, #20
 800271c:	4619      	mov	r1, r3
 800271e:	4814      	ldr	r0, [pc, #80]	; (8002770 <HAL_UART_MspInit+0xdc>)
 8002720:	f001 f9a8 	bl	8003a74 <HAL_GPIO_Init>

	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002724:	2026      	movs	r0, #38	; 0x26
 8002726:	f000 fe7e 	bl	8003426 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn,3,0);
 800272a:	2200      	movs	r2, #0
 800272c:	2103      	movs	r1, #3
 800272e:	2026      	movs	r0, #38	; 0x26
 8002730:	f000 fe5d 	bl	80033ee <HAL_NVIC_SetPriority>

	__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 8002734:	4b0f      	ldr	r3, [pc, #60]	; (8002774 <HAL_UART_MspInit+0xe0>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	68da      	ldr	r2, [r3, #12]
 800273a:	4b0e      	ldr	r3, [pc, #56]	; (8002774 <HAL_UART_MspInit+0xe0>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f042 0220 	orr.w	r2, r2, #32
 8002742:	60da      	str	r2, [r3, #12]

	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002744:	2025      	movs	r0, #37	; 0x25
 8002746:	f000 fe6e 	bl	8003426 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART1_IRQn,6,0);
 800274a:	2200      	movs	r2, #0
 800274c:	2106      	movs	r1, #6
 800274e:	2025      	movs	r0, #37	; 0x25
 8002750:	f000 fe4d 	bl	80033ee <HAL_NVIC_SetPriority>

	 __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8002754:	4b08      	ldr	r3, [pc, #32]	; (8002778 <HAL_UART_MspInit+0xe4>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	68da      	ldr	r2, [r3, #12]
 800275a:	4b07      	ldr	r3, [pc, #28]	; (8002778 <HAL_UART_MspInit+0xe4>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f042 0220 	orr.w	r2, r2, #32
 8002762:	60da      	str	r2, [r3, #12]


}
 8002764:	bf00      	nop
 8002766:	3728      	adds	r7, #40	; 0x28
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	40023800 	.word	0x40023800
 8002770:	40020000 	.word	0x40020000
 8002774:	20000448 	.word	0x20000448
 8002778:	2000048c 	.word	0x2000048c

0800277c <HAL_TIM_Encoder_MspInit>:



void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b08a      	sub	sp, #40	; 0x28
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002784:	f107 0314 	add.w	r3, r7, #20
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
 800278c:	605a      	str	r2, [r3, #4]
 800278e:	609a      	str	r2, [r3, #8]
 8002790:	60da      	str	r2, [r3, #12]
 8002792:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800279c:	d133      	bne.n	8002806 <HAL_TIM_Encoder_MspInit+0x8a>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800279e:	2300      	movs	r3, #0
 80027a0:	613b      	str	r3, [r7, #16]
 80027a2:	4b1b      	ldr	r3, [pc, #108]	; (8002810 <HAL_TIM_Encoder_MspInit+0x94>)
 80027a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a6:	4a1a      	ldr	r2, [pc, #104]	; (8002810 <HAL_TIM_Encoder_MspInit+0x94>)
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	6413      	str	r3, [r2, #64]	; 0x40
 80027ae:	4b18      	ldr	r3, [pc, #96]	; (8002810 <HAL_TIM_Encoder_MspInit+0x94>)
 80027b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	613b      	str	r3, [r7, #16]
 80027b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ba:	2300      	movs	r3, #0
 80027bc:	60fb      	str	r3, [r7, #12]
 80027be:	4b14      	ldr	r3, [pc, #80]	; (8002810 <HAL_TIM_Encoder_MspInit+0x94>)
 80027c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c2:	4a13      	ldr	r2, [pc, #76]	; (8002810 <HAL_TIM_Encoder_MspInit+0x94>)
 80027c4:	f043 0301 	orr.w	r3, r3, #1
 80027c8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ca:	4b11      	ldr	r3, [pc, #68]	; (8002810 <HAL_TIM_Encoder_MspInit+0x94>)
 80027cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ce:	f003 0301 	and.w	r3, r3, #1
 80027d2:	60fb      	str	r3, [r7, #12]
 80027d4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80027d6:	2303      	movs	r3, #3
 80027d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027da:	2302      	movs	r3, #2
 80027dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027de:	2300      	movs	r3, #0
 80027e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e2:	2300      	movs	r3, #0
 80027e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80027e6:	2301      	movs	r3, #1
 80027e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ea:	f107 0314 	add.w	r3, r7, #20
 80027ee:	4619      	mov	r1, r3
 80027f0:	4808      	ldr	r0, [pc, #32]	; (8002814 <HAL_TIM_Encoder_MspInit+0x98>)
 80027f2:	f001 f93f 	bl	8003a74 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80027f6:	2200      	movs	r2, #0
 80027f8:	2100      	movs	r1, #0
 80027fa:	201c      	movs	r0, #28
 80027fc:	f000 fdf7 	bl	80033ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002800:	201c      	movs	r0, #28
 8002802:	f000 fe10 	bl	8003426 <HAL_NVIC_EnableIRQ>

  }

}
 8002806:	bf00      	nop
 8002808:	3728      	adds	r7, #40	; 0x28
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40023800 	.word	0x40023800
 8002814:	40020000 	.word	0x40020000

08002818 <HAL_TIM_IC_MspInit>:


void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b08c      	sub	sp, #48	; 0x30
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002820:	f107 031c 	add.w	r3, r7, #28
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	605a      	str	r2, [r3, #4]
 800282a:	609a      	str	r2, [r3, #8]
 800282c:	60da      	str	r2, [r3, #12]
 800282e:	611a      	str	r2, [r3, #16]
	  if(htim_ic->Instance==TIM1)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a36      	ldr	r2, [pc, #216]	; (8002910 <HAL_TIM_IC_MspInit+0xf8>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d12d      	bne.n	8002896 <HAL_TIM_IC_MspInit+0x7e>
	  {

	    /* Peripheral clock enable */
	    __HAL_RCC_TIM1_CLK_ENABLE();
 800283a:	2300      	movs	r3, #0
 800283c:	61bb      	str	r3, [r7, #24]
 800283e:	4b35      	ldr	r3, [pc, #212]	; (8002914 <HAL_TIM_IC_MspInit+0xfc>)
 8002840:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002842:	4a34      	ldr	r2, [pc, #208]	; (8002914 <HAL_TIM_IC_MspInit+0xfc>)
 8002844:	f043 0301 	orr.w	r3, r3, #1
 8002848:	6453      	str	r3, [r2, #68]	; 0x44
 800284a:	4b32      	ldr	r3, [pc, #200]	; (8002914 <HAL_TIM_IC_MspInit+0xfc>)
 800284c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	61bb      	str	r3, [r7, #24]
 8002854:	69bb      	ldr	r3, [r7, #24]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002856:	2300      	movs	r3, #0
 8002858:	617b      	str	r3, [r7, #20]
 800285a:	4b2e      	ldr	r3, [pc, #184]	; (8002914 <HAL_TIM_IC_MspInit+0xfc>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285e:	4a2d      	ldr	r2, [pc, #180]	; (8002914 <HAL_TIM_IC_MspInit+0xfc>)
 8002860:	f043 0301 	orr.w	r3, r3, #1
 8002864:	6313      	str	r3, [r2, #48]	; 0x30
 8002866:	4b2b      	ldr	r3, [pc, #172]	; (8002914 <HAL_TIM_IC_MspInit+0xfc>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286a:	f003 0301 	and.w	r3, r3, #1
 800286e:	617b      	str	r3, [r7, #20]
 8002870:	697b      	ldr	r3, [r7, #20]
	    /**TIM1 GPIO Configuration
	    PA9     ------> TIM1_CH2
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002872:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002876:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002878:	2302      	movs	r3, #2
 800287a:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287c:	2300      	movs	r3, #0
 800287e:	627b      	str	r3, [r7, #36]	; 0x24
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002880:	2300      	movs	r3, #0
 8002882:	62bb      	str	r3, [r7, #40]	; 0x28
	    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002884:	2301      	movs	r3, #1
 8002886:	62fb      	str	r3, [r7, #44]	; 0x2c
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002888:	f107 031c 	add.w	r3, r7, #28
 800288c:	4619      	mov	r1, r3
 800288e:	4822      	ldr	r0, [pc, #136]	; (8002918 <HAL_TIM_IC_MspInit+0x100>)
 8002890:	f001 f8f0 	bl	8003a74 <HAL_GPIO_Init>
	    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
	    HAL_NVIC_EnableIRQ(TIM4_IRQn);

	  }

}
 8002894:	e038      	b.n	8002908 <HAL_TIM_IC_MspInit+0xf0>
	  else if(htim_ic->Instance==TIM4)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a20      	ldr	r2, [pc, #128]	; (800291c <HAL_TIM_IC_MspInit+0x104>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d133      	bne.n	8002908 <HAL_TIM_IC_MspInit+0xf0>
	    __HAL_RCC_TIM4_CLK_ENABLE();
 80028a0:	2300      	movs	r3, #0
 80028a2:	613b      	str	r3, [r7, #16]
 80028a4:	4b1b      	ldr	r3, [pc, #108]	; (8002914 <HAL_TIM_IC_MspInit+0xfc>)
 80028a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a8:	4a1a      	ldr	r2, [pc, #104]	; (8002914 <HAL_TIM_IC_MspInit+0xfc>)
 80028aa:	f043 0304 	orr.w	r3, r3, #4
 80028ae:	6413      	str	r3, [r2, #64]	; 0x40
 80028b0:	4b18      	ldr	r3, [pc, #96]	; (8002914 <HAL_TIM_IC_MspInit+0xfc>)
 80028b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b4:	f003 0304 	and.w	r3, r3, #4
 80028b8:	613b      	str	r3, [r7, #16]
 80028ba:	693b      	ldr	r3, [r7, #16]
	    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028bc:	2300      	movs	r3, #0
 80028be:	60fb      	str	r3, [r7, #12]
 80028c0:	4b14      	ldr	r3, [pc, #80]	; (8002914 <HAL_TIM_IC_MspInit+0xfc>)
 80028c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c4:	4a13      	ldr	r2, [pc, #76]	; (8002914 <HAL_TIM_IC_MspInit+0xfc>)
 80028c6:	f043 0302 	orr.w	r3, r3, #2
 80028ca:	6313      	str	r3, [r2, #48]	; 0x30
 80028cc:	4b11      	ldr	r3, [pc, #68]	; (8002914 <HAL_TIM_IC_MspInit+0xfc>)
 80028ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d0:	f003 0302 	and.w	r3, r3, #2
 80028d4:	60fb      	str	r3, [r7, #12]
 80028d6:	68fb      	ldr	r3, [r7, #12]
	    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80028d8:	2340      	movs	r3, #64	; 0x40
 80028da:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028dc:	2302      	movs	r3, #2
 80028de:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e0:	2300      	movs	r3, #0
 80028e2:	627b      	str	r3, [r7, #36]	; 0x24
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028e4:	2300      	movs	r3, #0
 80028e6:	62bb      	str	r3, [r7, #40]	; 0x28
	    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80028e8:	2302      	movs	r3, #2
 80028ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ec:	f107 031c 	add.w	r3, r7, #28
 80028f0:	4619      	mov	r1, r3
 80028f2:	480b      	ldr	r0, [pc, #44]	; (8002920 <HAL_TIM_IC_MspInit+0x108>)
 80028f4:	f001 f8be 	bl	8003a74 <HAL_GPIO_Init>
	    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80028f8:	2200      	movs	r2, #0
 80028fa:	2100      	movs	r1, #0
 80028fc:	201e      	movs	r0, #30
 80028fe:	f000 fd76 	bl	80033ee <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002902:	201e      	movs	r0, #30
 8002904:	f000 fd8f 	bl	8003426 <HAL_NVIC_EnableIRQ>
}
 8002908:	bf00      	nop
 800290a:	3730      	adds	r7, #48	; 0x30
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40010000 	.word	0x40010000
 8002914:	40023800 	.word	0x40023800
 8002918:	40020000 	.word	0x40020000
 800291c:	40000800 	.word	0x40000800
 8002920:	40020400 	.word	0x40020400

08002924 <HAL_ADC_MspInit>:

}


void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b08a      	sub	sp, #40	; 0x28
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800292c:	f107 0314 	add.w	r3, r7, #20
 8002930:	2200      	movs	r2, #0
 8002932:	601a      	str	r2, [r3, #0]
 8002934:	605a      	str	r2, [r3, #4]
 8002936:	609a      	str	r2, [r3, #8]
 8002938:	60da      	str	r2, [r3, #12]
 800293a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a33      	ldr	r2, [pc, #204]	; (8002a10 <HAL_ADC_MspInit+0xec>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d160      	bne.n	8002a08 <HAL_ADC_MspInit+0xe4>
  {

    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002946:	2300      	movs	r3, #0
 8002948:	613b      	str	r3, [r7, #16]
 800294a:	4b32      	ldr	r3, [pc, #200]	; (8002a14 <HAL_ADC_MspInit+0xf0>)
 800294c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800294e:	4a31      	ldr	r2, [pc, #196]	; (8002a14 <HAL_ADC_MspInit+0xf0>)
 8002950:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002954:	6453      	str	r3, [r2, #68]	; 0x44
 8002956:	4b2f      	ldr	r3, [pc, #188]	; (8002a14 <HAL_ADC_MspInit+0xf0>)
 8002958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800295a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800295e:	613b      	str	r3, [r7, #16]
 8002960:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002962:	2300      	movs	r3, #0
 8002964:	60fb      	str	r3, [r7, #12]
 8002966:	4b2b      	ldr	r3, [pc, #172]	; (8002a14 <HAL_ADC_MspInit+0xf0>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296a:	4a2a      	ldr	r2, [pc, #168]	; (8002a14 <HAL_ADC_MspInit+0xf0>)
 800296c:	f043 0301 	orr.w	r3, r3, #1
 8002970:	6313      	str	r3, [r2, #48]	; 0x30
 8002972:	4b28      	ldr	r3, [pc, #160]	; (8002a14 <HAL_ADC_MspInit+0xf0>)
 8002974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002976:	f003 0301 	and.w	r3, r3, #1
 800297a:	60fb      	str	r3, [r7, #12]
 800297c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800297e:	2310      	movs	r3, #16
 8002980:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002982:	2303      	movs	r3, #3
 8002984:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002986:	2300      	movs	r3, #0
 8002988:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800298a:	f107 0314 	add.w	r3, r7, #20
 800298e:	4619      	mov	r1, r3
 8002990:	4821      	ldr	r0, [pc, #132]	; (8002a18 <HAL_ADC_MspInit+0xf4>)
 8002992:	f001 f86f 	bl	8003a74 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002996:	4b21      	ldr	r3, [pc, #132]	; (8002a1c <HAL_ADC_MspInit+0xf8>)
 8002998:	4a21      	ldr	r2, [pc, #132]	; (8002a20 <HAL_ADC_MspInit+0xfc>)
 800299a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800299c:	4b1f      	ldr	r3, [pc, #124]	; (8002a1c <HAL_ADC_MspInit+0xf8>)
 800299e:	2200      	movs	r2, #0
 80029a0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029a2:	4b1e      	ldr	r3, [pc, #120]	; (8002a1c <HAL_ADC_MspInit+0xf8>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80029a8:	4b1c      	ldr	r3, [pc, #112]	; (8002a1c <HAL_ADC_MspInit+0xf8>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80029ae:	4b1b      	ldr	r3, [pc, #108]	; (8002a1c <HAL_ADC_MspInit+0xf8>)
 80029b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029b4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80029b6:	4b19      	ldr	r3, [pc, #100]	; (8002a1c <HAL_ADC_MspInit+0xf8>)
 80029b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80029bc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80029be:	4b17      	ldr	r3, [pc, #92]	; (8002a1c <HAL_ADC_MspInit+0xf8>)
 80029c0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80029c4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80029c6:	4b15      	ldr	r3, [pc, #84]	; (8002a1c <HAL_ADC_MspInit+0xf8>)
 80029c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80029cc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80029ce:	4b13      	ldr	r3, [pc, #76]	; (8002a1c <HAL_ADC_MspInit+0xf8>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80029d4:	4b11      	ldr	r3, [pc, #68]	; (8002a1c <HAL_ADC_MspInit+0xf8>)
 80029d6:	2204      	movs	r2, #4
 80029d8:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80029da:	4b10      	ldr	r3, [pc, #64]	; (8002a1c <HAL_ADC_MspInit+0xf8>)
 80029dc:	2203      	movs	r2, #3
 80029de:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 80029e0:	4b0e      	ldr	r3, [pc, #56]	; (8002a1c <HAL_ADC_MspInit+0xf8>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80029e6:	4b0d      	ldr	r3, [pc, #52]	; (8002a1c <HAL_ADC_MspInit+0xf8>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80029ec:	480b      	ldr	r0, [pc, #44]	; (8002a1c <HAL_ADC_MspInit+0xf8>)
 80029ee:	f000 fd57 	bl	80034a0 <HAL_DMA_Init>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <HAL_ADC_MspInit+0xd8>
    {
      Error_handler();
 80029f8:	f7ff fdb2 	bl	8002560 <Error_handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	4a07      	ldr	r2, [pc, #28]	; (8002a1c <HAL_ADC_MspInit+0xf8>)
 8002a00:	639a      	str	r2, [r3, #56]	; 0x38
 8002a02:	4a06      	ldr	r2, [pc, #24]	; (8002a1c <HAL_ADC_MspInit+0xf8>)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6393      	str	r3, [r2, #56]	; 0x38
  }

}
 8002a08:	bf00      	nop
 8002a0a:	3728      	adds	r7, #40	; 0x28
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	40012000 	.word	0x40012000
 8002a14:	40023800 	.word	0x40023800
 8002a18:	40020000 	.word	0x40020000
 8002a1c:	200003e8 	.word	0x200003e8
 8002a20:	40026410 	.word	0x40026410

08002a24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
	return 1;
 8002a28:	2301      	movs	r3, #1
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr

08002a34 <_kill>:

int _kill(int pid, int sig)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002a3e:	f003 ffc3 	bl	80069c8 <__errno>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2216      	movs	r2, #22
 8002a46:	601a      	str	r2, [r3, #0]
	return -1;
 8002a48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3708      	adds	r7, #8
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <_exit>:

void _exit (int status)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002a5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f7ff ffe7 	bl	8002a34 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a66:	e7fe      	b.n	8002a66 <_exit+0x12>

08002a68 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b086      	sub	sp, #24
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	60f8      	str	r0, [r7, #12]
 8002a70:	60b9      	str	r1, [r7, #8]
 8002a72:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a74:	2300      	movs	r3, #0
 8002a76:	617b      	str	r3, [r7, #20]
 8002a78:	e00a      	b.n	8002a90 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a7a:	f3af 8000 	nop.w
 8002a7e:	4601      	mov	r1, r0
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	1c5a      	adds	r2, r3, #1
 8002a84:	60ba      	str	r2, [r7, #8]
 8002a86:	b2ca      	uxtb	r2, r1
 8002a88:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	617b      	str	r3, [r7, #20]
 8002a90:	697a      	ldr	r2, [r7, #20]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	dbf0      	blt.n	8002a7a <_read+0x12>
	}

return len;
 8002a98:	687b      	ldr	r3, [r7, #4]
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3718      	adds	r7, #24
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}

08002aa2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002aa2:	b580      	push	{r7, lr}
 8002aa4:	b086      	sub	sp, #24
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	60f8      	str	r0, [r7, #12]
 8002aaa:	60b9      	str	r1, [r7, #8]
 8002aac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aae:	2300      	movs	r3, #0
 8002ab0:	617b      	str	r3, [r7, #20]
 8002ab2:	e009      	b.n	8002ac8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	1c5a      	adds	r2, r3, #1
 8002ab8:	60ba      	str	r2, [r7, #8]
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	4618      	mov	r0, r3
 8002abe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	617b      	str	r3, [r7, #20]
 8002ac8:	697a      	ldr	r2, [r7, #20]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	dbf1      	blt.n	8002ab4 <_write+0x12>
	}
	return len;
 8002ad0:	687b      	ldr	r3, [r7, #4]
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3718      	adds	r7, #24
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <_close>:

int _close(int file)
{
 8002ada:	b480      	push	{r7}
 8002adc:	b083      	sub	sp, #12
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
	return -1;
 8002ae2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr

08002af2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002af2:	b480      	push	{r7}
 8002af4:	b083      	sub	sp, #12
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
 8002afa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b02:	605a      	str	r2, [r3, #4]
	return 0;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr

08002b12 <_isatty>:

int _isatty(int file)
{
 8002b12:	b480      	push	{r7}
 8002b14:	b083      	sub	sp, #12
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
	return 1;
 8002b1a:	2301      	movs	r3, #1
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]
	return 0;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3714      	adds	r7, #20
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
	...

08002b44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b086      	sub	sp, #24
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b4c:	4a14      	ldr	r2, [pc, #80]	; (8002ba0 <_sbrk+0x5c>)
 8002b4e:	4b15      	ldr	r3, [pc, #84]	; (8002ba4 <_sbrk+0x60>)
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b58:	4b13      	ldr	r3, [pc, #76]	; (8002ba8 <_sbrk+0x64>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d102      	bne.n	8002b66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b60:	4b11      	ldr	r3, [pc, #68]	; (8002ba8 <_sbrk+0x64>)
 8002b62:	4a12      	ldr	r2, [pc, #72]	; (8002bac <_sbrk+0x68>)
 8002b64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b66:	4b10      	ldr	r3, [pc, #64]	; (8002ba8 <_sbrk+0x64>)
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4413      	add	r3, r2
 8002b6e:	693a      	ldr	r2, [r7, #16]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d207      	bcs.n	8002b84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b74:	f003 ff28 	bl	80069c8 <__errno>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	220c      	movs	r2, #12
 8002b7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b82:	e009      	b.n	8002b98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b84:	4b08      	ldr	r3, [pc, #32]	; (8002ba8 <_sbrk+0x64>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b8a:	4b07      	ldr	r3, [pc, #28]	; (8002ba8 <_sbrk+0x64>)
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4413      	add	r3, r2
 8002b92:	4a05      	ldr	r2, [pc, #20]	; (8002ba8 <_sbrk+0x64>)
 8002b94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b96:	68fb      	ldr	r3, [r7, #12]
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3718      	adds	r7, #24
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	20020000 	.word	0x20020000
 8002ba4:	00000400 	.word	0x00000400
 8002ba8:	200005c0 	.word	0x200005c0
 8002bac:	200005d8 	.word	0x200005d8

08002bb0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002bb4:	4b06      	ldr	r3, [pc, #24]	; (8002bd0 <SystemInit+0x20>)
 8002bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bba:	4a05      	ldr	r2, [pc, #20]	; (8002bd0 <SystemInit+0x20>)
 8002bbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002bc0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bc4:	bf00      	nop
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	e000ed00 	.word	0xe000ed00

08002bd4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002bd4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c0c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002bd8:	480d      	ldr	r0, [pc, #52]	; (8002c10 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002bda:	490e      	ldr	r1, [pc, #56]	; (8002c14 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002bdc:	4a0e      	ldr	r2, [pc, #56]	; (8002c18 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002bde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002be0:	e002      	b.n	8002be8 <LoopCopyDataInit>

08002be2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002be2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002be4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002be6:	3304      	adds	r3, #4

08002be8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002be8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bec:	d3f9      	bcc.n	8002be2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bee:	4a0b      	ldr	r2, [pc, #44]	; (8002c1c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002bf0:	4c0b      	ldr	r4, [pc, #44]	; (8002c20 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002bf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bf4:	e001      	b.n	8002bfa <LoopFillZerobss>

08002bf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bf8:	3204      	adds	r2, #4

08002bfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bfc:	d3fb      	bcc.n	8002bf6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002bfe:	f7ff ffd7 	bl	8002bb0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c02:	f003 fee7 	bl	80069d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c06:	f7fe fc75 	bl	80014f4 <main>
  bx  lr    
 8002c0a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c14:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002c18:	08009dac 	.word	0x08009dac
  ldr r2, =_sbss
 8002c1c:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002c20:	200005d8 	.word	0x200005d8

08002c24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c24:	e7fe      	b.n	8002c24 <ADC_IRQHandler>
	...

08002c28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c2c:	4b0e      	ldr	r3, [pc, #56]	; (8002c68 <HAL_Init+0x40>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a0d      	ldr	r2, [pc, #52]	; (8002c68 <HAL_Init+0x40>)
 8002c32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c38:	4b0b      	ldr	r3, [pc, #44]	; (8002c68 <HAL_Init+0x40>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a0a      	ldr	r2, [pc, #40]	; (8002c68 <HAL_Init+0x40>)
 8002c3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c44:	4b08      	ldr	r3, [pc, #32]	; (8002c68 <HAL_Init+0x40>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a07      	ldr	r2, [pc, #28]	; (8002c68 <HAL_Init+0x40>)
 8002c4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c50:	2003      	movs	r0, #3
 8002c52:	f000 fbc1 	bl	80033d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c56:	2000      	movs	r0, #0
 8002c58:	f000 f808 	bl	8002c6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c5c:	f7ff fc8a 	bl	8002574 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c60:	2300      	movs	r3, #0
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	40023c00 	.word	0x40023c00

08002c6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c74:	4b12      	ldr	r3, [pc, #72]	; (8002cc0 <HAL_InitTick+0x54>)
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	4b12      	ldr	r3, [pc, #72]	; (8002cc4 <HAL_InitTick+0x58>)
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c82:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f000 fbd9 	bl	8003442 <HAL_SYSTICK_Config>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d001      	beq.n	8002c9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e00e      	b.n	8002cb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2b0f      	cmp	r3, #15
 8002c9e:	d80a      	bhi.n	8002cb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	6879      	ldr	r1, [r7, #4]
 8002ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ca8:	f000 fba1 	bl	80033ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cac:	4a06      	ldr	r2, [pc, #24]	; (8002cc8 <HAL_InitTick+0x5c>)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	e000      	b.n	8002cb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3708      	adds	r7, #8
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	20000010 	.word	0x20000010
 8002cc4:	20000018 	.word	0x20000018
 8002cc8:	20000014 	.word	0x20000014

08002ccc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cd0:	4b06      	ldr	r3, [pc, #24]	; (8002cec <HAL_IncTick+0x20>)
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	4b06      	ldr	r3, [pc, #24]	; (8002cf0 <HAL_IncTick+0x24>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4413      	add	r3, r2
 8002cdc:	4a04      	ldr	r2, [pc, #16]	; (8002cf0 <HAL_IncTick+0x24>)
 8002cde:	6013      	str	r3, [r2, #0]
}
 8002ce0:	bf00      	nop
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	20000018 	.word	0x20000018
 8002cf0:	200005c4 	.word	0x200005c4

08002cf4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
  return uwTick;
 8002cf8:	4b03      	ldr	r3, [pc, #12]	; (8002d08 <HAL_GetTick+0x14>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	200005c4 	.word	0x200005c4

08002d0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d14:	f7ff ffee 	bl	8002cf4 <HAL_GetTick>
 8002d18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d24:	d005      	beq.n	8002d32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d26:	4b0a      	ldr	r3, [pc, #40]	; (8002d50 <HAL_Delay+0x44>)
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	4413      	add	r3, r2
 8002d30:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d32:	bf00      	nop
 8002d34:	f7ff ffde 	bl	8002cf4 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	68fa      	ldr	r2, [r7, #12]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d8f7      	bhi.n	8002d34 <HAL_Delay+0x28>
  {
  }
}
 8002d44:	bf00      	nop
 8002d46:	bf00      	nop
 8002d48:	3710      	adds	r7, #16
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	20000018 	.word	0x20000018

08002d54 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e033      	b.n	8002dd2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d109      	bne.n	8002d86 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f7ff fdd6 	bl	8002924 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8a:	f003 0310 	and.w	r3, r3, #16
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d118      	bne.n	8002dc4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d96:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d9a:	f023 0302 	bic.w	r3, r3, #2
 8002d9e:	f043 0202 	orr.w	r2, r3, #2
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f000 f94a 	bl	8003040 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db6:	f023 0303 	bic.w	r3, r3, #3
 8002dba:	f043 0201 	orr.w	r2, r3, #1
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	641a      	str	r2, [r3, #64]	; 0x40
 8002dc2:	e001      	b.n	8002dc8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3710      	adds	r7, #16
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
	...

08002ddc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b085      	sub	sp, #20
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002de6:	2300      	movs	r3, #0
 8002de8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d101      	bne.n	8002df8 <HAL_ADC_ConfigChannel+0x1c>
 8002df4:	2302      	movs	r3, #2
 8002df6:	e113      	b.n	8003020 <HAL_ADC_ConfigChannel+0x244>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2b09      	cmp	r3, #9
 8002e06:	d925      	bls.n	8002e54 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	68d9      	ldr	r1, [r3, #12]
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	461a      	mov	r2, r3
 8002e16:	4613      	mov	r3, r2
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	4413      	add	r3, r2
 8002e1c:	3b1e      	subs	r3, #30
 8002e1e:	2207      	movs	r2, #7
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	43da      	mvns	r2, r3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	400a      	ands	r2, r1
 8002e2c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	68d9      	ldr	r1, [r3, #12]
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	4618      	mov	r0, r3
 8002e40:	4603      	mov	r3, r0
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	4403      	add	r3, r0
 8002e46:	3b1e      	subs	r3, #30
 8002e48:	409a      	lsls	r2, r3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	60da      	str	r2, [r3, #12]
 8002e52:	e022      	b.n	8002e9a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	6919      	ldr	r1, [r3, #16]
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	b29b      	uxth	r3, r3
 8002e60:	461a      	mov	r2, r3
 8002e62:	4613      	mov	r3, r2
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	4413      	add	r3, r2
 8002e68:	2207      	movs	r2, #7
 8002e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6e:	43da      	mvns	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	400a      	ands	r2, r1
 8002e76:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	6919      	ldr	r1, [r3, #16]
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	689a      	ldr	r2, [r3, #8]
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	4618      	mov	r0, r3
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	4403      	add	r3, r0
 8002e90:	409a      	lsls	r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	2b06      	cmp	r3, #6
 8002ea0:	d824      	bhi.n	8002eec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	685a      	ldr	r2, [r3, #4]
 8002eac:	4613      	mov	r3, r2
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	4413      	add	r3, r2
 8002eb2:	3b05      	subs	r3, #5
 8002eb4:	221f      	movs	r2, #31
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	43da      	mvns	r2, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	400a      	ands	r2, r1
 8002ec2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	685a      	ldr	r2, [r3, #4]
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	4413      	add	r3, r2
 8002edc:	3b05      	subs	r3, #5
 8002ede:	fa00 f203 	lsl.w	r2, r0, r3
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	635a      	str	r2, [r3, #52]	; 0x34
 8002eea:	e04c      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	2b0c      	cmp	r3, #12
 8002ef2:	d824      	bhi.n	8002f3e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	685a      	ldr	r2, [r3, #4]
 8002efe:	4613      	mov	r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	4413      	add	r3, r2
 8002f04:	3b23      	subs	r3, #35	; 0x23
 8002f06:	221f      	movs	r2, #31
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	43da      	mvns	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	400a      	ands	r2, r1
 8002f14:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	4618      	mov	r0, r3
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685a      	ldr	r2, [r3, #4]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	4413      	add	r3, r2
 8002f2e:	3b23      	subs	r3, #35	; 0x23
 8002f30:	fa00 f203 	lsl.w	r2, r0, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	631a      	str	r2, [r3, #48]	; 0x30
 8002f3c:	e023      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685a      	ldr	r2, [r3, #4]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	4413      	add	r3, r2
 8002f4e:	3b41      	subs	r3, #65	; 0x41
 8002f50:	221f      	movs	r2, #31
 8002f52:	fa02 f303 	lsl.w	r3, r2, r3
 8002f56:	43da      	mvns	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	400a      	ands	r2, r1
 8002f5e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	685a      	ldr	r2, [r3, #4]
 8002f72:	4613      	mov	r3, r2
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	4413      	add	r3, r2
 8002f78:	3b41      	subs	r3, #65	; 0x41
 8002f7a:	fa00 f203 	lsl.w	r2, r0, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f86:	4b29      	ldr	r3, [pc, #164]	; (800302c <HAL_ADC_ConfigChannel+0x250>)
 8002f88:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a28      	ldr	r2, [pc, #160]	; (8003030 <HAL_ADC_ConfigChannel+0x254>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d10f      	bne.n	8002fb4 <HAL_ADC_ConfigChannel+0x1d8>
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2b12      	cmp	r3, #18
 8002f9a:	d10b      	bne.n	8002fb4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a1d      	ldr	r2, [pc, #116]	; (8003030 <HAL_ADC_ConfigChannel+0x254>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d12b      	bne.n	8003016 <HAL_ADC_ConfigChannel+0x23a>
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a1c      	ldr	r2, [pc, #112]	; (8003034 <HAL_ADC_ConfigChannel+0x258>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d003      	beq.n	8002fd0 <HAL_ADC_ConfigChannel+0x1f4>
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2b11      	cmp	r3, #17
 8002fce:	d122      	bne.n	8003016 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a11      	ldr	r2, [pc, #68]	; (8003034 <HAL_ADC_ConfigChannel+0x258>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d111      	bne.n	8003016 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ff2:	4b11      	ldr	r3, [pc, #68]	; (8003038 <HAL_ADC_ConfigChannel+0x25c>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a11      	ldr	r2, [pc, #68]	; (800303c <HAL_ADC_ConfigChannel+0x260>)
 8002ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffc:	0c9a      	lsrs	r2, r3, #18
 8002ffe:	4613      	mov	r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	4413      	add	r3, r2
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003008:	e002      	b.n	8003010 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	3b01      	subs	r3, #1
 800300e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d1f9      	bne.n	800300a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800301e:	2300      	movs	r3, #0
}
 8003020:	4618      	mov	r0, r3
 8003022:	3714      	adds	r7, #20
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr
 800302c:	40012300 	.word	0x40012300
 8003030:	40012000 	.word	0x40012000
 8003034:	10000012 	.word	0x10000012
 8003038:	20000010 	.word	0x20000010
 800303c:	431bde83 	.word	0x431bde83

08003040 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003040:	b480      	push	{r7}
 8003042:	b085      	sub	sp, #20
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003048:	4b79      	ldr	r3, [pc, #484]	; (8003230 <ADC_Init+0x1f0>)
 800304a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	685a      	ldr	r2, [r3, #4]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	431a      	orrs	r2, r3
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003074:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	6859      	ldr	r1, [r3, #4]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	691b      	ldr	r3, [r3, #16]
 8003080:	021a      	lsls	r2, r3, #8
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	430a      	orrs	r2, r1
 8003088:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	685a      	ldr	r2, [r3, #4]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003098:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	6859      	ldr	r1, [r3, #4]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	689a      	ldr	r2, [r3, #8]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	689a      	ldr	r2, [r3, #8]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	6899      	ldr	r1, [r3, #8]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	68da      	ldr	r2, [r3, #12]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	430a      	orrs	r2, r1
 80030cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d2:	4a58      	ldr	r2, [pc, #352]	; (8003234 <ADC_Init+0x1f4>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d022      	beq.n	800311e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	689a      	ldr	r2, [r3, #8]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80030e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	6899      	ldr	r1, [r3, #8]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	430a      	orrs	r2, r1
 80030f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	689a      	ldr	r2, [r3, #8]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003108:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6899      	ldr	r1, [r3, #8]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	430a      	orrs	r2, r1
 800311a:	609a      	str	r2, [r3, #8]
 800311c:	e00f      	b.n	800313e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689a      	ldr	r2, [r3, #8]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800312c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	689a      	ldr	r2, [r3, #8]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800313c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689a      	ldr	r2, [r3, #8]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f022 0202 	bic.w	r2, r2, #2
 800314c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	6899      	ldr	r1, [r3, #8]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	7e1b      	ldrb	r3, [r3, #24]
 8003158:	005a      	lsls	r2, r3, #1
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	430a      	orrs	r2, r1
 8003160:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d01b      	beq.n	80031a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	685a      	ldr	r2, [r3, #4]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800317a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	685a      	ldr	r2, [r3, #4]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800318a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6859      	ldr	r1, [r3, #4]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003196:	3b01      	subs	r3, #1
 8003198:	035a      	lsls	r2, r3, #13
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	430a      	orrs	r2, r1
 80031a0:	605a      	str	r2, [r3, #4]
 80031a2:	e007      	b.n	80031b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	685a      	ldr	r2, [r3, #4]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80031c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	69db      	ldr	r3, [r3, #28]
 80031ce:	3b01      	subs	r3, #1
 80031d0:	051a      	lsls	r2, r3, #20
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	430a      	orrs	r2, r1
 80031d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	689a      	ldr	r2, [r3, #8]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80031e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	6899      	ldr	r1, [r3, #8]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80031f6:	025a      	lsls	r2, r3, #9
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	430a      	orrs	r2, r1
 80031fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	689a      	ldr	r2, [r3, #8]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800320e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	6899      	ldr	r1, [r3, #8]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	695b      	ldr	r3, [r3, #20]
 800321a:	029a      	lsls	r2, r3, #10
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	430a      	orrs	r2, r1
 8003222:	609a      	str	r2, [r3, #8]
}
 8003224:	bf00      	nop
 8003226:	3714      	adds	r7, #20
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr
 8003230:	40012300 	.word	0x40012300
 8003234:	0f000001 	.word	0x0f000001

08003238 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003238:	b480      	push	{r7}
 800323a:	b085      	sub	sp, #20
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f003 0307 	and.w	r3, r3, #7
 8003246:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003248:	4b0c      	ldr	r3, [pc, #48]	; (800327c <__NVIC_SetPriorityGrouping+0x44>)
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800324e:	68ba      	ldr	r2, [r7, #8]
 8003250:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003254:	4013      	ands	r3, r2
 8003256:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003260:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003264:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003268:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800326a:	4a04      	ldr	r2, [pc, #16]	; (800327c <__NVIC_SetPriorityGrouping+0x44>)
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	60d3      	str	r3, [r2, #12]
}
 8003270:	bf00      	nop
 8003272:	3714      	adds	r7, #20
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr
 800327c:	e000ed00 	.word	0xe000ed00

08003280 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003284:	4b04      	ldr	r3, [pc, #16]	; (8003298 <__NVIC_GetPriorityGrouping+0x18>)
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	0a1b      	lsrs	r3, r3, #8
 800328a:	f003 0307 	and.w	r3, r3, #7
}
 800328e:	4618      	mov	r0, r3
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr
 8003298:	e000ed00 	.word	0xe000ed00

0800329c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	4603      	mov	r3, r0
 80032a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	db0b      	blt.n	80032c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032ae:	79fb      	ldrb	r3, [r7, #7]
 80032b0:	f003 021f 	and.w	r2, r3, #31
 80032b4:	4907      	ldr	r1, [pc, #28]	; (80032d4 <__NVIC_EnableIRQ+0x38>)
 80032b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ba:	095b      	lsrs	r3, r3, #5
 80032bc:	2001      	movs	r0, #1
 80032be:	fa00 f202 	lsl.w	r2, r0, r2
 80032c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032c6:	bf00      	nop
 80032c8:	370c      	adds	r7, #12
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	e000e100 	.word	0xe000e100

080032d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	4603      	mov	r3, r0
 80032e0:	6039      	str	r1, [r7, #0]
 80032e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	db0a      	blt.n	8003302 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	b2da      	uxtb	r2, r3
 80032f0:	490c      	ldr	r1, [pc, #48]	; (8003324 <__NVIC_SetPriority+0x4c>)
 80032f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f6:	0112      	lsls	r2, r2, #4
 80032f8:	b2d2      	uxtb	r2, r2
 80032fa:	440b      	add	r3, r1
 80032fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003300:	e00a      	b.n	8003318 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	b2da      	uxtb	r2, r3
 8003306:	4908      	ldr	r1, [pc, #32]	; (8003328 <__NVIC_SetPriority+0x50>)
 8003308:	79fb      	ldrb	r3, [r7, #7]
 800330a:	f003 030f 	and.w	r3, r3, #15
 800330e:	3b04      	subs	r3, #4
 8003310:	0112      	lsls	r2, r2, #4
 8003312:	b2d2      	uxtb	r2, r2
 8003314:	440b      	add	r3, r1
 8003316:	761a      	strb	r2, [r3, #24]
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr
 8003324:	e000e100 	.word	0xe000e100
 8003328:	e000ed00 	.word	0xe000ed00

0800332c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800332c:	b480      	push	{r7}
 800332e:	b089      	sub	sp, #36	; 0x24
 8003330:	af00      	add	r7, sp, #0
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f003 0307 	and.w	r3, r3, #7
 800333e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	f1c3 0307 	rsb	r3, r3, #7
 8003346:	2b04      	cmp	r3, #4
 8003348:	bf28      	it	cs
 800334a:	2304      	movcs	r3, #4
 800334c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	3304      	adds	r3, #4
 8003352:	2b06      	cmp	r3, #6
 8003354:	d902      	bls.n	800335c <NVIC_EncodePriority+0x30>
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	3b03      	subs	r3, #3
 800335a:	e000      	b.n	800335e <NVIC_EncodePriority+0x32>
 800335c:	2300      	movs	r3, #0
 800335e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003360:	f04f 32ff 	mov.w	r2, #4294967295
 8003364:	69bb      	ldr	r3, [r7, #24]
 8003366:	fa02 f303 	lsl.w	r3, r2, r3
 800336a:	43da      	mvns	r2, r3
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	401a      	ands	r2, r3
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003374:	f04f 31ff 	mov.w	r1, #4294967295
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	fa01 f303 	lsl.w	r3, r1, r3
 800337e:	43d9      	mvns	r1, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003384:	4313      	orrs	r3, r2
         );
}
 8003386:	4618      	mov	r0, r3
 8003388:	3724      	adds	r7, #36	; 0x24
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr
	...

08003394 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	3b01      	subs	r3, #1
 80033a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033a4:	d301      	bcc.n	80033aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033a6:	2301      	movs	r3, #1
 80033a8:	e00f      	b.n	80033ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033aa:	4a0a      	ldr	r2, [pc, #40]	; (80033d4 <SysTick_Config+0x40>)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	3b01      	subs	r3, #1
 80033b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033b2:	210f      	movs	r1, #15
 80033b4:	f04f 30ff 	mov.w	r0, #4294967295
 80033b8:	f7ff ff8e 	bl	80032d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033bc:	4b05      	ldr	r3, [pc, #20]	; (80033d4 <SysTick_Config+0x40>)
 80033be:	2200      	movs	r2, #0
 80033c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033c2:	4b04      	ldr	r3, [pc, #16]	; (80033d4 <SysTick_Config+0x40>)
 80033c4:	2207      	movs	r2, #7
 80033c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3708      	adds	r7, #8
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	e000e010 	.word	0xe000e010

080033d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f7ff ff29 	bl	8003238 <__NVIC_SetPriorityGrouping>
}
 80033e6:	bf00      	nop
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}

080033ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033ee:	b580      	push	{r7, lr}
 80033f0:	b086      	sub	sp, #24
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	4603      	mov	r3, r0
 80033f6:	60b9      	str	r1, [r7, #8]
 80033f8:	607a      	str	r2, [r7, #4]
 80033fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033fc:	2300      	movs	r3, #0
 80033fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003400:	f7ff ff3e 	bl	8003280 <__NVIC_GetPriorityGrouping>
 8003404:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	68b9      	ldr	r1, [r7, #8]
 800340a:	6978      	ldr	r0, [r7, #20]
 800340c:	f7ff ff8e 	bl	800332c <NVIC_EncodePriority>
 8003410:	4602      	mov	r2, r0
 8003412:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003416:	4611      	mov	r1, r2
 8003418:	4618      	mov	r0, r3
 800341a:	f7ff ff5d 	bl	80032d8 <__NVIC_SetPriority>
}
 800341e:	bf00      	nop
 8003420:	3718      	adds	r7, #24
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}

08003426 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003426:	b580      	push	{r7, lr}
 8003428:	b082      	sub	sp, #8
 800342a:	af00      	add	r7, sp, #0
 800342c:	4603      	mov	r3, r0
 800342e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003434:	4618      	mov	r0, r3
 8003436:	f7ff ff31 	bl	800329c <__NVIC_EnableIRQ>
}
 800343a:	bf00      	nop
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003442:	b580      	push	{r7, lr}
 8003444:	b082      	sub	sp, #8
 8003446:	af00      	add	r7, sp, #0
 8003448:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f7ff ffa2 	bl	8003394 <SysTick_Config>
 8003450:	4603      	mov	r3, r0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
	...

0800345c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2b04      	cmp	r3, #4
 8003468:	d106      	bne.n	8003478 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800346a:	4b09      	ldr	r3, [pc, #36]	; (8003490 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a08      	ldr	r2, [pc, #32]	; (8003490 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003470:	f043 0304 	orr.w	r3, r3, #4
 8003474:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8003476:	e005      	b.n	8003484 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003478:	4b05      	ldr	r3, [pc, #20]	; (8003490 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a04      	ldr	r2, [pc, #16]	; (8003490 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800347e:	f023 0304 	bic.w	r3, r3, #4
 8003482:	6013      	str	r3, [r2, #0]
}
 8003484:	bf00      	nop
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr
 8003490:	e000e010 	.word	0xe000e010

08003494 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003498:	f7fe f968 	bl	800176c <HAL_SYSTICK_Callback>
}
 800349c:	bf00      	nop
 800349e:	bd80      	pop	{r7, pc}

080034a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b086      	sub	sp, #24
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80034a8:	2300      	movs	r3, #0
 80034aa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80034ac:	f7ff fc22 	bl	8002cf4 <HAL_GetTick>
 80034b0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d101      	bne.n	80034bc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e099      	b.n	80035f0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2200      	movs	r2, #0
 80034c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2202      	movs	r2, #2
 80034c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f022 0201 	bic.w	r2, r2, #1
 80034da:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034dc:	e00f      	b.n	80034fe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034de:	f7ff fc09 	bl	8002cf4 <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	2b05      	cmp	r3, #5
 80034ea:	d908      	bls.n	80034fe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2220      	movs	r2, #32
 80034f0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2203      	movs	r2, #3
 80034f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e078      	b.n	80035f0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0301 	and.w	r3, r3, #1
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1e8      	bne.n	80034de <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003514:	697a      	ldr	r2, [r7, #20]
 8003516:	4b38      	ldr	r3, [pc, #224]	; (80035f8 <HAL_DMA_Init+0x158>)
 8003518:	4013      	ands	r3, r2
 800351a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685a      	ldr	r2, [r3, #4]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800352a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	691b      	ldr	r3, [r3, #16]
 8003530:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003536:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	699b      	ldr	r3, [r3, #24]
 800353c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003542:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a1b      	ldr	r3, [r3, #32]
 8003548:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800354a:	697a      	ldr	r2, [r7, #20]
 800354c:	4313      	orrs	r3, r2
 800354e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003554:	2b04      	cmp	r3, #4
 8003556:	d107      	bne.n	8003568 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003560:	4313      	orrs	r3, r2
 8003562:	697a      	ldr	r2, [r7, #20]
 8003564:	4313      	orrs	r3, r2
 8003566:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	697a      	ldr	r2, [r7, #20]
 800356e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	695b      	ldr	r3, [r3, #20]
 8003576:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	f023 0307 	bic.w	r3, r3, #7
 800357e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003584:	697a      	ldr	r2, [r7, #20]
 8003586:	4313      	orrs	r3, r2
 8003588:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358e:	2b04      	cmp	r3, #4
 8003590:	d117      	bne.n	80035c2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003596:	697a      	ldr	r2, [r7, #20]
 8003598:	4313      	orrs	r3, r2
 800359a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00e      	beq.n	80035c2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 f9e9 	bl	800397c <DMA_CheckFifoParam>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d008      	beq.n	80035c2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2240      	movs	r2, #64	; 0x40
 80035b4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80035be:	2301      	movs	r3, #1
 80035c0:	e016      	b.n	80035f0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	697a      	ldr	r2, [r7, #20]
 80035c8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 f9a0 	bl	8003910 <DMA_CalcBaseAndBitshift>
 80035d0:	4603      	mov	r3, r0
 80035d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d8:	223f      	movs	r2, #63	; 0x3f
 80035da:	409a      	lsls	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2200      	movs	r2, #0
 80035e4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80035ee:	2300      	movs	r3, #0
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3718      	adds	r7, #24
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	f010803f 	.word	0xf010803f

080035fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b086      	sub	sp, #24
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003604:	2300      	movs	r3, #0
 8003606:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003608:	4b8e      	ldr	r3, [pc, #568]	; (8003844 <HAL_DMA_IRQHandler+0x248>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a8e      	ldr	r2, [pc, #568]	; (8003848 <HAL_DMA_IRQHandler+0x24c>)
 800360e:	fba2 2303 	umull	r2, r3, r2, r3
 8003612:	0a9b      	lsrs	r3, r3, #10
 8003614:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800361a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003626:	2208      	movs	r2, #8
 8003628:	409a      	lsls	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	4013      	ands	r3, r2
 800362e:	2b00      	cmp	r3, #0
 8003630:	d01a      	beq.n	8003668 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0304 	and.w	r3, r3, #4
 800363c:	2b00      	cmp	r3, #0
 800363e:	d013      	beq.n	8003668 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f022 0204 	bic.w	r2, r2, #4
 800364e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003654:	2208      	movs	r2, #8
 8003656:	409a      	lsls	r2, r3
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003660:	f043 0201 	orr.w	r2, r3, #1
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800366c:	2201      	movs	r2, #1
 800366e:	409a      	lsls	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	4013      	ands	r3, r2
 8003674:	2b00      	cmp	r3, #0
 8003676:	d012      	beq.n	800369e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003682:	2b00      	cmp	r3, #0
 8003684:	d00b      	beq.n	800369e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800368a:	2201      	movs	r2, #1
 800368c:	409a      	lsls	r2, r3
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003696:	f043 0202 	orr.w	r2, r3, #2
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036a2:	2204      	movs	r2, #4
 80036a4:	409a      	lsls	r2, r3
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	4013      	ands	r3, r2
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d012      	beq.n	80036d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0302 	and.w	r3, r3, #2
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d00b      	beq.n	80036d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036c0:	2204      	movs	r2, #4
 80036c2:	409a      	lsls	r2, r3
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036cc:	f043 0204 	orr.w	r2, r3, #4
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036d8:	2210      	movs	r2, #16
 80036da:	409a      	lsls	r2, r3
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	4013      	ands	r3, r2
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d043      	beq.n	800376c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0308 	and.w	r3, r3, #8
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d03c      	beq.n	800376c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036f6:	2210      	movs	r2, #16
 80036f8:	409a      	lsls	r2, r3
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d018      	beq.n	800373e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d108      	bne.n	800372c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371e:	2b00      	cmp	r3, #0
 8003720:	d024      	beq.n	800376c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	4798      	blx	r3
 800372a:	e01f      	b.n	800376c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003730:	2b00      	cmp	r3, #0
 8003732:	d01b      	beq.n	800376c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	4798      	blx	r3
 800373c:	e016      	b.n	800376c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003748:	2b00      	cmp	r3, #0
 800374a:	d107      	bne.n	800375c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f022 0208 	bic.w	r2, r2, #8
 800375a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003760:	2b00      	cmp	r3, #0
 8003762:	d003      	beq.n	800376c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003770:	2220      	movs	r2, #32
 8003772:	409a      	lsls	r2, r3
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	4013      	ands	r3, r2
 8003778:	2b00      	cmp	r3, #0
 800377a:	f000 808f 	beq.w	800389c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0310 	and.w	r3, r3, #16
 8003788:	2b00      	cmp	r3, #0
 800378a:	f000 8087 	beq.w	800389c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003792:	2220      	movs	r2, #32
 8003794:	409a      	lsls	r2, r3
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	2b05      	cmp	r3, #5
 80037a4:	d136      	bne.n	8003814 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f022 0216 	bic.w	r2, r2, #22
 80037b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	695a      	ldr	r2, [r3, #20]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d103      	bne.n	80037d6 <HAL_DMA_IRQHandler+0x1da>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d007      	beq.n	80037e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f022 0208 	bic.w	r2, r2, #8
 80037e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ea:	223f      	movs	r2, #63	; 0x3f
 80037ec:	409a      	lsls	r2, r3
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2201      	movs	r2, #1
 80037fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003806:	2b00      	cmp	r3, #0
 8003808:	d07e      	beq.n	8003908 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	4798      	blx	r3
        }
        return;
 8003812:	e079      	b.n	8003908 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d01d      	beq.n	800385e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d10d      	bne.n	800384c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003834:	2b00      	cmp	r3, #0
 8003836:	d031      	beq.n	800389c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	4798      	blx	r3
 8003840:	e02c      	b.n	800389c <HAL_DMA_IRQHandler+0x2a0>
 8003842:	bf00      	nop
 8003844:	20000010 	.word	0x20000010
 8003848:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003850:	2b00      	cmp	r3, #0
 8003852:	d023      	beq.n	800389c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	4798      	blx	r3
 800385c:	e01e      	b.n	800389c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003868:	2b00      	cmp	r3, #0
 800386a:	d10f      	bne.n	800388c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 0210 	bic.w	r2, r2, #16
 800387a:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003890:	2b00      	cmp	r3, #0
 8003892:	d003      	beq.n	800389c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d032      	beq.n	800390a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038a8:	f003 0301 	and.w	r3, r3, #1
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d022      	beq.n	80038f6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2205      	movs	r2, #5
 80038b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f022 0201 	bic.w	r2, r2, #1
 80038c6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	3301      	adds	r3, #1
 80038cc:	60bb      	str	r3, [r7, #8]
 80038ce:	697a      	ldr	r2, [r7, #20]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d307      	bcc.n	80038e4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d1f2      	bne.n	80038c8 <HAL_DMA_IRQHandler+0x2cc>
 80038e2:	e000      	b.n	80038e6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80038e4:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d005      	beq.n	800390a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	4798      	blx	r3
 8003906:	e000      	b.n	800390a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003908:	bf00      	nop
    }
  }
}
 800390a:	3718      	adds	r7, #24
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}

08003910 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003910:	b480      	push	{r7}
 8003912:	b085      	sub	sp, #20
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	b2db      	uxtb	r3, r3
 800391e:	3b10      	subs	r3, #16
 8003920:	4a14      	ldr	r2, [pc, #80]	; (8003974 <DMA_CalcBaseAndBitshift+0x64>)
 8003922:	fba2 2303 	umull	r2, r3, r2, r3
 8003926:	091b      	lsrs	r3, r3, #4
 8003928:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800392a:	4a13      	ldr	r2, [pc, #76]	; (8003978 <DMA_CalcBaseAndBitshift+0x68>)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	4413      	add	r3, r2
 8003930:	781b      	ldrb	r3, [r3, #0]
 8003932:	461a      	mov	r2, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2b03      	cmp	r3, #3
 800393c:	d909      	bls.n	8003952 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003946:	f023 0303 	bic.w	r3, r3, #3
 800394a:	1d1a      	adds	r2, r3, #4
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	659a      	str	r2, [r3, #88]	; 0x58
 8003950:	e007      	b.n	8003962 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800395a:	f023 0303 	bic.w	r3, r3, #3
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003966:	4618      	mov	r0, r3
 8003968:	3714      	adds	r7, #20
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop
 8003974:	aaaaaaab 	.word	0xaaaaaaab
 8003978:	080099b4 	.word	0x080099b4

0800397c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800397c:	b480      	push	{r7}
 800397e:	b085      	sub	sp, #20
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003984:	2300      	movs	r3, #0
 8003986:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800398c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d11f      	bne.n	80039d6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	2b03      	cmp	r3, #3
 800399a:	d856      	bhi.n	8003a4a <DMA_CheckFifoParam+0xce>
 800399c:	a201      	add	r2, pc, #4	; (adr r2, 80039a4 <DMA_CheckFifoParam+0x28>)
 800399e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039a2:	bf00      	nop
 80039a4:	080039b5 	.word	0x080039b5
 80039a8:	080039c7 	.word	0x080039c7
 80039ac:	080039b5 	.word	0x080039b5
 80039b0:	08003a4b 	.word	0x08003a4b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d046      	beq.n	8003a4e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039c4:	e043      	b.n	8003a4e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80039ce:	d140      	bne.n	8003a52 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039d4:	e03d      	b.n	8003a52 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	699b      	ldr	r3, [r3, #24]
 80039da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039de:	d121      	bne.n	8003a24 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	2b03      	cmp	r3, #3
 80039e4:	d837      	bhi.n	8003a56 <DMA_CheckFifoParam+0xda>
 80039e6:	a201      	add	r2, pc, #4	; (adr r2, 80039ec <DMA_CheckFifoParam+0x70>)
 80039e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ec:	080039fd 	.word	0x080039fd
 80039f0:	08003a03 	.word	0x08003a03
 80039f4:	080039fd 	.word	0x080039fd
 80039f8:	08003a15 	.word	0x08003a15
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003a00:	e030      	b.n	8003a64 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d025      	beq.n	8003a5a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a12:	e022      	b.n	8003a5a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a18:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a1c:	d11f      	bne.n	8003a5e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003a22:	e01c      	b.n	8003a5e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d903      	bls.n	8003a32 <DMA_CheckFifoParam+0xb6>
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	2b03      	cmp	r3, #3
 8003a2e:	d003      	beq.n	8003a38 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003a30:	e018      	b.n	8003a64 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	73fb      	strb	r3, [r7, #15]
      break;
 8003a36:	e015      	b.n	8003a64 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d00e      	beq.n	8003a62 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	73fb      	strb	r3, [r7, #15]
      break;
 8003a48:	e00b      	b.n	8003a62 <DMA_CheckFifoParam+0xe6>
      break;
 8003a4a:	bf00      	nop
 8003a4c:	e00a      	b.n	8003a64 <DMA_CheckFifoParam+0xe8>
      break;
 8003a4e:	bf00      	nop
 8003a50:	e008      	b.n	8003a64 <DMA_CheckFifoParam+0xe8>
      break;
 8003a52:	bf00      	nop
 8003a54:	e006      	b.n	8003a64 <DMA_CheckFifoParam+0xe8>
      break;
 8003a56:	bf00      	nop
 8003a58:	e004      	b.n	8003a64 <DMA_CheckFifoParam+0xe8>
      break;
 8003a5a:	bf00      	nop
 8003a5c:	e002      	b.n	8003a64 <DMA_CheckFifoParam+0xe8>
      break;   
 8003a5e:	bf00      	nop
 8003a60:	e000      	b.n	8003a64 <DMA_CheckFifoParam+0xe8>
      break;
 8003a62:	bf00      	nop
    }
  } 
  
  return status; 
 8003a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3714      	adds	r7, #20
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop

08003a74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b089      	sub	sp, #36	; 0x24
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a82:	2300      	movs	r3, #0
 8003a84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a86:	2300      	movs	r3, #0
 8003a88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	61fb      	str	r3, [r7, #28]
 8003a8e:	e165      	b.n	8003d5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a90:	2201      	movs	r2, #1
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	fa02 f303 	lsl.w	r3, r2, r3
 8003a98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	697a      	ldr	r2, [r7, #20]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	f040 8154 	bne.w	8003d56 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f003 0303 	and.w	r3, r3, #3
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d005      	beq.n	8003ac6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d130      	bne.n	8003b28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	005b      	lsls	r3, r3, #1
 8003ad0:	2203      	movs	r2, #3
 8003ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad6:	43db      	mvns	r3, r3
 8003ad8:	69ba      	ldr	r2, [r7, #24]
 8003ada:	4013      	ands	r3, r2
 8003adc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	68da      	ldr	r2, [r3, #12]
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	005b      	lsls	r3, r3, #1
 8003ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aea:	69ba      	ldr	r2, [r7, #24]
 8003aec:	4313      	orrs	r3, r2
 8003aee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	69ba      	ldr	r2, [r7, #24]
 8003af4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003afc:	2201      	movs	r2, #1
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	fa02 f303 	lsl.w	r3, r2, r3
 8003b04:	43db      	mvns	r3, r3
 8003b06:	69ba      	ldr	r2, [r7, #24]
 8003b08:	4013      	ands	r3, r2
 8003b0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	091b      	lsrs	r3, r3, #4
 8003b12:	f003 0201 	and.w	r2, r3, #1
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1c:	69ba      	ldr	r2, [r7, #24]
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	69ba      	ldr	r2, [r7, #24]
 8003b26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f003 0303 	and.w	r3, r3, #3
 8003b30:	2b03      	cmp	r3, #3
 8003b32:	d017      	beq.n	8003b64 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	005b      	lsls	r3, r3, #1
 8003b3e:	2203      	movs	r2, #3
 8003b40:	fa02 f303 	lsl.w	r3, r2, r3
 8003b44:	43db      	mvns	r3, r3
 8003b46:	69ba      	ldr	r2, [r7, #24]
 8003b48:	4013      	ands	r3, r2
 8003b4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	689a      	ldr	r2, [r3, #8]
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	005b      	lsls	r3, r3, #1
 8003b54:	fa02 f303 	lsl.w	r3, r2, r3
 8003b58:	69ba      	ldr	r2, [r7, #24]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	69ba      	ldr	r2, [r7, #24]
 8003b62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f003 0303 	and.w	r3, r3, #3
 8003b6c:	2b02      	cmp	r3, #2
 8003b6e:	d123      	bne.n	8003bb8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	08da      	lsrs	r2, r3, #3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	3208      	adds	r2, #8
 8003b78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	f003 0307 	and.w	r3, r3, #7
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	220f      	movs	r2, #15
 8003b88:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8c:	43db      	mvns	r3, r3
 8003b8e:	69ba      	ldr	r2, [r7, #24]
 8003b90:	4013      	ands	r3, r2
 8003b92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	691a      	ldr	r2, [r3, #16]
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	f003 0307 	and.w	r3, r3, #7
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba4:	69ba      	ldr	r2, [r7, #24]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	08da      	lsrs	r2, r3, #3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	3208      	adds	r2, #8
 8003bb2:	69b9      	ldr	r1, [r7, #24]
 8003bb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	2203      	movs	r2, #3
 8003bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc8:	43db      	mvns	r3, r3
 8003bca:	69ba      	ldr	r2, [r7, #24]
 8003bcc:	4013      	ands	r3, r2
 8003bce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	f003 0203 	and.w	r2, r3, #3
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	005b      	lsls	r3, r3, #1
 8003bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	69ba      	ldr	r2, [r7, #24]
 8003bea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	f000 80ae 	beq.w	8003d56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	60fb      	str	r3, [r7, #12]
 8003bfe:	4b5d      	ldr	r3, [pc, #372]	; (8003d74 <HAL_GPIO_Init+0x300>)
 8003c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c02:	4a5c      	ldr	r2, [pc, #368]	; (8003d74 <HAL_GPIO_Init+0x300>)
 8003c04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c08:	6453      	str	r3, [r2, #68]	; 0x44
 8003c0a:	4b5a      	ldr	r3, [pc, #360]	; (8003d74 <HAL_GPIO_Init+0x300>)
 8003c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c12:	60fb      	str	r3, [r7, #12]
 8003c14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c16:	4a58      	ldr	r2, [pc, #352]	; (8003d78 <HAL_GPIO_Init+0x304>)
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	089b      	lsrs	r3, r3, #2
 8003c1c:	3302      	adds	r3, #2
 8003c1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	f003 0303 	and.w	r3, r3, #3
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	220f      	movs	r2, #15
 8003c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c32:	43db      	mvns	r3, r3
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	4013      	ands	r3, r2
 8003c38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a4f      	ldr	r2, [pc, #316]	; (8003d7c <HAL_GPIO_Init+0x308>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d025      	beq.n	8003c8e <HAL_GPIO_Init+0x21a>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a4e      	ldr	r2, [pc, #312]	; (8003d80 <HAL_GPIO_Init+0x30c>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d01f      	beq.n	8003c8a <HAL_GPIO_Init+0x216>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a4d      	ldr	r2, [pc, #308]	; (8003d84 <HAL_GPIO_Init+0x310>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d019      	beq.n	8003c86 <HAL_GPIO_Init+0x212>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a4c      	ldr	r2, [pc, #304]	; (8003d88 <HAL_GPIO_Init+0x314>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d013      	beq.n	8003c82 <HAL_GPIO_Init+0x20e>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a4b      	ldr	r2, [pc, #300]	; (8003d8c <HAL_GPIO_Init+0x318>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d00d      	beq.n	8003c7e <HAL_GPIO_Init+0x20a>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a4a      	ldr	r2, [pc, #296]	; (8003d90 <HAL_GPIO_Init+0x31c>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d007      	beq.n	8003c7a <HAL_GPIO_Init+0x206>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a49      	ldr	r2, [pc, #292]	; (8003d94 <HAL_GPIO_Init+0x320>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d101      	bne.n	8003c76 <HAL_GPIO_Init+0x202>
 8003c72:	2306      	movs	r3, #6
 8003c74:	e00c      	b.n	8003c90 <HAL_GPIO_Init+0x21c>
 8003c76:	2307      	movs	r3, #7
 8003c78:	e00a      	b.n	8003c90 <HAL_GPIO_Init+0x21c>
 8003c7a:	2305      	movs	r3, #5
 8003c7c:	e008      	b.n	8003c90 <HAL_GPIO_Init+0x21c>
 8003c7e:	2304      	movs	r3, #4
 8003c80:	e006      	b.n	8003c90 <HAL_GPIO_Init+0x21c>
 8003c82:	2303      	movs	r3, #3
 8003c84:	e004      	b.n	8003c90 <HAL_GPIO_Init+0x21c>
 8003c86:	2302      	movs	r3, #2
 8003c88:	e002      	b.n	8003c90 <HAL_GPIO_Init+0x21c>
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e000      	b.n	8003c90 <HAL_GPIO_Init+0x21c>
 8003c8e:	2300      	movs	r3, #0
 8003c90:	69fa      	ldr	r2, [r7, #28]
 8003c92:	f002 0203 	and.w	r2, r2, #3
 8003c96:	0092      	lsls	r2, r2, #2
 8003c98:	4093      	lsls	r3, r2
 8003c9a:	69ba      	ldr	r2, [r7, #24]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ca0:	4935      	ldr	r1, [pc, #212]	; (8003d78 <HAL_GPIO_Init+0x304>)
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	089b      	lsrs	r3, r3, #2
 8003ca6:	3302      	adds	r3, #2
 8003ca8:	69ba      	ldr	r2, [r7, #24]
 8003caa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cae:	4b3a      	ldr	r3, [pc, #232]	; (8003d98 <HAL_GPIO_Init+0x324>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	43db      	mvns	r3, r3
 8003cb8:	69ba      	ldr	r2, [r7, #24]
 8003cba:	4013      	ands	r3, r2
 8003cbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d003      	beq.n	8003cd2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003cca:	69ba      	ldr	r2, [r7, #24]
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003cd2:	4a31      	ldr	r2, [pc, #196]	; (8003d98 <HAL_GPIO_Init+0x324>)
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003cd8:	4b2f      	ldr	r3, [pc, #188]	; (8003d98 <HAL_GPIO_Init+0x324>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	43db      	mvns	r3, r3
 8003ce2:	69ba      	ldr	r2, [r7, #24]
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d003      	beq.n	8003cfc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003cf4:	69ba      	ldr	r2, [r7, #24]
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003cfc:	4a26      	ldr	r2, [pc, #152]	; (8003d98 <HAL_GPIO_Init+0x324>)
 8003cfe:	69bb      	ldr	r3, [r7, #24]
 8003d00:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d02:	4b25      	ldr	r3, [pc, #148]	; (8003d98 <HAL_GPIO_Init+0x324>)
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	43db      	mvns	r3, r3
 8003d0c:	69ba      	ldr	r2, [r7, #24]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d003      	beq.n	8003d26 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003d1e:	69ba      	ldr	r2, [r7, #24]
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d26:	4a1c      	ldr	r2, [pc, #112]	; (8003d98 <HAL_GPIO_Init+0x324>)
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d2c:	4b1a      	ldr	r3, [pc, #104]	; (8003d98 <HAL_GPIO_Init+0x324>)
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	43db      	mvns	r3, r3
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	4013      	ands	r3, r2
 8003d3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d003      	beq.n	8003d50 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003d48:	69ba      	ldr	r2, [r7, #24]
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d50:	4a11      	ldr	r2, [pc, #68]	; (8003d98 <HAL_GPIO_Init+0x324>)
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	3301      	adds	r3, #1
 8003d5a:	61fb      	str	r3, [r7, #28]
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	2b0f      	cmp	r3, #15
 8003d60:	f67f ae96 	bls.w	8003a90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d64:	bf00      	nop
 8003d66:	bf00      	nop
 8003d68:	3724      	adds	r7, #36	; 0x24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	40023800 	.word	0x40023800
 8003d78:	40013800 	.word	0x40013800
 8003d7c:	40020000 	.word	0x40020000
 8003d80:	40020400 	.word	0x40020400
 8003d84:	40020800 	.word	0x40020800
 8003d88:	40020c00 	.word	0x40020c00
 8003d8c:	40021000 	.word	0x40021000
 8003d90:	40021400 	.word	0x40021400
 8003d94:	40021800 	.word	0x40021800
 8003d98:	40013c00 	.word	0x40013c00

08003d9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	460b      	mov	r3, r1
 8003da6:	807b      	strh	r3, [r7, #2]
 8003da8:	4613      	mov	r3, r2
 8003daa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003dac:	787b      	ldrb	r3, [r7, #1]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d003      	beq.n	8003dba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003db2:	887a      	ldrh	r2, [r7, #2]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003db8:	e003      	b.n	8003dc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003dba:	887b      	ldrh	r3, [r7, #2]
 8003dbc:	041a      	lsls	r2, r3, #16
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	619a      	str	r2, [r3, #24]
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr
	...

08003dd0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b082      	sub	sp, #8
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003dda:	4b08      	ldr	r3, [pc, #32]	; (8003dfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ddc:	695a      	ldr	r2, [r3, #20]
 8003dde:	88fb      	ldrh	r3, [r7, #6]
 8003de0:	4013      	ands	r3, r2
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d006      	beq.n	8003df4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003de6:	4a05      	ldr	r2, [pc, #20]	; (8003dfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003de8:	88fb      	ldrh	r3, [r7, #6]
 8003dea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003dec:	88fb      	ldrh	r3, [r7, #6]
 8003dee:	4618      	mov	r0, r3
 8003df0:	f000 f806 	bl	8003e00 <HAL_GPIO_EXTI_Callback>
  }
}
 8003df4:	bf00      	nop
 8003df6:	3708      	adds	r7, #8
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	40013c00 	.word	0x40013c00

08003e00 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4603      	mov	r3, r0
 8003e08:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003e0a:	bf00      	nop
 8003e0c:	370c      	adds	r7, #12
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
	...

08003e18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d101      	bne.n	8003e2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e0cc      	b.n	8003fc6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e2c:	4b68      	ldr	r3, [pc, #416]	; (8003fd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 030f 	and.w	r3, r3, #15
 8003e34:	683a      	ldr	r2, [r7, #0]
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d90c      	bls.n	8003e54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e3a:	4b65      	ldr	r3, [pc, #404]	; (8003fd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e3c:	683a      	ldr	r2, [r7, #0]
 8003e3e:	b2d2      	uxtb	r2, r2
 8003e40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e42:	4b63      	ldr	r3, [pc, #396]	; (8003fd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 030f 	and.w	r3, r3, #15
 8003e4a:	683a      	ldr	r2, [r7, #0]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d001      	beq.n	8003e54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e0b8      	b.n	8003fc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0302 	and.w	r3, r3, #2
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d020      	beq.n	8003ea2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0304 	and.w	r3, r3, #4
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d005      	beq.n	8003e78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e6c:	4b59      	ldr	r3, [pc, #356]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	4a58      	ldr	r2, [pc, #352]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e76:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0308 	and.w	r3, r3, #8
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d005      	beq.n	8003e90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e84:	4b53      	ldr	r3, [pc, #332]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	4a52      	ldr	r2, [pc, #328]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003e8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e90:	4b50      	ldr	r3, [pc, #320]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	494d      	ldr	r1, [pc, #308]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0301 	and.w	r3, r3, #1
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d044      	beq.n	8003f38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d107      	bne.n	8003ec6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eb6:	4b47      	ldr	r3, [pc, #284]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d119      	bne.n	8003ef6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e07f      	b.n	8003fc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d003      	beq.n	8003ed6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ed2:	2b03      	cmp	r3, #3
 8003ed4:	d107      	bne.n	8003ee6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ed6:	4b3f      	ldr	r3, [pc, #252]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d109      	bne.n	8003ef6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e06f      	b.n	8003fc6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ee6:	4b3b      	ldr	r3, [pc, #236]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d101      	bne.n	8003ef6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e067      	b.n	8003fc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ef6:	4b37      	ldr	r3, [pc, #220]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f023 0203 	bic.w	r2, r3, #3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	4934      	ldr	r1, [pc, #208]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f04:	4313      	orrs	r3, r2
 8003f06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f08:	f7fe fef4 	bl	8002cf4 <HAL_GetTick>
 8003f0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f0e:	e00a      	b.n	8003f26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f10:	f7fe fef0 	bl	8002cf4 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d901      	bls.n	8003f26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e04f      	b.n	8003fc6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f26:	4b2b      	ldr	r3, [pc, #172]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	f003 020c 	and.w	r2, r3, #12
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d1eb      	bne.n	8003f10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f38:	4b25      	ldr	r3, [pc, #148]	; (8003fd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 030f 	and.w	r3, r3, #15
 8003f40:	683a      	ldr	r2, [r7, #0]
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d20c      	bcs.n	8003f60 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f46:	4b22      	ldr	r3, [pc, #136]	; (8003fd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f48:	683a      	ldr	r2, [r7, #0]
 8003f4a:	b2d2      	uxtb	r2, r2
 8003f4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f4e:	4b20      	ldr	r3, [pc, #128]	; (8003fd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 030f 	and.w	r3, r3, #15
 8003f56:	683a      	ldr	r2, [r7, #0]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d001      	beq.n	8003f60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e032      	b.n	8003fc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0304 	and.w	r3, r3, #4
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d008      	beq.n	8003f7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f6c:	4b19      	ldr	r3, [pc, #100]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	4916      	ldr	r1, [pc, #88]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0308 	and.w	r3, r3, #8
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d009      	beq.n	8003f9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f8a:	4b12      	ldr	r3, [pc, #72]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	00db      	lsls	r3, r3, #3
 8003f98:	490e      	ldr	r1, [pc, #56]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f9e:	f000 f8bd 	bl	800411c <HAL_RCC_GetSysClockFreq>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	4b0b      	ldr	r3, [pc, #44]	; (8003fd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	091b      	lsrs	r3, r3, #4
 8003faa:	f003 030f 	and.w	r3, r3, #15
 8003fae:	490a      	ldr	r1, [pc, #40]	; (8003fd8 <HAL_RCC_ClockConfig+0x1c0>)
 8003fb0:	5ccb      	ldrb	r3, [r1, r3]
 8003fb2:	fa22 f303 	lsr.w	r3, r2, r3
 8003fb6:	4a09      	ldr	r2, [pc, #36]	; (8003fdc <HAL_RCC_ClockConfig+0x1c4>)
 8003fb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003fba:	4b09      	ldr	r3, [pc, #36]	; (8003fe0 <HAL_RCC_ClockConfig+0x1c8>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f7fe fe54 	bl	8002c6c <HAL_InitTick>

  return HAL_OK;
 8003fc4:	2300      	movs	r3, #0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3710      	adds	r7, #16
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	40023c00 	.word	0x40023c00
 8003fd4:	40023800 	.word	0x40023800
 8003fd8:	0800999c 	.word	0x0800999c
 8003fdc:	20000010 	.word	0x20000010
 8003fe0:	20000014 	.word	0x20000014

08003fe4 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b08c      	sub	sp, #48	; 0x30
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	60f8      	str	r0, [r7, #12]
 8003fec:	60b9      	str	r1, [r7, #8]
 8003fee:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d129      	bne.n	800404a <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	61bb      	str	r3, [r7, #24]
 8003ffa:	4b2b      	ldr	r3, [pc, #172]	; (80040a8 <HAL_RCC_MCOConfig+0xc4>)
 8003ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffe:	4a2a      	ldr	r2, [pc, #168]	; (80040a8 <HAL_RCC_MCOConfig+0xc4>)
 8004000:	f043 0301 	orr.w	r3, r3, #1
 8004004:	6313      	str	r3, [r2, #48]	; 0x30
 8004006:	4b28      	ldr	r3, [pc, #160]	; (80040a8 <HAL_RCC_MCOConfig+0xc4>)
 8004008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800400a:	f003 0301 	and.w	r3, r3, #1
 800400e:	61bb      	str	r3, [r7, #24]
 8004010:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8004012:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004016:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004018:	2302      	movs	r3, #2
 800401a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800401c:	2303      	movs	r3, #3
 800401e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004020:	2300      	movs	r3, #0
 8004022:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004024:	2300      	movs	r3, #0
 8004026:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8004028:	f107 031c 	add.w	r3, r7, #28
 800402c:	4619      	mov	r1, r3
 800402e:	481f      	ldr	r0, [pc, #124]	; (80040ac <HAL_RCC_MCOConfig+0xc8>)
 8004030:	f7ff fd20 	bl	8003a74 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8004034:	4b1c      	ldr	r3, [pc, #112]	; (80040a8 <HAL_RCC_MCOConfig+0xc4>)
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 800403c:	68b9      	ldr	r1, [r7, #8]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	430b      	orrs	r3, r1
 8004042:	4919      	ldr	r1, [pc, #100]	; (80040a8 <HAL_RCC_MCOConfig+0xc4>)
 8004044:	4313      	orrs	r3, r2
 8004046:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8004048:	e029      	b.n	800409e <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 800404a:	2300      	movs	r3, #0
 800404c:	617b      	str	r3, [r7, #20]
 800404e:	4b16      	ldr	r3, [pc, #88]	; (80040a8 <HAL_RCC_MCOConfig+0xc4>)
 8004050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004052:	4a15      	ldr	r2, [pc, #84]	; (80040a8 <HAL_RCC_MCOConfig+0xc4>)
 8004054:	f043 0304 	orr.w	r3, r3, #4
 8004058:	6313      	str	r3, [r2, #48]	; 0x30
 800405a:	4b13      	ldr	r3, [pc, #76]	; (80040a8 <HAL_RCC_MCOConfig+0xc4>)
 800405c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800405e:	f003 0304 	and.w	r3, r3, #4
 8004062:	617b      	str	r3, [r7, #20]
 8004064:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8004066:	f44f 7300 	mov.w	r3, #512	; 0x200
 800406a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800406c:	2302      	movs	r3, #2
 800406e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004070:	2303      	movs	r3, #3
 8004072:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004074:	2300      	movs	r3, #0
 8004076:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004078:	2300      	movs	r3, #0
 800407a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800407c:	f107 031c 	add.w	r3, r7, #28
 8004080:	4619      	mov	r1, r3
 8004082:	480b      	ldr	r0, [pc, #44]	; (80040b0 <HAL_RCC_MCOConfig+0xcc>)
 8004084:	f7ff fcf6 	bl	8003a74 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8004088:	4b07      	ldr	r3, [pc, #28]	; (80040a8 <HAL_RCC_MCOConfig+0xc4>)
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	00d9      	lsls	r1, r3, #3
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	430b      	orrs	r3, r1
 8004098:	4903      	ldr	r1, [pc, #12]	; (80040a8 <HAL_RCC_MCOConfig+0xc4>)
 800409a:	4313      	orrs	r3, r2
 800409c:	608b      	str	r3, [r1, #8]
}
 800409e:	bf00      	nop
 80040a0:	3730      	adds	r7, #48	; 0x30
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	40023800 	.word	0x40023800
 80040ac:	40020000 	.word	0x40020000
 80040b0:	40020800 	.word	0x40020800

080040b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040b4:	b480      	push	{r7}
 80040b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040b8:	4b03      	ldr	r3, [pc, #12]	; (80040c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80040ba:	681b      	ldr	r3, [r3, #0]
}
 80040bc:	4618      	mov	r0, r3
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	20000010 	.word	0x20000010

080040cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80040d0:	f7ff fff0 	bl	80040b4 <HAL_RCC_GetHCLKFreq>
 80040d4:	4602      	mov	r2, r0
 80040d6:	4b05      	ldr	r3, [pc, #20]	; (80040ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	0a9b      	lsrs	r3, r3, #10
 80040dc:	f003 0307 	and.w	r3, r3, #7
 80040e0:	4903      	ldr	r1, [pc, #12]	; (80040f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80040e2:	5ccb      	ldrb	r3, [r1, r3]
 80040e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	40023800 	.word	0x40023800
 80040f0:	080099ac 	.word	0x080099ac

080040f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80040f8:	f7ff ffdc 	bl	80040b4 <HAL_RCC_GetHCLKFreq>
 80040fc:	4602      	mov	r2, r0
 80040fe:	4b05      	ldr	r3, [pc, #20]	; (8004114 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	0b5b      	lsrs	r3, r3, #13
 8004104:	f003 0307 	and.w	r3, r3, #7
 8004108:	4903      	ldr	r1, [pc, #12]	; (8004118 <HAL_RCC_GetPCLK2Freq+0x24>)
 800410a:	5ccb      	ldrb	r3, [r1, r3]
 800410c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004110:	4618      	mov	r0, r3
 8004112:	bd80      	pop	{r7, pc}
 8004114:	40023800 	.word	0x40023800
 8004118:	080099ac 	.word	0x080099ac

0800411c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800411c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004120:	b0ae      	sub	sp, #184	; 0xb8
 8004122:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004124:	2300      	movs	r3, #0
 8004126:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800412a:	2300      	movs	r3, #0
 800412c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8004130:	2300      	movs	r3, #0
 8004132:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8004136:	2300      	movs	r3, #0
 8004138:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800413c:	2300      	movs	r3, #0
 800413e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004142:	4bcb      	ldr	r3, [pc, #812]	; (8004470 <HAL_RCC_GetSysClockFreq+0x354>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f003 030c 	and.w	r3, r3, #12
 800414a:	2b0c      	cmp	r3, #12
 800414c:	f200 8206 	bhi.w	800455c <HAL_RCC_GetSysClockFreq+0x440>
 8004150:	a201      	add	r2, pc, #4	; (adr r2, 8004158 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004156:	bf00      	nop
 8004158:	0800418d 	.word	0x0800418d
 800415c:	0800455d 	.word	0x0800455d
 8004160:	0800455d 	.word	0x0800455d
 8004164:	0800455d 	.word	0x0800455d
 8004168:	08004195 	.word	0x08004195
 800416c:	0800455d 	.word	0x0800455d
 8004170:	0800455d 	.word	0x0800455d
 8004174:	0800455d 	.word	0x0800455d
 8004178:	0800419d 	.word	0x0800419d
 800417c:	0800455d 	.word	0x0800455d
 8004180:	0800455d 	.word	0x0800455d
 8004184:	0800455d 	.word	0x0800455d
 8004188:	0800438d 	.word	0x0800438d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800418c:	4bb9      	ldr	r3, [pc, #740]	; (8004474 <HAL_RCC_GetSysClockFreq+0x358>)
 800418e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8004192:	e1e7      	b.n	8004564 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004194:	4bb8      	ldr	r3, [pc, #736]	; (8004478 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004196:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800419a:	e1e3      	b.n	8004564 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800419c:	4bb4      	ldr	r3, [pc, #720]	; (8004470 <HAL_RCC_GetSysClockFreq+0x354>)
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041a8:	4bb1      	ldr	r3, [pc, #708]	; (8004470 <HAL_RCC_GetSysClockFreq+0x354>)
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d071      	beq.n	8004298 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041b4:	4bae      	ldr	r3, [pc, #696]	; (8004470 <HAL_RCC_GetSysClockFreq+0x354>)
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	099b      	lsrs	r3, r3, #6
 80041ba:	2200      	movs	r2, #0
 80041bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80041c0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80041c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80041c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041cc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80041d0:	2300      	movs	r3, #0
 80041d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80041d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80041da:	4622      	mov	r2, r4
 80041dc:	462b      	mov	r3, r5
 80041de:	f04f 0000 	mov.w	r0, #0
 80041e2:	f04f 0100 	mov.w	r1, #0
 80041e6:	0159      	lsls	r1, r3, #5
 80041e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041ec:	0150      	lsls	r0, r2, #5
 80041ee:	4602      	mov	r2, r0
 80041f0:	460b      	mov	r3, r1
 80041f2:	4621      	mov	r1, r4
 80041f4:	1a51      	subs	r1, r2, r1
 80041f6:	6439      	str	r1, [r7, #64]	; 0x40
 80041f8:	4629      	mov	r1, r5
 80041fa:	eb63 0301 	sbc.w	r3, r3, r1
 80041fe:	647b      	str	r3, [r7, #68]	; 0x44
 8004200:	f04f 0200 	mov.w	r2, #0
 8004204:	f04f 0300 	mov.w	r3, #0
 8004208:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800420c:	4649      	mov	r1, r9
 800420e:	018b      	lsls	r3, r1, #6
 8004210:	4641      	mov	r1, r8
 8004212:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004216:	4641      	mov	r1, r8
 8004218:	018a      	lsls	r2, r1, #6
 800421a:	4641      	mov	r1, r8
 800421c:	1a51      	subs	r1, r2, r1
 800421e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004220:	4649      	mov	r1, r9
 8004222:	eb63 0301 	sbc.w	r3, r3, r1
 8004226:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004228:	f04f 0200 	mov.w	r2, #0
 800422c:	f04f 0300 	mov.w	r3, #0
 8004230:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8004234:	4649      	mov	r1, r9
 8004236:	00cb      	lsls	r3, r1, #3
 8004238:	4641      	mov	r1, r8
 800423a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800423e:	4641      	mov	r1, r8
 8004240:	00ca      	lsls	r2, r1, #3
 8004242:	4610      	mov	r0, r2
 8004244:	4619      	mov	r1, r3
 8004246:	4603      	mov	r3, r0
 8004248:	4622      	mov	r2, r4
 800424a:	189b      	adds	r3, r3, r2
 800424c:	633b      	str	r3, [r7, #48]	; 0x30
 800424e:	462b      	mov	r3, r5
 8004250:	460a      	mov	r2, r1
 8004252:	eb42 0303 	adc.w	r3, r2, r3
 8004256:	637b      	str	r3, [r7, #52]	; 0x34
 8004258:	f04f 0200 	mov.w	r2, #0
 800425c:	f04f 0300 	mov.w	r3, #0
 8004260:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004264:	4629      	mov	r1, r5
 8004266:	024b      	lsls	r3, r1, #9
 8004268:	4621      	mov	r1, r4
 800426a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800426e:	4621      	mov	r1, r4
 8004270:	024a      	lsls	r2, r1, #9
 8004272:	4610      	mov	r0, r2
 8004274:	4619      	mov	r1, r3
 8004276:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800427a:	2200      	movs	r2, #0
 800427c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004280:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004284:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8004288:	f7fc fd1e 	bl	8000cc8 <__aeabi_uldivmod>
 800428c:	4602      	mov	r2, r0
 800428e:	460b      	mov	r3, r1
 8004290:	4613      	mov	r3, r2
 8004292:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004296:	e067      	b.n	8004368 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004298:	4b75      	ldr	r3, [pc, #468]	; (8004470 <HAL_RCC_GetSysClockFreq+0x354>)
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	099b      	lsrs	r3, r3, #6
 800429e:	2200      	movs	r2, #0
 80042a0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80042a4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80042a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80042ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042b0:	67bb      	str	r3, [r7, #120]	; 0x78
 80042b2:	2300      	movs	r3, #0
 80042b4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80042b6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80042ba:	4622      	mov	r2, r4
 80042bc:	462b      	mov	r3, r5
 80042be:	f04f 0000 	mov.w	r0, #0
 80042c2:	f04f 0100 	mov.w	r1, #0
 80042c6:	0159      	lsls	r1, r3, #5
 80042c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042cc:	0150      	lsls	r0, r2, #5
 80042ce:	4602      	mov	r2, r0
 80042d0:	460b      	mov	r3, r1
 80042d2:	4621      	mov	r1, r4
 80042d4:	1a51      	subs	r1, r2, r1
 80042d6:	62b9      	str	r1, [r7, #40]	; 0x28
 80042d8:	4629      	mov	r1, r5
 80042da:	eb63 0301 	sbc.w	r3, r3, r1
 80042de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042e0:	f04f 0200 	mov.w	r2, #0
 80042e4:	f04f 0300 	mov.w	r3, #0
 80042e8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80042ec:	4649      	mov	r1, r9
 80042ee:	018b      	lsls	r3, r1, #6
 80042f0:	4641      	mov	r1, r8
 80042f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80042f6:	4641      	mov	r1, r8
 80042f8:	018a      	lsls	r2, r1, #6
 80042fa:	4641      	mov	r1, r8
 80042fc:	ebb2 0a01 	subs.w	sl, r2, r1
 8004300:	4649      	mov	r1, r9
 8004302:	eb63 0b01 	sbc.w	fp, r3, r1
 8004306:	f04f 0200 	mov.w	r2, #0
 800430a:	f04f 0300 	mov.w	r3, #0
 800430e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004312:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004316:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800431a:	4692      	mov	sl, r2
 800431c:	469b      	mov	fp, r3
 800431e:	4623      	mov	r3, r4
 8004320:	eb1a 0303 	adds.w	r3, sl, r3
 8004324:	623b      	str	r3, [r7, #32]
 8004326:	462b      	mov	r3, r5
 8004328:	eb4b 0303 	adc.w	r3, fp, r3
 800432c:	627b      	str	r3, [r7, #36]	; 0x24
 800432e:	f04f 0200 	mov.w	r2, #0
 8004332:	f04f 0300 	mov.w	r3, #0
 8004336:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800433a:	4629      	mov	r1, r5
 800433c:	028b      	lsls	r3, r1, #10
 800433e:	4621      	mov	r1, r4
 8004340:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004344:	4621      	mov	r1, r4
 8004346:	028a      	lsls	r2, r1, #10
 8004348:	4610      	mov	r0, r2
 800434a:	4619      	mov	r1, r3
 800434c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004350:	2200      	movs	r2, #0
 8004352:	673b      	str	r3, [r7, #112]	; 0x70
 8004354:	677a      	str	r2, [r7, #116]	; 0x74
 8004356:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800435a:	f7fc fcb5 	bl	8000cc8 <__aeabi_uldivmod>
 800435e:	4602      	mov	r2, r0
 8004360:	460b      	mov	r3, r1
 8004362:	4613      	mov	r3, r2
 8004364:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004368:	4b41      	ldr	r3, [pc, #260]	; (8004470 <HAL_RCC_GetSysClockFreq+0x354>)
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	0c1b      	lsrs	r3, r3, #16
 800436e:	f003 0303 	and.w	r3, r3, #3
 8004372:	3301      	adds	r3, #1
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800437a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800437e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004382:	fbb2 f3f3 	udiv	r3, r2, r3
 8004386:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800438a:	e0eb      	b.n	8004564 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800438c:	4b38      	ldr	r3, [pc, #224]	; (8004470 <HAL_RCC_GetSysClockFreq+0x354>)
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004394:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004398:	4b35      	ldr	r3, [pc, #212]	; (8004470 <HAL_RCC_GetSysClockFreq+0x354>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d06b      	beq.n	800447c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043a4:	4b32      	ldr	r3, [pc, #200]	; (8004470 <HAL_RCC_GetSysClockFreq+0x354>)
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	099b      	lsrs	r3, r3, #6
 80043aa:	2200      	movs	r2, #0
 80043ac:	66bb      	str	r3, [r7, #104]	; 0x68
 80043ae:	66fa      	str	r2, [r7, #108]	; 0x6c
 80043b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80043b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043b6:	663b      	str	r3, [r7, #96]	; 0x60
 80043b8:	2300      	movs	r3, #0
 80043ba:	667b      	str	r3, [r7, #100]	; 0x64
 80043bc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80043c0:	4622      	mov	r2, r4
 80043c2:	462b      	mov	r3, r5
 80043c4:	f04f 0000 	mov.w	r0, #0
 80043c8:	f04f 0100 	mov.w	r1, #0
 80043cc:	0159      	lsls	r1, r3, #5
 80043ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043d2:	0150      	lsls	r0, r2, #5
 80043d4:	4602      	mov	r2, r0
 80043d6:	460b      	mov	r3, r1
 80043d8:	4621      	mov	r1, r4
 80043da:	1a51      	subs	r1, r2, r1
 80043dc:	61b9      	str	r1, [r7, #24]
 80043de:	4629      	mov	r1, r5
 80043e0:	eb63 0301 	sbc.w	r3, r3, r1
 80043e4:	61fb      	str	r3, [r7, #28]
 80043e6:	f04f 0200 	mov.w	r2, #0
 80043ea:	f04f 0300 	mov.w	r3, #0
 80043ee:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80043f2:	4659      	mov	r1, fp
 80043f4:	018b      	lsls	r3, r1, #6
 80043f6:	4651      	mov	r1, sl
 80043f8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043fc:	4651      	mov	r1, sl
 80043fe:	018a      	lsls	r2, r1, #6
 8004400:	4651      	mov	r1, sl
 8004402:	ebb2 0801 	subs.w	r8, r2, r1
 8004406:	4659      	mov	r1, fp
 8004408:	eb63 0901 	sbc.w	r9, r3, r1
 800440c:	f04f 0200 	mov.w	r2, #0
 8004410:	f04f 0300 	mov.w	r3, #0
 8004414:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004418:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800441c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004420:	4690      	mov	r8, r2
 8004422:	4699      	mov	r9, r3
 8004424:	4623      	mov	r3, r4
 8004426:	eb18 0303 	adds.w	r3, r8, r3
 800442a:	613b      	str	r3, [r7, #16]
 800442c:	462b      	mov	r3, r5
 800442e:	eb49 0303 	adc.w	r3, r9, r3
 8004432:	617b      	str	r3, [r7, #20]
 8004434:	f04f 0200 	mov.w	r2, #0
 8004438:	f04f 0300 	mov.w	r3, #0
 800443c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004440:	4629      	mov	r1, r5
 8004442:	024b      	lsls	r3, r1, #9
 8004444:	4621      	mov	r1, r4
 8004446:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800444a:	4621      	mov	r1, r4
 800444c:	024a      	lsls	r2, r1, #9
 800444e:	4610      	mov	r0, r2
 8004450:	4619      	mov	r1, r3
 8004452:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004456:	2200      	movs	r2, #0
 8004458:	65bb      	str	r3, [r7, #88]	; 0x58
 800445a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800445c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004460:	f7fc fc32 	bl	8000cc8 <__aeabi_uldivmod>
 8004464:	4602      	mov	r2, r0
 8004466:	460b      	mov	r3, r1
 8004468:	4613      	mov	r3, r2
 800446a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800446e:	e065      	b.n	800453c <HAL_RCC_GetSysClockFreq+0x420>
 8004470:	40023800 	.word	0x40023800
 8004474:	00f42400 	.word	0x00f42400
 8004478:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800447c:	4b3d      	ldr	r3, [pc, #244]	; (8004574 <HAL_RCC_GetSysClockFreq+0x458>)
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	099b      	lsrs	r3, r3, #6
 8004482:	2200      	movs	r2, #0
 8004484:	4618      	mov	r0, r3
 8004486:	4611      	mov	r1, r2
 8004488:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800448c:	653b      	str	r3, [r7, #80]	; 0x50
 800448e:	2300      	movs	r3, #0
 8004490:	657b      	str	r3, [r7, #84]	; 0x54
 8004492:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8004496:	4642      	mov	r2, r8
 8004498:	464b      	mov	r3, r9
 800449a:	f04f 0000 	mov.w	r0, #0
 800449e:	f04f 0100 	mov.w	r1, #0
 80044a2:	0159      	lsls	r1, r3, #5
 80044a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044a8:	0150      	lsls	r0, r2, #5
 80044aa:	4602      	mov	r2, r0
 80044ac:	460b      	mov	r3, r1
 80044ae:	4641      	mov	r1, r8
 80044b0:	1a51      	subs	r1, r2, r1
 80044b2:	60b9      	str	r1, [r7, #8]
 80044b4:	4649      	mov	r1, r9
 80044b6:	eb63 0301 	sbc.w	r3, r3, r1
 80044ba:	60fb      	str	r3, [r7, #12]
 80044bc:	f04f 0200 	mov.w	r2, #0
 80044c0:	f04f 0300 	mov.w	r3, #0
 80044c4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80044c8:	4659      	mov	r1, fp
 80044ca:	018b      	lsls	r3, r1, #6
 80044cc:	4651      	mov	r1, sl
 80044ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80044d2:	4651      	mov	r1, sl
 80044d4:	018a      	lsls	r2, r1, #6
 80044d6:	4651      	mov	r1, sl
 80044d8:	1a54      	subs	r4, r2, r1
 80044da:	4659      	mov	r1, fp
 80044dc:	eb63 0501 	sbc.w	r5, r3, r1
 80044e0:	f04f 0200 	mov.w	r2, #0
 80044e4:	f04f 0300 	mov.w	r3, #0
 80044e8:	00eb      	lsls	r3, r5, #3
 80044ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044ee:	00e2      	lsls	r2, r4, #3
 80044f0:	4614      	mov	r4, r2
 80044f2:	461d      	mov	r5, r3
 80044f4:	4643      	mov	r3, r8
 80044f6:	18e3      	adds	r3, r4, r3
 80044f8:	603b      	str	r3, [r7, #0]
 80044fa:	464b      	mov	r3, r9
 80044fc:	eb45 0303 	adc.w	r3, r5, r3
 8004500:	607b      	str	r3, [r7, #4]
 8004502:	f04f 0200 	mov.w	r2, #0
 8004506:	f04f 0300 	mov.w	r3, #0
 800450a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800450e:	4629      	mov	r1, r5
 8004510:	028b      	lsls	r3, r1, #10
 8004512:	4621      	mov	r1, r4
 8004514:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004518:	4621      	mov	r1, r4
 800451a:	028a      	lsls	r2, r1, #10
 800451c:	4610      	mov	r0, r2
 800451e:	4619      	mov	r1, r3
 8004520:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004524:	2200      	movs	r2, #0
 8004526:	64bb      	str	r3, [r7, #72]	; 0x48
 8004528:	64fa      	str	r2, [r7, #76]	; 0x4c
 800452a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800452e:	f7fc fbcb 	bl	8000cc8 <__aeabi_uldivmod>
 8004532:	4602      	mov	r2, r0
 8004534:	460b      	mov	r3, r1
 8004536:	4613      	mov	r3, r2
 8004538:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800453c:	4b0d      	ldr	r3, [pc, #52]	; (8004574 <HAL_RCC_GetSysClockFreq+0x458>)
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	0f1b      	lsrs	r3, r3, #28
 8004542:	f003 0307 	and.w	r3, r3, #7
 8004546:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800454a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800454e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004552:	fbb2 f3f3 	udiv	r3, r2, r3
 8004556:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800455a:	e003      	b.n	8004564 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800455c:	4b06      	ldr	r3, [pc, #24]	; (8004578 <HAL_RCC_GetSysClockFreq+0x45c>)
 800455e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004562:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004564:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8004568:	4618      	mov	r0, r3
 800456a:	37b8      	adds	r7, #184	; 0xb8
 800456c:	46bd      	mov	sp, r7
 800456e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004572:	bf00      	nop
 8004574:	40023800 	.word	0x40023800
 8004578:	00f42400 	.word	0x00f42400

0800457c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e28d      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0301 	and.w	r3, r3, #1
 8004596:	2b00      	cmp	r3, #0
 8004598:	f000 8083 	beq.w	80046a2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800459c:	4b94      	ldr	r3, [pc, #592]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	f003 030c 	and.w	r3, r3, #12
 80045a4:	2b04      	cmp	r3, #4
 80045a6:	d019      	beq.n	80045dc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80045a8:	4b91      	ldr	r3, [pc, #580]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80045b0:	2b08      	cmp	r3, #8
 80045b2:	d106      	bne.n	80045c2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80045b4:	4b8e      	ldr	r3, [pc, #568]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045c0:	d00c      	beq.n	80045dc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045c2:	4b8b      	ldr	r3, [pc, #556]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80045ca:	2b0c      	cmp	r3, #12
 80045cc:	d112      	bne.n	80045f4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045ce:	4b88      	ldr	r3, [pc, #544]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045da:	d10b      	bne.n	80045f4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045dc:	4b84      	ldr	r3, [pc, #528]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d05b      	beq.n	80046a0 <HAL_RCC_OscConfig+0x124>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d157      	bne.n	80046a0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e25a      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045fc:	d106      	bne.n	800460c <HAL_RCC_OscConfig+0x90>
 80045fe:	4b7c      	ldr	r3, [pc, #496]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a7b      	ldr	r2, [pc, #492]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 8004604:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004608:	6013      	str	r3, [r2, #0]
 800460a:	e01d      	b.n	8004648 <HAL_RCC_OscConfig+0xcc>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004614:	d10c      	bne.n	8004630 <HAL_RCC_OscConfig+0xb4>
 8004616:	4b76      	ldr	r3, [pc, #472]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a75      	ldr	r2, [pc, #468]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 800461c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004620:	6013      	str	r3, [r2, #0]
 8004622:	4b73      	ldr	r3, [pc, #460]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a72      	ldr	r2, [pc, #456]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 8004628:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800462c:	6013      	str	r3, [r2, #0]
 800462e:	e00b      	b.n	8004648 <HAL_RCC_OscConfig+0xcc>
 8004630:	4b6f      	ldr	r3, [pc, #444]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a6e      	ldr	r2, [pc, #440]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 8004636:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800463a:	6013      	str	r3, [r2, #0]
 800463c:	4b6c      	ldr	r3, [pc, #432]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a6b      	ldr	r2, [pc, #428]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 8004642:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004646:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d013      	beq.n	8004678 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004650:	f7fe fb50 	bl	8002cf4 <HAL_GetTick>
 8004654:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004656:	e008      	b.n	800466a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004658:	f7fe fb4c 	bl	8002cf4 <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	2b64      	cmp	r3, #100	; 0x64
 8004664:	d901      	bls.n	800466a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e21f      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800466a:	4b61      	ldr	r3, [pc, #388]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d0f0      	beq.n	8004658 <HAL_RCC_OscConfig+0xdc>
 8004676:	e014      	b.n	80046a2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004678:	f7fe fb3c 	bl	8002cf4 <HAL_GetTick>
 800467c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800467e:	e008      	b.n	8004692 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004680:	f7fe fb38 	bl	8002cf4 <HAL_GetTick>
 8004684:	4602      	mov	r2, r0
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	2b64      	cmp	r3, #100	; 0x64
 800468c:	d901      	bls.n	8004692 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e20b      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004692:	4b57      	ldr	r3, [pc, #348]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d1f0      	bne.n	8004680 <HAL_RCC_OscConfig+0x104>
 800469e:	e000      	b.n	80046a2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 0302 	and.w	r3, r3, #2
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d06f      	beq.n	800478e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80046ae:	4b50      	ldr	r3, [pc, #320]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	f003 030c 	and.w	r3, r3, #12
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d017      	beq.n	80046ea <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80046ba:	4b4d      	ldr	r3, [pc, #308]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80046c2:	2b08      	cmp	r3, #8
 80046c4:	d105      	bne.n	80046d2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80046c6:	4b4a      	ldr	r3, [pc, #296]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00b      	beq.n	80046ea <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046d2:	4b47      	ldr	r3, [pc, #284]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80046da:	2b0c      	cmp	r3, #12
 80046dc:	d11c      	bne.n	8004718 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046de:	4b44      	ldr	r3, [pc, #272]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d116      	bne.n	8004718 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046ea:	4b41      	ldr	r3, [pc, #260]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d005      	beq.n	8004702 <HAL_RCC_OscConfig+0x186>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d001      	beq.n	8004702 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e1d3      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004702:	4b3b      	ldr	r3, [pc, #236]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	00db      	lsls	r3, r3, #3
 8004710:	4937      	ldr	r1, [pc, #220]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 8004712:	4313      	orrs	r3, r2
 8004714:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004716:	e03a      	b.n	800478e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d020      	beq.n	8004762 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004720:	4b34      	ldr	r3, [pc, #208]	; (80047f4 <HAL_RCC_OscConfig+0x278>)
 8004722:	2201      	movs	r2, #1
 8004724:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004726:	f7fe fae5 	bl	8002cf4 <HAL_GetTick>
 800472a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800472c:	e008      	b.n	8004740 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800472e:	f7fe fae1 	bl	8002cf4 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	2b02      	cmp	r3, #2
 800473a:	d901      	bls.n	8004740 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e1b4      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004740:	4b2b      	ldr	r3, [pc, #172]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 0302 	and.w	r3, r3, #2
 8004748:	2b00      	cmp	r3, #0
 800474a:	d0f0      	beq.n	800472e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800474c:	4b28      	ldr	r3, [pc, #160]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	00db      	lsls	r3, r3, #3
 800475a:	4925      	ldr	r1, [pc, #148]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 800475c:	4313      	orrs	r3, r2
 800475e:	600b      	str	r3, [r1, #0]
 8004760:	e015      	b.n	800478e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004762:	4b24      	ldr	r3, [pc, #144]	; (80047f4 <HAL_RCC_OscConfig+0x278>)
 8004764:	2200      	movs	r2, #0
 8004766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004768:	f7fe fac4 	bl	8002cf4 <HAL_GetTick>
 800476c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800476e:	e008      	b.n	8004782 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004770:	f7fe fac0 	bl	8002cf4 <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	2b02      	cmp	r3, #2
 800477c:	d901      	bls.n	8004782 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e193      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004782:	4b1b      	ldr	r3, [pc, #108]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0302 	and.w	r3, r3, #2
 800478a:	2b00      	cmp	r3, #0
 800478c:	d1f0      	bne.n	8004770 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0308 	and.w	r3, r3, #8
 8004796:	2b00      	cmp	r3, #0
 8004798:	d036      	beq.n	8004808 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	695b      	ldr	r3, [r3, #20]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d016      	beq.n	80047d0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047a2:	4b15      	ldr	r3, [pc, #84]	; (80047f8 <HAL_RCC_OscConfig+0x27c>)
 80047a4:	2201      	movs	r2, #1
 80047a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047a8:	f7fe faa4 	bl	8002cf4 <HAL_GetTick>
 80047ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ae:	e008      	b.n	80047c2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047b0:	f7fe faa0 	bl	8002cf4 <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e173      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047c2:	4b0b      	ldr	r3, [pc, #44]	; (80047f0 <HAL_RCC_OscConfig+0x274>)
 80047c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d0f0      	beq.n	80047b0 <HAL_RCC_OscConfig+0x234>
 80047ce:	e01b      	b.n	8004808 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047d0:	4b09      	ldr	r3, [pc, #36]	; (80047f8 <HAL_RCC_OscConfig+0x27c>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047d6:	f7fe fa8d 	bl	8002cf4 <HAL_GetTick>
 80047da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047dc:	e00e      	b.n	80047fc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047de:	f7fe fa89 	bl	8002cf4 <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d907      	bls.n	80047fc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e15c      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
 80047f0:	40023800 	.word	0x40023800
 80047f4:	42470000 	.word	0x42470000
 80047f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047fc:	4b8a      	ldr	r3, [pc, #552]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 80047fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004800:	f003 0302 	and.w	r3, r3, #2
 8004804:	2b00      	cmp	r3, #0
 8004806:	d1ea      	bne.n	80047de <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 0304 	and.w	r3, r3, #4
 8004810:	2b00      	cmp	r3, #0
 8004812:	f000 8097 	beq.w	8004944 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004816:	2300      	movs	r3, #0
 8004818:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800481a:	4b83      	ldr	r3, [pc, #524]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 800481c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10f      	bne.n	8004846 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004826:	2300      	movs	r3, #0
 8004828:	60bb      	str	r3, [r7, #8]
 800482a:	4b7f      	ldr	r3, [pc, #508]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 800482c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482e:	4a7e      	ldr	r2, [pc, #504]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 8004830:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004834:	6413      	str	r3, [r2, #64]	; 0x40
 8004836:	4b7c      	ldr	r3, [pc, #496]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 8004838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800483e:	60bb      	str	r3, [r7, #8]
 8004840:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004842:	2301      	movs	r3, #1
 8004844:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004846:	4b79      	ldr	r3, [pc, #484]	; (8004a2c <HAL_RCC_OscConfig+0x4b0>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800484e:	2b00      	cmp	r3, #0
 8004850:	d118      	bne.n	8004884 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004852:	4b76      	ldr	r3, [pc, #472]	; (8004a2c <HAL_RCC_OscConfig+0x4b0>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a75      	ldr	r2, [pc, #468]	; (8004a2c <HAL_RCC_OscConfig+0x4b0>)
 8004858:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800485c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800485e:	f7fe fa49 	bl	8002cf4 <HAL_GetTick>
 8004862:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004864:	e008      	b.n	8004878 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004866:	f7fe fa45 	bl	8002cf4 <HAL_GetTick>
 800486a:	4602      	mov	r2, r0
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	2b02      	cmp	r3, #2
 8004872:	d901      	bls.n	8004878 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e118      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004878:	4b6c      	ldr	r3, [pc, #432]	; (8004a2c <HAL_RCC_OscConfig+0x4b0>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004880:	2b00      	cmp	r3, #0
 8004882:	d0f0      	beq.n	8004866 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	2b01      	cmp	r3, #1
 800488a:	d106      	bne.n	800489a <HAL_RCC_OscConfig+0x31e>
 800488c:	4b66      	ldr	r3, [pc, #408]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 800488e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004890:	4a65      	ldr	r2, [pc, #404]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 8004892:	f043 0301 	orr.w	r3, r3, #1
 8004896:	6713      	str	r3, [r2, #112]	; 0x70
 8004898:	e01c      	b.n	80048d4 <HAL_RCC_OscConfig+0x358>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	2b05      	cmp	r3, #5
 80048a0:	d10c      	bne.n	80048bc <HAL_RCC_OscConfig+0x340>
 80048a2:	4b61      	ldr	r3, [pc, #388]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 80048a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048a6:	4a60      	ldr	r2, [pc, #384]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 80048a8:	f043 0304 	orr.w	r3, r3, #4
 80048ac:	6713      	str	r3, [r2, #112]	; 0x70
 80048ae:	4b5e      	ldr	r3, [pc, #376]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 80048b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b2:	4a5d      	ldr	r2, [pc, #372]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 80048b4:	f043 0301 	orr.w	r3, r3, #1
 80048b8:	6713      	str	r3, [r2, #112]	; 0x70
 80048ba:	e00b      	b.n	80048d4 <HAL_RCC_OscConfig+0x358>
 80048bc:	4b5a      	ldr	r3, [pc, #360]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 80048be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048c0:	4a59      	ldr	r2, [pc, #356]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 80048c2:	f023 0301 	bic.w	r3, r3, #1
 80048c6:	6713      	str	r3, [r2, #112]	; 0x70
 80048c8:	4b57      	ldr	r3, [pc, #348]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 80048ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048cc:	4a56      	ldr	r2, [pc, #344]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 80048ce:	f023 0304 	bic.w	r3, r3, #4
 80048d2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d015      	beq.n	8004908 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048dc:	f7fe fa0a 	bl	8002cf4 <HAL_GetTick>
 80048e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048e2:	e00a      	b.n	80048fa <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048e4:	f7fe fa06 	bl	8002cf4 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d901      	bls.n	80048fa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e0d7      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048fa:	4b4b      	ldr	r3, [pc, #300]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 80048fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048fe:	f003 0302 	and.w	r3, r3, #2
 8004902:	2b00      	cmp	r3, #0
 8004904:	d0ee      	beq.n	80048e4 <HAL_RCC_OscConfig+0x368>
 8004906:	e014      	b.n	8004932 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004908:	f7fe f9f4 	bl	8002cf4 <HAL_GetTick>
 800490c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800490e:	e00a      	b.n	8004926 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004910:	f7fe f9f0 	bl	8002cf4 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	f241 3288 	movw	r2, #5000	; 0x1388
 800491e:	4293      	cmp	r3, r2
 8004920:	d901      	bls.n	8004926 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004922:	2303      	movs	r3, #3
 8004924:	e0c1      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004926:	4b40      	ldr	r3, [pc, #256]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 8004928:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1ee      	bne.n	8004910 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004932:	7dfb      	ldrb	r3, [r7, #23]
 8004934:	2b01      	cmp	r3, #1
 8004936:	d105      	bne.n	8004944 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004938:	4b3b      	ldr	r3, [pc, #236]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 800493a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800493c:	4a3a      	ldr	r2, [pc, #232]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 800493e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004942:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	2b00      	cmp	r3, #0
 800494a:	f000 80ad 	beq.w	8004aa8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800494e:	4b36      	ldr	r3, [pc, #216]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f003 030c 	and.w	r3, r3, #12
 8004956:	2b08      	cmp	r3, #8
 8004958:	d060      	beq.n	8004a1c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	699b      	ldr	r3, [r3, #24]
 800495e:	2b02      	cmp	r3, #2
 8004960:	d145      	bne.n	80049ee <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004962:	4b33      	ldr	r3, [pc, #204]	; (8004a30 <HAL_RCC_OscConfig+0x4b4>)
 8004964:	2200      	movs	r2, #0
 8004966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004968:	f7fe f9c4 	bl	8002cf4 <HAL_GetTick>
 800496c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800496e:	e008      	b.n	8004982 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004970:	f7fe f9c0 	bl	8002cf4 <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b02      	cmp	r3, #2
 800497c:	d901      	bls.n	8004982 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e093      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004982:	4b29      	ldr	r3, [pc, #164]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1f0      	bne.n	8004970 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	69da      	ldr	r2, [r3, #28]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	431a      	orrs	r2, r3
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499c:	019b      	lsls	r3, r3, #6
 800499e:	431a      	orrs	r2, r3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049a4:	085b      	lsrs	r3, r3, #1
 80049a6:	3b01      	subs	r3, #1
 80049a8:	041b      	lsls	r3, r3, #16
 80049aa:	431a      	orrs	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b0:	061b      	lsls	r3, r3, #24
 80049b2:	431a      	orrs	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b8:	071b      	lsls	r3, r3, #28
 80049ba:	491b      	ldr	r1, [pc, #108]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049c0:	4b1b      	ldr	r3, [pc, #108]	; (8004a30 <HAL_RCC_OscConfig+0x4b4>)
 80049c2:	2201      	movs	r2, #1
 80049c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c6:	f7fe f995 	bl	8002cf4 <HAL_GetTick>
 80049ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049cc:	e008      	b.n	80049e0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049ce:	f7fe f991 	bl	8002cf4 <HAL_GetTick>
 80049d2:	4602      	mov	r2, r0
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	1ad3      	subs	r3, r2, r3
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d901      	bls.n	80049e0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80049dc:	2303      	movs	r3, #3
 80049de:	e064      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049e0:	4b11      	ldr	r3, [pc, #68]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d0f0      	beq.n	80049ce <HAL_RCC_OscConfig+0x452>
 80049ec:	e05c      	b.n	8004aa8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049ee:	4b10      	ldr	r3, [pc, #64]	; (8004a30 <HAL_RCC_OscConfig+0x4b4>)
 80049f0:	2200      	movs	r2, #0
 80049f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f4:	f7fe f97e 	bl	8002cf4 <HAL_GetTick>
 80049f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049fa:	e008      	b.n	8004a0e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049fc:	f7fe f97a 	bl	8002cf4 <HAL_GetTick>
 8004a00:	4602      	mov	r2, r0
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	d901      	bls.n	8004a0e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e04d      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a0e:	4b06      	ldr	r3, [pc, #24]	; (8004a28 <HAL_RCC_OscConfig+0x4ac>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d1f0      	bne.n	80049fc <HAL_RCC_OscConfig+0x480>
 8004a1a:	e045      	b.n	8004aa8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d107      	bne.n	8004a34 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e040      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
 8004a28:	40023800 	.word	0x40023800
 8004a2c:	40007000 	.word	0x40007000
 8004a30:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a34:	4b1f      	ldr	r3, [pc, #124]	; (8004ab4 <HAL_RCC_OscConfig+0x538>)
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	699b      	ldr	r3, [r3, #24]
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d030      	beq.n	8004aa4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d129      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d122      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a64:	4013      	ands	r3, r2
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a6a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d119      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a7a:	085b      	lsrs	r3, r3, #1
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d10f      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a8e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d107      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a9e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d001      	beq.n	8004aa8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e000      	b.n	8004aaa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3718      	adds	r7, #24
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	40023800 	.word	0x40023800

08004ab8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b082      	sub	sp, #8
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e041      	b.n	8004b4e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d106      	bne.n	8004ae4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f7fd fd6a 	bl	80025b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	3304      	adds	r3, #4
 8004af4:	4619      	mov	r1, r3
 8004af6:	4610      	mov	r0, r2
 8004af8:	f000 fef2 	bl	80058e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3708      	adds	r7, #8
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}
	...

08004b58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d109      	bne.n	8004b7c <HAL_TIM_PWM_Start+0x24>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	bf14      	ite	ne
 8004b74:	2301      	movne	r3, #1
 8004b76:	2300      	moveq	r3, #0
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	e022      	b.n	8004bc2 <HAL_TIM_PWM_Start+0x6a>
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	2b04      	cmp	r3, #4
 8004b80:	d109      	bne.n	8004b96 <HAL_TIM_PWM_Start+0x3e>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	bf14      	ite	ne
 8004b8e:	2301      	movne	r3, #1
 8004b90:	2300      	moveq	r3, #0
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	e015      	b.n	8004bc2 <HAL_TIM_PWM_Start+0x6a>
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	2b08      	cmp	r3, #8
 8004b9a:	d109      	bne.n	8004bb0 <HAL_TIM_PWM_Start+0x58>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ba2:	b2db      	uxtb	r3, r3
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	bf14      	ite	ne
 8004ba8:	2301      	movne	r3, #1
 8004baa:	2300      	moveq	r3, #0
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	e008      	b.n	8004bc2 <HAL_TIM_PWM_Start+0x6a>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	bf14      	ite	ne
 8004bbc:	2301      	movne	r3, #1
 8004bbe:	2300      	moveq	r3, #0
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d001      	beq.n	8004bca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e07c      	b.n	8004cc4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d104      	bne.n	8004bda <HAL_TIM_PWM_Start+0x82>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2202      	movs	r2, #2
 8004bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004bd8:	e013      	b.n	8004c02 <HAL_TIM_PWM_Start+0xaa>
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	2b04      	cmp	r3, #4
 8004bde:	d104      	bne.n	8004bea <HAL_TIM_PWM_Start+0x92>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2202      	movs	r2, #2
 8004be4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004be8:	e00b      	b.n	8004c02 <HAL_TIM_PWM_Start+0xaa>
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	2b08      	cmp	r3, #8
 8004bee:	d104      	bne.n	8004bfa <HAL_TIM_PWM_Start+0xa2>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2202      	movs	r2, #2
 8004bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bf8:	e003      	b.n	8004c02 <HAL_TIM_PWM_Start+0xaa>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2202      	movs	r2, #2
 8004bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2201      	movs	r2, #1
 8004c08:	6839      	ldr	r1, [r7, #0]
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f001 f9e2 	bl	8005fd4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a2d      	ldr	r2, [pc, #180]	; (8004ccc <HAL_TIM_PWM_Start+0x174>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d004      	beq.n	8004c24 <HAL_TIM_PWM_Start+0xcc>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a2c      	ldr	r2, [pc, #176]	; (8004cd0 <HAL_TIM_PWM_Start+0x178>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d101      	bne.n	8004c28 <HAL_TIM_PWM_Start+0xd0>
 8004c24:	2301      	movs	r3, #1
 8004c26:	e000      	b.n	8004c2a <HAL_TIM_PWM_Start+0xd2>
 8004c28:	2300      	movs	r3, #0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d007      	beq.n	8004c3e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c3c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a22      	ldr	r2, [pc, #136]	; (8004ccc <HAL_TIM_PWM_Start+0x174>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d022      	beq.n	8004c8e <HAL_TIM_PWM_Start+0x136>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c50:	d01d      	beq.n	8004c8e <HAL_TIM_PWM_Start+0x136>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a1f      	ldr	r2, [pc, #124]	; (8004cd4 <HAL_TIM_PWM_Start+0x17c>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d018      	beq.n	8004c8e <HAL_TIM_PWM_Start+0x136>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a1d      	ldr	r2, [pc, #116]	; (8004cd8 <HAL_TIM_PWM_Start+0x180>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d013      	beq.n	8004c8e <HAL_TIM_PWM_Start+0x136>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a1c      	ldr	r2, [pc, #112]	; (8004cdc <HAL_TIM_PWM_Start+0x184>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d00e      	beq.n	8004c8e <HAL_TIM_PWM_Start+0x136>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a16      	ldr	r2, [pc, #88]	; (8004cd0 <HAL_TIM_PWM_Start+0x178>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d009      	beq.n	8004c8e <HAL_TIM_PWM_Start+0x136>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a18      	ldr	r2, [pc, #96]	; (8004ce0 <HAL_TIM_PWM_Start+0x188>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d004      	beq.n	8004c8e <HAL_TIM_PWM_Start+0x136>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a16      	ldr	r2, [pc, #88]	; (8004ce4 <HAL_TIM_PWM_Start+0x18c>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d111      	bne.n	8004cb2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f003 0307 	and.w	r3, r3, #7
 8004c98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2b06      	cmp	r3, #6
 8004c9e:	d010      	beq.n	8004cc2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f042 0201 	orr.w	r2, r2, #1
 8004cae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cb0:	e007      	b.n	8004cc2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f042 0201 	orr.w	r2, r2, #1
 8004cc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004cc2:	2300      	movs	r3, #0
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3710      	adds	r7, #16
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}
 8004ccc:	40010000 	.word	0x40010000
 8004cd0:	40010400 	.word	0x40010400
 8004cd4:	40000400 	.word	0x40000400
 8004cd8:	40000800 	.word	0x40000800
 8004cdc:	40000c00 	.word	0x40000c00
 8004ce0:	40014000 	.word	0x40014000
 8004ce4:	40001800 	.word	0x40001800

08004ce8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	6839      	ldr	r1, [r7, #0]
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f001 f96a 	bl	8005fd4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a2e      	ldr	r2, [pc, #184]	; (8004dc0 <HAL_TIM_PWM_Stop+0xd8>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d004      	beq.n	8004d14 <HAL_TIM_PWM_Stop+0x2c>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a2d      	ldr	r2, [pc, #180]	; (8004dc4 <HAL_TIM_PWM_Stop+0xdc>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d101      	bne.n	8004d18 <HAL_TIM_PWM_Stop+0x30>
 8004d14:	2301      	movs	r3, #1
 8004d16:	e000      	b.n	8004d1a <HAL_TIM_PWM_Stop+0x32>
 8004d18:	2300      	movs	r3, #0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d017      	beq.n	8004d4e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	6a1a      	ldr	r2, [r3, #32]
 8004d24:	f241 1311 	movw	r3, #4369	; 0x1111
 8004d28:	4013      	ands	r3, r2
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10f      	bne.n	8004d4e <HAL_TIM_PWM_Stop+0x66>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	6a1a      	ldr	r2, [r3, #32]
 8004d34:	f240 4344 	movw	r3, #1092	; 0x444
 8004d38:	4013      	ands	r3, r2
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d107      	bne.n	8004d4e <HAL_TIM_PWM_Stop+0x66>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004d4c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	6a1a      	ldr	r2, [r3, #32]
 8004d54:	f241 1311 	movw	r3, #4369	; 0x1111
 8004d58:	4013      	ands	r3, r2
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d10f      	bne.n	8004d7e <HAL_TIM_PWM_Stop+0x96>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	6a1a      	ldr	r2, [r3, #32]
 8004d64:	f240 4344 	movw	r3, #1092	; 0x444
 8004d68:	4013      	ands	r3, r2
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d107      	bne.n	8004d7e <HAL_TIM_PWM_Stop+0x96>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f022 0201 	bic.w	r2, r2, #1
 8004d7c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d104      	bne.n	8004d8e <HAL_TIM_PWM_Stop+0xa6>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d8c:	e013      	b.n	8004db6 <HAL_TIM_PWM_Stop+0xce>
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	2b04      	cmp	r3, #4
 8004d92:	d104      	bne.n	8004d9e <HAL_TIM_PWM_Stop+0xb6>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d9c:	e00b      	b.n	8004db6 <HAL_TIM_PWM_Stop+0xce>
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	2b08      	cmp	r3, #8
 8004da2:	d104      	bne.n	8004dae <HAL_TIM_PWM_Stop+0xc6>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004dac:	e003      	b.n	8004db6 <HAL_TIM_PWM_Stop+0xce>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2201      	movs	r2, #1
 8004db2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8004db6:	2300      	movs	r3, #0
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3708      	adds	r7, #8
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	40010000 	.word	0x40010000
 8004dc4:	40010400 	.word	0x40010400

08004dc8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d101      	bne.n	8004dda <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e041      	b.n	8004e5e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d106      	bne.n	8004df4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f7fd fd12 	bl	8002818 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2202      	movs	r2, #2
 8004df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	3304      	adds	r3, #4
 8004e04:	4619      	mov	r1, r3
 8004e06:	4610      	mov	r0, r2
 8004e08:	f000 fd6a 	bl	80058e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e5c:	2300      	movs	r3, #0
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3708      	adds	r7, #8
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
	...

08004e68 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d104      	bne.n	8004e82 <HAL_TIM_IC_Start_IT+0x1a>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	e013      	b.n	8004eaa <HAL_TIM_IC_Start_IT+0x42>
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	2b04      	cmp	r3, #4
 8004e86:	d104      	bne.n	8004e92 <HAL_TIM_IC_Start_IT+0x2a>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	e00b      	b.n	8004eaa <HAL_TIM_IC_Start_IT+0x42>
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	2b08      	cmp	r3, #8
 8004e96:	d104      	bne.n	8004ea2 <HAL_TIM_IC_Start_IT+0x3a>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	e003      	b.n	8004eaa <HAL_TIM_IC_Start_IT+0x42>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d104      	bne.n	8004ebc <HAL_TIM_IC_Start_IT+0x54>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	e013      	b.n	8004ee4 <HAL_TIM_IC_Start_IT+0x7c>
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	2b04      	cmp	r3, #4
 8004ec0:	d104      	bne.n	8004ecc <HAL_TIM_IC_Start_IT+0x64>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	e00b      	b.n	8004ee4 <HAL_TIM_IC_Start_IT+0x7c>
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	2b08      	cmp	r3, #8
 8004ed0:	d104      	bne.n	8004edc <HAL_TIM_IC_Start_IT+0x74>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	e003      	b.n	8004ee4 <HAL_TIM_IC_Start_IT+0x7c>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ee6:	7bfb      	ldrb	r3, [r7, #15]
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d102      	bne.n	8004ef2 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004eec:	7bbb      	ldrb	r3, [r7, #14]
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d001      	beq.n	8004ef6 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e0c7      	b.n	8005086 <HAL_TIM_IC_Start_IT+0x21e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d104      	bne.n	8004f06 <HAL_TIM_IC_Start_IT+0x9e>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2202      	movs	r2, #2
 8004f00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f04:	e013      	b.n	8004f2e <HAL_TIM_IC_Start_IT+0xc6>
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	2b04      	cmp	r3, #4
 8004f0a:	d104      	bne.n	8004f16 <HAL_TIM_IC_Start_IT+0xae>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2202      	movs	r2, #2
 8004f10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f14:	e00b      	b.n	8004f2e <HAL_TIM_IC_Start_IT+0xc6>
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	2b08      	cmp	r3, #8
 8004f1a:	d104      	bne.n	8004f26 <HAL_TIM_IC_Start_IT+0xbe>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2202      	movs	r2, #2
 8004f20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f24:	e003      	b.n	8004f2e <HAL_TIM_IC_Start_IT+0xc6>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2202      	movs	r2, #2
 8004f2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d104      	bne.n	8004f3e <HAL_TIM_IC_Start_IT+0xd6>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2202      	movs	r2, #2
 8004f38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f3c:	e013      	b.n	8004f66 <HAL_TIM_IC_Start_IT+0xfe>
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	2b04      	cmp	r3, #4
 8004f42:	d104      	bne.n	8004f4e <HAL_TIM_IC_Start_IT+0xe6>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2202      	movs	r2, #2
 8004f48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f4c:	e00b      	b.n	8004f66 <HAL_TIM_IC_Start_IT+0xfe>
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	2b08      	cmp	r3, #8
 8004f52:	d104      	bne.n	8004f5e <HAL_TIM_IC_Start_IT+0xf6>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2202      	movs	r2, #2
 8004f58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f5c:	e003      	b.n	8004f66 <HAL_TIM_IC_Start_IT+0xfe>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2202      	movs	r2, #2
 8004f62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	2b0c      	cmp	r3, #12
 8004f6a:	d841      	bhi.n	8004ff0 <HAL_TIM_IC_Start_IT+0x188>
 8004f6c:	a201      	add	r2, pc, #4	; (adr r2, 8004f74 <HAL_TIM_IC_Start_IT+0x10c>)
 8004f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f72:	bf00      	nop
 8004f74:	08004fa9 	.word	0x08004fa9
 8004f78:	08004ff1 	.word	0x08004ff1
 8004f7c:	08004ff1 	.word	0x08004ff1
 8004f80:	08004ff1 	.word	0x08004ff1
 8004f84:	08004fbb 	.word	0x08004fbb
 8004f88:	08004ff1 	.word	0x08004ff1
 8004f8c:	08004ff1 	.word	0x08004ff1
 8004f90:	08004ff1 	.word	0x08004ff1
 8004f94:	08004fcd 	.word	0x08004fcd
 8004f98:	08004ff1 	.word	0x08004ff1
 8004f9c:	08004ff1 	.word	0x08004ff1
 8004fa0:	08004ff1 	.word	0x08004ff1
 8004fa4:	08004fdf 	.word	0x08004fdf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68da      	ldr	r2, [r3, #12]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f042 0202 	orr.w	r2, r2, #2
 8004fb6:	60da      	str	r2, [r3, #12]
      break;
 8004fb8:	e01b      	b.n	8004ff2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	68da      	ldr	r2, [r3, #12]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f042 0204 	orr.w	r2, r2, #4
 8004fc8:	60da      	str	r2, [r3, #12]
      break;
 8004fca:	e012      	b.n	8004ff2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68da      	ldr	r2, [r3, #12]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f042 0208 	orr.w	r2, r2, #8
 8004fda:	60da      	str	r2, [r3, #12]
      break;
 8004fdc:	e009      	b.n	8004ff2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	68da      	ldr	r2, [r3, #12]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f042 0210 	orr.w	r2, r2, #16
 8004fec:	60da      	str	r2, [r3, #12]
      break;
 8004fee:	e000      	b.n	8004ff2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8004ff0:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	6839      	ldr	r1, [r7, #0]
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f000 ffea 	bl	8005fd4 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a22      	ldr	r2, [pc, #136]	; (8005090 <HAL_TIM_IC_Start_IT+0x228>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d022      	beq.n	8005050 <HAL_TIM_IC_Start_IT+0x1e8>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005012:	d01d      	beq.n	8005050 <HAL_TIM_IC_Start_IT+0x1e8>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a1e      	ldr	r2, [pc, #120]	; (8005094 <HAL_TIM_IC_Start_IT+0x22c>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d018      	beq.n	8005050 <HAL_TIM_IC_Start_IT+0x1e8>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a1d      	ldr	r2, [pc, #116]	; (8005098 <HAL_TIM_IC_Start_IT+0x230>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d013      	beq.n	8005050 <HAL_TIM_IC_Start_IT+0x1e8>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a1b      	ldr	r2, [pc, #108]	; (800509c <HAL_TIM_IC_Start_IT+0x234>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d00e      	beq.n	8005050 <HAL_TIM_IC_Start_IT+0x1e8>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a1a      	ldr	r2, [pc, #104]	; (80050a0 <HAL_TIM_IC_Start_IT+0x238>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d009      	beq.n	8005050 <HAL_TIM_IC_Start_IT+0x1e8>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a18      	ldr	r2, [pc, #96]	; (80050a4 <HAL_TIM_IC_Start_IT+0x23c>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d004      	beq.n	8005050 <HAL_TIM_IC_Start_IT+0x1e8>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a17      	ldr	r2, [pc, #92]	; (80050a8 <HAL_TIM_IC_Start_IT+0x240>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d111      	bne.n	8005074 <HAL_TIM_IC_Start_IT+0x20c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	f003 0307 	and.w	r3, r3, #7
 800505a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	2b06      	cmp	r3, #6
 8005060:	d010      	beq.n	8005084 <HAL_TIM_IC_Start_IT+0x21c>
    {
      __HAL_TIM_ENABLE(htim);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f042 0201 	orr.w	r2, r2, #1
 8005070:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005072:	e007      	b.n	8005084 <HAL_TIM_IC_Start_IT+0x21c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f042 0201 	orr.w	r2, r2, #1
 8005082:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005084:	2300      	movs	r3, #0
}
 8005086:	4618      	mov	r0, r3
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	40010000 	.word	0x40010000
 8005094:	40000400 	.word	0x40000400
 8005098:	40000800 	.word	0x40000800
 800509c:	40000c00 	.word	0x40000c00
 80050a0:	40010400 	.word	0x40010400
 80050a4:	40014000 	.word	0x40014000
 80050a8:	40001800 	.word	0x40001800

080050ac <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b086      	sub	sp, #24
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d101      	bne.n	80050c0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e097      	b.n	80051f0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d106      	bne.n	80050da <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f7fd fb51 	bl	800277c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2202      	movs	r2, #2
 80050de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	6812      	ldr	r2, [r2, #0]
 80050ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050f0:	f023 0307 	bic.w	r3, r3, #7
 80050f4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	3304      	adds	r3, #4
 80050fe:	4619      	mov	r1, r3
 8005100:	4610      	mov	r0, r2
 8005102:	f000 fbed 	bl	80058e0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	699b      	ldr	r3, [r3, #24]
 8005114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	6a1b      	ldr	r3, [r3, #32]
 800511c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	697a      	ldr	r2, [r7, #20]
 8005124:	4313      	orrs	r3, r2
 8005126:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800512e:	f023 0303 	bic.w	r3, r3, #3
 8005132:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	689a      	ldr	r2, [r3, #8]
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	699b      	ldr	r3, [r3, #24]
 800513c:	021b      	lsls	r3, r3, #8
 800513e:	4313      	orrs	r3, r2
 8005140:	693a      	ldr	r2, [r7, #16]
 8005142:	4313      	orrs	r3, r2
 8005144:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800514c:	f023 030c 	bic.w	r3, r3, #12
 8005150:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005158:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800515c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	68da      	ldr	r2, [r3, #12]
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	69db      	ldr	r3, [r3, #28]
 8005166:	021b      	lsls	r3, r3, #8
 8005168:	4313      	orrs	r3, r2
 800516a:	693a      	ldr	r2, [r7, #16]
 800516c:	4313      	orrs	r3, r2
 800516e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	691b      	ldr	r3, [r3, #16]
 8005174:	011a      	lsls	r2, r3, #4
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	6a1b      	ldr	r3, [r3, #32]
 800517a:	031b      	lsls	r3, r3, #12
 800517c:	4313      	orrs	r3, r2
 800517e:	693a      	ldr	r2, [r7, #16]
 8005180:	4313      	orrs	r3, r2
 8005182:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800518a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005192:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	685a      	ldr	r2, [r3, #4]
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	695b      	ldr	r3, [r3, #20]
 800519c:	011b      	lsls	r3, r3, #4
 800519e:	4313      	orrs	r3, r2
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	697a      	ldr	r2, [r7, #20]
 80051ac:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	693a      	ldr	r2, [r7, #16]
 80051b4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68fa      	ldr	r2, [r7, #12]
 80051bc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2201      	movs	r2, #1
 80051c2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2201      	movs	r2, #1
 80051ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2201      	movs	r2, #1
 80051d2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2201      	movs	r2, #1
 80051da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2201      	movs	r2, #1
 80051e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2201      	movs	r2, #1
 80051ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051ee:	2300      	movs	r3, #0
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3718      	adds	r7, #24
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005208:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005210:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005218:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005220:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d110      	bne.n	800524a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005228:	7bfb      	ldrb	r3, [r7, #15]
 800522a:	2b01      	cmp	r3, #1
 800522c:	d102      	bne.n	8005234 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800522e:	7b7b      	ldrb	r3, [r7, #13]
 8005230:	2b01      	cmp	r3, #1
 8005232:	d001      	beq.n	8005238 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	e089      	b.n	800534c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2202      	movs	r2, #2
 800523c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2202      	movs	r2, #2
 8005244:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005248:	e031      	b.n	80052ae <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	2b04      	cmp	r3, #4
 800524e:	d110      	bne.n	8005272 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005250:	7bbb      	ldrb	r3, [r7, #14]
 8005252:	2b01      	cmp	r3, #1
 8005254:	d102      	bne.n	800525c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005256:	7b3b      	ldrb	r3, [r7, #12]
 8005258:	2b01      	cmp	r3, #1
 800525a:	d001      	beq.n	8005260 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e075      	b.n	800534c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2202      	movs	r2, #2
 8005264:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2202      	movs	r2, #2
 800526c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005270:	e01d      	b.n	80052ae <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005272:	7bfb      	ldrb	r3, [r7, #15]
 8005274:	2b01      	cmp	r3, #1
 8005276:	d108      	bne.n	800528a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005278:	7bbb      	ldrb	r3, [r7, #14]
 800527a:	2b01      	cmp	r3, #1
 800527c:	d105      	bne.n	800528a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800527e:	7b7b      	ldrb	r3, [r7, #13]
 8005280:	2b01      	cmp	r3, #1
 8005282:	d102      	bne.n	800528a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005284:	7b3b      	ldrb	r3, [r7, #12]
 8005286:	2b01      	cmp	r3, #1
 8005288:	d001      	beq.n	800528e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	e05e      	b.n	800534c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2202      	movs	r2, #2
 8005292:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2202      	movs	r2, #2
 800529a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2202      	movs	r2, #2
 80052a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2202      	movs	r2, #2
 80052aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d003      	beq.n	80052bc <HAL_TIM_Encoder_Start_IT+0xc4>
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	2b04      	cmp	r3, #4
 80052b8:	d010      	beq.n	80052dc <HAL_TIM_Encoder_Start_IT+0xe4>
 80052ba:	e01f      	b.n	80052fc <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	2201      	movs	r2, #1
 80052c2:	2100      	movs	r1, #0
 80052c4:	4618      	mov	r0, r3
 80052c6:	f000 fe85 	bl	8005fd4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68da      	ldr	r2, [r3, #12]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f042 0202 	orr.w	r2, r2, #2
 80052d8:	60da      	str	r2, [r3, #12]
      break;
 80052da:	e02e      	b.n	800533a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2201      	movs	r2, #1
 80052e2:	2104      	movs	r1, #4
 80052e4:	4618      	mov	r0, r3
 80052e6:	f000 fe75 	bl	8005fd4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	68da      	ldr	r2, [r3, #12]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f042 0204 	orr.w	r2, r2, #4
 80052f8:	60da      	str	r2, [r3, #12]
      break;
 80052fa:	e01e      	b.n	800533a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2201      	movs	r2, #1
 8005302:	2100      	movs	r1, #0
 8005304:	4618      	mov	r0, r3
 8005306:	f000 fe65 	bl	8005fd4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	2201      	movs	r2, #1
 8005310:	2104      	movs	r1, #4
 8005312:	4618      	mov	r0, r3
 8005314:	f000 fe5e 	bl	8005fd4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68da      	ldr	r2, [r3, #12]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f042 0202 	orr.w	r2, r2, #2
 8005326:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68da      	ldr	r2, [r3, #12]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f042 0204 	orr.w	r2, r2, #4
 8005336:	60da      	str	r2, [r3, #12]
      break;
 8005338:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f042 0201 	orr.w	r2, r2, #1
 8005348:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800534a:	2300      	movs	r3, #0
}
 800534c:	4618      	mov	r0, r3
 800534e:	3710      	adds	r7, #16
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}

08005354 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	691b      	ldr	r3, [r3, #16]
 8005362:	f003 0302 	and.w	r3, r3, #2
 8005366:	2b02      	cmp	r3, #2
 8005368:	d122      	bne.n	80053b0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	f003 0302 	and.w	r3, r3, #2
 8005374:	2b02      	cmp	r3, #2
 8005376:	d11b      	bne.n	80053b0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f06f 0202 	mvn.w	r2, #2
 8005380:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2201      	movs	r2, #1
 8005386:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	f003 0303 	and.w	r3, r3, #3
 8005392:	2b00      	cmp	r3, #0
 8005394:	d003      	beq.n	800539e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f7fc f914 	bl	80015c4 <HAL_TIM_IC_CaptureCallback>
 800539c:	e005      	b.n	80053aa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f000 fa80 	bl	80058a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053a4:	6878      	ldr	r0, [r7, #4]
 80053a6:	f000 fa87 	bl	80058b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	691b      	ldr	r3, [r3, #16]
 80053b6:	f003 0304 	and.w	r3, r3, #4
 80053ba:	2b04      	cmp	r3, #4
 80053bc:	d122      	bne.n	8005404 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	f003 0304 	and.w	r3, r3, #4
 80053c8:	2b04      	cmp	r3, #4
 80053ca:	d11b      	bne.n	8005404 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f06f 0204 	mvn.w	r2, #4
 80053d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2202      	movs	r2, #2
 80053da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	699b      	ldr	r3, [r3, #24]
 80053e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d003      	beq.n	80053f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f7fc f8ea 	bl	80015c4 <HAL_TIM_IC_CaptureCallback>
 80053f0:	e005      	b.n	80053fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f000 fa56 	bl	80058a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f000 fa5d 	bl	80058b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	691b      	ldr	r3, [r3, #16]
 800540a:	f003 0308 	and.w	r3, r3, #8
 800540e:	2b08      	cmp	r3, #8
 8005410:	d122      	bne.n	8005458 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	f003 0308 	and.w	r3, r3, #8
 800541c:	2b08      	cmp	r3, #8
 800541e:	d11b      	bne.n	8005458 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f06f 0208 	mvn.w	r2, #8
 8005428:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2204      	movs	r2, #4
 800542e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	69db      	ldr	r3, [r3, #28]
 8005436:	f003 0303 	and.w	r3, r3, #3
 800543a:	2b00      	cmp	r3, #0
 800543c:	d003      	beq.n	8005446 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f7fc f8c0 	bl	80015c4 <HAL_TIM_IC_CaptureCallback>
 8005444:	e005      	b.n	8005452 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 fa2c 	bl	80058a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f000 fa33 	bl	80058b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	691b      	ldr	r3, [r3, #16]
 800545e:	f003 0310 	and.w	r3, r3, #16
 8005462:	2b10      	cmp	r3, #16
 8005464:	d122      	bne.n	80054ac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	f003 0310 	and.w	r3, r3, #16
 8005470:	2b10      	cmp	r3, #16
 8005472:	d11b      	bne.n	80054ac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f06f 0210 	mvn.w	r2, #16
 800547c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2208      	movs	r2, #8
 8005482:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	69db      	ldr	r3, [r3, #28]
 800548a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800548e:	2b00      	cmp	r3, #0
 8005490:	d003      	beq.n	800549a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f7fc f896 	bl	80015c4 <HAL_TIM_IC_CaptureCallback>
 8005498:	e005      	b.n	80054a6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 fa02 	bl	80058a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f000 fa09 	bl	80058b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	f003 0301 	and.w	r3, r3, #1
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d10e      	bne.n	80054d8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	f003 0301 	and.w	r3, r3, #1
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	d107      	bne.n	80054d8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f06f 0201 	mvn.w	r2, #1
 80054d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f000 f9dc 	bl	8005890 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	691b      	ldr	r3, [r3, #16]
 80054de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054e2:	2b80      	cmp	r3, #128	; 0x80
 80054e4:	d10e      	bne.n	8005504 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054f0:	2b80      	cmp	r3, #128	; 0x80
 80054f2:	d107      	bne.n	8005504 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80054fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 fe14 	bl	800612c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800550e:	2b40      	cmp	r3, #64	; 0x40
 8005510:	d10e      	bne.n	8005530 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800551c:	2b40      	cmp	r3, #64	; 0x40
 800551e:	d107      	bne.n	8005530 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f000 f9ce 	bl	80058cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	f003 0320 	and.w	r3, r3, #32
 800553a:	2b20      	cmp	r3, #32
 800553c:	d10e      	bne.n	800555c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	f003 0320 	and.w	r3, r3, #32
 8005548:	2b20      	cmp	r3, #32
 800554a:	d107      	bne.n	800555c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f06f 0220 	mvn.w	r2, #32
 8005554:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 fdde 	bl	8006118 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800555c:	bf00      	nop
 800555e:	3708      	adds	r7, #8
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}

08005564 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	60f8      	str	r0, [r7, #12]
 800556c:	60b9      	str	r1, [r7, #8]
 800556e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005576:	2b01      	cmp	r3, #1
 8005578:	d101      	bne.n	800557e <HAL_TIM_IC_ConfigChannel+0x1a>
 800557a:	2302      	movs	r3, #2
 800557c:	e082      	b.n	8005684 <HAL_TIM_IC_ConfigChannel+0x120>
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2201      	movs	r2, #1
 8005582:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d11b      	bne.n	80055c4 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	6818      	ldr	r0, [r3, #0]
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	6819      	ldr	r1, [r3, #0]
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	685a      	ldr	r2, [r3, #4]
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	f000 fbf0 	bl	8005d80 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	699a      	ldr	r2, [r3, #24]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f022 020c 	bic.w	r2, r2, #12
 80055ae:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	6999      	ldr	r1, [r3, #24]
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	689a      	ldr	r2, [r3, #8]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	430a      	orrs	r2, r1
 80055c0:	619a      	str	r2, [r3, #24]
 80055c2:	e05a      	b.n	800567a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2b04      	cmp	r3, #4
 80055c8:	d11c      	bne.n	8005604 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6818      	ldr	r0, [r3, #0]
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	6819      	ldr	r1, [r3, #0]
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	685a      	ldr	r2, [r3, #4]
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	f000 fc45 	bl	8005e68 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	699a      	ldr	r2, [r3, #24]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80055ec:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	6999      	ldr	r1, [r3, #24]
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	021a      	lsls	r2, r3, #8
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	430a      	orrs	r2, r1
 8005600:	619a      	str	r2, [r3, #24]
 8005602:	e03a      	b.n	800567a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2b08      	cmp	r3, #8
 8005608:	d11b      	bne.n	8005642 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	6818      	ldr	r0, [r3, #0]
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	6819      	ldr	r1, [r3, #0]
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	685a      	ldr	r2, [r3, #4]
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	68db      	ldr	r3, [r3, #12]
 800561a:	f000 fc62 	bl	8005ee2 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	69da      	ldr	r2, [r3, #28]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f022 020c 	bic.w	r2, r2, #12
 800562c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	69d9      	ldr	r1, [r3, #28]
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	689a      	ldr	r2, [r3, #8]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	430a      	orrs	r2, r1
 800563e:	61da      	str	r2, [r3, #28]
 8005640:	e01b      	b.n	800567a <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	6818      	ldr	r0, [r3, #0]
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	6819      	ldr	r1, [r3, #0]
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	685a      	ldr	r2, [r3, #4]
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	68db      	ldr	r3, [r3, #12]
 8005652:	f000 fc82 	bl	8005f5a <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	69da      	ldr	r2, [r3, #28]
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005664:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	69d9      	ldr	r1, [r3, #28]
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	021a      	lsls	r2, r3, #8
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	430a      	orrs	r2, r1
 8005678:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005682:	2300      	movs	r3, #0
}
 8005684:	4618      	mov	r0, r3
 8005686:	3710      	adds	r7, #16
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}

0800568c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b084      	sub	sp, #16
 8005690:	af00      	add	r7, sp, #0
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	60b9      	str	r1, [r7, #8]
 8005696:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d101      	bne.n	80056a6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80056a2:	2302      	movs	r3, #2
 80056a4:	e0ac      	b.n	8005800 <HAL_TIM_PWM_ConfigChannel+0x174>
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2201      	movs	r2, #1
 80056aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2b0c      	cmp	r3, #12
 80056b2:	f200 809f 	bhi.w	80057f4 <HAL_TIM_PWM_ConfigChannel+0x168>
 80056b6:	a201      	add	r2, pc, #4	; (adr r2, 80056bc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80056b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056bc:	080056f1 	.word	0x080056f1
 80056c0:	080057f5 	.word	0x080057f5
 80056c4:	080057f5 	.word	0x080057f5
 80056c8:	080057f5 	.word	0x080057f5
 80056cc:	08005731 	.word	0x08005731
 80056d0:	080057f5 	.word	0x080057f5
 80056d4:	080057f5 	.word	0x080057f5
 80056d8:	080057f5 	.word	0x080057f5
 80056dc:	08005773 	.word	0x08005773
 80056e0:	080057f5 	.word	0x080057f5
 80056e4:	080057f5 	.word	0x080057f5
 80056e8:	080057f5 	.word	0x080057f5
 80056ec:	080057b3 	.word	0x080057b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	68b9      	ldr	r1, [r7, #8]
 80056f6:	4618      	mov	r0, r3
 80056f8:	f000 f992 	bl	8005a20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	699a      	ldr	r2, [r3, #24]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f042 0208 	orr.w	r2, r2, #8
 800570a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	699a      	ldr	r2, [r3, #24]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f022 0204 	bic.w	r2, r2, #4
 800571a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	6999      	ldr	r1, [r3, #24]
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	691a      	ldr	r2, [r3, #16]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	430a      	orrs	r2, r1
 800572c:	619a      	str	r2, [r3, #24]
      break;
 800572e:	e062      	b.n	80057f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68b9      	ldr	r1, [r7, #8]
 8005736:	4618      	mov	r0, r3
 8005738:	f000 f9e2 	bl	8005b00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	699a      	ldr	r2, [r3, #24]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800574a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	699a      	ldr	r2, [r3, #24]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800575a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	6999      	ldr	r1, [r3, #24]
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	691b      	ldr	r3, [r3, #16]
 8005766:	021a      	lsls	r2, r3, #8
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	430a      	orrs	r2, r1
 800576e:	619a      	str	r2, [r3, #24]
      break;
 8005770:	e041      	b.n	80057f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	68b9      	ldr	r1, [r7, #8]
 8005778:	4618      	mov	r0, r3
 800577a:	f000 fa37 	bl	8005bec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	69da      	ldr	r2, [r3, #28]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f042 0208 	orr.w	r2, r2, #8
 800578c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	69da      	ldr	r2, [r3, #28]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f022 0204 	bic.w	r2, r2, #4
 800579c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	69d9      	ldr	r1, [r3, #28]
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	691a      	ldr	r2, [r3, #16]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	430a      	orrs	r2, r1
 80057ae:	61da      	str	r2, [r3, #28]
      break;
 80057b0:	e021      	b.n	80057f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	68b9      	ldr	r1, [r7, #8]
 80057b8:	4618      	mov	r0, r3
 80057ba:	f000 fa8b 	bl	8005cd4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	69da      	ldr	r2, [r3, #28]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	69da      	ldr	r2, [r3, #28]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	69d9      	ldr	r1, [r3, #28]
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	691b      	ldr	r3, [r3, #16]
 80057e8:	021a      	lsls	r2, r3, #8
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	430a      	orrs	r2, r1
 80057f0:	61da      	str	r2, [r3, #28]
      break;
 80057f2:	e000      	b.n	80057f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80057f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057fe:	2300      	movs	r3, #0
}
 8005800:	4618      	mov	r0, r3
 8005802:	3710      	adds	r7, #16
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}

08005808 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005808:	b480      	push	{r7}
 800580a:	b085      	sub	sp, #20
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005812:	2300      	movs	r3, #0
 8005814:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	2b0c      	cmp	r3, #12
 800581a:	d831      	bhi.n	8005880 <HAL_TIM_ReadCapturedValue+0x78>
 800581c:	a201      	add	r2, pc, #4	; (adr r2, 8005824 <HAL_TIM_ReadCapturedValue+0x1c>)
 800581e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005822:	bf00      	nop
 8005824:	08005859 	.word	0x08005859
 8005828:	08005881 	.word	0x08005881
 800582c:	08005881 	.word	0x08005881
 8005830:	08005881 	.word	0x08005881
 8005834:	08005863 	.word	0x08005863
 8005838:	08005881 	.word	0x08005881
 800583c:	08005881 	.word	0x08005881
 8005840:	08005881 	.word	0x08005881
 8005844:	0800586d 	.word	0x0800586d
 8005848:	08005881 	.word	0x08005881
 800584c:	08005881 	.word	0x08005881
 8005850:	08005881 	.word	0x08005881
 8005854:	08005877 	.word	0x08005877
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800585e:	60fb      	str	r3, [r7, #12]

      break;
 8005860:	e00f      	b.n	8005882 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005868:	60fb      	str	r3, [r7, #12]

      break;
 800586a:	e00a      	b.n	8005882 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005872:	60fb      	str	r3, [r7, #12]

      break;
 8005874:	e005      	b.n	8005882 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800587c:	60fb      	str	r3, [r7, #12]

      break;
 800587e:	e000      	b.n	8005882 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005880:	bf00      	nop
  }

  return tmpreg;
 8005882:	68fb      	ldr	r3, [r7, #12]
}
 8005884:	4618      	mov	r0, r3
 8005886:	3714      	adds	r7, #20
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr

08005890 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005898:	bf00      	nop
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058ac:	bf00      	nop
 80058ae:	370c      	adds	r7, #12
 80058b0:	46bd      	mov	sp, r7
 80058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b6:	4770      	bx	lr

080058b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b083      	sub	sp, #12
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058c0:	bf00      	nop
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058d4:	bf00      	nop
 80058d6:	370c      	adds	r7, #12
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b085      	sub	sp, #20
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a40      	ldr	r2, [pc, #256]	; (80059f4 <TIM_Base_SetConfig+0x114>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d013      	beq.n	8005920 <TIM_Base_SetConfig+0x40>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058fe:	d00f      	beq.n	8005920 <TIM_Base_SetConfig+0x40>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a3d      	ldr	r2, [pc, #244]	; (80059f8 <TIM_Base_SetConfig+0x118>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d00b      	beq.n	8005920 <TIM_Base_SetConfig+0x40>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a3c      	ldr	r2, [pc, #240]	; (80059fc <TIM_Base_SetConfig+0x11c>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d007      	beq.n	8005920 <TIM_Base_SetConfig+0x40>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a3b      	ldr	r2, [pc, #236]	; (8005a00 <TIM_Base_SetConfig+0x120>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d003      	beq.n	8005920 <TIM_Base_SetConfig+0x40>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a3a      	ldr	r2, [pc, #232]	; (8005a04 <TIM_Base_SetConfig+0x124>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d108      	bne.n	8005932 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005926:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	68fa      	ldr	r2, [r7, #12]
 800592e:	4313      	orrs	r3, r2
 8005930:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a2f      	ldr	r2, [pc, #188]	; (80059f4 <TIM_Base_SetConfig+0x114>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d02b      	beq.n	8005992 <TIM_Base_SetConfig+0xb2>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005940:	d027      	beq.n	8005992 <TIM_Base_SetConfig+0xb2>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a2c      	ldr	r2, [pc, #176]	; (80059f8 <TIM_Base_SetConfig+0x118>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d023      	beq.n	8005992 <TIM_Base_SetConfig+0xb2>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a2b      	ldr	r2, [pc, #172]	; (80059fc <TIM_Base_SetConfig+0x11c>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d01f      	beq.n	8005992 <TIM_Base_SetConfig+0xb2>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a2a      	ldr	r2, [pc, #168]	; (8005a00 <TIM_Base_SetConfig+0x120>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d01b      	beq.n	8005992 <TIM_Base_SetConfig+0xb2>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a29      	ldr	r2, [pc, #164]	; (8005a04 <TIM_Base_SetConfig+0x124>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d017      	beq.n	8005992 <TIM_Base_SetConfig+0xb2>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a28      	ldr	r2, [pc, #160]	; (8005a08 <TIM_Base_SetConfig+0x128>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d013      	beq.n	8005992 <TIM_Base_SetConfig+0xb2>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a27      	ldr	r2, [pc, #156]	; (8005a0c <TIM_Base_SetConfig+0x12c>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d00f      	beq.n	8005992 <TIM_Base_SetConfig+0xb2>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a26      	ldr	r2, [pc, #152]	; (8005a10 <TIM_Base_SetConfig+0x130>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d00b      	beq.n	8005992 <TIM_Base_SetConfig+0xb2>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a25      	ldr	r2, [pc, #148]	; (8005a14 <TIM_Base_SetConfig+0x134>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d007      	beq.n	8005992 <TIM_Base_SetConfig+0xb2>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a24      	ldr	r2, [pc, #144]	; (8005a18 <TIM_Base_SetConfig+0x138>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d003      	beq.n	8005992 <TIM_Base_SetConfig+0xb2>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a23      	ldr	r2, [pc, #140]	; (8005a1c <TIM_Base_SetConfig+0x13c>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d108      	bne.n	80059a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005998:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	68db      	ldr	r3, [r3, #12]
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	695b      	ldr	r3, [r3, #20]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	689a      	ldr	r2, [r3, #8]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a0a      	ldr	r2, [pc, #40]	; (80059f4 <TIM_Base_SetConfig+0x114>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d003      	beq.n	80059d8 <TIM_Base_SetConfig+0xf8>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a0c      	ldr	r2, [pc, #48]	; (8005a04 <TIM_Base_SetConfig+0x124>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d103      	bne.n	80059e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	691a      	ldr	r2, [r3, #16]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2201      	movs	r2, #1
 80059e4:	615a      	str	r2, [r3, #20]
}
 80059e6:	bf00      	nop
 80059e8:	3714      	adds	r7, #20
 80059ea:	46bd      	mov	sp, r7
 80059ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f0:	4770      	bx	lr
 80059f2:	bf00      	nop
 80059f4:	40010000 	.word	0x40010000
 80059f8:	40000400 	.word	0x40000400
 80059fc:	40000800 	.word	0x40000800
 8005a00:	40000c00 	.word	0x40000c00
 8005a04:	40010400 	.word	0x40010400
 8005a08:	40014000 	.word	0x40014000
 8005a0c:	40014400 	.word	0x40014400
 8005a10:	40014800 	.word	0x40014800
 8005a14:	40001800 	.word	0x40001800
 8005a18:	40001c00 	.word	0x40001c00
 8005a1c:	40002000 	.word	0x40002000

08005a20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b087      	sub	sp, #28
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
 8005a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6a1b      	ldr	r3, [r3, #32]
 8005a2e:	f023 0201 	bic.w	r2, r3, #1
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a1b      	ldr	r3, [r3, #32]
 8005a3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	699b      	ldr	r3, [r3, #24]
 8005a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f023 0303 	bic.w	r3, r3, #3
 8005a56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68fa      	ldr	r2, [r7, #12]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	f023 0302 	bic.w	r3, r3, #2
 8005a68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	697a      	ldr	r2, [r7, #20]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a20      	ldr	r2, [pc, #128]	; (8005af8 <TIM_OC1_SetConfig+0xd8>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d003      	beq.n	8005a84 <TIM_OC1_SetConfig+0x64>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4a1f      	ldr	r2, [pc, #124]	; (8005afc <TIM_OC1_SetConfig+0xdc>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d10c      	bne.n	8005a9e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	f023 0308 	bic.w	r3, r3, #8
 8005a8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	68db      	ldr	r3, [r3, #12]
 8005a90:	697a      	ldr	r2, [r7, #20]
 8005a92:	4313      	orrs	r3, r2
 8005a94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	f023 0304 	bic.w	r3, r3, #4
 8005a9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a15      	ldr	r2, [pc, #84]	; (8005af8 <TIM_OC1_SetConfig+0xd8>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d003      	beq.n	8005aae <TIM_OC1_SetConfig+0x8e>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a14      	ldr	r2, [pc, #80]	; (8005afc <TIM_OC1_SetConfig+0xdc>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d111      	bne.n	8005ad2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ab4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005abc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	695b      	ldr	r3, [r3, #20]
 8005ac2:	693a      	ldr	r2, [r7, #16]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	693a      	ldr	r2, [r7, #16]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	693a      	ldr	r2, [r7, #16]
 8005ad6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	68fa      	ldr	r2, [r7, #12]
 8005adc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	685a      	ldr	r2, [r3, #4]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	697a      	ldr	r2, [r7, #20]
 8005aea:	621a      	str	r2, [r3, #32]
}
 8005aec:	bf00      	nop
 8005aee:	371c      	adds	r7, #28
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr
 8005af8:	40010000 	.word	0x40010000
 8005afc:	40010400 	.word	0x40010400

08005b00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b087      	sub	sp, #28
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	f023 0210 	bic.w	r2, r3, #16
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6a1b      	ldr	r3, [r3, #32]
 8005b1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	699b      	ldr	r3, [r3, #24]
 8005b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	021b      	lsls	r3, r3, #8
 8005b3e:	68fa      	ldr	r2, [r7, #12]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	f023 0320 	bic.w	r3, r3, #32
 8005b4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	011b      	lsls	r3, r3, #4
 8005b52:	697a      	ldr	r2, [r7, #20]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	4a22      	ldr	r2, [pc, #136]	; (8005be4 <TIM_OC2_SetConfig+0xe4>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d003      	beq.n	8005b68 <TIM_OC2_SetConfig+0x68>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4a21      	ldr	r2, [pc, #132]	; (8005be8 <TIM_OC2_SetConfig+0xe8>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d10d      	bne.n	8005b84 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	011b      	lsls	r3, r3, #4
 8005b76:	697a      	ldr	r2, [r7, #20]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b82:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a17      	ldr	r2, [pc, #92]	; (8005be4 <TIM_OC2_SetConfig+0xe4>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d003      	beq.n	8005b94 <TIM_OC2_SetConfig+0x94>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a16      	ldr	r2, [pc, #88]	; (8005be8 <TIM_OC2_SetConfig+0xe8>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d113      	bne.n	8005bbc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ba2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	695b      	ldr	r3, [r3, #20]
 8005ba8:	009b      	lsls	r3, r3, #2
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	699b      	ldr	r3, [r3, #24]
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	693a      	ldr	r2, [r7, #16]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	693a      	ldr	r2, [r7, #16]
 8005bc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	685a      	ldr	r2, [r3, #4]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	697a      	ldr	r2, [r7, #20]
 8005bd4:	621a      	str	r2, [r3, #32]
}
 8005bd6:	bf00      	nop
 8005bd8:	371c      	adds	r7, #28
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr
 8005be2:	bf00      	nop
 8005be4:	40010000 	.word	0x40010000
 8005be8:	40010400 	.word	0x40010400

08005bec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b087      	sub	sp, #28
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a1b      	ldr	r3, [r3, #32]
 8005bfa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6a1b      	ldr	r3, [r3, #32]
 8005c06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	69db      	ldr	r3, [r3, #28]
 8005c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f023 0303 	bic.w	r3, r3, #3
 8005c22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	68fa      	ldr	r2, [r7, #12]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	021b      	lsls	r3, r3, #8
 8005c3c:	697a      	ldr	r2, [r7, #20]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a21      	ldr	r2, [pc, #132]	; (8005ccc <TIM_OC3_SetConfig+0xe0>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d003      	beq.n	8005c52 <TIM_OC3_SetConfig+0x66>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a20      	ldr	r2, [pc, #128]	; (8005cd0 <TIM_OC3_SetConfig+0xe4>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d10d      	bne.n	8005c6e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	021b      	lsls	r3, r3, #8
 8005c60:	697a      	ldr	r2, [r7, #20]
 8005c62:	4313      	orrs	r3, r2
 8005c64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a16      	ldr	r2, [pc, #88]	; (8005ccc <TIM_OC3_SetConfig+0xe0>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d003      	beq.n	8005c7e <TIM_OC3_SetConfig+0x92>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a15      	ldr	r2, [pc, #84]	; (8005cd0 <TIM_OC3_SetConfig+0xe4>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d113      	bne.n	8005ca6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	695b      	ldr	r3, [r3, #20]
 8005c92:	011b      	lsls	r3, r3, #4
 8005c94:	693a      	ldr	r2, [r7, #16]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	699b      	ldr	r3, [r3, #24]
 8005c9e:	011b      	lsls	r3, r3, #4
 8005ca0:	693a      	ldr	r2, [r7, #16]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	693a      	ldr	r2, [r7, #16]
 8005caa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	68fa      	ldr	r2, [r7, #12]
 8005cb0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	685a      	ldr	r2, [r3, #4]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	697a      	ldr	r2, [r7, #20]
 8005cbe:	621a      	str	r2, [r3, #32]
}
 8005cc0:	bf00      	nop
 8005cc2:	371c      	adds	r7, #28
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr
 8005ccc:	40010000 	.word	0x40010000
 8005cd0:	40010400 	.word	0x40010400

08005cd4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b087      	sub	sp, #28
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
 8005cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6a1b      	ldr	r3, [r3, #32]
 8005ce2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a1b      	ldr	r3, [r3, #32]
 8005cee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	69db      	ldr	r3, [r3, #28]
 8005cfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	021b      	lsls	r3, r3, #8
 8005d12:	68fa      	ldr	r2, [r7, #12]
 8005d14:	4313      	orrs	r3, r2
 8005d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	031b      	lsls	r3, r3, #12
 8005d26:	693a      	ldr	r2, [r7, #16]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	4a12      	ldr	r2, [pc, #72]	; (8005d78 <TIM_OC4_SetConfig+0xa4>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d003      	beq.n	8005d3c <TIM_OC4_SetConfig+0x68>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	4a11      	ldr	r2, [pc, #68]	; (8005d7c <TIM_OC4_SetConfig+0xa8>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d109      	bne.n	8005d50 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	695b      	ldr	r3, [r3, #20]
 8005d48:	019b      	lsls	r3, r3, #6
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	697a      	ldr	r2, [r7, #20]
 8005d54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	685a      	ldr	r2, [r3, #4]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	693a      	ldr	r2, [r7, #16]
 8005d68:	621a      	str	r2, [r3, #32]
}
 8005d6a:	bf00      	nop
 8005d6c:	371c      	adds	r7, #28
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	40010000 	.word	0x40010000
 8005d7c:	40010400 	.word	0x40010400

08005d80 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b087      	sub	sp, #28
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	60f8      	str	r0, [r7, #12]
 8005d88:	60b9      	str	r1, [r7, #8]
 8005d8a:	607a      	str	r2, [r7, #4]
 8005d8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	6a1b      	ldr	r3, [r3, #32]
 8005d92:	f023 0201 	bic.w	r2, r3, #1
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	699b      	ldr	r3, [r3, #24]
 8005d9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6a1b      	ldr	r3, [r3, #32]
 8005da4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	4a28      	ldr	r2, [pc, #160]	; (8005e4c <TIM_TI1_SetConfig+0xcc>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d01b      	beq.n	8005de6 <TIM_TI1_SetConfig+0x66>
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005db4:	d017      	beq.n	8005de6 <TIM_TI1_SetConfig+0x66>
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	4a25      	ldr	r2, [pc, #148]	; (8005e50 <TIM_TI1_SetConfig+0xd0>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d013      	beq.n	8005de6 <TIM_TI1_SetConfig+0x66>
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	4a24      	ldr	r2, [pc, #144]	; (8005e54 <TIM_TI1_SetConfig+0xd4>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d00f      	beq.n	8005de6 <TIM_TI1_SetConfig+0x66>
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	4a23      	ldr	r2, [pc, #140]	; (8005e58 <TIM_TI1_SetConfig+0xd8>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d00b      	beq.n	8005de6 <TIM_TI1_SetConfig+0x66>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	4a22      	ldr	r2, [pc, #136]	; (8005e5c <TIM_TI1_SetConfig+0xdc>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d007      	beq.n	8005de6 <TIM_TI1_SetConfig+0x66>
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	4a21      	ldr	r2, [pc, #132]	; (8005e60 <TIM_TI1_SetConfig+0xe0>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d003      	beq.n	8005de6 <TIM_TI1_SetConfig+0x66>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	4a20      	ldr	r2, [pc, #128]	; (8005e64 <TIM_TI1_SetConfig+0xe4>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d101      	bne.n	8005dea <TIM_TI1_SetConfig+0x6a>
 8005de6:	2301      	movs	r3, #1
 8005de8:	e000      	b.n	8005dec <TIM_TI1_SetConfig+0x6c>
 8005dea:	2300      	movs	r3, #0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d008      	beq.n	8005e02 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	f023 0303 	bic.w	r3, r3, #3
 8005df6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005df8:	697a      	ldr	r2, [r7, #20]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	617b      	str	r3, [r7, #20]
 8005e00:	e003      	b.n	8005e0a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	f043 0301 	orr.w	r3, r3, #1
 8005e08:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e10:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	011b      	lsls	r3, r3, #4
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	697a      	ldr	r2, [r7, #20]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	f023 030a 	bic.w	r3, r3, #10
 8005e24:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	f003 030a 	and.w	r3, r3, #10
 8005e2c:	693a      	ldr	r2, [r7, #16]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	697a      	ldr	r2, [r7, #20]
 8005e36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	693a      	ldr	r2, [r7, #16]
 8005e3c:	621a      	str	r2, [r3, #32]
}
 8005e3e:	bf00      	nop
 8005e40:	371c      	adds	r7, #28
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr
 8005e4a:	bf00      	nop
 8005e4c:	40010000 	.word	0x40010000
 8005e50:	40000400 	.word	0x40000400
 8005e54:	40000800 	.word	0x40000800
 8005e58:	40000c00 	.word	0x40000c00
 8005e5c:	40010400 	.word	0x40010400
 8005e60:	40014000 	.word	0x40014000
 8005e64:	40001800 	.word	0x40001800

08005e68 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b087      	sub	sp, #28
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	60b9      	str	r1, [r7, #8]
 8005e72:	607a      	str	r2, [r7, #4]
 8005e74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	6a1b      	ldr	r3, [r3, #32]
 8005e7a:	f023 0210 	bic.w	r2, r3, #16
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	699b      	ldr	r3, [r3, #24]
 8005e86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6a1b      	ldr	r3, [r3, #32]
 8005e8c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	021b      	lsls	r3, r3, #8
 8005e9a:	697a      	ldr	r2, [r7, #20]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ea6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	031b      	lsls	r3, r3, #12
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	697a      	ldr	r2, [r7, #20]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005eba:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	011b      	lsls	r3, r3, #4
 8005ec0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	697a      	ldr	r2, [r7, #20]
 8005ece:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	693a      	ldr	r2, [r7, #16]
 8005ed4:	621a      	str	r2, [r3, #32]
}
 8005ed6:	bf00      	nop
 8005ed8:	371c      	adds	r7, #28
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr

08005ee2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ee2:	b480      	push	{r7}
 8005ee4:	b087      	sub	sp, #28
 8005ee6:	af00      	add	r7, sp, #0
 8005ee8:	60f8      	str	r0, [r7, #12]
 8005eea:	60b9      	str	r1, [r7, #8]
 8005eec:	607a      	str	r2, [r7, #4]
 8005eee:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6a1b      	ldr	r3, [r3, #32]
 8005ef4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	69db      	ldr	r3, [r3, #28]
 8005f00:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6a1b      	ldr	r3, [r3, #32]
 8005f06:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	f023 0303 	bic.w	r3, r3, #3
 8005f0e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005f10:	697a      	ldr	r2, [r7, #20]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005f1e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	011b      	lsls	r3, r3, #4
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	697a      	ldr	r2, [r7, #20]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005f32:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	021b      	lsls	r3, r3, #8
 8005f38:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005f3c:	693a      	ldr	r2, [r7, #16]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	697a      	ldr	r2, [r7, #20]
 8005f46:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	693a      	ldr	r2, [r7, #16]
 8005f4c:	621a      	str	r2, [r3, #32]
}
 8005f4e:	bf00      	nop
 8005f50:	371c      	adds	r7, #28
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr

08005f5a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005f5a:	b480      	push	{r7}
 8005f5c:	b087      	sub	sp, #28
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	60f8      	str	r0, [r7, #12]
 8005f62:	60b9      	str	r1, [r7, #8]
 8005f64:	607a      	str	r2, [r7, #4]
 8005f66:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6a1b      	ldr	r3, [r3, #32]
 8005f6c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	69db      	ldr	r3, [r3, #28]
 8005f78:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	6a1b      	ldr	r3, [r3, #32]
 8005f7e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f86:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	021b      	lsls	r3, r3, #8
 8005f8c:	697a      	ldr	r2, [r7, #20]
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f98:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	031b      	lsls	r3, r3, #12
 8005f9e:	b29b      	uxth	r3, r3
 8005fa0:	697a      	ldr	r2, [r7, #20]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005fac:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	031b      	lsls	r3, r3, #12
 8005fb2:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005fb6:	693a      	ldr	r2, [r7, #16]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	697a      	ldr	r2, [r7, #20]
 8005fc0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	693a      	ldr	r2, [r7, #16]
 8005fc6:	621a      	str	r2, [r3, #32]
}
 8005fc8:	bf00      	nop
 8005fca:	371c      	adds	r7, #28
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b087      	sub	sp, #28
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	f003 031f 	and.w	r3, r3, #31
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6a1a      	ldr	r2, [r3, #32]
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	43db      	mvns	r3, r3
 8005ff6:	401a      	ands	r2, r3
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	6a1a      	ldr	r2, [r3, #32]
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	f003 031f 	and.w	r3, r3, #31
 8006006:	6879      	ldr	r1, [r7, #4]
 8006008:	fa01 f303 	lsl.w	r3, r1, r3
 800600c:	431a      	orrs	r2, r3
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	621a      	str	r2, [r3, #32]
}
 8006012:	bf00      	nop
 8006014:	371c      	adds	r7, #28
 8006016:	46bd      	mov	sp, r7
 8006018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601c:	4770      	bx	lr
	...

08006020 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006020:	b480      	push	{r7}
 8006022:	b085      	sub	sp, #20
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006030:	2b01      	cmp	r3, #1
 8006032:	d101      	bne.n	8006038 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006034:	2302      	movs	r3, #2
 8006036:	e05a      	b.n	80060ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2202      	movs	r2, #2
 8006044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800605e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68fa      	ldr	r2, [r7, #12]
 8006066:	4313      	orrs	r3, r2
 8006068:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68fa      	ldr	r2, [r7, #12]
 8006070:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a21      	ldr	r2, [pc, #132]	; (80060fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d022      	beq.n	80060c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006084:	d01d      	beq.n	80060c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a1d      	ldr	r2, [pc, #116]	; (8006100 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d018      	beq.n	80060c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a1b      	ldr	r2, [pc, #108]	; (8006104 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d013      	beq.n	80060c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a1a      	ldr	r2, [pc, #104]	; (8006108 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d00e      	beq.n	80060c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a18      	ldr	r2, [pc, #96]	; (800610c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d009      	beq.n	80060c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a17      	ldr	r2, [pc, #92]	; (8006110 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d004      	beq.n	80060c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a15      	ldr	r2, [pc, #84]	; (8006114 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d10c      	bne.n	80060dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	68ba      	ldr	r2, [r7, #8]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68ba      	ldr	r2, [r7, #8]
 80060da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2201      	movs	r2, #1
 80060e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060ec:	2300      	movs	r3, #0
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3714      	adds	r7, #20
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	40010000 	.word	0x40010000
 8006100:	40000400 	.word	0x40000400
 8006104:	40000800 	.word	0x40000800
 8006108:	40000c00 	.word	0x40000c00
 800610c:	40010400 	.word	0x40010400
 8006110:	40014000 	.word	0x40014000
 8006114:	40001800 	.word	0x40001800

08006118 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006118:	b480      	push	{r7}
 800611a:	b083      	sub	sp, #12
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006120:	bf00      	nop
 8006122:	370c      	adds	r7, #12
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800612c:	b480      	push	{r7}
 800612e:	b083      	sub	sp, #12
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006134:	bf00      	nop
 8006136:	370c      	adds	r7, #12
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr

08006140 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b082      	sub	sp, #8
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d101      	bne.n	8006152 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800614e:	2301      	movs	r3, #1
 8006150:	e03f      	b.n	80061d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006158:	b2db      	uxtb	r3, r3
 800615a:	2b00      	cmp	r3, #0
 800615c:	d106      	bne.n	800616c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f7fc fa94 	bl	8002694 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2224      	movs	r2, #36	; 0x24
 8006170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	68da      	ldr	r2, [r3, #12]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006182:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	f000 f9a7 	bl	80064d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	691a      	ldr	r2, [r3, #16]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006198:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	695a      	ldr	r2, [r3, #20]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80061a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	68da      	ldr	r2, [r3, #12]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80061b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2200      	movs	r2, #0
 80061be:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2220      	movs	r2, #32
 80061c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2220      	movs	r2, #32
 80061cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80061d0:	2300      	movs	r3, #0
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3708      	adds	r7, #8
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}

080061da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061da:	b580      	push	{r7, lr}
 80061dc:	b08a      	sub	sp, #40	; 0x28
 80061de:	af02      	add	r7, sp, #8
 80061e0:	60f8      	str	r0, [r7, #12]
 80061e2:	60b9      	str	r1, [r7, #8]
 80061e4:	603b      	str	r3, [r7, #0]
 80061e6:	4613      	mov	r3, r2
 80061e8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80061ea:	2300      	movs	r3, #0
 80061ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061f4:	b2db      	uxtb	r3, r3
 80061f6:	2b20      	cmp	r3, #32
 80061f8:	d17c      	bne.n	80062f4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d002      	beq.n	8006206 <HAL_UART_Transmit+0x2c>
 8006200:	88fb      	ldrh	r3, [r7, #6]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d101      	bne.n	800620a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006206:	2301      	movs	r3, #1
 8006208:	e075      	b.n	80062f6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006210:	2b01      	cmp	r3, #1
 8006212:	d101      	bne.n	8006218 <HAL_UART_Transmit+0x3e>
 8006214:	2302      	movs	r3, #2
 8006216:	e06e      	b.n	80062f6 <HAL_UART_Transmit+0x11c>
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2200      	movs	r2, #0
 8006224:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2221      	movs	r2, #33	; 0x21
 800622a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800622e:	f7fc fd61 	bl	8002cf4 <HAL_GetTick>
 8006232:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	88fa      	ldrh	r2, [r7, #6]
 8006238:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	88fa      	ldrh	r2, [r7, #6]
 800623e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006248:	d108      	bne.n	800625c <HAL_UART_Transmit+0x82>
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	691b      	ldr	r3, [r3, #16]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d104      	bne.n	800625c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006252:	2300      	movs	r3, #0
 8006254:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	61bb      	str	r3, [r7, #24]
 800625a:	e003      	b.n	8006264 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006260:	2300      	movs	r3, #0
 8006262:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2200      	movs	r2, #0
 8006268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800626c:	e02a      	b.n	80062c4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	9300      	str	r3, [sp, #0]
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	2200      	movs	r2, #0
 8006276:	2180      	movs	r1, #128	; 0x80
 8006278:	68f8      	ldr	r0, [r7, #12]
 800627a:	f000 f8e2 	bl	8006442 <UART_WaitOnFlagUntilTimeout>
 800627e:	4603      	mov	r3, r0
 8006280:	2b00      	cmp	r3, #0
 8006282:	d001      	beq.n	8006288 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006284:	2303      	movs	r3, #3
 8006286:	e036      	b.n	80062f6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d10b      	bne.n	80062a6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800628e:	69bb      	ldr	r3, [r7, #24]
 8006290:	881b      	ldrh	r3, [r3, #0]
 8006292:	461a      	mov	r2, r3
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800629c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800629e:	69bb      	ldr	r3, [r7, #24]
 80062a0:	3302      	adds	r3, #2
 80062a2:	61bb      	str	r3, [r7, #24]
 80062a4:	e007      	b.n	80062b6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80062a6:	69fb      	ldr	r3, [r7, #28]
 80062a8:	781a      	ldrb	r2, [r3, #0]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	3301      	adds	r3, #1
 80062b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	3b01      	subs	r3, #1
 80062be:	b29a      	uxth	r2, r3
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d1cf      	bne.n	800626e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	9300      	str	r3, [sp, #0]
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	2200      	movs	r2, #0
 80062d6:	2140      	movs	r1, #64	; 0x40
 80062d8:	68f8      	ldr	r0, [r7, #12]
 80062da:	f000 f8b2 	bl	8006442 <UART_WaitOnFlagUntilTimeout>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d001      	beq.n	80062e8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80062e4:	2303      	movs	r3, #3
 80062e6:	e006      	b.n	80062f6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2220      	movs	r2, #32
 80062ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80062f0:	2300      	movs	r3, #0
 80062f2:	e000      	b.n	80062f6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80062f4:	2302      	movs	r3, #2
  }
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3720      	adds	r7, #32
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}

080062fe <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062fe:	b580      	push	{r7, lr}
 8006300:	b08a      	sub	sp, #40	; 0x28
 8006302:	af02      	add	r7, sp, #8
 8006304:	60f8      	str	r0, [r7, #12]
 8006306:	60b9      	str	r1, [r7, #8]
 8006308:	603b      	str	r3, [r7, #0]
 800630a:	4613      	mov	r3, r2
 800630c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800630e:	2300      	movs	r3, #0
 8006310:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006318:	b2db      	uxtb	r3, r3
 800631a:	2b20      	cmp	r3, #32
 800631c:	f040 808c 	bne.w	8006438 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d002      	beq.n	800632c <HAL_UART_Receive+0x2e>
 8006326:	88fb      	ldrh	r3, [r7, #6]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d101      	bne.n	8006330 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	e084      	b.n	800643a <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006336:	2b01      	cmp	r3, #1
 8006338:	d101      	bne.n	800633e <HAL_UART_Receive+0x40>
 800633a:	2302      	movs	r3, #2
 800633c:	e07d      	b.n	800643a <HAL_UART_Receive+0x13c>
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2200      	movs	r2, #0
 800634a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2222      	movs	r2, #34	; 0x22
 8006350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2200      	movs	r2, #0
 8006358:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800635a:	f7fc fccb 	bl	8002cf4 <HAL_GetTick>
 800635e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	88fa      	ldrh	r2, [r7, #6]
 8006364:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	88fa      	ldrh	r2, [r7, #6]
 800636a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006374:	d108      	bne.n	8006388 <HAL_UART_Receive+0x8a>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	691b      	ldr	r3, [r3, #16]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d104      	bne.n	8006388 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800637e:	2300      	movs	r3, #0
 8006380:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	61bb      	str	r3, [r7, #24]
 8006386:	e003      	b.n	8006390 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800638c:	2300      	movs	r3, #0
 800638e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2200      	movs	r2, #0
 8006394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006398:	e043      	b.n	8006422 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	9300      	str	r3, [sp, #0]
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	2200      	movs	r2, #0
 80063a2:	2120      	movs	r1, #32
 80063a4:	68f8      	ldr	r0, [r7, #12]
 80063a6:	f000 f84c 	bl	8006442 <UART_WaitOnFlagUntilTimeout>
 80063aa:	4603      	mov	r3, r0
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d001      	beq.n	80063b4 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80063b0:	2303      	movs	r3, #3
 80063b2:	e042      	b.n	800643a <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80063b4:	69fb      	ldr	r3, [r7, #28]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d10c      	bne.n	80063d4 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063c6:	b29a      	uxth	r2, r3
 80063c8:	69bb      	ldr	r3, [r7, #24]
 80063ca:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80063cc:	69bb      	ldr	r3, [r7, #24]
 80063ce:	3302      	adds	r3, #2
 80063d0:	61bb      	str	r3, [r7, #24]
 80063d2:	e01f      	b.n	8006414 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063dc:	d007      	beq.n	80063ee <HAL_UART_Receive+0xf0>
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d10a      	bne.n	80063fc <HAL_UART_Receive+0xfe>
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d106      	bne.n	80063fc <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	b2da      	uxtb	r2, r3
 80063f6:	69fb      	ldr	r3, [r7, #28]
 80063f8:	701a      	strb	r2, [r3, #0]
 80063fa:	e008      	b.n	800640e <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	b2db      	uxtb	r3, r3
 8006404:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006408:	b2da      	uxtb	r2, r3
 800640a:	69fb      	ldr	r3, [r7, #28]
 800640c:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	3301      	adds	r3, #1
 8006412:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006418:	b29b      	uxth	r3, r3
 800641a:	3b01      	subs	r3, #1
 800641c:	b29a      	uxth	r2, r3
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006426:	b29b      	uxth	r3, r3
 8006428:	2b00      	cmp	r3, #0
 800642a:	d1b6      	bne.n	800639a <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2220      	movs	r2, #32
 8006430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8006434:	2300      	movs	r3, #0
 8006436:	e000      	b.n	800643a <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8006438:	2302      	movs	r3, #2
  }
}
 800643a:	4618      	mov	r0, r3
 800643c:	3720      	adds	r7, #32
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}

08006442 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006442:	b580      	push	{r7, lr}
 8006444:	b084      	sub	sp, #16
 8006446:	af00      	add	r7, sp, #0
 8006448:	60f8      	str	r0, [r7, #12]
 800644a:	60b9      	str	r1, [r7, #8]
 800644c:	603b      	str	r3, [r7, #0]
 800644e:	4613      	mov	r3, r2
 8006450:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006452:	e02c      	b.n	80064ae <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006454:	69bb      	ldr	r3, [r7, #24]
 8006456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645a:	d028      	beq.n	80064ae <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800645c:	69bb      	ldr	r3, [r7, #24]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d007      	beq.n	8006472 <UART_WaitOnFlagUntilTimeout+0x30>
 8006462:	f7fc fc47 	bl	8002cf4 <HAL_GetTick>
 8006466:	4602      	mov	r2, r0
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	1ad3      	subs	r3, r2, r3
 800646c:	69ba      	ldr	r2, [r7, #24]
 800646e:	429a      	cmp	r2, r3
 8006470:	d21d      	bcs.n	80064ae <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	68da      	ldr	r2, [r3, #12]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006480:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	695a      	ldr	r2, [r3, #20]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f022 0201 	bic.w	r2, r2, #1
 8006490:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2220      	movs	r2, #32
 8006496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2220      	movs	r2, #32
 800649e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2200      	movs	r2, #0
 80064a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80064aa:	2303      	movs	r3, #3
 80064ac:	e00f      	b.n	80064ce <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	4013      	ands	r3, r2
 80064b8:	68ba      	ldr	r2, [r7, #8]
 80064ba:	429a      	cmp	r2, r3
 80064bc:	bf0c      	ite	eq
 80064be:	2301      	moveq	r3, #1
 80064c0:	2300      	movne	r3, #0
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	461a      	mov	r2, r3
 80064c6:	79fb      	ldrb	r3, [r7, #7]
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d0c3      	beq.n	8006454 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80064cc:	2300      	movs	r3, #0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3710      	adds	r7, #16
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
	...

080064d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80064dc:	b0c0      	sub	sp, #256	; 0x100
 80064de:	af00      	add	r7, sp, #0
 80064e0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80064f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064f4:	68d9      	ldr	r1, [r3, #12]
 80064f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	ea40 0301 	orr.w	r3, r0, r1
 8006500:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006506:	689a      	ldr	r2, [r3, #8]
 8006508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	431a      	orrs	r2, r3
 8006510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006514:	695b      	ldr	r3, [r3, #20]
 8006516:	431a      	orrs	r2, r3
 8006518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800651c:	69db      	ldr	r3, [r3, #28]
 800651e:	4313      	orrs	r3, r2
 8006520:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006530:	f021 010c 	bic.w	r1, r1, #12
 8006534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800653e:	430b      	orrs	r3, r1
 8006540:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	695b      	ldr	r3, [r3, #20]
 800654a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800654e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006552:	6999      	ldr	r1, [r3, #24]
 8006554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006558:	681a      	ldr	r2, [r3, #0]
 800655a:	ea40 0301 	orr.w	r3, r0, r1
 800655e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	4b8f      	ldr	r3, [pc, #572]	; (80067a4 <UART_SetConfig+0x2cc>)
 8006568:	429a      	cmp	r2, r3
 800656a:	d005      	beq.n	8006578 <UART_SetConfig+0xa0>
 800656c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006570:	681a      	ldr	r2, [r3, #0]
 8006572:	4b8d      	ldr	r3, [pc, #564]	; (80067a8 <UART_SetConfig+0x2d0>)
 8006574:	429a      	cmp	r2, r3
 8006576:	d104      	bne.n	8006582 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006578:	f7fd fdbc 	bl	80040f4 <HAL_RCC_GetPCLK2Freq>
 800657c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006580:	e003      	b.n	800658a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006582:	f7fd fda3 	bl	80040cc <HAL_RCC_GetPCLK1Freq>
 8006586:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800658a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800658e:	69db      	ldr	r3, [r3, #28]
 8006590:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006594:	f040 810c 	bne.w	80067b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006598:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800659c:	2200      	movs	r2, #0
 800659e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80065a2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80065a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80065aa:	4622      	mov	r2, r4
 80065ac:	462b      	mov	r3, r5
 80065ae:	1891      	adds	r1, r2, r2
 80065b0:	65b9      	str	r1, [r7, #88]	; 0x58
 80065b2:	415b      	adcs	r3, r3
 80065b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80065b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80065ba:	4621      	mov	r1, r4
 80065bc:	eb12 0801 	adds.w	r8, r2, r1
 80065c0:	4629      	mov	r1, r5
 80065c2:	eb43 0901 	adc.w	r9, r3, r1
 80065c6:	f04f 0200 	mov.w	r2, #0
 80065ca:	f04f 0300 	mov.w	r3, #0
 80065ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80065d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80065d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80065da:	4690      	mov	r8, r2
 80065dc:	4699      	mov	r9, r3
 80065de:	4623      	mov	r3, r4
 80065e0:	eb18 0303 	adds.w	r3, r8, r3
 80065e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80065e8:	462b      	mov	r3, r5
 80065ea:	eb49 0303 	adc.w	r3, r9, r3
 80065ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80065f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80065fe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006602:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006606:	460b      	mov	r3, r1
 8006608:	18db      	adds	r3, r3, r3
 800660a:	653b      	str	r3, [r7, #80]	; 0x50
 800660c:	4613      	mov	r3, r2
 800660e:	eb42 0303 	adc.w	r3, r2, r3
 8006612:	657b      	str	r3, [r7, #84]	; 0x54
 8006614:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006618:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800661c:	f7fa fb54 	bl	8000cc8 <__aeabi_uldivmod>
 8006620:	4602      	mov	r2, r0
 8006622:	460b      	mov	r3, r1
 8006624:	4b61      	ldr	r3, [pc, #388]	; (80067ac <UART_SetConfig+0x2d4>)
 8006626:	fba3 2302 	umull	r2, r3, r3, r2
 800662a:	095b      	lsrs	r3, r3, #5
 800662c:	011c      	lsls	r4, r3, #4
 800662e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006632:	2200      	movs	r2, #0
 8006634:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006638:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800663c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006640:	4642      	mov	r2, r8
 8006642:	464b      	mov	r3, r9
 8006644:	1891      	adds	r1, r2, r2
 8006646:	64b9      	str	r1, [r7, #72]	; 0x48
 8006648:	415b      	adcs	r3, r3
 800664a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800664c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006650:	4641      	mov	r1, r8
 8006652:	eb12 0a01 	adds.w	sl, r2, r1
 8006656:	4649      	mov	r1, r9
 8006658:	eb43 0b01 	adc.w	fp, r3, r1
 800665c:	f04f 0200 	mov.w	r2, #0
 8006660:	f04f 0300 	mov.w	r3, #0
 8006664:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006668:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800666c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006670:	4692      	mov	sl, r2
 8006672:	469b      	mov	fp, r3
 8006674:	4643      	mov	r3, r8
 8006676:	eb1a 0303 	adds.w	r3, sl, r3
 800667a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800667e:	464b      	mov	r3, r9
 8006680:	eb4b 0303 	adc.w	r3, fp, r3
 8006684:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	2200      	movs	r2, #0
 8006690:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006694:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006698:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800669c:	460b      	mov	r3, r1
 800669e:	18db      	adds	r3, r3, r3
 80066a0:	643b      	str	r3, [r7, #64]	; 0x40
 80066a2:	4613      	mov	r3, r2
 80066a4:	eb42 0303 	adc.w	r3, r2, r3
 80066a8:	647b      	str	r3, [r7, #68]	; 0x44
 80066aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80066ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80066b2:	f7fa fb09 	bl	8000cc8 <__aeabi_uldivmod>
 80066b6:	4602      	mov	r2, r0
 80066b8:	460b      	mov	r3, r1
 80066ba:	4611      	mov	r1, r2
 80066bc:	4b3b      	ldr	r3, [pc, #236]	; (80067ac <UART_SetConfig+0x2d4>)
 80066be:	fba3 2301 	umull	r2, r3, r3, r1
 80066c2:	095b      	lsrs	r3, r3, #5
 80066c4:	2264      	movs	r2, #100	; 0x64
 80066c6:	fb02 f303 	mul.w	r3, r2, r3
 80066ca:	1acb      	subs	r3, r1, r3
 80066cc:	00db      	lsls	r3, r3, #3
 80066ce:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80066d2:	4b36      	ldr	r3, [pc, #216]	; (80067ac <UART_SetConfig+0x2d4>)
 80066d4:	fba3 2302 	umull	r2, r3, r3, r2
 80066d8:	095b      	lsrs	r3, r3, #5
 80066da:	005b      	lsls	r3, r3, #1
 80066dc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80066e0:	441c      	add	r4, r3
 80066e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80066e6:	2200      	movs	r2, #0
 80066e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80066ec:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80066f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80066f4:	4642      	mov	r2, r8
 80066f6:	464b      	mov	r3, r9
 80066f8:	1891      	adds	r1, r2, r2
 80066fa:	63b9      	str	r1, [r7, #56]	; 0x38
 80066fc:	415b      	adcs	r3, r3
 80066fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006700:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006704:	4641      	mov	r1, r8
 8006706:	1851      	adds	r1, r2, r1
 8006708:	6339      	str	r1, [r7, #48]	; 0x30
 800670a:	4649      	mov	r1, r9
 800670c:	414b      	adcs	r3, r1
 800670e:	637b      	str	r3, [r7, #52]	; 0x34
 8006710:	f04f 0200 	mov.w	r2, #0
 8006714:	f04f 0300 	mov.w	r3, #0
 8006718:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800671c:	4659      	mov	r1, fp
 800671e:	00cb      	lsls	r3, r1, #3
 8006720:	4651      	mov	r1, sl
 8006722:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006726:	4651      	mov	r1, sl
 8006728:	00ca      	lsls	r2, r1, #3
 800672a:	4610      	mov	r0, r2
 800672c:	4619      	mov	r1, r3
 800672e:	4603      	mov	r3, r0
 8006730:	4642      	mov	r2, r8
 8006732:	189b      	adds	r3, r3, r2
 8006734:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006738:	464b      	mov	r3, r9
 800673a:	460a      	mov	r2, r1
 800673c:	eb42 0303 	adc.w	r3, r2, r3
 8006740:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006750:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006754:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006758:	460b      	mov	r3, r1
 800675a:	18db      	adds	r3, r3, r3
 800675c:	62bb      	str	r3, [r7, #40]	; 0x28
 800675e:	4613      	mov	r3, r2
 8006760:	eb42 0303 	adc.w	r3, r2, r3
 8006764:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006766:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800676a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800676e:	f7fa faab 	bl	8000cc8 <__aeabi_uldivmod>
 8006772:	4602      	mov	r2, r0
 8006774:	460b      	mov	r3, r1
 8006776:	4b0d      	ldr	r3, [pc, #52]	; (80067ac <UART_SetConfig+0x2d4>)
 8006778:	fba3 1302 	umull	r1, r3, r3, r2
 800677c:	095b      	lsrs	r3, r3, #5
 800677e:	2164      	movs	r1, #100	; 0x64
 8006780:	fb01 f303 	mul.w	r3, r1, r3
 8006784:	1ad3      	subs	r3, r2, r3
 8006786:	00db      	lsls	r3, r3, #3
 8006788:	3332      	adds	r3, #50	; 0x32
 800678a:	4a08      	ldr	r2, [pc, #32]	; (80067ac <UART_SetConfig+0x2d4>)
 800678c:	fba2 2303 	umull	r2, r3, r2, r3
 8006790:	095b      	lsrs	r3, r3, #5
 8006792:	f003 0207 	and.w	r2, r3, #7
 8006796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4422      	add	r2, r4
 800679e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80067a0:	e105      	b.n	80069ae <UART_SetConfig+0x4d6>
 80067a2:	bf00      	nop
 80067a4:	40011000 	.word	0x40011000
 80067a8:	40011400 	.word	0x40011400
 80067ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80067b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067b4:	2200      	movs	r2, #0
 80067b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80067ba:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80067be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80067c2:	4642      	mov	r2, r8
 80067c4:	464b      	mov	r3, r9
 80067c6:	1891      	adds	r1, r2, r2
 80067c8:	6239      	str	r1, [r7, #32]
 80067ca:	415b      	adcs	r3, r3
 80067cc:	627b      	str	r3, [r7, #36]	; 0x24
 80067ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80067d2:	4641      	mov	r1, r8
 80067d4:	1854      	adds	r4, r2, r1
 80067d6:	4649      	mov	r1, r9
 80067d8:	eb43 0501 	adc.w	r5, r3, r1
 80067dc:	f04f 0200 	mov.w	r2, #0
 80067e0:	f04f 0300 	mov.w	r3, #0
 80067e4:	00eb      	lsls	r3, r5, #3
 80067e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80067ea:	00e2      	lsls	r2, r4, #3
 80067ec:	4614      	mov	r4, r2
 80067ee:	461d      	mov	r5, r3
 80067f0:	4643      	mov	r3, r8
 80067f2:	18e3      	adds	r3, r4, r3
 80067f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80067f8:	464b      	mov	r3, r9
 80067fa:	eb45 0303 	adc.w	r3, r5, r3
 80067fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	2200      	movs	r2, #0
 800680a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800680e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006812:	f04f 0200 	mov.w	r2, #0
 8006816:	f04f 0300 	mov.w	r3, #0
 800681a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800681e:	4629      	mov	r1, r5
 8006820:	008b      	lsls	r3, r1, #2
 8006822:	4621      	mov	r1, r4
 8006824:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006828:	4621      	mov	r1, r4
 800682a:	008a      	lsls	r2, r1, #2
 800682c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006830:	f7fa fa4a 	bl	8000cc8 <__aeabi_uldivmod>
 8006834:	4602      	mov	r2, r0
 8006836:	460b      	mov	r3, r1
 8006838:	4b60      	ldr	r3, [pc, #384]	; (80069bc <UART_SetConfig+0x4e4>)
 800683a:	fba3 2302 	umull	r2, r3, r3, r2
 800683e:	095b      	lsrs	r3, r3, #5
 8006840:	011c      	lsls	r4, r3, #4
 8006842:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006846:	2200      	movs	r2, #0
 8006848:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800684c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006850:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006854:	4642      	mov	r2, r8
 8006856:	464b      	mov	r3, r9
 8006858:	1891      	adds	r1, r2, r2
 800685a:	61b9      	str	r1, [r7, #24]
 800685c:	415b      	adcs	r3, r3
 800685e:	61fb      	str	r3, [r7, #28]
 8006860:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006864:	4641      	mov	r1, r8
 8006866:	1851      	adds	r1, r2, r1
 8006868:	6139      	str	r1, [r7, #16]
 800686a:	4649      	mov	r1, r9
 800686c:	414b      	adcs	r3, r1
 800686e:	617b      	str	r3, [r7, #20]
 8006870:	f04f 0200 	mov.w	r2, #0
 8006874:	f04f 0300 	mov.w	r3, #0
 8006878:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800687c:	4659      	mov	r1, fp
 800687e:	00cb      	lsls	r3, r1, #3
 8006880:	4651      	mov	r1, sl
 8006882:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006886:	4651      	mov	r1, sl
 8006888:	00ca      	lsls	r2, r1, #3
 800688a:	4610      	mov	r0, r2
 800688c:	4619      	mov	r1, r3
 800688e:	4603      	mov	r3, r0
 8006890:	4642      	mov	r2, r8
 8006892:	189b      	adds	r3, r3, r2
 8006894:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006898:	464b      	mov	r3, r9
 800689a:	460a      	mov	r2, r1
 800689c:	eb42 0303 	adc.w	r3, r2, r3
 80068a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80068a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	2200      	movs	r2, #0
 80068ac:	67bb      	str	r3, [r7, #120]	; 0x78
 80068ae:	67fa      	str	r2, [r7, #124]	; 0x7c
 80068b0:	f04f 0200 	mov.w	r2, #0
 80068b4:	f04f 0300 	mov.w	r3, #0
 80068b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80068bc:	4649      	mov	r1, r9
 80068be:	008b      	lsls	r3, r1, #2
 80068c0:	4641      	mov	r1, r8
 80068c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80068c6:	4641      	mov	r1, r8
 80068c8:	008a      	lsls	r2, r1, #2
 80068ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80068ce:	f7fa f9fb 	bl	8000cc8 <__aeabi_uldivmod>
 80068d2:	4602      	mov	r2, r0
 80068d4:	460b      	mov	r3, r1
 80068d6:	4b39      	ldr	r3, [pc, #228]	; (80069bc <UART_SetConfig+0x4e4>)
 80068d8:	fba3 1302 	umull	r1, r3, r3, r2
 80068dc:	095b      	lsrs	r3, r3, #5
 80068de:	2164      	movs	r1, #100	; 0x64
 80068e0:	fb01 f303 	mul.w	r3, r1, r3
 80068e4:	1ad3      	subs	r3, r2, r3
 80068e6:	011b      	lsls	r3, r3, #4
 80068e8:	3332      	adds	r3, #50	; 0x32
 80068ea:	4a34      	ldr	r2, [pc, #208]	; (80069bc <UART_SetConfig+0x4e4>)
 80068ec:	fba2 2303 	umull	r2, r3, r2, r3
 80068f0:	095b      	lsrs	r3, r3, #5
 80068f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80068f6:	441c      	add	r4, r3
 80068f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80068fc:	2200      	movs	r2, #0
 80068fe:	673b      	str	r3, [r7, #112]	; 0x70
 8006900:	677a      	str	r2, [r7, #116]	; 0x74
 8006902:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006906:	4642      	mov	r2, r8
 8006908:	464b      	mov	r3, r9
 800690a:	1891      	adds	r1, r2, r2
 800690c:	60b9      	str	r1, [r7, #8]
 800690e:	415b      	adcs	r3, r3
 8006910:	60fb      	str	r3, [r7, #12]
 8006912:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006916:	4641      	mov	r1, r8
 8006918:	1851      	adds	r1, r2, r1
 800691a:	6039      	str	r1, [r7, #0]
 800691c:	4649      	mov	r1, r9
 800691e:	414b      	adcs	r3, r1
 8006920:	607b      	str	r3, [r7, #4]
 8006922:	f04f 0200 	mov.w	r2, #0
 8006926:	f04f 0300 	mov.w	r3, #0
 800692a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800692e:	4659      	mov	r1, fp
 8006930:	00cb      	lsls	r3, r1, #3
 8006932:	4651      	mov	r1, sl
 8006934:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006938:	4651      	mov	r1, sl
 800693a:	00ca      	lsls	r2, r1, #3
 800693c:	4610      	mov	r0, r2
 800693e:	4619      	mov	r1, r3
 8006940:	4603      	mov	r3, r0
 8006942:	4642      	mov	r2, r8
 8006944:	189b      	adds	r3, r3, r2
 8006946:	66bb      	str	r3, [r7, #104]	; 0x68
 8006948:	464b      	mov	r3, r9
 800694a:	460a      	mov	r2, r1
 800694c:	eb42 0303 	adc.w	r3, r2, r3
 8006950:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	663b      	str	r3, [r7, #96]	; 0x60
 800695c:	667a      	str	r2, [r7, #100]	; 0x64
 800695e:	f04f 0200 	mov.w	r2, #0
 8006962:	f04f 0300 	mov.w	r3, #0
 8006966:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800696a:	4649      	mov	r1, r9
 800696c:	008b      	lsls	r3, r1, #2
 800696e:	4641      	mov	r1, r8
 8006970:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006974:	4641      	mov	r1, r8
 8006976:	008a      	lsls	r2, r1, #2
 8006978:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800697c:	f7fa f9a4 	bl	8000cc8 <__aeabi_uldivmod>
 8006980:	4602      	mov	r2, r0
 8006982:	460b      	mov	r3, r1
 8006984:	4b0d      	ldr	r3, [pc, #52]	; (80069bc <UART_SetConfig+0x4e4>)
 8006986:	fba3 1302 	umull	r1, r3, r3, r2
 800698a:	095b      	lsrs	r3, r3, #5
 800698c:	2164      	movs	r1, #100	; 0x64
 800698e:	fb01 f303 	mul.w	r3, r1, r3
 8006992:	1ad3      	subs	r3, r2, r3
 8006994:	011b      	lsls	r3, r3, #4
 8006996:	3332      	adds	r3, #50	; 0x32
 8006998:	4a08      	ldr	r2, [pc, #32]	; (80069bc <UART_SetConfig+0x4e4>)
 800699a:	fba2 2303 	umull	r2, r3, r2, r3
 800699e:	095b      	lsrs	r3, r3, #5
 80069a0:	f003 020f 	and.w	r2, r3, #15
 80069a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4422      	add	r2, r4
 80069ac:	609a      	str	r2, [r3, #8]
}
 80069ae:	bf00      	nop
 80069b0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80069b4:	46bd      	mov	sp, r7
 80069b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069ba:	bf00      	nop
 80069bc:	51eb851f 	.word	0x51eb851f

080069c0 <atoi>:
 80069c0:	220a      	movs	r2, #10
 80069c2:	2100      	movs	r1, #0
 80069c4:	f000 bd3e 	b.w	8007444 <strtol>

080069c8 <__errno>:
 80069c8:	4b01      	ldr	r3, [pc, #4]	; (80069d0 <__errno+0x8>)
 80069ca:	6818      	ldr	r0, [r3, #0]
 80069cc:	4770      	bx	lr
 80069ce:	bf00      	nop
 80069d0:	2000001c 	.word	0x2000001c

080069d4 <__libc_init_array>:
 80069d4:	b570      	push	{r4, r5, r6, lr}
 80069d6:	4d0d      	ldr	r5, [pc, #52]	; (8006a0c <__libc_init_array+0x38>)
 80069d8:	4c0d      	ldr	r4, [pc, #52]	; (8006a10 <__libc_init_array+0x3c>)
 80069da:	1b64      	subs	r4, r4, r5
 80069dc:	10a4      	asrs	r4, r4, #2
 80069de:	2600      	movs	r6, #0
 80069e0:	42a6      	cmp	r6, r4
 80069e2:	d109      	bne.n	80069f8 <__libc_init_array+0x24>
 80069e4:	4d0b      	ldr	r5, [pc, #44]	; (8006a14 <__libc_init_array+0x40>)
 80069e6:	4c0c      	ldr	r4, [pc, #48]	; (8006a18 <__libc_init_array+0x44>)
 80069e8:	f002 ff8e 	bl	8009908 <_init>
 80069ec:	1b64      	subs	r4, r4, r5
 80069ee:	10a4      	asrs	r4, r4, #2
 80069f0:	2600      	movs	r6, #0
 80069f2:	42a6      	cmp	r6, r4
 80069f4:	d105      	bne.n	8006a02 <__libc_init_array+0x2e>
 80069f6:	bd70      	pop	{r4, r5, r6, pc}
 80069f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80069fc:	4798      	blx	r3
 80069fe:	3601      	adds	r6, #1
 8006a00:	e7ee      	b.n	80069e0 <__libc_init_array+0xc>
 8006a02:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a06:	4798      	blx	r3
 8006a08:	3601      	adds	r6, #1
 8006a0a:	e7f2      	b.n	80069f2 <__libc_init_array+0x1e>
 8006a0c:	08009da4 	.word	0x08009da4
 8006a10:	08009da4 	.word	0x08009da4
 8006a14:	08009da4 	.word	0x08009da4
 8006a18:	08009da8 	.word	0x08009da8

08006a1c <memset>:
 8006a1c:	4402      	add	r2, r0
 8006a1e:	4603      	mov	r3, r0
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d100      	bne.n	8006a26 <memset+0xa>
 8006a24:	4770      	bx	lr
 8006a26:	f803 1b01 	strb.w	r1, [r3], #1
 8006a2a:	e7f9      	b.n	8006a20 <memset+0x4>

08006a2c <__cvt>:
 8006a2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a30:	ec55 4b10 	vmov	r4, r5, d0
 8006a34:	2d00      	cmp	r5, #0
 8006a36:	460e      	mov	r6, r1
 8006a38:	4619      	mov	r1, r3
 8006a3a:	462b      	mov	r3, r5
 8006a3c:	bfbb      	ittet	lt
 8006a3e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006a42:	461d      	movlt	r5, r3
 8006a44:	2300      	movge	r3, #0
 8006a46:	232d      	movlt	r3, #45	; 0x2d
 8006a48:	700b      	strb	r3, [r1, #0]
 8006a4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a4c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006a50:	4691      	mov	r9, r2
 8006a52:	f023 0820 	bic.w	r8, r3, #32
 8006a56:	bfbc      	itt	lt
 8006a58:	4622      	movlt	r2, r4
 8006a5a:	4614      	movlt	r4, r2
 8006a5c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a60:	d005      	beq.n	8006a6e <__cvt+0x42>
 8006a62:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006a66:	d100      	bne.n	8006a6a <__cvt+0x3e>
 8006a68:	3601      	adds	r6, #1
 8006a6a:	2102      	movs	r1, #2
 8006a6c:	e000      	b.n	8006a70 <__cvt+0x44>
 8006a6e:	2103      	movs	r1, #3
 8006a70:	ab03      	add	r3, sp, #12
 8006a72:	9301      	str	r3, [sp, #4]
 8006a74:	ab02      	add	r3, sp, #8
 8006a76:	9300      	str	r3, [sp, #0]
 8006a78:	ec45 4b10 	vmov	d0, r4, r5
 8006a7c:	4653      	mov	r3, sl
 8006a7e:	4632      	mov	r2, r6
 8006a80:	f000 fd76 	bl	8007570 <_dtoa_r>
 8006a84:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006a88:	4607      	mov	r7, r0
 8006a8a:	d102      	bne.n	8006a92 <__cvt+0x66>
 8006a8c:	f019 0f01 	tst.w	r9, #1
 8006a90:	d022      	beq.n	8006ad8 <__cvt+0xac>
 8006a92:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a96:	eb07 0906 	add.w	r9, r7, r6
 8006a9a:	d110      	bne.n	8006abe <__cvt+0x92>
 8006a9c:	783b      	ldrb	r3, [r7, #0]
 8006a9e:	2b30      	cmp	r3, #48	; 0x30
 8006aa0:	d10a      	bne.n	8006ab8 <__cvt+0x8c>
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	4620      	mov	r0, r4
 8006aa8:	4629      	mov	r1, r5
 8006aaa:	f7fa f82d 	bl	8000b08 <__aeabi_dcmpeq>
 8006aae:	b918      	cbnz	r0, 8006ab8 <__cvt+0x8c>
 8006ab0:	f1c6 0601 	rsb	r6, r6, #1
 8006ab4:	f8ca 6000 	str.w	r6, [sl]
 8006ab8:	f8da 3000 	ldr.w	r3, [sl]
 8006abc:	4499      	add	r9, r3
 8006abe:	2200      	movs	r2, #0
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	4620      	mov	r0, r4
 8006ac4:	4629      	mov	r1, r5
 8006ac6:	f7fa f81f 	bl	8000b08 <__aeabi_dcmpeq>
 8006aca:	b108      	cbz	r0, 8006ad0 <__cvt+0xa4>
 8006acc:	f8cd 900c 	str.w	r9, [sp, #12]
 8006ad0:	2230      	movs	r2, #48	; 0x30
 8006ad2:	9b03      	ldr	r3, [sp, #12]
 8006ad4:	454b      	cmp	r3, r9
 8006ad6:	d307      	bcc.n	8006ae8 <__cvt+0xbc>
 8006ad8:	9b03      	ldr	r3, [sp, #12]
 8006ada:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006adc:	1bdb      	subs	r3, r3, r7
 8006ade:	4638      	mov	r0, r7
 8006ae0:	6013      	str	r3, [r2, #0]
 8006ae2:	b004      	add	sp, #16
 8006ae4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ae8:	1c59      	adds	r1, r3, #1
 8006aea:	9103      	str	r1, [sp, #12]
 8006aec:	701a      	strb	r2, [r3, #0]
 8006aee:	e7f0      	b.n	8006ad2 <__cvt+0xa6>

08006af0 <__exponent>:
 8006af0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006af2:	4603      	mov	r3, r0
 8006af4:	2900      	cmp	r1, #0
 8006af6:	bfb8      	it	lt
 8006af8:	4249      	neglt	r1, r1
 8006afa:	f803 2b02 	strb.w	r2, [r3], #2
 8006afe:	bfb4      	ite	lt
 8006b00:	222d      	movlt	r2, #45	; 0x2d
 8006b02:	222b      	movge	r2, #43	; 0x2b
 8006b04:	2909      	cmp	r1, #9
 8006b06:	7042      	strb	r2, [r0, #1]
 8006b08:	dd2a      	ble.n	8006b60 <__exponent+0x70>
 8006b0a:	f10d 0407 	add.w	r4, sp, #7
 8006b0e:	46a4      	mov	ip, r4
 8006b10:	270a      	movs	r7, #10
 8006b12:	46a6      	mov	lr, r4
 8006b14:	460a      	mov	r2, r1
 8006b16:	fb91 f6f7 	sdiv	r6, r1, r7
 8006b1a:	fb07 1516 	mls	r5, r7, r6, r1
 8006b1e:	3530      	adds	r5, #48	; 0x30
 8006b20:	2a63      	cmp	r2, #99	; 0x63
 8006b22:	f104 34ff 	add.w	r4, r4, #4294967295
 8006b26:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006b2a:	4631      	mov	r1, r6
 8006b2c:	dcf1      	bgt.n	8006b12 <__exponent+0x22>
 8006b2e:	3130      	adds	r1, #48	; 0x30
 8006b30:	f1ae 0502 	sub.w	r5, lr, #2
 8006b34:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006b38:	1c44      	adds	r4, r0, #1
 8006b3a:	4629      	mov	r1, r5
 8006b3c:	4561      	cmp	r1, ip
 8006b3e:	d30a      	bcc.n	8006b56 <__exponent+0x66>
 8006b40:	f10d 0209 	add.w	r2, sp, #9
 8006b44:	eba2 020e 	sub.w	r2, r2, lr
 8006b48:	4565      	cmp	r5, ip
 8006b4a:	bf88      	it	hi
 8006b4c:	2200      	movhi	r2, #0
 8006b4e:	4413      	add	r3, r2
 8006b50:	1a18      	subs	r0, r3, r0
 8006b52:	b003      	add	sp, #12
 8006b54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b5a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006b5e:	e7ed      	b.n	8006b3c <__exponent+0x4c>
 8006b60:	2330      	movs	r3, #48	; 0x30
 8006b62:	3130      	adds	r1, #48	; 0x30
 8006b64:	7083      	strb	r3, [r0, #2]
 8006b66:	70c1      	strb	r1, [r0, #3]
 8006b68:	1d03      	adds	r3, r0, #4
 8006b6a:	e7f1      	b.n	8006b50 <__exponent+0x60>

08006b6c <_printf_float>:
 8006b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b70:	ed2d 8b02 	vpush	{d8}
 8006b74:	b08d      	sub	sp, #52	; 0x34
 8006b76:	460c      	mov	r4, r1
 8006b78:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006b7c:	4616      	mov	r6, r2
 8006b7e:	461f      	mov	r7, r3
 8006b80:	4605      	mov	r5, r0
 8006b82:	f001 fae3 	bl	800814c <_localeconv_r>
 8006b86:	f8d0 a000 	ldr.w	sl, [r0]
 8006b8a:	4650      	mov	r0, sl
 8006b8c:	f7f9 fb40 	bl	8000210 <strlen>
 8006b90:	2300      	movs	r3, #0
 8006b92:	930a      	str	r3, [sp, #40]	; 0x28
 8006b94:	6823      	ldr	r3, [r4, #0]
 8006b96:	9305      	str	r3, [sp, #20]
 8006b98:	f8d8 3000 	ldr.w	r3, [r8]
 8006b9c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006ba0:	3307      	adds	r3, #7
 8006ba2:	f023 0307 	bic.w	r3, r3, #7
 8006ba6:	f103 0208 	add.w	r2, r3, #8
 8006baa:	f8c8 2000 	str.w	r2, [r8]
 8006bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006bb6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006bba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006bbe:	9307      	str	r3, [sp, #28]
 8006bc0:	f8cd 8018 	str.w	r8, [sp, #24]
 8006bc4:	ee08 0a10 	vmov	s16, r0
 8006bc8:	4b9f      	ldr	r3, [pc, #636]	; (8006e48 <_printf_float+0x2dc>)
 8006bca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bce:	f04f 32ff 	mov.w	r2, #4294967295
 8006bd2:	f7f9 ffcb 	bl	8000b6c <__aeabi_dcmpun>
 8006bd6:	bb88      	cbnz	r0, 8006c3c <_printf_float+0xd0>
 8006bd8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bdc:	4b9a      	ldr	r3, [pc, #616]	; (8006e48 <_printf_float+0x2dc>)
 8006bde:	f04f 32ff 	mov.w	r2, #4294967295
 8006be2:	f7f9 ffa5 	bl	8000b30 <__aeabi_dcmple>
 8006be6:	bb48      	cbnz	r0, 8006c3c <_printf_float+0xd0>
 8006be8:	2200      	movs	r2, #0
 8006bea:	2300      	movs	r3, #0
 8006bec:	4640      	mov	r0, r8
 8006bee:	4649      	mov	r1, r9
 8006bf0:	f7f9 ff94 	bl	8000b1c <__aeabi_dcmplt>
 8006bf4:	b110      	cbz	r0, 8006bfc <_printf_float+0x90>
 8006bf6:	232d      	movs	r3, #45	; 0x2d
 8006bf8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bfc:	4b93      	ldr	r3, [pc, #588]	; (8006e4c <_printf_float+0x2e0>)
 8006bfe:	4894      	ldr	r0, [pc, #592]	; (8006e50 <_printf_float+0x2e4>)
 8006c00:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006c04:	bf94      	ite	ls
 8006c06:	4698      	movls	r8, r3
 8006c08:	4680      	movhi	r8, r0
 8006c0a:	2303      	movs	r3, #3
 8006c0c:	6123      	str	r3, [r4, #16]
 8006c0e:	9b05      	ldr	r3, [sp, #20]
 8006c10:	f023 0204 	bic.w	r2, r3, #4
 8006c14:	6022      	str	r2, [r4, #0]
 8006c16:	f04f 0900 	mov.w	r9, #0
 8006c1a:	9700      	str	r7, [sp, #0]
 8006c1c:	4633      	mov	r3, r6
 8006c1e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006c20:	4621      	mov	r1, r4
 8006c22:	4628      	mov	r0, r5
 8006c24:	f000 f9d8 	bl	8006fd8 <_printf_common>
 8006c28:	3001      	adds	r0, #1
 8006c2a:	f040 8090 	bne.w	8006d4e <_printf_float+0x1e2>
 8006c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c32:	b00d      	add	sp, #52	; 0x34
 8006c34:	ecbd 8b02 	vpop	{d8}
 8006c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c3c:	4642      	mov	r2, r8
 8006c3e:	464b      	mov	r3, r9
 8006c40:	4640      	mov	r0, r8
 8006c42:	4649      	mov	r1, r9
 8006c44:	f7f9 ff92 	bl	8000b6c <__aeabi_dcmpun>
 8006c48:	b140      	cbz	r0, 8006c5c <_printf_float+0xf0>
 8006c4a:	464b      	mov	r3, r9
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	bfbc      	itt	lt
 8006c50:	232d      	movlt	r3, #45	; 0x2d
 8006c52:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006c56:	487f      	ldr	r0, [pc, #508]	; (8006e54 <_printf_float+0x2e8>)
 8006c58:	4b7f      	ldr	r3, [pc, #508]	; (8006e58 <_printf_float+0x2ec>)
 8006c5a:	e7d1      	b.n	8006c00 <_printf_float+0x94>
 8006c5c:	6863      	ldr	r3, [r4, #4]
 8006c5e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006c62:	9206      	str	r2, [sp, #24]
 8006c64:	1c5a      	adds	r2, r3, #1
 8006c66:	d13f      	bne.n	8006ce8 <_printf_float+0x17c>
 8006c68:	2306      	movs	r3, #6
 8006c6a:	6063      	str	r3, [r4, #4]
 8006c6c:	9b05      	ldr	r3, [sp, #20]
 8006c6e:	6861      	ldr	r1, [r4, #4]
 8006c70:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006c74:	2300      	movs	r3, #0
 8006c76:	9303      	str	r3, [sp, #12]
 8006c78:	ab0a      	add	r3, sp, #40	; 0x28
 8006c7a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006c7e:	ab09      	add	r3, sp, #36	; 0x24
 8006c80:	ec49 8b10 	vmov	d0, r8, r9
 8006c84:	9300      	str	r3, [sp, #0]
 8006c86:	6022      	str	r2, [r4, #0]
 8006c88:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006c8c:	4628      	mov	r0, r5
 8006c8e:	f7ff fecd 	bl	8006a2c <__cvt>
 8006c92:	9b06      	ldr	r3, [sp, #24]
 8006c94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c96:	2b47      	cmp	r3, #71	; 0x47
 8006c98:	4680      	mov	r8, r0
 8006c9a:	d108      	bne.n	8006cae <_printf_float+0x142>
 8006c9c:	1cc8      	adds	r0, r1, #3
 8006c9e:	db02      	blt.n	8006ca6 <_printf_float+0x13a>
 8006ca0:	6863      	ldr	r3, [r4, #4]
 8006ca2:	4299      	cmp	r1, r3
 8006ca4:	dd41      	ble.n	8006d2a <_printf_float+0x1be>
 8006ca6:	f1ab 0b02 	sub.w	fp, fp, #2
 8006caa:	fa5f fb8b 	uxtb.w	fp, fp
 8006cae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006cb2:	d820      	bhi.n	8006cf6 <_printf_float+0x18a>
 8006cb4:	3901      	subs	r1, #1
 8006cb6:	465a      	mov	r2, fp
 8006cb8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006cbc:	9109      	str	r1, [sp, #36]	; 0x24
 8006cbe:	f7ff ff17 	bl	8006af0 <__exponent>
 8006cc2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006cc4:	1813      	adds	r3, r2, r0
 8006cc6:	2a01      	cmp	r2, #1
 8006cc8:	4681      	mov	r9, r0
 8006cca:	6123      	str	r3, [r4, #16]
 8006ccc:	dc02      	bgt.n	8006cd4 <_printf_float+0x168>
 8006cce:	6822      	ldr	r2, [r4, #0]
 8006cd0:	07d2      	lsls	r2, r2, #31
 8006cd2:	d501      	bpl.n	8006cd8 <_printf_float+0x16c>
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	6123      	str	r3, [r4, #16]
 8006cd8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d09c      	beq.n	8006c1a <_printf_float+0xae>
 8006ce0:	232d      	movs	r3, #45	; 0x2d
 8006ce2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ce6:	e798      	b.n	8006c1a <_printf_float+0xae>
 8006ce8:	9a06      	ldr	r2, [sp, #24]
 8006cea:	2a47      	cmp	r2, #71	; 0x47
 8006cec:	d1be      	bne.n	8006c6c <_printf_float+0x100>
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1bc      	bne.n	8006c6c <_printf_float+0x100>
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	e7b9      	b.n	8006c6a <_printf_float+0xfe>
 8006cf6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006cfa:	d118      	bne.n	8006d2e <_printf_float+0x1c2>
 8006cfc:	2900      	cmp	r1, #0
 8006cfe:	6863      	ldr	r3, [r4, #4]
 8006d00:	dd0b      	ble.n	8006d1a <_printf_float+0x1ae>
 8006d02:	6121      	str	r1, [r4, #16]
 8006d04:	b913      	cbnz	r3, 8006d0c <_printf_float+0x1a0>
 8006d06:	6822      	ldr	r2, [r4, #0]
 8006d08:	07d0      	lsls	r0, r2, #31
 8006d0a:	d502      	bpl.n	8006d12 <_printf_float+0x1a6>
 8006d0c:	3301      	adds	r3, #1
 8006d0e:	440b      	add	r3, r1
 8006d10:	6123      	str	r3, [r4, #16]
 8006d12:	65a1      	str	r1, [r4, #88]	; 0x58
 8006d14:	f04f 0900 	mov.w	r9, #0
 8006d18:	e7de      	b.n	8006cd8 <_printf_float+0x16c>
 8006d1a:	b913      	cbnz	r3, 8006d22 <_printf_float+0x1b6>
 8006d1c:	6822      	ldr	r2, [r4, #0]
 8006d1e:	07d2      	lsls	r2, r2, #31
 8006d20:	d501      	bpl.n	8006d26 <_printf_float+0x1ba>
 8006d22:	3302      	adds	r3, #2
 8006d24:	e7f4      	b.n	8006d10 <_printf_float+0x1a4>
 8006d26:	2301      	movs	r3, #1
 8006d28:	e7f2      	b.n	8006d10 <_printf_float+0x1a4>
 8006d2a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006d2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d30:	4299      	cmp	r1, r3
 8006d32:	db05      	blt.n	8006d40 <_printf_float+0x1d4>
 8006d34:	6823      	ldr	r3, [r4, #0]
 8006d36:	6121      	str	r1, [r4, #16]
 8006d38:	07d8      	lsls	r0, r3, #31
 8006d3a:	d5ea      	bpl.n	8006d12 <_printf_float+0x1a6>
 8006d3c:	1c4b      	adds	r3, r1, #1
 8006d3e:	e7e7      	b.n	8006d10 <_printf_float+0x1a4>
 8006d40:	2900      	cmp	r1, #0
 8006d42:	bfd4      	ite	le
 8006d44:	f1c1 0202 	rsble	r2, r1, #2
 8006d48:	2201      	movgt	r2, #1
 8006d4a:	4413      	add	r3, r2
 8006d4c:	e7e0      	b.n	8006d10 <_printf_float+0x1a4>
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	055a      	lsls	r2, r3, #21
 8006d52:	d407      	bmi.n	8006d64 <_printf_float+0x1f8>
 8006d54:	6923      	ldr	r3, [r4, #16]
 8006d56:	4642      	mov	r2, r8
 8006d58:	4631      	mov	r1, r6
 8006d5a:	4628      	mov	r0, r5
 8006d5c:	47b8      	blx	r7
 8006d5e:	3001      	adds	r0, #1
 8006d60:	d12c      	bne.n	8006dbc <_printf_float+0x250>
 8006d62:	e764      	b.n	8006c2e <_printf_float+0xc2>
 8006d64:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006d68:	f240 80e0 	bls.w	8006f2c <_printf_float+0x3c0>
 8006d6c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d70:	2200      	movs	r2, #0
 8006d72:	2300      	movs	r3, #0
 8006d74:	f7f9 fec8 	bl	8000b08 <__aeabi_dcmpeq>
 8006d78:	2800      	cmp	r0, #0
 8006d7a:	d034      	beq.n	8006de6 <_printf_float+0x27a>
 8006d7c:	4a37      	ldr	r2, [pc, #220]	; (8006e5c <_printf_float+0x2f0>)
 8006d7e:	2301      	movs	r3, #1
 8006d80:	4631      	mov	r1, r6
 8006d82:	4628      	mov	r0, r5
 8006d84:	47b8      	blx	r7
 8006d86:	3001      	adds	r0, #1
 8006d88:	f43f af51 	beq.w	8006c2e <_printf_float+0xc2>
 8006d8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d90:	429a      	cmp	r2, r3
 8006d92:	db02      	blt.n	8006d9a <_printf_float+0x22e>
 8006d94:	6823      	ldr	r3, [r4, #0]
 8006d96:	07d8      	lsls	r0, r3, #31
 8006d98:	d510      	bpl.n	8006dbc <_printf_float+0x250>
 8006d9a:	ee18 3a10 	vmov	r3, s16
 8006d9e:	4652      	mov	r2, sl
 8006da0:	4631      	mov	r1, r6
 8006da2:	4628      	mov	r0, r5
 8006da4:	47b8      	blx	r7
 8006da6:	3001      	adds	r0, #1
 8006da8:	f43f af41 	beq.w	8006c2e <_printf_float+0xc2>
 8006dac:	f04f 0800 	mov.w	r8, #0
 8006db0:	f104 091a 	add.w	r9, r4, #26
 8006db4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006db6:	3b01      	subs	r3, #1
 8006db8:	4543      	cmp	r3, r8
 8006dba:	dc09      	bgt.n	8006dd0 <_printf_float+0x264>
 8006dbc:	6823      	ldr	r3, [r4, #0]
 8006dbe:	079b      	lsls	r3, r3, #30
 8006dc0:	f100 8105 	bmi.w	8006fce <_printf_float+0x462>
 8006dc4:	68e0      	ldr	r0, [r4, #12]
 8006dc6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dc8:	4298      	cmp	r0, r3
 8006dca:	bfb8      	it	lt
 8006dcc:	4618      	movlt	r0, r3
 8006dce:	e730      	b.n	8006c32 <_printf_float+0xc6>
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	464a      	mov	r2, r9
 8006dd4:	4631      	mov	r1, r6
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	47b8      	blx	r7
 8006dda:	3001      	adds	r0, #1
 8006ddc:	f43f af27 	beq.w	8006c2e <_printf_float+0xc2>
 8006de0:	f108 0801 	add.w	r8, r8, #1
 8006de4:	e7e6      	b.n	8006db4 <_printf_float+0x248>
 8006de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	dc39      	bgt.n	8006e60 <_printf_float+0x2f4>
 8006dec:	4a1b      	ldr	r2, [pc, #108]	; (8006e5c <_printf_float+0x2f0>)
 8006dee:	2301      	movs	r3, #1
 8006df0:	4631      	mov	r1, r6
 8006df2:	4628      	mov	r0, r5
 8006df4:	47b8      	blx	r7
 8006df6:	3001      	adds	r0, #1
 8006df8:	f43f af19 	beq.w	8006c2e <_printf_float+0xc2>
 8006dfc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e00:	4313      	orrs	r3, r2
 8006e02:	d102      	bne.n	8006e0a <_printf_float+0x29e>
 8006e04:	6823      	ldr	r3, [r4, #0]
 8006e06:	07d9      	lsls	r1, r3, #31
 8006e08:	d5d8      	bpl.n	8006dbc <_printf_float+0x250>
 8006e0a:	ee18 3a10 	vmov	r3, s16
 8006e0e:	4652      	mov	r2, sl
 8006e10:	4631      	mov	r1, r6
 8006e12:	4628      	mov	r0, r5
 8006e14:	47b8      	blx	r7
 8006e16:	3001      	adds	r0, #1
 8006e18:	f43f af09 	beq.w	8006c2e <_printf_float+0xc2>
 8006e1c:	f04f 0900 	mov.w	r9, #0
 8006e20:	f104 0a1a 	add.w	sl, r4, #26
 8006e24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e26:	425b      	negs	r3, r3
 8006e28:	454b      	cmp	r3, r9
 8006e2a:	dc01      	bgt.n	8006e30 <_printf_float+0x2c4>
 8006e2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e2e:	e792      	b.n	8006d56 <_printf_float+0x1ea>
 8006e30:	2301      	movs	r3, #1
 8006e32:	4652      	mov	r2, sl
 8006e34:	4631      	mov	r1, r6
 8006e36:	4628      	mov	r0, r5
 8006e38:	47b8      	blx	r7
 8006e3a:	3001      	adds	r0, #1
 8006e3c:	f43f aef7 	beq.w	8006c2e <_printf_float+0xc2>
 8006e40:	f109 0901 	add.w	r9, r9, #1
 8006e44:	e7ee      	b.n	8006e24 <_printf_float+0x2b8>
 8006e46:	bf00      	nop
 8006e48:	7fefffff 	.word	0x7fefffff
 8006e4c:	080099c0 	.word	0x080099c0
 8006e50:	080099c4 	.word	0x080099c4
 8006e54:	080099cc 	.word	0x080099cc
 8006e58:	080099c8 	.word	0x080099c8
 8006e5c:	080099d0 	.word	0x080099d0
 8006e60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e64:	429a      	cmp	r2, r3
 8006e66:	bfa8      	it	ge
 8006e68:	461a      	movge	r2, r3
 8006e6a:	2a00      	cmp	r2, #0
 8006e6c:	4691      	mov	r9, r2
 8006e6e:	dc37      	bgt.n	8006ee0 <_printf_float+0x374>
 8006e70:	f04f 0b00 	mov.w	fp, #0
 8006e74:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e78:	f104 021a 	add.w	r2, r4, #26
 8006e7c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e7e:	9305      	str	r3, [sp, #20]
 8006e80:	eba3 0309 	sub.w	r3, r3, r9
 8006e84:	455b      	cmp	r3, fp
 8006e86:	dc33      	bgt.n	8006ef0 <_printf_float+0x384>
 8006e88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	db3b      	blt.n	8006f08 <_printf_float+0x39c>
 8006e90:	6823      	ldr	r3, [r4, #0]
 8006e92:	07da      	lsls	r2, r3, #31
 8006e94:	d438      	bmi.n	8006f08 <_printf_float+0x39c>
 8006e96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e98:	9a05      	ldr	r2, [sp, #20]
 8006e9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e9c:	1a9a      	subs	r2, r3, r2
 8006e9e:	eba3 0901 	sub.w	r9, r3, r1
 8006ea2:	4591      	cmp	r9, r2
 8006ea4:	bfa8      	it	ge
 8006ea6:	4691      	movge	r9, r2
 8006ea8:	f1b9 0f00 	cmp.w	r9, #0
 8006eac:	dc35      	bgt.n	8006f1a <_printf_float+0x3ae>
 8006eae:	f04f 0800 	mov.w	r8, #0
 8006eb2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006eb6:	f104 0a1a 	add.w	sl, r4, #26
 8006eba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ebe:	1a9b      	subs	r3, r3, r2
 8006ec0:	eba3 0309 	sub.w	r3, r3, r9
 8006ec4:	4543      	cmp	r3, r8
 8006ec6:	f77f af79 	ble.w	8006dbc <_printf_float+0x250>
 8006eca:	2301      	movs	r3, #1
 8006ecc:	4652      	mov	r2, sl
 8006ece:	4631      	mov	r1, r6
 8006ed0:	4628      	mov	r0, r5
 8006ed2:	47b8      	blx	r7
 8006ed4:	3001      	adds	r0, #1
 8006ed6:	f43f aeaa 	beq.w	8006c2e <_printf_float+0xc2>
 8006eda:	f108 0801 	add.w	r8, r8, #1
 8006ede:	e7ec      	b.n	8006eba <_printf_float+0x34e>
 8006ee0:	4613      	mov	r3, r2
 8006ee2:	4631      	mov	r1, r6
 8006ee4:	4642      	mov	r2, r8
 8006ee6:	4628      	mov	r0, r5
 8006ee8:	47b8      	blx	r7
 8006eea:	3001      	adds	r0, #1
 8006eec:	d1c0      	bne.n	8006e70 <_printf_float+0x304>
 8006eee:	e69e      	b.n	8006c2e <_printf_float+0xc2>
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	4631      	mov	r1, r6
 8006ef4:	4628      	mov	r0, r5
 8006ef6:	9205      	str	r2, [sp, #20]
 8006ef8:	47b8      	blx	r7
 8006efa:	3001      	adds	r0, #1
 8006efc:	f43f ae97 	beq.w	8006c2e <_printf_float+0xc2>
 8006f00:	9a05      	ldr	r2, [sp, #20]
 8006f02:	f10b 0b01 	add.w	fp, fp, #1
 8006f06:	e7b9      	b.n	8006e7c <_printf_float+0x310>
 8006f08:	ee18 3a10 	vmov	r3, s16
 8006f0c:	4652      	mov	r2, sl
 8006f0e:	4631      	mov	r1, r6
 8006f10:	4628      	mov	r0, r5
 8006f12:	47b8      	blx	r7
 8006f14:	3001      	adds	r0, #1
 8006f16:	d1be      	bne.n	8006e96 <_printf_float+0x32a>
 8006f18:	e689      	b.n	8006c2e <_printf_float+0xc2>
 8006f1a:	9a05      	ldr	r2, [sp, #20]
 8006f1c:	464b      	mov	r3, r9
 8006f1e:	4442      	add	r2, r8
 8006f20:	4631      	mov	r1, r6
 8006f22:	4628      	mov	r0, r5
 8006f24:	47b8      	blx	r7
 8006f26:	3001      	adds	r0, #1
 8006f28:	d1c1      	bne.n	8006eae <_printf_float+0x342>
 8006f2a:	e680      	b.n	8006c2e <_printf_float+0xc2>
 8006f2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f2e:	2a01      	cmp	r2, #1
 8006f30:	dc01      	bgt.n	8006f36 <_printf_float+0x3ca>
 8006f32:	07db      	lsls	r3, r3, #31
 8006f34:	d538      	bpl.n	8006fa8 <_printf_float+0x43c>
 8006f36:	2301      	movs	r3, #1
 8006f38:	4642      	mov	r2, r8
 8006f3a:	4631      	mov	r1, r6
 8006f3c:	4628      	mov	r0, r5
 8006f3e:	47b8      	blx	r7
 8006f40:	3001      	adds	r0, #1
 8006f42:	f43f ae74 	beq.w	8006c2e <_printf_float+0xc2>
 8006f46:	ee18 3a10 	vmov	r3, s16
 8006f4a:	4652      	mov	r2, sl
 8006f4c:	4631      	mov	r1, r6
 8006f4e:	4628      	mov	r0, r5
 8006f50:	47b8      	blx	r7
 8006f52:	3001      	adds	r0, #1
 8006f54:	f43f ae6b 	beq.w	8006c2e <_printf_float+0xc2>
 8006f58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	2300      	movs	r3, #0
 8006f60:	f7f9 fdd2 	bl	8000b08 <__aeabi_dcmpeq>
 8006f64:	b9d8      	cbnz	r0, 8006f9e <_printf_float+0x432>
 8006f66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f68:	f108 0201 	add.w	r2, r8, #1
 8006f6c:	3b01      	subs	r3, #1
 8006f6e:	4631      	mov	r1, r6
 8006f70:	4628      	mov	r0, r5
 8006f72:	47b8      	blx	r7
 8006f74:	3001      	adds	r0, #1
 8006f76:	d10e      	bne.n	8006f96 <_printf_float+0x42a>
 8006f78:	e659      	b.n	8006c2e <_printf_float+0xc2>
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	4652      	mov	r2, sl
 8006f7e:	4631      	mov	r1, r6
 8006f80:	4628      	mov	r0, r5
 8006f82:	47b8      	blx	r7
 8006f84:	3001      	adds	r0, #1
 8006f86:	f43f ae52 	beq.w	8006c2e <_printf_float+0xc2>
 8006f8a:	f108 0801 	add.w	r8, r8, #1
 8006f8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f90:	3b01      	subs	r3, #1
 8006f92:	4543      	cmp	r3, r8
 8006f94:	dcf1      	bgt.n	8006f7a <_printf_float+0x40e>
 8006f96:	464b      	mov	r3, r9
 8006f98:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006f9c:	e6dc      	b.n	8006d58 <_printf_float+0x1ec>
 8006f9e:	f04f 0800 	mov.w	r8, #0
 8006fa2:	f104 0a1a 	add.w	sl, r4, #26
 8006fa6:	e7f2      	b.n	8006f8e <_printf_float+0x422>
 8006fa8:	2301      	movs	r3, #1
 8006faa:	4642      	mov	r2, r8
 8006fac:	e7df      	b.n	8006f6e <_printf_float+0x402>
 8006fae:	2301      	movs	r3, #1
 8006fb0:	464a      	mov	r2, r9
 8006fb2:	4631      	mov	r1, r6
 8006fb4:	4628      	mov	r0, r5
 8006fb6:	47b8      	blx	r7
 8006fb8:	3001      	adds	r0, #1
 8006fba:	f43f ae38 	beq.w	8006c2e <_printf_float+0xc2>
 8006fbe:	f108 0801 	add.w	r8, r8, #1
 8006fc2:	68e3      	ldr	r3, [r4, #12]
 8006fc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006fc6:	1a5b      	subs	r3, r3, r1
 8006fc8:	4543      	cmp	r3, r8
 8006fca:	dcf0      	bgt.n	8006fae <_printf_float+0x442>
 8006fcc:	e6fa      	b.n	8006dc4 <_printf_float+0x258>
 8006fce:	f04f 0800 	mov.w	r8, #0
 8006fd2:	f104 0919 	add.w	r9, r4, #25
 8006fd6:	e7f4      	b.n	8006fc2 <_printf_float+0x456>

08006fd8 <_printf_common>:
 8006fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fdc:	4616      	mov	r6, r2
 8006fde:	4699      	mov	r9, r3
 8006fe0:	688a      	ldr	r2, [r1, #8]
 8006fe2:	690b      	ldr	r3, [r1, #16]
 8006fe4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	bfb8      	it	lt
 8006fec:	4613      	movlt	r3, r2
 8006fee:	6033      	str	r3, [r6, #0]
 8006ff0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ff4:	4607      	mov	r7, r0
 8006ff6:	460c      	mov	r4, r1
 8006ff8:	b10a      	cbz	r2, 8006ffe <_printf_common+0x26>
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	6033      	str	r3, [r6, #0]
 8006ffe:	6823      	ldr	r3, [r4, #0]
 8007000:	0699      	lsls	r1, r3, #26
 8007002:	bf42      	ittt	mi
 8007004:	6833      	ldrmi	r3, [r6, #0]
 8007006:	3302      	addmi	r3, #2
 8007008:	6033      	strmi	r3, [r6, #0]
 800700a:	6825      	ldr	r5, [r4, #0]
 800700c:	f015 0506 	ands.w	r5, r5, #6
 8007010:	d106      	bne.n	8007020 <_printf_common+0x48>
 8007012:	f104 0a19 	add.w	sl, r4, #25
 8007016:	68e3      	ldr	r3, [r4, #12]
 8007018:	6832      	ldr	r2, [r6, #0]
 800701a:	1a9b      	subs	r3, r3, r2
 800701c:	42ab      	cmp	r3, r5
 800701e:	dc26      	bgt.n	800706e <_printf_common+0x96>
 8007020:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007024:	1e13      	subs	r3, r2, #0
 8007026:	6822      	ldr	r2, [r4, #0]
 8007028:	bf18      	it	ne
 800702a:	2301      	movne	r3, #1
 800702c:	0692      	lsls	r2, r2, #26
 800702e:	d42b      	bmi.n	8007088 <_printf_common+0xb0>
 8007030:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007034:	4649      	mov	r1, r9
 8007036:	4638      	mov	r0, r7
 8007038:	47c0      	blx	r8
 800703a:	3001      	adds	r0, #1
 800703c:	d01e      	beq.n	800707c <_printf_common+0xa4>
 800703e:	6823      	ldr	r3, [r4, #0]
 8007040:	68e5      	ldr	r5, [r4, #12]
 8007042:	6832      	ldr	r2, [r6, #0]
 8007044:	f003 0306 	and.w	r3, r3, #6
 8007048:	2b04      	cmp	r3, #4
 800704a:	bf08      	it	eq
 800704c:	1aad      	subeq	r5, r5, r2
 800704e:	68a3      	ldr	r3, [r4, #8]
 8007050:	6922      	ldr	r2, [r4, #16]
 8007052:	bf0c      	ite	eq
 8007054:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007058:	2500      	movne	r5, #0
 800705a:	4293      	cmp	r3, r2
 800705c:	bfc4      	itt	gt
 800705e:	1a9b      	subgt	r3, r3, r2
 8007060:	18ed      	addgt	r5, r5, r3
 8007062:	2600      	movs	r6, #0
 8007064:	341a      	adds	r4, #26
 8007066:	42b5      	cmp	r5, r6
 8007068:	d11a      	bne.n	80070a0 <_printf_common+0xc8>
 800706a:	2000      	movs	r0, #0
 800706c:	e008      	b.n	8007080 <_printf_common+0xa8>
 800706e:	2301      	movs	r3, #1
 8007070:	4652      	mov	r2, sl
 8007072:	4649      	mov	r1, r9
 8007074:	4638      	mov	r0, r7
 8007076:	47c0      	blx	r8
 8007078:	3001      	adds	r0, #1
 800707a:	d103      	bne.n	8007084 <_printf_common+0xac>
 800707c:	f04f 30ff 	mov.w	r0, #4294967295
 8007080:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007084:	3501      	adds	r5, #1
 8007086:	e7c6      	b.n	8007016 <_printf_common+0x3e>
 8007088:	18e1      	adds	r1, r4, r3
 800708a:	1c5a      	adds	r2, r3, #1
 800708c:	2030      	movs	r0, #48	; 0x30
 800708e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007092:	4422      	add	r2, r4
 8007094:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007098:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800709c:	3302      	adds	r3, #2
 800709e:	e7c7      	b.n	8007030 <_printf_common+0x58>
 80070a0:	2301      	movs	r3, #1
 80070a2:	4622      	mov	r2, r4
 80070a4:	4649      	mov	r1, r9
 80070a6:	4638      	mov	r0, r7
 80070a8:	47c0      	blx	r8
 80070aa:	3001      	adds	r0, #1
 80070ac:	d0e6      	beq.n	800707c <_printf_common+0xa4>
 80070ae:	3601      	adds	r6, #1
 80070b0:	e7d9      	b.n	8007066 <_printf_common+0x8e>
	...

080070b4 <_printf_i>:
 80070b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070b8:	7e0f      	ldrb	r7, [r1, #24]
 80070ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80070bc:	2f78      	cmp	r7, #120	; 0x78
 80070be:	4691      	mov	r9, r2
 80070c0:	4680      	mov	r8, r0
 80070c2:	460c      	mov	r4, r1
 80070c4:	469a      	mov	sl, r3
 80070c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80070ca:	d807      	bhi.n	80070dc <_printf_i+0x28>
 80070cc:	2f62      	cmp	r7, #98	; 0x62
 80070ce:	d80a      	bhi.n	80070e6 <_printf_i+0x32>
 80070d0:	2f00      	cmp	r7, #0
 80070d2:	f000 80d8 	beq.w	8007286 <_printf_i+0x1d2>
 80070d6:	2f58      	cmp	r7, #88	; 0x58
 80070d8:	f000 80a3 	beq.w	8007222 <_printf_i+0x16e>
 80070dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80070e4:	e03a      	b.n	800715c <_printf_i+0xa8>
 80070e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80070ea:	2b15      	cmp	r3, #21
 80070ec:	d8f6      	bhi.n	80070dc <_printf_i+0x28>
 80070ee:	a101      	add	r1, pc, #4	; (adr r1, 80070f4 <_printf_i+0x40>)
 80070f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070f4:	0800714d 	.word	0x0800714d
 80070f8:	08007161 	.word	0x08007161
 80070fc:	080070dd 	.word	0x080070dd
 8007100:	080070dd 	.word	0x080070dd
 8007104:	080070dd 	.word	0x080070dd
 8007108:	080070dd 	.word	0x080070dd
 800710c:	08007161 	.word	0x08007161
 8007110:	080070dd 	.word	0x080070dd
 8007114:	080070dd 	.word	0x080070dd
 8007118:	080070dd 	.word	0x080070dd
 800711c:	080070dd 	.word	0x080070dd
 8007120:	0800726d 	.word	0x0800726d
 8007124:	08007191 	.word	0x08007191
 8007128:	0800724f 	.word	0x0800724f
 800712c:	080070dd 	.word	0x080070dd
 8007130:	080070dd 	.word	0x080070dd
 8007134:	0800728f 	.word	0x0800728f
 8007138:	080070dd 	.word	0x080070dd
 800713c:	08007191 	.word	0x08007191
 8007140:	080070dd 	.word	0x080070dd
 8007144:	080070dd 	.word	0x080070dd
 8007148:	08007257 	.word	0x08007257
 800714c:	682b      	ldr	r3, [r5, #0]
 800714e:	1d1a      	adds	r2, r3, #4
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	602a      	str	r2, [r5, #0]
 8007154:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007158:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800715c:	2301      	movs	r3, #1
 800715e:	e0a3      	b.n	80072a8 <_printf_i+0x1f4>
 8007160:	6820      	ldr	r0, [r4, #0]
 8007162:	6829      	ldr	r1, [r5, #0]
 8007164:	0606      	lsls	r6, r0, #24
 8007166:	f101 0304 	add.w	r3, r1, #4
 800716a:	d50a      	bpl.n	8007182 <_printf_i+0xce>
 800716c:	680e      	ldr	r6, [r1, #0]
 800716e:	602b      	str	r3, [r5, #0]
 8007170:	2e00      	cmp	r6, #0
 8007172:	da03      	bge.n	800717c <_printf_i+0xc8>
 8007174:	232d      	movs	r3, #45	; 0x2d
 8007176:	4276      	negs	r6, r6
 8007178:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800717c:	485e      	ldr	r0, [pc, #376]	; (80072f8 <_printf_i+0x244>)
 800717e:	230a      	movs	r3, #10
 8007180:	e019      	b.n	80071b6 <_printf_i+0x102>
 8007182:	680e      	ldr	r6, [r1, #0]
 8007184:	602b      	str	r3, [r5, #0]
 8007186:	f010 0f40 	tst.w	r0, #64	; 0x40
 800718a:	bf18      	it	ne
 800718c:	b236      	sxthne	r6, r6
 800718e:	e7ef      	b.n	8007170 <_printf_i+0xbc>
 8007190:	682b      	ldr	r3, [r5, #0]
 8007192:	6820      	ldr	r0, [r4, #0]
 8007194:	1d19      	adds	r1, r3, #4
 8007196:	6029      	str	r1, [r5, #0]
 8007198:	0601      	lsls	r1, r0, #24
 800719a:	d501      	bpl.n	80071a0 <_printf_i+0xec>
 800719c:	681e      	ldr	r6, [r3, #0]
 800719e:	e002      	b.n	80071a6 <_printf_i+0xf2>
 80071a0:	0646      	lsls	r6, r0, #25
 80071a2:	d5fb      	bpl.n	800719c <_printf_i+0xe8>
 80071a4:	881e      	ldrh	r6, [r3, #0]
 80071a6:	4854      	ldr	r0, [pc, #336]	; (80072f8 <_printf_i+0x244>)
 80071a8:	2f6f      	cmp	r7, #111	; 0x6f
 80071aa:	bf0c      	ite	eq
 80071ac:	2308      	moveq	r3, #8
 80071ae:	230a      	movne	r3, #10
 80071b0:	2100      	movs	r1, #0
 80071b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80071b6:	6865      	ldr	r5, [r4, #4]
 80071b8:	60a5      	str	r5, [r4, #8]
 80071ba:	2d00      	cmp	r5, #0
 80071bc:	bfa2      	ittt	ge
 80071be:	6821      	ldrge	r1, [r4, #0]
 80071c0:	f021 0104 	bicge.w	r1, r1, #4
 80071c4:	6021      	strge	r1, [r4, #0]
 80071c6:	b90e      	cbnz	r6, 80071cc <_printf_i+0x118>
 80071c8:	2d00      	cmp	r5, #0
 80071ca:	d04d      	beq.n	8007268 <_printf_i+0x1b4>
 80071cc:	4615      	mov	r5, r2
 80071ce:	fbb6 f1f3 	udiv	r1, r6, r3
 80071d2:	fb03 6711 	mls	r7, r3, r1, r6
 80071d6:	5dc7      	ldrb	r7, [r0, r7]
 80071d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80071dc:	4637      	mov	r7, r6
 80071de:	42bb      	cmp	r3, r7
 80071e0:	460e      	mov	r6, r1
 80071e2:	d9f4      	bls.n	80071ce <_printf_i+0x11a>
 80071e4:	2b08      	cmp	r3, #8
 80071e6:	d10b      	bne.n	8007200 <_printf_i+0x14c>
 80071e8:	6823      	ldr	r3, [r4, #0]
 80071ea:	07de      	lsls	r6, r3, #31
 80071ec:	d508      	bpl.n	8007200 <_printf_i+0x14c>
 80071ee:	6923      	ldr	r3, [r4, #16]
 80071f0:	6861      	ldr	r1, [r4, #4]
 80071f2:	4299      	cmp	r1, r3
 80071f4:	bfde      	ittt	le
 80071f6:	2330      	movle	r3, #48	; 0x30
 80071f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80071fc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007200:	1b52      	subs	r2, r2, r5
 8007202:	6122      	str	r2, [r4, #16]
 8007204:	f8cd a000 	str.w	sl, [sp]
 8007208:	464b      	mov	r3, r9
 800720a:	aa03      	add	r2, sp, #12
 800720c:	4621      	mov	r1, r4
 800720e:	4640      	mov	r0, r8
 8007210:	f7ff fee2 	bl	8006fd8 <_printf_common>
 8007214:	3001      	adds	r0, #1
 8007216:	d14c      	bne.n	80072b2 <_printf_i+0x1fe>
 8007218:	f04f 30ff 	mov.w	r0, #4294967295
 800721c:	b004      	add	sp, #16
 800721e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007222:	4835      	ldr	r0, [pc, #212]	; (80072f8 <_printf_i+0x244>)
 8007224:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007228:	6829      	ldr	r1, [r5, #0]
 800722a:	6823      	ldr	r3, [r4, #0]
 800722c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007230:	6029      	str	r1, [r5, #0]
 8007232:	061d      	lsls	r5, r3, #24
 8007234:	d514      	bpl.n	8007260 <_printf_i+0x1ac>
 8007236:	07df      	lsls	r7, r3, #31
 8007238:	bf44      	itt	mi
 800723a:	f043 0320 	orrmi.w	r3, r3, #32
 800723e:	6023      	strmi	r3, [r4, #0]
 8007240:	b91e      	cbnz	r6, 800724a <_printf_i+0x196>
 8007242:	6823      	ldr	r3, [r4, #0]
 8007244:	f023 0320 	bic.w	r3, r3, #32
 8007248:	6023      	str	r3, [r4, #0]
 800724a:	2310      	movs	r3, #16
 800724c:	e7b0      	b.n	80071b0 <_printf_i+0xfc>
 800724e:	6823      	ldr	r3, [r4, #0]
 8007250:	f043 0320 	orr.w	r3, r3, #32
 8007254:	6023      	str	r3, [r4, #0]
 8007256:	2378      	movs	r3, #120	; 0x78
 8007258:	4828      	ldr	r0, [pc, #160]	; (80072fc <_printf_i+0x248>)
 800725a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800725e:	e7e3      	b.n	8007228 <_printf_i+0x174>
 8007260:	0659      	lsls	r1, r3, #25
 8007262:	bf48      	it	mi
 8007264:	b2b6      	uxthmi	r6, r6
 8007266:	e7e6      	b.n	8007236 <_printf_i+0x182>
 8007268:	4615      	mov	r5, r2
 800726a:	e7bb      	b.n	80071e4 <_printf_i+0x130>
 800726c:	682b      	ldr	r3, [r5, #0]
 800726e:	6826      	ldr	r6, [r4, #0]
 8007270:	6961      	ldr	r1, [r4, #20]
 8007272:	1d18      	adds	r0, r3, #4
 8007274:	6028      	str	r0, [r5, #0]
 8007276:	0635      	lsls	r5, r6, #24
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	d501      	bpl.n	8007280 <_printf_i+0x1cc>
 800727c:	6019      	str	r1, [r3, #0]
 800727e:	e002      	b.n	8007286 <_printf_i+0x1d2>
 8007280:	0670      	lsls	r0, r6, #25
 8007282:	d5fb      	bpl.n	800727c <_printf_i+0x1c8>
 8007284:	8019      	strh	r1, [r3, #0]
 8007286:	2300      	movs	r3, #0
 8007288:	6123      	str	r3, [r4, #16]
 800728a:	4615      	mov	r5, r2
 800728c:	e7ba      	b.n	8007204 <_printf_i+0x150>
 800728e:	682b      	ldr	r3, [r5, #0]
 8007290:	1d1a      	adds	r2, r3, #4
 8007292:	602a      	str	r2, [r5, #0]
 8007294:	681d      	ldr	r5, [r3, #0]
 8007296:	6862      	ldr	r2, [r4, #4]
 8007298:	2100      	movs	r1, #0
 800729a:	4628      	mov	r0, r5
 800729c:	f7f8 ffc0 	bl	8000220 <memchr>
 80072a0:	b108      	cbz	r0, 80072a6 <_printf_i+0x1f2>
 80072a2:	1b40      	subs	r0, r0, r5
 80072a4:	6060      	str	r0, [r4, #4]
 80072a6:	6863      	ldr	r3, [r4, #4]
 80072a8:	6123      	str	r3, [r4, #16]
 80072aa:	2300      	movs	r3, #0
 80072ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072b0:	e7a8      	b.n	8007204 <_printf_i+0x150>
 80072b2:	6923      	ldr	r3, [r4, #16]
 80072b4:	462a      	mov	r2, r5
 80072b6:	4649      	mov	r1, r9
 80072b8:	4640      	mov	r0, r8
 80072ba:	47d0      	blx	sl
 80072bc:	3001      	adds	r0, #1
 80072be:	d0ab      	beq.n	8007218 <_printf_i+0x164>
 80072c0:	6823      	ldr	r3, [r4, #0]
 80072c2:	079b      	lsls	r3, r3, #30
 80072c4:	d413      	bmi.n	80072ee <_printf_i+0x23a>
 80072c6:	68e0      	ldr	r0, [r4, #12]
 80072c8:	9b03      	ldr	r3, [sp, #12]
 80072ca:	4298      	cmp	r0, r3
 80072cc:	bfb8      	it	lt
 80072ce:	4618      	movlt	r0, r3
 80072d0:	e7a4      	b.n	800721c <_printf_i+0x168>
 80072d2:	2301      	movs	r3, #1
 80072d4:	4632      	mov	r2, r6
 80072d6:	4649      	mov	r1, r9
 80072d8:	4640      	mov	r0, r8
 80072da:	47d0      	blx	sl
 80072dc:	3001      	adds	r0, #1
 80072de:	d09b      	beq.n	8007218 <_printf_i+0x164>
 80072e0:	3501      	adds	r5, #1
 80072e2:	68e3      	ldr	r3, [r4, #12]
 80072e4:	9903      	ldr	r1, [sp, #12]
 80072e6:	1a5b      	subs	r3, r3, r1
 80072e8:	42ab      	cmp	r3, r5
 80072ea:	dcf2      	bgt.n	80072d2 <_printf_i+0x21e>
 80072ec:	e7eb      	b.n	80072c6 <_printf_i+0x212>
 80072ee:	2500      	movs	r5, #0
 80072f0:	f104 0619 	add.w	r6, r4, #25
 80072f4:	e7f5      	b.n	80072e2 <_printf_i+0x22e>
 80072f6:	bf00      	nop
 80072f8:	080099d2 	.word	0x080099d2
 80072fc:	080099e3 	.word	0x080099e3

08007300 <siprintf>:
 8007300:	b40e      	push	{r1, r2, r3}
 8007302:	b500      	push	{lr}
 8007304:	b09c      	sub	sp, #112	; 0x70
 8007306:	ab1d      	add	r3, sp, #116	; 0x74
 8007308:	9002      	str	r0, [sp, #8]
 800730a:	9006      	str	r0, [sp, #24]
 800730c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007310:	4809      	ldr	r0, [pc, #36]	; (8007338 <siprintf+0x38>)
 8007312:	9107      	str	r1, [sp, #28]
 8007314:	9104      	str	r1, [sp, #16]
 8007316:	4909      	ldr	r1, [pc, #36]	; (800733c <siprintf+0x3c>)
 8007318:	f853 2b04 	ldr.w	r2, [r3], #4
 800731c:	9105      	str	r1, [sp, #20]
 800731e:	6800      	ldr	r0, [r0, #0]
 8007320:	9301      	str	r3, [sp, #4]
 8007322:	a902      	add	r1, sp, #8
 8007324:	f001 fc02 	bl	8008b2c <_svfiprintf_r>
 8007328:	9b02      	ldr	r3, [sp, #8]
 800732a:	2200      	movs	r2, #0
 800732c:	701a      	strb	r2, [r3, #0]
 800732e:	b01c      	add	sp, #112	; 0x70
 8007330:	f85d eb04 	ldr.w	lr, [sp], #4
 8007334:	b003      	add	sp, #12
 8007336:	4770      	bx	lr
 8007338:	2000001c 	.word	0x2000001c
 800733c:	ffff0208 	.word	0xffff0208

08007340 <_strtol_l.constprop.0>:
 8007340:	2b01      	cmp	r3, #1
 8007342:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007346:	d001      	beq.n	800734c <_strtol_l.constprop.0+0xc>
 8007348:	2b24      	cmp	r3, #36	; 0x24
 800734a:	d906      	bls.n	800735a <_strtol_l.constprop.0+0x1a>
 800734c:	f7ff fb3c 	bl	80069c8 <__errno>
 8007350:	2316      	movs	r3, #22
 8007352:	6003      	str	r3, [r0, #0]
 8007354:	2000      	movs	r0, #0
 8007356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800735a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007440 <_strtol_l.constprop.0+0x100>
 800735e:	460d      	mov	r5, r1
 8007360:	462e      	mov	r6, r5
 8007362:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007366:	f814 700c 	ldrb.w	r7, [r4, ip]
 800736a:	f017 0708 	ands.w	r7, r7, #8
 800736e:	d1f7      	bne.n	8007360 <_strtol_l.constprop.0+0x20>
 8007370:	2c2d      	cmp	r4, #45	; 0x2d
 8007372:	d132      	bne.n	80073da <_strtol_l.constprop.0+0x9a>
 8007374:	782c      	ldrb	r4, [r5, #0]
 8007376:	2701      	movs	r7, #1
 8007378:	1cb5      	adds	r5, r6, #2
 800737a:	2b00      	cmp	r3, #0
 800737c:	d05b      	beq.n	8007436 <_strtol_l.constprop.0+0xf6>
 800737e:	2b10      	cmp	r3, #16
 8007380:	d109      	bne.n	8007396 <_strtol_l.constprop.0+0x56>
 8007382:	2c30      	cmp	r4, #48	; 0x30
 8007384:	d107      	bne.n	8007396 <_strtol_l.constprop.0+0x56>
 8007386:	782c      	ldrb	r4, [r5, #0]
 8007388:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800738c:	2c58      	cmp	r4, #88	; 0x58
 800738e:	d14d      	bne.n	800742c <_strtol_l.constprop.0+0xec>
 8007390:	786c      	ldrb	r4, [r5, #1]
 8007392:	2310      	movs	r3, #16
 8007394:	3502      	adds	r5, #2
 8007396:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800739a:	f108 38ff 	add.w	r8, r8, #4294967295
 800739e:	f04f 0c00 	mov.w	ip, #0
 80073a2:	fbb8 f9f3 	udiv	r9, r8, r3
 80073a6:	4666      	mov	r6, ip
 80073a8:	fb03 8a19 	mls	sl, r3, r9, r8
 80073ac:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80073b0:	f1be 0f09 	cmp.w	lr, #9
 80073b4:	d816      	bhi.n	80073e4 <_strtol_l.constprop.0+0xa4>
 80073b6:	4674      	mov	r4, lr
 80073b8:	42a3      	cmp	r3, r4
 80073ba:	dd24      	ble.n	8007406 <_strtol_l.constprop.0+0xc6>
 80073bc:	f1bc 0f00 	cmp.w	ip, #0
 80073c0:	db1e      	blt.n	8007400 <_strtol_l.constprop.0+0xc0>
 80073c2:	45b1      	cmp	r9, r6
 80073c4:	d31c      	bcc.n	8007400 <_strtol_l.constprop.0+0xc0>
 80073c6:	d101      	bne.n	80073cc <_strtol_l.constprop.0+0x8c>
 80073c8:	45a2      	cmp	sl, r4
 80073ca:	db19      	blt.n	8007400 <_strtol_l.constprop.0+0xc0>
 80073cc:	fb06 4603 	mla	r6, r6, r3, r4
 80073d0:	f04f 0c01 	mov.w	ip, #1
 80073d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80073d8:	e7e8      	b.n	80073ac <_strtol_l.constprop.0+0x6c>
 80073da:	2c2b      	cmp	r4, #43	; 0x2b
 80073dc:	bf04      	itt	eq
 80073de:	782c      	ldrbeq	r4, [r5, #0]
 80073e0:	1cb5      	addeq	r5, r6, #2
 80073e2:	e7ca      	b.n	800737a <_strtol_l.constprop.0+0x3a>
 80073e4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80073e8:	f1be 0f19 	cmp.w	lr, #25
 80073ec:	d801      	bhi.n	80073f2 <_strtol_l.constprop.0+0xb2>
 80073ee:	3c37      	subs	r4, #55	; 0x37
 80073f0:	e7e2      	b.n	80073b8 <_strtol_l.constprop.0+0x78>
 80073f2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80073f6:	f1be 0f19 	cmp.w	lr, #25
 80073fa:	d804      	bhi.n	8007406 <_strtol_l.constprop.0+0xc6>
 80073fc:	3c57      	subs	r4, #87	; 0x57
 80073fe:	e7db      	b.n	80073b8 <_strtol_l.constprop.0+0x78>
 8007400:	f04f 3cff 	mov.w	ip, #4294967295
 8007404:	e7e6      	b.n	80073d4 <_strtol_l.constprop.0+0x94>
 8007406:	f1bc 0f00 	cmp.w	ip, #0
 800740a:	da05      	bge.n	8007418 <_strtol_l.constprop.0+0xd8>
 800740c:	2322      	movs	r3, #34	; 0x22
 800740e:	6003      	str	r3, [r0, #0]
 8007410:	4646      	mov	r6, r8
 8007412:	b942      	cbnz	r2, 8007426 <_strtol_l.constprop.0+0xe6>
 8007414:	4630      	mov	r0, r6
 8007416:	e79e      	b.n	8007356 <_strtol_l.constprop.0+0x16>
 8007418:	b107      	cbz	r7, 800741c <_strtol_l.constprop.0+0xdc>
 800741a:	4276      	negs	r6, r6
 800741c:	2a00      	cmp	r2, #0
 800741e:	d0f9      	beq.n	8007414 <_strtol_l.constprop.0+0xd4>
 8007420:	f1bc 0f00 	cmp.w	ip, #0
 8007424:	d000      	beq.n	8007428 <_strtol_l.constprop.0+0xe8>
 8007426:	1e69      	subs	r1, r5, #1
 8007428:	6011      	str	r1, [r2, #0]
 800742a:	e7f3      	b.n	8007414 <_strtol_l.constprop.0+0xd4>
 800742c:	2430      	movs	r4, #48	; 0x30
 800742e:	2b00      	cmp	r3, #0
 8007430:	d1b1      	bne.n	8007396 <_strtol_l.constprop.0+0x56>
 8007432:	2308      	movs	r3, #8
 8007434:	e7af      	b.n	8007396 <_strtol_l.constprop.0+0x56>
 8007436:	2c30      	cmp	r4, #48	; 0x30
 8007438:	d0a5      	beq.n	8007386 <_strtol_l.constprop.0+0x46>
 800743a:	230a      	movs	r3, #10
 800743c:	e7ab      	b.n	8007396 <_strtol_l.constprop.0+0x56>
 800743e:	bf00      	nop
 8007440:	080099f5 	.word	0x080099f5

08007444 <strtol>:
 8007444:	4613      	mov	r3, r2
 8007446:	460a      	mov	r2, r1
 8007448:	4601      	mov	r1, r0
 800744a:	4802      	ldr	r0, [pc, #8]	; (8007454 <strtol+0x10>)
 800744c:	6800      	ldr	r0, [r0, #0]
 800744e:	f7ff bf77 	b.w	8007340 <_strtol_l.constprop.0>
 8007452:	bf00      	nop
 8007454:	2000001c 	.word	0x2000001c

08007458 <quorem>:
 8007458:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800745c:	6903      	ldr	r3, [r0, #16]
 800745e:	690c      	ldr	r4, [r1, #16]
 8007460:	42a3      	cmp	r3, r4
 8007462:	4607      	mov	r7, r0
 8007464:	f2c0 8081 	blt.w	800756a <quorem+0x112>
 8007468:	3c01      	subs	r4, #1
 800746a:	f101 0814 	add.w	r8, r1, #20
 800746e:	f100 0514 	add.w	r5, r0, #20
 8007472:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007476:	9301      	str	r3, [sp, #4]
 8007478:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800747c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007480:	3301      	adds	r3, #1
 8007482:	429a      	cmp	r2, r3
 8007484:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007488:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800748c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007490:	d331      	bcc.n	80074f6 <quorem+0x9e>
 8007492:	f04f 0e00 	mov.w	lr, #0
 8007496:	4640      	mov	r0, r8
 8007498:	46ac      	mov	ip, r5
 800749a:	46f2      	mov	sl, lr
 800749c:	f850 2b04 	ldr.w	r2, [r0], #4
 80074a0:	b293      	uxth	r3, r2
 80074a2:	fb06 e303 	mla	r3, r6, r3, lr
 80074a6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	ebaa 0303 	sub.w	r3, sl, r3
 80074b0:	f8dc a000 	ldr.w	sl, [ip]
 80074b4:	0c12      	lsrs	r2, r2, #16
 80074b6:	fa13 f38a 	uxtah	r3, r3, sl
 80074ba:	fb06 e202 	mla	r2, r6, r2, lr
 80074be:	9300      	str	r3, [sp, #0]
 80074c0:	9b00      	ldr	r3, [sp, #0]
 80074c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80074c6:	b292      	uxth	r2, r2
 80074c8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80074cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80074d0:	f8bd 3000 	ldrh.w	r3, [sp]
 80074d4:	4581      	cmp	r9, r0
 80074d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074da:	f84c 3b04 	str.w	r3, [ip], #4
 80074de:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80074e2:	d2db      	bcs.n	800749c <quorem+0x44>
 80074e4:	f855 300b 	ldr.w	r3, [r5, fp]
 80074e8:	b92b      	cbnz	r3, 80074f6 <quorem+0x9e>
 80074ea:	9b01      	ldr	r3, [sp, #4]
 80074ec:	3b04      	subs	r3, #4
 80074ee:	429d      	cmp	r5, r3
 80074f0:	461a      	mov	r2, r3
 80074f2:	d32e      	bcc.n	8007552 <quorem+0xfa>
 80074f4:	613c      	str	r4, [r7, #16]
 80074f6:	4638      	mov	r0, r7
 80074f8:	f001 f8c4 	bl	8008684 <__mcmp>
 80074fc:	2800      	cmp	r0, #0
 80074fe:	db24      	blt.n	800754a <quorem+0xf2>
 8007500:	3601      	adds	r6, #1
 8007502:	4628      	mov	r0, r5
 8007504:	f04f 0c00 	mov.w	ip, #0
 8007508:	f858 2b04 	ldr.w	r2, [r8], #4
 800750c:	f8d0 e000 	ldr.w	lr, [r0]
 8007510:	b293      	uxth	r3, r2
 8007512:	ebac 0303 	sub.w	r3, ip, r3
 8007516:	0c12      	lsrs	r2, r2, #16
 8007518:	fa13 f38e 	uxtah	r3, r3, lr
 800751c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007520:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007524:	b29b      	uxth	r3, r3
 8007526:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800752a:	45c1      	cmp	r9, r8
 800752c:	f840 3b04 	str.w	r3, [r0], #4
 8007530:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007534:	d2e8      	bcs.n	8007508 <quorem+0xb0>
 8007536:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800753a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800753e:	b922      	cbnz	r2, 800754a <quorem+0xf2>
 8007540:	3b04      	subs	r3, #4
 8007542:	429d      	cmp	r5, r3
 8007544:	461a      	mov	r2, r3
 8007546:	d30a      	bcc.n	800755e <quorem+0x106>
 8007548:	613c      	str	r4, [r7, #16]
 800754a:	4630      	mov	r0, r6
 800754c:	b003      	add	sp, #12
 800754e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007552:	6812      	ldr	r2, [r2, #0]
 8007554:	3b04      	subs	r3, #4
 8007556:	2a00      	cmp	r2, #0
 8007558:	d1cc      	bne.n	80074f4 <quorem+0x9c>
 800755a:	3c01      	subs	r4, #1
 800755c:	e7c7      	b.n	80074ee <quorem+0x96>
 800755e:	6812      	ldr	r2, [r2, #0]
 8007560:	3b04      	subs	r3, #4
 8007562:	2a00      	cmp	r2, #0
 8007564:	d1f0      	bne.n	8007548 <quorem+0xf0>
 8007566:	3c01      	subs	r4, #1
 8007568:	e7eb      	b.n	8007542 <quorem+0xea>
 800756a:	2000      	movs	r0, #0
 800756c:	e7ee      	b.n	800754c <quorem+0xf4>
	...

08007570 <_dtoa_r>:
 8007570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007574:	ed2d 8b04 	vpush	{d8-d9}
 8007578:	ec57 6b10 	vmov	r6, r7, d0
 800757c:	b093      	sub	sp, #76	; 0x4c
 800757e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007580:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007584:	9106      	str	r1, [sp, #24]
 8007586:	ee10 aa10 	vmov	sl, s0
 800758a:	4604      	mov	r4, r0
 800758c:	9209      	str	r2, [sp, #36]	; 0x24
 800758e:	930c      	str	r3, [sp, #48]	; 0x30
 8007590:	46bb      	mov	fp, r7
 8007592:	b975      	cbnz	r5, 80075b2 <_dtoa_r+0x42>
 8007594:	2010      	movs	r0, #16
 8007596:	f000 fddd 	bl	8008154 <malloc>
 800759a:	4602      	mov	r2, r0
 800759c:	6260      	str	r0, [r4, #36]	; 0x24
 800759e:	b920      	cbnz	r0, 80075aa <_dtoa_r+0x3a>
 80075a0:	4ba7      	ldr	r3, [pc, #668]	; (8007840 <_dtoa_r+0x2d0>)
 80075a2:	21ea      	movs	r1, #234	; 0xea
 80075a4:	48a7      	ldr	r0, [pc, #668]	; (8007844 <_dtoa_r+0x2d4>)
 80075a6:	f001 fbd1 	bl	8008d4c <__assert_func>
 80075aa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80075ae:	6005      	str	r5, [r0, #0]
 80075b0:	60c5      	str	r5, [r0, #12]
 80075b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075b4:	6819      	ldr	r1, [r3, #0]
 80075b6:	b151      	cbz	r1, 80075ce <_dtoa_r+0x5e>
 80075b8:	685a      	ldr	r2, [r3, #4]
 80075ba:	604a      	str	r2, [r1, #4]
 80075bc:	2301      	movs	r3, #1
 80075be:	4093      	lsls	r3, r2
 80075c0:	608b      	str	r3, [r1, #8]
 80075c2:	4620      	mov	r0, r4
 80075c4:	f000 fe1c 	bl	8008200 <_Bfree>
 80075c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075ca:	2200      	movs	r2, #0
 80075cc:	601a      	str	r2, [r3, #0]
 80075ce:	1e3b      	subs	r3, r7, #0
 80075d0:	bfaa      	itet	ge
 80075d2:	2300      	movge	r3, #0
 80075d4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80075d8:	f8c8 3000 	strge.w	r3, [r8]
 80075dc:	4b9a      	ldr	r3, [pc, #616]	; (8007848 <_dtoa_r+0x2d8>)
 80075de:	bfbc      	itt	lt
 80075e0:	2201      	movlt	r2, #1
 80075e2:	f8c8 2000 	strlt.w	r2, [r8]
 80075e6:	ea33 030b 	bics.w	r3, r3, fp
 80075ea:	d11b      	bne.n	8007624 <_dtoa_r+0xb4>
 80075ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80075ee:	f242 730f 	movw	r3, #9999	; 0x270f
 80075f2:	6013      	str	r3, [r2, #0]
 80075f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80075f8:	4333      	orrs	r3, r6
 80075fa:	f000 8592 	beq.w	8008122 <_dtoa_r+0xbb2>
 80075fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007600:	b963      	cbnz	r3, 800761c <_dtoa_r+0xac>
 8007602:	4b92      	ldr	r3, [pc, #584]	; (800784c <_dtoa_r+0x2dc>)
 8007604:	e022      	b.n	800764c <_dtoa_r+0xdc>
 8007606:	4b92      	ldr	r3, [pc, #584]	; (8007850 <_dtoa_r+0x2e0>)
 8007608:	9301      	str	r3, [sp, #4]
 800760a:	3308      	adds	r3, #8
 800760c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800760e:	6013      	str	r3, [r2, #0]
 8007610:	9801      	ldr	r0, [sp, #4]
 8007612:	b013      	add	sp, #76	; 0x4c
 8007614:	ecbd 8b04 	vpop	{d8-d9}
 8007618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800761c:	4b8b      	ldr	r3, [pc, #556]	; (800784c <_dtoa_r+0x2dc>)
 800761e:	9301      	str	r3, [sp, #4]
 8007620:	3303      	adds	r3, #3
 8007622:	e7f3      	b.n	800760c <_dtoa_r+0x9c>
 8007624:	2200      	movs	r2, #0
 8007626:	2300      	movs	r3, #0
 8007628:	4650      	mov	r0, sl
 800762a:	4659      	mov	r1, fp
 800762c:	f7f9 fa6c 	bl	8000b08 <__aeabi_dcmpeq>
 8007630:	ec4b ab19 	vmov	d9, sl, fp
 8007634:	4680      	mov	r8, r0
 8007636:	b158      	cbz	r0, 8007650 <_dtoa_r+0xe0>
 8007638:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800763a:	2301      	movs	r3, #1
 800763c:	6013      	str	r3, [r2, #0]
 800763e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007640:	2b00      	cmp	r3, #0
 8007642:	f000 856b 	beq.w	800811c <_dtoa_r+0xbac>
 8007646:	4883      	ldr	r0, [pc, #524]	; (8007854 <_dtoa_r+0x2e4>)
 8007648:	6018      	str	r0, [r3, #0]
 800764a:	1e43      	subs	r3, r0, #1
 800764c:	9301      	str	r3, [sp, #4]
 800764e:	e7df      	b.n	8007610 <_dtoa_r+0xa0>
 8007650:	ec4b ab10 	vmov	d0, sl, fp
 8007654:	aa10      	add	r2, sp, #64	; 0x40
 8007656:	a911      	add	r1, sp, #68	; 0x44
 8007658:	4620      	mov	r0, r4
 800765a:	f001 f8b9 	bl	80087d0 <__d2b>
 800765e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007662:	ee08 0a10 	vmov	s16, r0
 8007666:	2d00      	cmp	r5, #0
 8007668:	f000 8084 	beq.w	8007774 <_dtoa_r+0x204>
 800766c:	ee19 3a90 	vmov	r3, s19
 8007670:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007674:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007678:	4656      	mov	r6, sl
 800767a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800767e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007682:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007686:	4b74      	ldr	r3, [pc, #464]	; (8007858 <_dtoa_r+0x2e8>)
 8007688:	2200      	movs	r2, #0
 800768a:	4630      	mov	r0, r6
 800768c:	4639      	mov	r1, r7
 800768e:	f7f8 fe1b 	bl	80002c8 <__aeabi_dsub>
 8007692:	a365      	add	r3, pc, #404	; (adr r3, 8007828 <_dtoa_r+0x2b8>)
 8007694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007698:	f7f8 ffce 	bl	8000638 <__aeabi_dmul>
 800769c:	a364      	add	r3, pc, #400	; (adr r3, 8007830 <_dtoa_r+0x2c0>)
 800769e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a2:	f7f8 fe13 	bl	80002cc <__adddf3>
 80076a6:	4606      	mov	r6, r0
 80076a8:	4628      	mov	r0, r5
 80076aa:	460f      	mov	r7, r1
 80076ac:	f7f8 ff5a 	bl	8000564 <__aeabi_i2d>
 80076b0:	a361      	add	r3, pc, #388	; (adr r3, 8007838 <_dtoa_r+0x2c8>)
 80076b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b6:	f7f8 ffbf 	bl	8000638 <__aeabi_dmul>
 80076ba:	4602      	mov	r2, r0
 80076bc:	460b      	mov	r3, r1
 80076be:	4630      	mov	r0, r6
 80076c0:	4639      	mov	r1, r7
 80076c2:	f7f8 fe03 	bl	80002cc <__adddf3>
 80076c6:	4606      	mov	r6, r0
 80076c8:	460f      	mov	r7, r1
 80076ca:	f7f9 fa65 	bl	8000b98 <__aeabi_d2iz>
 80076ce:	2200      	movs	r2, #0
 80076d0:	9000      	str	r0, [sp, #0]
 80076d2:	2300      	movs	r3, #0
 80076d4:	4630      	mov	r0, r6
 80076d6:	4639      	mov	r1, r7
 80076d8:	f7f9 fa20 	bl	8000b1c <__aeabi_dcmplt>
 80076dc:	b150      	cbz	r0, 80076f4 <_dtoa_r+0x184>
 80076de:	9800      	ldr	r0, [sp, #0]
 80076e0:	f7f8 ff40 	bl	8000564 <__aeabi_i2d>
 80076e4:	4632      	mov	r2, r6
 80076e6:	463b      	mov	r3, r7
 80076e8:	f7f9 fa0e 	bl	8000b08 <__aeabi_dcmpeq>
 80076ec:	b910      	cbnz	r0, 80076f4 <_dtoa_r+0x184>
 80076ee:	9b00      	ldr	r3, [sp, #0]
 80076f0:	3b01      	subs	r3, #1
 80076f2:	9300      	str	r3, [sp, #0]
 80076f4:	9b00      	ldr	r3, [sp, #0]
 80076f6:	2b16      	cmp	r3, #22
 80076f8:	d85a      	bhi.n	80077b0 <_dtoa_r+0x240>
 80076fa:	9a00      	ldr	r2, [sp, #0]
 80076fc:	4b57      	ldr	r3, [pc, #348]	; (800785c <_dtoa_r+0x2ec>)
 80076fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007706:	ec51 0b19 	vmov	r0, r1, d9
 800770a:	f7f9 fa07 	bl	8000b1c <__aeabi_dcmplt>
 800770e:	2800      	cmp	r0, #0
 8007710:	d050      	beq.n	80077b4 <_dtoa_r+0x244>
 8007712:	9b00      	ldr	r3, [sp, #0]
 8007714:	3b01      	subs	r3, #1
 8007716:	9300      	str	r3, [sp, #0]
 8007718:	2300      	movs	r3, #0
 800771a:	930b      	str	r3, [sp, #44]	; 0x2c
 800771c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800771e:	1b5d      	subs	r5, r3, r5
 8007720:	1e6b      	subs	r3, r5, #1
 8007722:	9305      	str	r3, [sp, #20]
 8007724:	bf45      	ittet	mi
 8007726:	f1c5 0301 	rsbmi	r3, r5, #1
 800772a:	9304      	strmi	r3, [sp, #16]
 800772c:	2300      	movpl	r3, #0
 800772e:	2300      	movmi	r3, #0
 8007730:	bf4c      	ite	mi
 8007732:	9305      	strmi	r3, [sp, #20]
 8007734:	9304      	strpl	r3, [sp, #16]
 8007736:	9b00      	ldr	r3, [sp, #0]
 8007738:	2b00      	cmp	r3, #0
 800773a:	db3d      	blt.n	80077b8 <_dtoa_r+0x248>
 800773c:	9b05      	ldr	r3, [sp, #20]
 800773e:	9a00      	ldr	r2, [sp, #0]
 8007740:	920a      	str	r2, [sp, #40]	; 0x28
 8007742:	4413      	add	r3, r2
 8007744:	9305      	str	r3, [sp, #20]
 8007746:	2300      	movs	r3, #0
 8007748:	9307      	str	r3, [sp, #28]
 800774a:	9b06      	ldr	r3, [sp, #24]
 800774c:	2b09      	cmp	r3, #9
 800774e:	f200 8089 	bhi.w	8007864 <_dtoa_r+0x2f4>
 8007752:	2b05      	cmp	r3, #5
 8007754:	bfc4      	itt	gt
 8007756:	3b04      	subgt	r3, #4
 8007758:	9306      	strgt	r3, [sp, #24]
 800775a:	9b06      	ldr	r3, [sp, #24]
 800775c:	f1a3 0302 	sub.w	r3, r3, #2
 8007760:	bfcc      	ite	gt
 8007762:	2500      	movgt	r5, #0
 8007764:	2501      	movle	r5, #1
 8007766:	2b03      	cmp	r3, #3
 8007768:	f200 8087 	bhi.w	800787a <_dtoa_r+0x30a>
 800776c:	e8df f003 	tbb	[pc, r3]
 8007770:	59383a2d 	.word	0x59383a2d
 8007774:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007778:	441d      	add	r5, r3
 800777a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800777e:	2b20      	cmp	r3, #32
 8007780:	bfc1      	itttt	gt
 8007782:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007786:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800778a:	fa0b f303 	lslgt.w	r3, fp, r3
 800778e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007792:	bfda      	itte	le
 8007794:	f1c3 0320 	rsble	r3, r3, #32
 8007798:	fa06 f003 	lslle.w	r0, r6, r3
 800779c:	4318      	orrgt	r0, r3
 800779e:	f7f8 fed1 	bl	8000544 <__aeabi_ui2d>
 80077a2:	2301      	movs	r3, #1
 80077a4:	4606      	mov	r6, r0
 80077a6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80077aa:	3d01      	subs	r5, #1
 80077ac:	930e      	str	r3, [sp, #56]	; 0x38
 80077ae:	e76a      	b.n	8007686 <_dtoa_r+0x116>
 80077b0:	2301      	movs	r3, #1
 80077b2:	e7b2      	b.n	800771a <_dtoa_r+0x1aa>
 80077b4:	900b      	str	r0, [sp, #44]	; 0x2c
 80077b6:	e7b1      	b.n	800771c <_dtoa_r+0x1ac>
 80077b8:	9b04      	ldr	r3, [sp, #16]
 80077ba:	9a00      	ldr	r2, [sp, #0]
 80077bc:	1a9b      	subs	r3, r3, r2
 80077be:	9304      	str	r3, [sp, #16]
 80077c0:	4253      	negs	r3, r2
 80077c2:	9307      	str	r3, [sp, #28]
 80077c4:	2300      	movs	r3, #0
 80077c6:	930a      	str	r3, [sp, #40]	; 0x28
 80077c8:	e7bf      	b.n	800774a <_dtoa_r+0x1da>
 80077ca:	2300      	movs	r3, #0
 80077cc:	9308      	str	r3, [sp, #32]
 80077ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	dc55      	bgt.n	8007880 <_dtoa_r+0x310>
 80077d4:	2301      	movs	r3, #1
 80077d6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80077da:	461a      	mov	r2, r3
 80077dc:	9209      	str	r2, [sp, #36]	; 0x24
 80077de:	e00c      	b.n	80077fa <_dtoa_r+0x28a>
 80077e0:	2301      	movs	r3, #1
 80077e2:	e7f3      	b.n	80077cc <_dtoa_r+0x25c>
 80077e4:	2300      	movs	r3, #0
 80077e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077e8:	9308      	str	r3, [sp, #32]
 80077ea:	9b00      	ldr	r3, [sp, #0]
 80077ec:	4413      	add	r3, r2
 80077ee:	9302      	str	r3, [sp, #8]
 80077f0:	3301      	adds	r3, #1
 80077f2:	2b01      	cmp	r3, #1
 80077f4:	9303      	str	r3, [sp, #12]
 80077f6:	bfb8      	it	lt
 80077f8:	2301      	movlt	r3, #1
 80077fa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80077fc:	2200      	movs	r2, #0
 80077fe:	6042      	str	r2, [r0, #4]
 8007800:	2204      	movs	r2, #4
 8007802:	f102 0614 	add.w	r6, r2, #20
 8007806:	429e      	cmp	r6, r3
 8007808:	6841      	ldr	r1, [r0, #4]
 800780a:	d93d      	bls.n	8007888 <_dtoa_r+0x318>
 800780c:	4620      	mov	r0, r4
 800780e:	f000 fcb7 	bl	8008180 <_Balloc>
 8007812:	9001      	str	r0, [sp, #4]
 8007814:	2800      	cmp	r0, #0
 8007816:	d13b      	bne.n	8007890 <_dtoa_r+0x320>
 8007818:	4b11      	ldr	r3, [pc, #68]	; (8007860 <_dtoa_r+0x2f0>)
 800781a:	4602      	mov	r2, r0
 800781c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007820:	e6c0      	b.n	80075a4 <_dtoa_r+0x34>
 8007822:	2301      	movs	r3, #1
 8007824:	e7df      	b.n	80077e6 <_dtoa_r+0x276>
 8007826:	bf00      	nop
 8007828:	636f4361 	.word	0x636f4361
 800782c:	3fd287a7 	.word	0x3fd287a7
 8007830:	8b60c8b3 	.word	0x8b60c8b3
 8007834:	3fc68a28 	.word	0x3fc68a28
 8007838:	509f79fb 	.word	0x509f79fb
 800783c:	3fd34413 	.word	0x3fd34413
 8007840:	08009b02 	.word	0x08009b02
 8007844:	08009b19 	.word	0x08009b19
 8007848:	7ff00000 	.word	0x7ff00000
 800784c:	08009afe 	.word	0x08009afe
 8007850:	08009af5 	.word	0x08009af5
 8007854:	080099d1 	.word	0x080099d1
 8007858:	3ff80000 	.word	0x3ff80000
 800785c:	08009c10 	.word	0x08009c10
 8007860:	08009b74 	.word	0x08009b74
 8007864:	2501      	movs	r5, #1
 8007866:	2300      	movs	r3, #0
 8007868:	9306      	str	r3, [sp, #24]
 800786a:	9508      	str	r5, [sp, #32]
 800786c:	f04f 33ff 	mov.w	r3, #4294967295
 8007870:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007874:	2200      	movs	r2, #0
 8007876:	2312      	movs	r3, #18
 8007878:	e7b0      	b.n	80077dc <_dtoa_r+0x26c>
 800787a:	2301      	movs	r3, #1
 800787c:	9308      	str	r3, [sp, #32]
 800787e:	e7f5      	b.n	800786c <_dtoa_r+0x2fc>
 8007880:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007882:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007886:	e7b8      	b.n	80077fa <_dtoa_r+0x28a>
 8007888:	3101      	adds	r1, #1
 800788a:	6041      	str	r1, [r0, #4]
 800788c:	0052      	lsls	r2, r2, #1
 800788e:	e7b8      	b.n	8007802 <_dtoa_r+0x292>
 8007890:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007892:	9a01      	ldr	r2, [sp, #4]
 8007894:	601a      	str	r2, [r3, #0]
 8007896:	9b03      	ldr	r3, [sp, #12]
 8007898:	2b0e      	cmp	r3, #14
 800789a:	f200 809d 	bhi.w	80079d8 <_dtoa_r+0x468>
 800789e:	2d00      	cmp	r5, #0
 80078a0:	f000 809a 	beq.w	80079d8 <_dtoa_r+0x468>
 80078a4:	9b00      	ldr	r3, [sp, #0]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	dd32      	ble.n	8007910 <_dtoa_r+0x3a0>
 80078aa:	4ab7      	ldr	r2, [pc, #732]	; (8007b88 <_dtoa_r+0x618>)
 80078ac:	f003 030f 	and.w	r3, r3, #15
 80078b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80078b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80078b8:	9b00      	ldr	r3, [sp, #0]
 80078ba:	05d8      	lsls	r0, r3, #23
 80078bc:	ea4f 1723 	mov.w	r7, r3, asr #4
 80078c0:	d516      	bpl.n	80078f0 <_dtoa_r+0x380>
 80078c2:	4bb2      	ldr	r3, [pc, #712]	; (8007b8c <_dtoa_r+0x61c>)
 80078c4:	ec51 0b19 	vmov	r0, r1, d9
 80078c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80078cc:	f7f8 ffde 	bl	800088c <__aeabi_ddiv>
 80078d0:	f007 070f 	and.w	r7, r7, #15
 80078d4:	4682      	mov	sl, r0
 80078d6:	468b      	mov	fp, r1
 80078d8:	2503      	movs	r5, #3
 80078da:	4eac      	ldr	r6, [pc, #688]	; (8007b8c <_dtoa_r+0x61c>)
 80078dc:	b957      	cbnz	r7, 80078f4 <_dtoa_r+0x384>
 80078de:	4642      	mov	r2, r8
 80078e0:	464b      	mov	r3, r9
 80078e2:	4650      	mov	r0, sl
 80078e4:	4659      	mov	r1, fp
 80078e6:	f7f8 ffd1 	bl	800088c <__aeabi_ddiv>
 80078ea:	4682      	mov	sl, r0
 80078ec:	468b      	mov	fp, r1
 80078ee:	e028      	b.n	8007942 <_dtoa_r+0x3d2>
 80078f0:	2502      	movs	r5, #2
 80078f2:	e7f2      	b.n	80078da <_dtoa_r+0x36a>
 80078f4:	07f9      	lsls	r1, r7, #31
 80078f6:	d508      	bpl.n	800790a <_dtoa_r+0x39a>
 80078f8:	4640      	mov	r0, r8
 80078fa:	4649      	mov	r1, r9
 80078fc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007900:	f7f8 fe9a 	bl	8000638 <__aeabi_dmul>
 8007904:	3501      	adds	r5, #1
 8007906:	4680      	mov	r8, r0
 8007908:	4689      	mov	r9, r1
 800790a:	107f      	asrs	r7, r7, #1
 800790c:	3608      	adds	r6, #8
 800790e:	e7e5      	b.n	80078dc <_dtoa_r+0x36c>
 8007910:	f000 809b 	beq.w	8007a4a <_dtoa_r+0x4da>
 8007914:	9b00      	ldr	r3, [sp, #0]
 8007916:	4f9d      	ldr	r7, [pc, #628]	; (8007b8c <_dtoa_r+0x61c>)
 8007918:	425e      	negs	r6, r3
 800791a:	4b9b      	ldr	r3, [pc, #620]	; (8007b88 <_dtoa_r+0x618>)
 800791c:	f006 020f 	and.w	r2, r6, #15
 8007920:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007928:	ec51 0b19 	vmov	r0, r1, d9
 800792c:	f7f8 fe84 	bl	8000638 <__aeabi_dmul>
 8007930:	1136      	asrs	r6, r6, #4
 8007932:	4682      	mov	sl, r0
 8007934:	468b      	mov	fp, r1
 8007936:	2300      	movs	r3, #0
 8007938:	2502      	movs	r5, #2
 800793a:	2e00      	cmp	r6, #0
 800793c:	d17a      	bne.n	8007a34 <_dtoa_r+0x4c4>
 800793e:	2b00      	cmp	r3, #0
 8007940:	d1d3      	bne.n	80078ea <_dtoa_r+0x37a>
 8007942:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007944:	2b00      	cmp	r3, #0
 8007946:	f000 8082 	beq.w	8007a4e <_dtoa_r+0x4de>
 800794a:	4b91      	ldr	r3, [pc, #580]	; (8007b90 <_dtoa_r+0x620>)
 800794c:	2200      	movs	r2, #0
 800794e:	4650      	mov	r0, sl
 8007950:	4659      	mov	r1, fp
 8007952:	f7f9 f8e3 	bl	8000b1c <__aeabi_dcmplt>
 8007956:	2800      	cmp	r0, #0
 8007958:	d079      	beq.n	8007a4e <_dtoa_r+0x4de>
 800795a:	9b03      	ldr	r3, [sp, #12]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d076      	beq.n	8007a4e <_dtoa_r+0x4de>
 8007960:	9b02      	ldr	r3, [sp, #8]
 8007962:	2b00      	cmp	r3, #0
 8007964:	dd36      	ble.n	80079d4 <_dtoa_r+0x464>
 8007966:	9b00      	ldr	r3, [sp, #0]
 8007968:	4650      	mov	r0, sl
 800796a:	4659      	mov	r1, fp
 800796c:	1e5f      	subs	r7, r3, #1
 800796e:	2200      	movs	r2, #0
 8007970:	4b88      	ldr	r3, [pc, #544]	; (8007b94 <_dtoa_r+0x624>)
 8007972:	f7f8 fe61 	bl	8000638 <__aeabi_dmul>
 8007976:	9e02      	ldr	r6, [sp, #8]
 8007978:	4682      	mov	sl, r0
 800797a:	468b      	mov	fp, r1
 800797c:	3501      	adds	r5, #1
 800797e:	4628      	mov	r0, r5
 8007980:	f7f8 fdf0 	bl	8000564 <__aeabi_i2d>
 8007984:	4652      	mov	r2, sl
 8007986:	465b      	mov	r3, fp
 8007988:	f7f8 fe56 	bl	8000638 <__aeabi_dmul>
 800798c:	4b82      	ldr	r3, [pc, #520]	; (8007b98 <_dtoa_r+0x628>)
 800798e:	2200      	movs	r2, #0
 8007990:	f7f8 fc9c 	bl	80002cc <__adddf3>
 8007994:	46d0      	mov	r8, sl
 8007996:	46d9      	mov	r9, fp
 8007998:	4682      	mov	sl, r0
 800799a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800799e:	2e00      	cmp	r6, #0
 80079a0:	d158      	bne.n	8007a54 <_dtoa_r+0x4e4>
 80079a2:	4b7e      	ldr	r3, [pc, #504]	; (8007b9c <_dtoa_r+0x62c>)
 80079a4:	2200      	movs	r2, #0
 80079a6:	4640      	mov	r0, r8
 80079a8:	4649      	mov	r1, r9
 80079aa:	f7f8 fc8d 	bl	80002c8 <__aeabi_dsub>
 80079ae:	4652      	mov	r2, sl
 80079b0:	465b      	mov	r3, fp
 80079b2:	4680      	mov	r8, r0
 80079b4:	4689      	mov	r9, r1
 80079b6:	f7f9 f8cf 	bl	8000b58 <__aeabi_dcmpgt>
 80079ba:	2800      	cmp	r0, #0
 80079bc:	f040 8295 	bne.w	8007eea <_dtoa_r+0x97a>
 80079c0:	4652      	mov	r2, sl
 80079c2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80079c6:	4640      	mov	r0, r8
 80079c8:	4649      	mov	r1, r9
 80079ca:	f7f9 f8a7 	bl	8000b1c <__aeabi_dcmplt>
 80079ce:	2800      	cmp	r0, #0
 80079d0:	f040 8289 	bne.w	8007ee6 <_dtoa_r+0x976>
 80079d4:	ec5b ab19 	vmov	sl, fp, d9
 80079d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80079da:	2b00      	cmp	r3, #0
 80079dc:	f2c0 8148 	blt.w	8007c70 <_dtoa_r+0x700>
 80079e0:	9a00      	ldr	r2, [sp, #0]
 80079e2:	2a0e      	cmp	r2, #14
 80079e4:	f300 8144 	bgt.w	8007c70 <_dtoa_r+0x700>
 80079e8:	4b67      	ldr	r3, [pc, #412]	; (8007b88 <_dtoa_r+0x618>)
 80079ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	f280 80d5 	bge.w	8007ba4 <_dtoa_r+0x634>
 80079fa:	9b03      	ldr	r3, [sp, #12]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	f300 80d1 	bgt.w	8007ba4 <_dtoa_r+0x634>
 8007a02:	f040 826f 	bne.w	8007ee4 <_dtoa_r+0x974>
 8007a06:	4b65      	ldr	r3, [pc, #404]	; (8007b9c <_dtoa_r+0x62c>)
 8007a08:	2200      	movs	r2, #0
 8007a0a:	4640      	mov	r0, r8
 8007a0c:	4649      	mov	r1, r9
 8007a0e:	f7f8 fe13 	bl	8000638 <__aeabi_dmul>
 8007a12:	4652      	mov	r2, sl
 8007a14:	465b      	mov	r3, fp
 8007a16:	f7f9 f895 	bl	8000b44 <__aeabi_dcmpge>
 8007a1a:	9e03      	ldr	r6, [sp, #12]
 8007a1c:	4637      	mov	r7, r6
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	f040 8245 	bne.w	8007eae <_dtoa_r+0x93e>
 8007a24:	9d01      	ldr	r5, [sp, #4]
 8007a26:	2331      	movs	r3, #49	; 0x31
 8007a28:	f805 3b01 	strb.w	r3, [r5], #1
 8007a2c:	9b00      	ldr	r3, [sp, #0]
 8007a2e:	3301      	adds	r3, #1
 8007a30:	9300      	str	r3, [sp, #0]
 8007a32:	e240      	b.n	8007eb6 <_dtoa_r+0x946>
 8007a34:	07f2      	lsls	r2, r6, #31
 8007a36:	d505      	bpl.n	8007a44 <_dtoa_r+0x4d4>
 8007a38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a3c:	f7f8 fdfc 	bl	8000638 <__aeabi_dmul>
 8007a40:	3501      	adds	r5, #1
 8007a42:	2301      	movs	r3, #1
 8007a44:	1076      	asrs	r6, r6, #1
 8007a46:	3708      	adds	r7, #8
 8007a48:	e777      	b.n	800793a <_dtoa_r+0x3ca>
 8007a4a:	2502      	movs	r5, #2
 8007a4c:	e779      	b.n	8007942 <_dtoa_r+0x3d2>
 8007a4e:	9f00      	ldr	r7, [sp, #0]
 8007a50:	9e03      	ldr	r6, [sp, #12]
 8007a52:	e794      	b.n	800797e <_dtoa_r+0x40e>
 8007a54:	9901      	ldr	r1, [sp, #4]
 8007a56:	4b4c      	ldr	r3, [pc, #304]	; (8007b88 <_dtoa_r+0x618>)
 8007a58:	4431      	add	r1, r6
 8007a5a:	910d      	str	r1, [sp, #52]	; 0x34
 8007a5c:	9908      	ldr	r1, [sp, #32]
 8007a5e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007a62:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a66:	2900      	cmp	r1, #0
 8007a68:	d043      	beq.n	8007af2 <_dtoa_r+0x582>
 8007a6a:	494d      	ldr	r1, [pc, #308]	; (8007ba0 <_dtoa_r+0x630>)
 8007a6c:	2000      	movs	r0, #0
 8007a6e:	f7f8 ff0d 	bl	800088c <__aeabi_ddiv>
 8007a72:	4652      	mov	r2, sl
 8007a74:	465b      	mov	r3, fp
 8007a76:	f7f8 fc27 	bl	80002c8 <__aeabi_dsub>
 8007a7a:	9d01      	ldr	r5, [sp, #4]
 8007a7c:	4682      	mov	sl, r0
 8007a7e:	468b      	mov	fp, r1
 8007a80:	4649      	mov	r1, r9
 8007a82:	4640      	mov	r0, r8
 8007a84:	f7f9 f888 	bl	8000b98 <__aeabi_d2iz>
 8007a88:	4606      	mov	r6, r0
 8007a8a:	f7f8 fd6b 	bl	8000564 <__aeabi_i2d>
 8007a8e:	4602      	mov	r2, r0
 8007a90:	460b      	mov	r3, r1
 8007a92:	4640      	mov	r0, r8
 8007a94:	4649      	mov	r1, r9
 8007a96:	f7f8 fc17 	bl	80002c8 <__aeabi_dsub>
 8007a9a:	3630      	adds	r6, #48	; 0x30
 8007a9c:	f805 6b01 	strb.w	r6, [r5], #1
 8007aa0:	4652      	mov	r2, sl
 8007aa2:	465b      	mov	r3, fp
 8007aa4:	4680      	mov	r8, r0
 8007aa6:	4689      	mov	r9, r1
 8007aa8:	f7f9 f838 	bl	8000b1c <__aeabi_dcmplt>
 8007aac:	2800      	cmp	r0, #0
 8007aae:	d163      	bne.n	8007b78 <_dtoa_r+0x608>
 8007ab0:	4642      	mov	r2, r8
 8007ab2:	464b      	mov	r3, r9
 8007ab4:	4936      	ldr	r1, [pc, #216]	; (8007b90 <_dtoa_r+0x620>)
 8007ab6:	2000      	movs	r0, #0
 8007ab8:	f7f8 fc06 	bl	80002c8 <__aeabi_dsub>
 8007abc:	4652      	mov	r2, sl
 8007abe:	465b      	mov	r3, fp
 8007ac0:	f7f9 f82c 	bl	8000b1c <__aeabi_dcmplt>
 8007ac4:	2800      	cmp	r0, #0
 8007ac6:	f040 80b5 	bne.w	8007c34 <_dtoa_r+0x6c4>
 8007aca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007acc:	429d      	cmp	r5, r3
 8007ace:	d081      	beq.n	80079d4 <_dtoa_r+0x464>
 8007ad0:	4b30      	ldr	r3, [pc, #192]	; (8007b94 <_dtoa_r+0x624>)
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	4650      	mov	r0, sl
 8007ad6:	4659      	mov	r1, fp
 8007ad8:	f7f8 fdae 	bl	8000638 <__aeabi_dmul>
 8007adc:	4b2d      	ldr	r3, [pc, #180]	; (8007b94 <_dtoa_r+0x624>)
 8007ade:	4682      	mov	sl, r0
 8007ae0:	468b      	mov	fp, r1
 8007ae2:	4640      	mov	r0, r8
 8007ae4:	4649      	mov	r1, r9
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f7f8 fda6 	bl	8000638 <__aeabi_dmul>
 8007aec:	4680      	mov	r8, r0
 8007aee:	4689      	mov	r9, r1
 8007af0:	e7c6      	b.n	8007a80 <_dtoa_r+0x510>
 8007af2:	4650      	mov	r0, sl
 8007af4:	4659      	mov	r1, fp
 8007af6:	f7f8 fd9f 	bl	8000638 <__aeabi_dmul>
 8007afa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007afc:	9d01      	ldr	r5, [sp, #4]
 8007afe:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b00:	4682      	mov	sl, r0
 8007b02:	468b      	mov	fp, r1
 8007b04:	4649      	mov	r1, r9
 8007b06:	4640      	mov	r0, r8
 8007b08:	f7f9 f846 	bl	8000b98 <__aeabi_d2iz>
 8007b0c:	4606      	mov	r6, r0
 8007b0e:	f7f8 fd29 	bl	8000564 <__aeabi_i2d>
 8007b12:	3630      	adds	r6, #48	; 0x30
 8007b14:	4602      	mov	r2, r0
 8007b16:	460b      	mov	r3, r1
 8007b18:	4640      	mov	r0, r8
 8007b1a:	4649      	mov	r1, r9
 8007b1c:	f7f8 fbd4 	bl	80002c8 <__aeabi_dsub>
 8007b20:	f805 6b01 	strb.w	r6, [r5], #1
 8007b24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b26:	429d      	cmp	r5, r3
 8007b28:	4680      	mov	r8, r0
 8007b2a:	4689      	mov	r9, r1
 8007b2c:	f04f 0200 	mov.w	r2, #0
 8007b30:	d124      	bne.n	8007b7c <_dtoa_r+0x60c>
 8007b32:	4b1b      	ldr	r3, [pc, #108]	; (8007ba0 <_dtoa_r+0x630>)
 8007b34:	4650      	mov	r0, sl
 8007b36:	4659      	mov	r1, fp
 8007b38:	f7f8 fbc8 	bl	80002cc <__adddf3>
 8007b3c:	4602      	mov	r2, r0
 8007b3e:	460b      	mov	r3, r1
 8007b40:	4640      	mov	r0, r8
 8007b42:	4649      	mov	r1, r9
 8007b44:	f7f9 f808 	bl	8000b58 <__aeabi_dcmpgt>
 8007b48:	2800      	cmp	r0, #0
 8007b4a:	d173      	bne.n	8007c34 <_dtoa_r+0x6c4>
 8007b4c:	4652      	mov	r2, sl
 8007b4e:	465b      	mov	r3, fp
 8007b50:	4913      	ldr	r1, [pc, #76]	; (8007ba0 <_dtoa_r+0x630>)
 8007b52:	2000      	movs	r0, #0
 8007b54:	f7f8 fbb8 	bl	80002c8 <__aeabi_dsub>
 8007b58:	4602      	mov	r2, r0
 8007b5a:	460b      	mov	r3, r1
 8007b5c:	4640      	mov	r0, r8
 8007b5e:	4649      	mov	r1, r9
 8007b60:	f7f8 ffdc 	bl	8000b1c <__aeabi_dcmplt>
 8007b64:	2800      	cmp	r0, #0
 8007b66:	f43f af35 	beq.w	80079d4 <_dtoa_r+0x464>
 8007b6a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007b6c:	1e6b      	subs	r3, r5, #1
 8007b6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b70:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b74:	2b30      	cmp	r3, #48	; 0x30
 8007b76:	d0f8      	beq.n	8007b6a <_dtoa_r+0x5fa>
 8007b78:	9700      	str	r7, [sp, #0]
 8007b7a:	e049      	b.n	8007c10 <_dtoa_r+0x6a0>
 8007b7c:	4b05      	ldr	r3, [pc, #20]	; (8007b94 <_dtoa_r+0x624>)
 8007b7e:	f7f8 fd5b 	bl	8000638 <__aeabi_dmul>
 8007b82:	4680      	mov	r8, r0
 8007b84:	4689      	mov	r9, r1
 8007b86:	e7bd      	b.n	8007b04 <_dtoa_r+0x594>
 8007b88:	08009c10 	.word	0x08009c10
 8007b8c:	08009be8 	.word	0x08009be8
 8007b90:	3ff00000 	.word	0x3ff00000
 8007b94:	40240000 	.word	0x40240000
 8007b98:	401c0000 	.word	0x401c0000
 8007b9c:	40140000 	.word	0x40140000
 8007ba0:	3fe00000 	.word	0x3fe00000
 8007ba4:	9d01      	ldr	r5, [sp, #4]
 8007ba6:	4656      	mov	r6, sl
 8007ba8:	465f      	mov	r7, fp
 8007baa:	4642      	mov	r2, r8
 8007bac:	464b      	mov	r3, r9
 8007bae:	4630      	mov	r0, r6
 8007bb0:	4639      	mov	r1, r7
 8007bb2:	f7f8 fe6b 	bl	800088c <__aeabi_ddiv>
 8007bb6:	f7f8 ffef 	bl	8000b98 <__aeabi_d2iz>
 8007bba:	4682      	mov	sl, r0
 8007bbc:	f7f8 fcd2 	bl	8000564 <__aeabi_i2d>
 8007bc0:	4642      	mov	r2, r8
 8007bc2:	464b      	mov	r3, r9
 8007bc4:	f7f8 fd38 	bl	8000638 <__aeabi_dmul>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	460b      	mov	r3, r1
 8007bcc:	4630      	mov	r0, r6
 8007bce:	4639      	mov	r1, r7
 8007bd0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007bd4:	f7f8 fb78 	bl	80002c8 <__aeabi_dsub>
 8007bd8:	f805 6b01 	strb.w	r6, [r5], #1
 8007bdc:	9e01      	ldr	r6, [sp, #4]
 8007bde:	9f03      	ldr	r7, [sp, #12]
 8007be0:	1bae      	subs	r6, r5, r6
 8007be2:	42b7      	cmp	r7, r6
 8007be4:	4602      	mov	r2, r0
 8007be6:	460b      	mov	r3, r1
 8007be8:	d135      	bne.n	8007c56 <_dtoa_r+0x6e6>
 8007bea:	f7f8 fb6f 	bl	80002cc <__adddf3>
 8007bee:	4642      	mov	r2, r8
 8007bf0:	464b      	mov	r3, r9
 8007bf2:	4606      	mov	r6, r0
 8007bf4:	460f      	mov	r7, r1
 8007bf6:	f7f8 ffaf 	bl	8000b58 <__aeabi_dcmpgt>
 8007bfa:	b9d0      	cbnz	r0, 8007c32 <_dtoa_r+0x6c2>
 8007bfc:	4642      	mov	r2, r8
 8007bfe:	464b      	mov	r3, r9
 8007c00:	4630      	mov	r0, r6
 8007c02:	4639      	mov	r1, r7
 8007c04:	f7f8 ff80 	bl	8000b08 <__aeabi_dcmpeq>
 8007c08:	b110      	cbz	r0, 8007c10 <_dtoa_r+0x6a0>
 8007c0a:	f01a 0f01 	tst.w	sl, #1
 8007c0e:	d110      	bne.n	8007c32 <_dtoa_r+0x6c2>
 8007c10:	4620      	mov	r0, r4
 8007c12:	ee18 1a10 	vmov	r1, s16
 8007c16:	f000 faf3 	bl	8008200 <_Bfree>
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	9800      	ldr	r0, [sp, #0]
 8007c1e:	702b      	strb	r3, [r5, #0]
 8007c20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c22:	3001      	adds	r0, #1
 8007c24:	6018      	str	r0, [r3, #0]
 8007c26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	f43f acf1 	beq.w	8007610 <_dtoa_r+0xa0>
 8007c2e:	601d      	str	r5, [r3, #0]
 8007c30:	e4ee      	b.n	8007610 <_dtoa_r+0xa0>
 8007c32:	9f00      	ldr	r7, [sp, #0]
 8007c34:	462b      	mov	r3, r5
 8007c36:	461d      	mov	r5, r3
 8007c38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c3c:	2a39      	cmp	r2, #57	; 0x39
 8007c3e:	d106      	bne.n	8007c4e <_dtoa_r+0x6de>
 8007c40:	9a01      	ldr	r2, [sp, #4]
 8007c42:	429a      	cmp	r2, r3
 8007c44:	d1f7      	bne.n	8007c36 <_dtoa_r+0x6c6>
 8007c46:	9901      	ldr	r1, [sp, #4]
 8007c48:	2230      	movs	r2, #48	; 0x30
 8007c4a:	3701      	adds	r7, #1
 8007c4c:	700a      	strb	r2, [r1, #0]
 8007c4e:	781a      	ldrb	r2, [r3, #0]
 8007c50:	3201      	adds	r2, #1
 8007c52:	701a      	strb	r2, [r3, #0]
 8007c54:	e790      	b.n	8007b78 <_dtoa_r+0x608>
 8007c56:	4ba6      	ldr	r3, [pc, #664]	; (8007ef0 <_dtoa_r+0x980>)
 8007c58:	2200      	movs	r2, #0
 8007c5a:	f7f8 fced 	bl	8000638 <__aeabi_dmul>
 8007c5e:	2200      	movs	r2, #0
 8007c60:	2300      	movs	r3, #0
 8007c62:	4606      	mov	r6, r0
 8007c64:	460f      	mov	r7, r1
 8007c66:	f7f8 ff4f 	bl	8000b08 <__aeabi_dcmpeq>
 8007c6a:	2800      	cmp	r0, #0
 8007c6c:	d09d      	beq.n	8007baa <_dtoa_r+0x63a>
 8007c6e:	e7cf      	b.n	8007c10 <_dtoa_r+0x6a0>
 8007c70:	9a08      	ldr	r2, [sp, #32]
 8007c72:	2a00      	cmp	r2, #0
 8007c74:	f000 80d7 	beq.w	8007e26 <_dtoa_r+0x8b6>
 8007c78:	9a06      	ldr	r2, [sp, #24]
 8007c7a:	2a01      	cmp	r2, #1
 8007c7c:	f300 80ba 	bgt.w	8007df4 <_dtoa_r+0x884>
 8007c80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c82:	2a00      	cmp	r2, #0
 8007c84:	f000 80b2 	beq.w	8007dec <_dtoa_r+0x87c>
 8007c88:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007c8c:	9e07      	ldr	r6, [sp, #28]
 8007c8e:	9d04      	ldr	r5, [sp, #16]
 8007c90:	9a04      	ldr	r2, [sp, #16]
 8007c92:	441a      	add	r2, r3
 8007c94:	9204      	str	r2, [sp, #16]
 8007c96:	9a05      	ldr	r2, [sp, #20]
 8007c98:	2101      	movs	r1, #1
 8007c9a:	441a      	add	r2, r3
 8007c9c:	4620      	mov	r0, r4
 8007c9e:	9205      	str	r2, [sp, #20]
 8007ca0:	f000 fb66 	bl	8008370 <__i2b>
 8007ca4:	4607      	mov	r7, r0
 8007ca6:	2d00      	cmp	r5, #0
 8007ca8:	dd0c      	ble.n	8007cc4 <_dtoa_r+0x754>
 8007caa:	9b05      	ldr	r3, [sp, #20]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	dd09      	ble.n	8007cc4 <_dtoa_r+0x754>
 8007cb0:	42ab      	cmp	r3, r5
 8007cb2:	9a04      	ldr	r2, [sp, #16]
 8007cb4:	bfa8      	it	ge
 8007cb6:	462b      	movge	r3, r5
 8007cb8:	1ad2      	subs	r2, r2, r3
 8007cba:	9204      	str	r2, [sp, #16]
 8007cbc:	9a05      	ldr	r2, [sp, #20]
 8007cbe:	1aed      	subs	r5, r5, r3
 8007cc0:	1ad3      	subs	r3, r2, r3
 8007cc2:	9305      	str	r3, [sp, #20]
 8007cc4:	9b07      	ldr	r3, [sp, #28]
 8007cc6:	b31b      	cbz	r3, 8007d10 <_dtoa_r+0x7a0>
 8007cc8:	9b08      	ldr	r3, [sp, #32]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	f000 80af 	beq.w	8007e2e <_dtoa_r+0x8be>
 8007cd0:	2e00      	cmp	r6, #0
 8007cd2:	dd13      	ble.n	8007cfc <_dtoa_r+0x78c>
 8007cd4:	4639      	mov	r1, r7
 8007cd6:	4632      	mov	r2, r6
 8007cd8:	4620      	mov	r0, r4
 8007cda:	f000 fc09 	bl	80084f0 <__pow5mult>
 8007cde:	ee18 2a10 	vmov	r2, s16
 8007ce2:	4601      	mov	r1, r0
 8007ce4:	4607      	mov	r7, r0
 8007ce6:	4620      	mov	r0, r4
 8007ce8:	f000 fb58 	bl	800839c <__multiply>
 8007cec:	ee18 1a10 	vmov	r1, s16
 8007cf0:	4680      	mov	r8, r0
 8007cf2:	4620      	mov	r0, r4
 8007cf4:	f000 fa84 	bl	8008200 <_Bfree>
 8007cf8:	ee08 8a10 	vmov	s16, r8
 8007cfc:	9b07      	ldr	r3, [sp, #28]
 8007cfe:	1b9a      	subs	r2, r3, r6
 8007d00:	d006      	beq.n	8007d10 <_dtoa_r+0x7a0>
 8007d02:	ee18 1a10 	vmov	r1, s16
 8007d06:	4620      	mov	r0, r4
 8007d08:	f000 fbf2 	bl	80084f0 <__pow5mult>
 8007d0c:	ee08 0a10 	vmov	s16, r0
 8007d10:	2101      	movs	r1, #1
 8007d12:	4620      	mov	r0, r4
 8007d14:	f000 fb2c 	bl	8008370 <__i2b>
 8007d18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	4606      	mov	r6, r0
 8007d1e:	f340 8088 	ble.w	8007e32 <_dtoa_r+0x8c2>
 8007d22:	461a      	mov	r2, r3
 8007d24:	4601      	mov	r1, r0
 8007d26:	4620      	mov	r0, r4
 8007d28:	f000 fbe2 	bl	80084f0 <__pow5mult>
 8007d2c:	9b06      	ldr	r3, [sp, #24]
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	4606      	mov	r6, r0
 8007d32:	f340 8081 	ble.w	8007e38 <_dtoa_r+0x8c8>
 8007d36:	f04f 0800 	mov.w	r8, #0
 8007d3a:	6933      	ldr	r3, [r6, #16]
 8007d3c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007d40:	6918      	ldr	r0, [r3, #16]
 8007d42:	f000 fac5 	bl	80082d0 <__hi0bits>
 8007d46:	f1c0 0020 	rsb	r0, r0, #32
 8007d4a:	9b05      	ldr	r3, [sp, #20]
 8007d4c:	4418      	add	r0, r3
 8007d4e:	f010 001f 	ands.w	r0, r0, #31
 8007d52:	f000 8092 	beq.w	8007e7a <_dtoa_r+0x90a>
 8007d56:	f1c0 0320 	rsb	r3, r0, #32
 8007d5a:	2b04      	cmp	r3, #4
 8007d5c:	f340 808a 	ble.w	8007e74 <_dtoa_r+0x904>
 8007d60:	f1c0 001c 	rsb	r0, r0, #28
 8007d64:	9b04      	ldr	r3, [sp, #16]
 8007d66:	4403      	add	r3, r0
 8007d68:	9304      	str	r3, [sp, #16]
 8007d6a:	9b05      	ldr	r3, [sp, #20]
 8007d6c:	4403      	add	r3, r0
 8007d6e:	4405      	add	r5, r0
 8007d70:	9305      	str	r3, [sp, #20]
 8007d72:	9b04      	ldr	r3, [sp, #16]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	dd07      	ble.n	8007d88 <_dtoa_r+0x818>
 8007d78:	ee18 1a10 	vmov	r1, s16
 8007d7c:	461a      	mov	r2, r3
 8007d7e:	4620      	mov	r0, r4
 8007d80:	f000 fc10 	bl	80085a4 <__lshift>
 8007d84:	ee08 0a10 	vmov	s16, r0
 8007d88:	9b05      	ldr	r3, [sp, #20]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	dd05      	ble.n	8007d9a <_dtoa_r+0x82a>
 8007d8e:	4631      	mov	r1, r6
 8007d90:	461a      	mov	r2, r3
 8007d92:	4620      	mov	r0, r4
 8007d94:	f000 fc06 	bl	80085a4 <__lshift>
 8007d98:	4606      	mov	r6, r0
 8007d9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d06e      	beq.n	8007e7e <_dtoa_r+0x90e>
 8007da0:	ee18 0a10 	vmov	r0, s16
 8007da4:	4631      	mov	r1, r6
 8007da6:	f000 fc6d 	bl	8008684 <__mcmp>
 8007daa:	2800      	cmp	r0, #0
 8007dac:	da67      	bge.n	8007e7e <_dtoa_r+0x90e>
 8007dae:	9b00      	ldr	r3, [sp, #0]
 8007db0:	3b01      	subs	r3, #1
 8007db2:	ee18 1a10 	vmov	r1, s16
 8007db6:	9300      	str	r3, [sp, #0]
 8007db8:	220a      	movs	r2, #10
 8007dba:	2300      	movs	r3, #0
 8007dbc:	4620      	mov	r0, r4
 8007dbe:	f000 fa41 	bl	8008244 <__multadd>
 8007dc2:	9b08      	ldr	r3, [sp, #32]
 8007dc4:	ee08 0a10 	vmov	s16, r0
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	f000 81b1 	beq.w	8008130 <_dtoa_r+0xbc0>
 8007dce:	2300      	movs	r3, #0
 8007dd0:	4639      	mov	r1, r7
 8007dd2:	220a      	movs	r2, #10
 8007dd4:	4620      	mov	r0, r4
 8007dd6:	f000 fa35 	bl	8008244 <__multadd>
 8007dda:	9b02      	ldr	r3, [sp, #8]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	4607      	mov	r7, r0
 8007de0:	f300 808e 	bgt.w	8007f00 <_dtoa_r+0x990>
 8007de4:	9b06      	ldr	r3, [sp, #24]
 8007de6:	2b02      	cmp	r3, #2
 8007de8:	dc51      	bgt.n	8007e8e <_dtoa_r+0x91e>
 8007dea:	e089      	b.n	8007f00 <_dtoa_r+0x990>
 8007dec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007dee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007df2:	e74b      	b.n	8007c8c <_dtoa_r+0x71c>
 8007df4:	9b03      	ldr	r3, [sp, #12]
 8007df6:	1e5e      	subs	r6, r3, #1
 8007df8:	9b07      	ldr	r3, [sp, #28]
 8007dfa:	42b3      	cmp	r3, r6
 8007dfc:	bfbf      	itttt	lt
 8007dfe:	9b07      	ldrlt	r3, [sp, #28]
 8007e00:	9607      	strlt	r6, [sp, #28]
 8007e02:	1af2      	sublt	r2, r6, r3
 8007e04:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007e06:	bfb6      	itet	lt
 8007e08:	189b      	addlt	r3, r3, r2
 8007e0a:	1b9e      	subge	r6, r3, r6
 8007e0c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007e0e:	9b03      	ldr	r3, [sp, #12]
 8007e10:	bfb8      	it	lt
 8007e12:	2600      	movlt	r6, #0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	bfb7      	itett	lt
 8007e18:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007e1c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007e20:	1a9d      	sublt	r5, r3, r2
 8007e22:	2300      	movlt	r3, #0
 8007e24:	e734      	b.n	8007c90 <_dtoa_r+0x720>
 8007e26:	9e07      	ldr	r6, [sp, #28]
 8007e28:	9d04      	ldr	r5, [sp, #16]
 8007e2a:	9f08      	ldr	r7, [sp, #32]
 8007e2c:	e73b      	b.n	8007ca6 <_dtoa_r+0x736>
 8007e2e:	9a07      	ldr	r2, [sp, #28]
 8007e30:	e767      	b.n	8007d02 <_dtoa_r+0x792>
 8007e32:	9b06      	ldr	r3, [sp, #24]
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	dc18      	bgt.n	8007e6a <_dtoa_r+0x8fa>
 8007e38:	f1ba 0f00 	cmp.w	sl, #0
 8007e3c:	d115      	bne.n	8007e6a <_dtoa_r+0x8fa>
 8007e3e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e42:	b993      	cbnz	r3, 8007e6a <_dtoa_r+0x8fa>
 8007e44:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007e48:	0d1b      	lsrs	r3, r3, #20
 8007e4a:	051b      	lsls	r3, r3, #20
 8007e4c:	b183      	cbz	r3, 8007e70 <_dtoa_r+0x900>
 8007e4e:	9b04      	ldr	r3, [sp, #16]
 8007e50:	3301      	adds	r3, #1
 8007e52:	9304      	str	r3, [sp, #16]
 8007e54:	9b05      	ldr	r3, [sp, #20]
 8007e56:	3301      	adds	r3, #1
 8007e58:	9305      	str	r3, [sp, #20]
 8007e5a:	f04f 0801 	mov.w	r8, #1
 8007e5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	f47f af6a 	bne.w	8007d3a <_dtoa_r+0x7ca>
 8007e66:	2001      	movs	r0, #1
 8007e68:	e76f      	b.n	8007d4a <_dtoa_r+0x7da>
 8007e6a:	f04f 0800 	mov.w	r8, #0
 8007e6e:	e7f6      	b.n	8007e5e <_dtoa_r+0x8ee>
 8007e70:	4698      	mov	r8, r3
 8007e72:	e7f4      	b.n	8007e5e <_dtoa_r+0x8ee>
 8007e74:	f43f af7d 	beq.w	8007d72 <_dtoa_r+0x802>
 8007e78:	4618      	mov	r0, r3
 8007e7a:	301c      	adds	r0, #28
 8007e7c:	e772      	b.n	8007d64 <_dtoa_r+0x7f4>
 8007e7e:	9b03      	ldr	r3, [sp, #12]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	dc37      	bgt.n	8007ef4 <_dtoa_r+0x984>
 8007e84:	9b06      	ldr	r3, [sp, #24]
 8007e86:	2b02      	cmp	r3, #2
 8007e88:	dd34      	ble.n	8007ef4 <_dtoa_r+0x984>
 8007e8a:	9b03      	ldr	r3, [sp, #12]
 8007e8c:	9302      	str	r3, [sp, #8]
 8007e8e:	9b02      	ldr	r3, [sp, #8]
 8007e90:	b96b      	cbnz	r3, 8007eae <_dtoa_r+0x93e>
 8007e92:	4631      	mov	r1, r6
 8007e94:	2205      	movs	r2, #5
 8007e96:	4620      	mov	r0, r4
 8007e98:	f000 f9d4 	bl	8008244 <__multadd>
 8007e9c:	4601      	mov	r1, r0
 8007e9e:	4606      	mov	r6, r0
 8007ea0:	ee18 0a10 	vmov	r0, s16
 8007ea4:	f000 fbee 	bl	8008684 <__mcmp>
 8007ea8:	2800      	cmp	r0, #0
 8007eaa:	f73f adbb 	bgt.w	8007a24 <_dtoa_r+0x4b4>
 8007eae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eb0:	9d01      	ldr	r5, [sp, #4]
 8007eb2:	43db      	mvns	r3, r3
 8007eb4:	9300      	str	r3, [sp, #0]
 8007eb6:	f04f 0800 	mov.w	r8, #0
 8007eba:	4631      	mov	r1, r6
 8007ebc:	4620      	mov	r0, r4
 8007ebe:	f000 f99f 	bl	8008200 <_Bfree>
 8007ec2:	2f00      	cmp	r7, #0
 8007ec4:	f43f aea4 	beq.w	8007c10 <_dtoa_r+0x6a0>
 8007ec8:	f1b8 0f00 	cmp.w	r8, #0
 8007ecc:	d005      	beq.n	8007eda <_dtoa_r+0x96a>
 8007ece:	45b8      	cmp	r8, r7
 8007ed0:	d003      	beq.n	8007eda <_dtoa_r+0x96a>
 8007ed2:	4641      	mov	r1, r8
 8007ed4:	4620      	mov	r0, r4
 8007ed6:	f000 f993 	bl	8008200 <_Bfree>
 8007eda:	4639      	mov	r1, r7
 8007edc:	4620      	mov	r0, r4
 8007ede:	f000 f98f 	bl	8008200 <_Bfree>
 8007ee2:	e695      	b.n	8007c10 <_dtoa_r+0x6a0>
 8007ee4:	2600      	movs	r6, #0
 8007ee6:	4637      	mov	r7, r6
 8007ee8:	e7e1      	b.n	8007eae <_dtoa_r+0x93e>
 8007eea:	9700      	str	r7, [sp, #0]
 8007eec:	4637      	mov	r7, r6
 8007eee:	e599      	b.n	8007a24 <_dtoa_r+0x4b4>
 8007ef0:	40240000 	.word	0x40240000
 8007ef4:	9b08      	ldr	r3, [sp, #32]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	f000 80ca 	beq.w	8008090 <_dtoa_r+0xb20>
 8007efc:	9b03      	ldr	r3, [sp, #12]
 8007efe:	9302      	str	r3, [sp, #8]
 8007f00:	2d00      	cmp	r5, #0
 8007f02:	dd05      	ble.n	8007f10 <_dtoa_r+0x9a0>
 8007f04:	4639      	mov	r1, r7
 8007f06:	462a      	mov	r2, r5
 8007f08:	4620      	mov	r0, r4
 8007f0a:	f000 fb4b 	bl	80085a4 <__lshift>
 8007f0e:	4607      	mov	r7, r0
 8007f10:	f1b8 0f00 	cmp.w	r8, #0
 8007f14:	d05b      	beq.n	8007fce <_dtoa_r+0xa5e>
 8007f16:	6879      	ldr	r1, [r7, #4]
 8007f18:	4620      	mov	r0, r4
 8007f1a:	f000 f931 	bl	8008180 <_Balloc>
 8007f1e:	4605      	mov	r5, r0
 8007f20:	b928      	cbnz	r0, 8007f2e <_dtoa_r+0x9be>
 8007f22:	4b87      	ldr	r3, [pc, #540]	; (8008140 <_dtoa_r+0xbd0>)
 8007f24:	4602      	mov	r2, r0
 8007f26:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007f2a:	f7ff bb3b 	b.w	80075a4 <_dtoa_r+0x34>
 8007f2e:	693a      	ldr	r2, [r7, #16]
 8007f30:	3202      	adds	r2, #2
 8007f32:	0092      	lsls	r2, r2, #2
 8007f34:	f107 010c 	add.w	r1, r7, #12
 8007f38:	300c      	adds	r0, #12
 8007f3a:	f000 f913 	bl	8008164 <memcpy>
 8007f3e:	2201      	movs	r2, #1
 8007f40:	4629      	mov	r1, r5
 8007f42:	4620      	mov	r0, r4
 8007f44:	f000 fb2e 	bl	80085a4 <__lshift>
 8007f48:	9b01      	ldr	r3, [sp, #4]
 8007f4a:	f103 0901 	add.w	r9, r3, #1
 8007f4e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007f52:	4413      	add	r3, r2
 8007f54:	9305      	str	r3, [sp, #20]
 8007f56:	f00a 0301 	and.w	r3, sl, #1
 8007f5a:	46b8      	mov	r8, r7
 8007f5c:	9304      	str	r3, [sp, #16]
 8007f5e:	4607      	mov	r7, r0
 8007f60:	4631      	mov	r1, r6
 8007f62:	ee18 0a10 	vmov	r0, s16
 8007f66:	f7ff fa77 	bl	8007458 <quorem>
 8007f6a:	4641      	mov	r1, r8
 8007f6c:	9002      	str	r0, [sp, #8]
 8007f6e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007f72:	ee18 0a10 	vmov	r0, s16
 8007f76:	f000 fb85 	bl	8008684 <__mcmp>
 8007f7a:	463a      	mov	r2, r7
 8007f7c:	9003      	str	r0, [sp, #12]
 8007f7e:	4631      	mov	r1, r6
 8007f80:	4620      	mov	r0, r4
 8007f82:	f000 fb9b 	bl	80086bc <__mdiff>
 8007f86:	68c2      	ldr	r2, [r0, #12]
 8007f88:	f109 3bff 	add.w	fp, r9, #4294967295
 8007f8c:	4605      	mov	r5, r0
 8007f8e:	bb02      	cbnz	r2, 8007fd2 <_dtoa_r+0xa62>
 8007f90:	4601      	mov	r1, r0
 8007f92:	ee18 0a10 	vmov	r0, s16
 8007f96:	f000 fb75 	bl	8008684 <__mcmp>
 8007f9a:	4602      	mov	r2, r0
 8007f9c:	4629      	mov	r1, r5
 8007f9e:	4620      	mov	r0, r4
 8007fa0:	9207      	str	r2, [sp, #28]
 8007fa2:	f000 f92d 	bl	8008200 <_Bfree>
 8007fa6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007faa:	ea43 0102 	orr.w	r1, r3, r2
 8007fae:	9b04      	ldr	r3, [sp, #16]
 8007fb0:	430b      	orrs	r3, r1
 8007fb2:	464d      	mov	r5, r9
 8007fb4:	d10f      	bne.n	8007fd6 <_dtoa_r+0xa66>
 8007fb6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007fba:	d02a      	beq.n	8008012 <_dtoa_r+0xaa2>
 8007fbc:	9b03      	ldr	r3, [sp, #12]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	dd02      	ble.n	8007fc8 <_dtoa_r+0xa58>
 8007fc2:	9b02      	ldr	r3, [sp, #8]
 8007fc4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007fc8:	f88b a000 	strb.w	sl, [fp]
 8007fcc:	e775      	b.n	8007eba <_dtoa_r+0x94a>
 8007fce:	4638      	mov	r0, r7
 8007fd0:	e7ba      	b.n	8007f48 <_dtoa_r+0x9d8>
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	e7e2      	b.n	8007f9c <_dtoa_r+0xa2c>
 8007fd6:	9b03      	ldr	r3, [sp, #12]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	db04      	blt.n	8007fe6 <_dtoa_r+0xa76>
 8007fdc:	9906      	ldr	r1, [sp, #24]
 8007fde:	430b      	orrs	r3, r1
 8007fe0:	9904      	ldr	r1, [sp, #16]
 8007fe2:	430b      	orrs	r3, r1
 8007fe4:	d122      	bne.n	800802c <_dtoa_r+0xabc>
 8007fe6:	2a00      	cmp	r2, #0
 8007fe8:	ddee      	ble.n	8007fc8 <_dtoa_r+0xa58>
 8007fea:	ee18 1a10 	vmov	r1, s16
 8007fee:	2201      	movs	r2, #1
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	f000 fad7 	bl	80085a4 <__lshift>
 8007ff6:	4631      	mov	r1, r6
 8007ff8:	ee08 0a10 	vmov	s16, r0
 8007ffc:	f000 fb42 	bl	8008684 <__mcmp>
 8008000:	2800      	cmp	r0, #0
 8008002:	dc03      	bgt.n	800800c <_dtoa_r+0xa9c>
 8008004:	d1e0      	bne.n	8007fc8 <_dtoa_r+0xa58>
 8008006:	f01a 0f01 	tst.w	sl, #1
 800800a:	d0dd      	beq.n	8007fc8 <_dtoa_r+0xa58>
 800800c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008010:	d1d7      	bne.n	8007fc2 <_dtoa_r+0xa52>
 8008012:	2339      	movs	r3, #57	; 0x39
 8008014:	f88b 3000 	strb.w	r3, [fp]
 8008018:	462b      	mov	r3, r5
 800801a:	461d      	mov	r5, r3
 800801c:	3b01      	subs	r3, #1
 800801e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008022:	2a39      	cmp	r2, #57	; 0x39
 8008024:	d071      	beq.n	800810a <_dtoa_r+0xb9a>
 8008026:	3201      	adds	r2, #1
 8008028:	701a      	strb	r2, [r3, #0]
 800802a:	e746      	b.n	8007eba <_dtoa_r+0x94a>
 800802c:	2a00      	cmp	r2, #0
 800802e:	dd07      	ble.n	8008040 <_dtoa_r+0xad0>
 8008030:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008034:	d0ed      	beq.n	8008012 <_dtoa_r+0xaa2>
 8008036:	f10a 0301 	add.w	r3, sl, #1
 800803a:	f88b 3000 	strb.w	r3, [fp]
 800803e:	e73c      	b.n	8007eba <_dtoa_r+0x94a>
 8008040:	9b05      	ldr	r3, [sp, #20]
 8008042:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008046:	4599      	cmp	r9, r3
 8008048:	d047      	beq.n	80080da <_dtoa_r+0xb6a>
 800804a:	ee18 1a10 	vmov	r1, s16
 800804e:	2300      	movs	r3, #0
 8008050:	220a      	movs	r2, #10
 8008052:	4620      	mov	r0, r4
 8008054:	f000 f8f6 	bl	8008244 <__multadd>
 8008058:	45b8      	cmp	r8, r7
 800805a:	ee08 0a10 	vmov	s16, r0
 800805e:	f04f 0300 	mov.w	r3, #0
 8008062:	f04f 020a 	mov.w	r2, #10
 8008066:	4641      	mov	r1, r8
 8008068:	4620      	mov	r0, r4
 800806a:	d106      	bne.n	800807a <_dtoa_r+0xb0a>
 800806c:	f000 f8ea 	bl	8008244 <__multadd>
 8008070:	4680      	mov	r8, r0
 8008072:	4607      	mov	r7, r0
 8008074:	f109 0901 	add.w	r9, r9, #1
 8008078:	e772      	b.n	8007f60 <_dtoa_r+0x9f0>
 800807a:	f000 f8e3 	bl	8008244 <__multadd>
 800807e:	4639      	mov	r1, r7
 8008080:	4680      	mov	r8, r0
 8008082:	2300      	movs	r3, #0
 8008084:	220a      	movs	r2, #10
 8008086:	4620      	mov	r0, r4
 8008088:	f000 f8dc 	bl	8008244 <__multadd>
 800808c:	4607      	mov	r7, r0
 800808e:	e7f1      	b.n	8008074 <_dtoa_r+0xb04>
 8008090:	9b03      	ldr	r3, [sp, #12]
 8008092:	9302      	str	r3, [sp, #8]
 8008094:	9d01      	ldr	r5, [sp, #4]
 8008096:	ee18 0a10 	vmov	r0, s16
 800809a:	4631      	mov	r1, r6
 800809c:	f7ff f9dc 	bl	8007458 <quorem>
 80080a0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80080a4:	9b01      	ldr	r3, [sp, #4]
 80080a6:	f805 ab01 	strb.w	sl, [r5], #1
 80080aa:	1aea      	subs	r2, r5, r3
 80080ac:	9b02      	ldr	r3, [sp, #8]
 80080ae:	4293      	cmp	r3, r2
 80080b0:	dd09      	ble.n	80080c6 <_dtoa_r+0xb56>
 80080b2:	ee18 1a10 	vmov	r1, s16
 80080b6:	2300      	movs	r3, #0
 80080b8:	220a      	movs	r2, #10
 80080ba:	4620      	mov	r0, r4
 80080bc:	f000 f8c2 	bl	8008244 <__multadd>
 80080c0:	ee08 0a10 	vmov	s16, r0
 80080c4:	e7e7      	b.n	8008096 <_dtoa_r+0xb26>
 80080c6:	9b02      	ldr	r3, [sp, #8]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	bfc8      	it	gt
 80080cc:	461d      	movgt	r5, r3
 80080ce:	9b01      	ldr	r3, [sp, #4]
 80080d0:	bfd8      	it	le
 80080d2:	2501      	movle	r5, #1
 80080d4:	441d      	add	r5, r3
 80080d6:	f04f 0800 	mov.w	r8, #0
 80080da:	ee18 1a10 	vmov	r1, s16
 80080de:	2201      	movs	r2, #1
 80080e0:	4620      	mov	r0, r4
 80080e2:	f000 fa5f 	bl	80085a4 <__lshift>
 80080e6:	4631      	mov	r1, r6
 80080e8:	ee08 0a10 	vmov	s16, r0
 80080ec:	f000 faca 	bl	8008684 <__mcmp>
 80080f0:	2800      	cmp	r0, #0
 80080f2:	dc91      	bgt.n	8008018 <_dtoa_r+0xaa8>
 80080f4:	d102      	bne.n	80080fc <_dtoa_r+0xb8c>
 80080f6:	f01a 0f01 	tst.w	sl, #1
 80080fa:	d18d      	bne.n	8008018 <_dtoa_r+0xaa8>
 80080fc:	462b      	mov	r3, r5
 80080fe:	461d      	mov	r5, r3
 8008100:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008104:	2a30      	cmp	r2, #48	; 0x30
 8008106:	d0fa      	beq.n	80080fe <_dtoa_r+0xb8e>
 8008108:	e6d7      	b.n	8007eba <_dtoa_r+0x94a>
 800810a:	9a01      	ldr	r2, [sp, #4]
 800810c:	429a      	cmp	r2, r3
 800810e:	d184      	bne.n	800801a <_dtoa_r+0xaaa>
 8008110:	9b00      	ldr	r3, [sp, #0]
 8008112:	3301      	adds	r3, #1
 8008114:	9300      	str	r3, [sp, #0]
 8008116:	2331      	movs	r3, #49	; 0x31
 8008118:	7013      	strb	r3, [r2, #0]
 800811a:	e6ce      	b.n	8007eba <_dtoa_r+0x94a>
 800811c:	4b09      	ldr	r3, [pc, #36]	; (8008144 <_dtoa_r+0xbd4>)
 800811e:	f7ff ba95 	b.w	800764c <_dtoa_r+0xdc>
 8008122:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008124:	2b00      	cmp	r3, #0
 8008126:	f47f aa6e 	bne.w	8007606 <_dtoa_r+0x96>
 800812a:	4b07      	ldr	r3, [pc, #28]	; (8008148 <_dtoa_r+0xbd8>)
 800812c:	f7ff ba8e 	b.w	800764c <_dtoa_r+0xdc>
 8008130:	9b02      	ldr	r3, [sp, #8]
 8008132:	2b00      	cmp	r3, #0
 8008134:	dcae      	bgt.n	8008094 <_dtoa_r+0xb24>
 8008136:	9b06      	ldr	r3, [sp, #24]
 8008138:	2b02      	cmp	r3, #2
 800813a:	f73f aea8 	bgt.w	8007e8e <_dtoa_r+0x91e>
 800813e:	e7a9      	b.n	8008094 <_dtoa_r+0xb24>
 8008140:	08009b74 	.word	0x08009b74
 8008144:	080099d0 	.word	0x080099d0
 8008148:	08009af5 	.word	0x08009af5

0800814c <_localeconv_r>:
 800814c:	4800      	ldr	r0, [pc, #0]	; (8008150 <_localeconv_r+0x4>)
 800814e:	4770      	bx	lr
 8008150:	20000170 	.word	0x20000170

08008154 <malloc>:
 8008154:	4b02      	ldr	r3, [pc, #8]	; (8008160 <malloc+0xc>)
 8008156:	4601      	mov	r1, r0
 8008158:	6818      	ldr	r0, [r3, #0]
 800815a:	f000 bc17 	b.w	800898c <_malloc_r>
 800815e:	bf00      	nop
 8008160:	2000001c 	.word	0x2000001c

08008164 <memcpy>:
 8008164:	440a      	add	r2, r1
 8008166:	4291      	cmp	r1, r2
 8008168:	f100 33ff 	add.w	r3, r0, #4294967295
 800816c:	d100      	bne.n	8008170 <memcpy+0xc>
 800816e:	4770      	bx	lr
 8008170:	b510      	push	{r4, lr}
 8008172:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008176:	f803 4f01 	strb.w	r4, [r3, #1]!
 800817a:	4291      	cmp	r1, r2
 800817c:	d1f9      	bne.n	8008172 <memcpy+0xe>
 800817e:	bd10      	pop	{r4, pc}

08008180 <_Balloc>:
 8008180:	b570      	push	{r4, r5, r6, lr}
 8008182:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008184:	4604      	mov	r4, r0
 8008186:	460d      	mov	r5, r1
 8008188:	b976      	cbnz	r6, 80081a8 <_Balloc+0x28>
 800818a:	2010      	movs	r0, #16
 800818c:	f7ff ffe2 	bl	8008154 <malloc>
 8008190:	4602      	mov	r2, r0
 8008192:	6260      	str	r0, [r4, #36]	; 0x24
 8008194:	b920      	cbnz	r0, 80081a0 <_Balloc+0x20>
 8008196:	4b18      	ldr	r3, [pc, #96]	; (80081f8 <_Balloc+0x78>)
 8008198:	4818      	ldr	r0, [pc, #96]	; (80081fc <_Balloc+0x7c>)
 800819a:	2166      	movs	r1, #102	; 0x66
 800819c:	f000 fdd6 	bl	8008d4c <__assert_func>
 80081a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081a4:	6006      	str	r6, [r0, #0]
 80081a6:	60c6      	str	r6, [r0, #12]
 80081a8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80081aa:	68f3      	ldr	r3, [r6, #12]
 80081ac:	b183      	cbz	r3, 80081d0 <_Balloc+0x50>
 80081ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081b0:	68db      	ldr	r3, [r3, #12]
 80081b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80081b6:	b9b8      	cbnz	r0, 80081e8 <_Balloc+0x68>
 80081b8:	2101      	movs	r1, #1
 80081ba:	fa01 f605 	lsl.w	r6, r1, r5
 80081be:	1d72      	adds	r2, r6, #5
 80081c0:	0092      	lsls	r2, r2, #2
 80081c2:	4620      	mov	r0, r4
 80081c4:	f000 fb60 	bl	8008888 <_calloc_r>
 80081c8:	b160      	cbz	r0, 80081e4 <_Balloc+0x64>
 80081ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80081ce:	e00e      	b.n	80081ee <_Balloc+0x6e>
 80081d0:	2221      	movs	r2, #33	; 0x21
 80081d2:	2104      	movs	r1, #4
 80081d4:	4620      	mov	r0, r4
 80081d6:	f000 fb57 	bl	8008888 <_calloc_r>
 80081da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081dc:	60f0      	str	r0, [r6, #12]
 80081de:	68db      	ldr	r3, [r3, #12]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d1e4      	bne.n	80081ae <_Balloc+0x2e>
 80081e4:	2000      	movs	r0, #0
 80081e6:	bd70      	pop	{r4, r5, r6, pc}
 80081e8:	6802      	ldr	r2, [r0, #0]
 80081ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80081ee:	2300      	movs	r3, #0
 80081f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80081f4:	e7f7      	b.n	80081e6 <_Balloc+0x66>
 80081f6:	bf00      	nop
 80081f8:	08009b02 	.word	0x08009b02
 80081fc:	08009b85 	.word	0x08009b85

08008200 <_Bfree>:
 8008200:	b570      	push	{r4, r5, r6, lr}
 8008202:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008204:	4605      	mov	r5, r0
 8008206:	460c      	mov	r4, r1
 8008208:	b976      	cbnz	r6, 8008228 <_Bfree+0x28>
 800820a:	2010      	movs	r0, #16
 800820c:	f7ff ffa2 	bl	8008154 <malloc>
 8008210:	4602      	mov	r2, r0
 8008212:	6268      	str	r0, [r5, #36]	; 0x24
 8008214:	b920      	cbnz	r0, 8008220 <_Bfree+0x20>
 8008216:	4b09      	ldr	r3, [pc, #36]	; (800823c <_Bfree+0x3c>)
 8008218:	4809      	ldr	r0, [pc, #36]	; (8008240 <_Bfree+0x40>)
 800821a:	218a      	movs	r1, #138	; 0x8a
 800821c:	f000 fd96 	bl	8008d4c <__assert_func>
 8008220:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008224:	6006      	str	r6, [r0, #0]
 8008226:	60c6      	str	r6, [r0, #12]
 8008228:	b13c      	cbz	r4, 800823a <_Bfree+0x3a>
 800822a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800822c:	6862      	ldr	r2, [r4, #4]
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008234:	6021      	str	r1, [r4, #0]
 8008236:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800823a:	bd70      	pop	{r4, r5, r6, pc}
 800823c:	08009b02 	.word	0x08009b02
 8008240:	08009b85 	.word	0x08009b85

08008244 <__multadd>:
 8008244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008248:	690d      	ldr	r5, [r1, #16]
 800824a:	4607      	mov	r7, r0
 800824c:	460c      	mov	r4, r1
 800824e:	461e      	mov	r6, r3
 8008250:	f101 0c14 	add.w	ip, r1, #20
 8008254:	2000      	movs	r0, #0
 8008256:	f8dc 3000 	ldr.w	r3, [ip]
 800825a:	b299      	uxth	r1, r3
 800825c:	fb02 6101 	mla	r1, r2, r1, r6
 8008260:	0c1e      	lsrs	r6, r3, #16
 8008262:	0c0b      	lsrs	r3, r1, #16
 8008264:	fb02 3306 	mla	r3, r2, r6, r3
 8008268:	b289      	uxth	r1, r1
 800826a:	3001      	adds	r0, #1
 800826c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008270:	4285      	cmp	r5, r0
 8008272:	f84c 1b04 	str.w	r1, [ip], #4
 8008276:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800827a:	dcec      	bgt.n	8008256 <__multadd+0x12>
 800827c:	b30e      	cbz	r6, 80082c2 <__multadd+0x7e>
 800827e:	68a3      	ldr	r3, [r4, #8]
 8008280:	42ab      	cmp	r3, r5
 8008282:	dc19      	bgt.n	80082b8 <__multadd+0x74>
 8008284:	6861      	ldr	r1, [r4, #4]
 8008286:	4638      	mov	r0, r7
 8008288:	3101      	adds	r1, #1
 800828a:	f7ff ff79 	bl	8008180 <_Balloc>
 800828e:	4680      	mov	r8, r0
 8008290:	b928      	cbnz	r0, 800829e <__multadd+0x5a>
 8008292:	4602      	mov	r2, r0
 8008294:	4b0c      	ldr	r3, [pc, #48]	; (80082c8 <__multadd+0x84>)
 8008296:	480d      	ldr	r0, [pc, #52]	; (80082cc <__multadd+0x88>)
 8008298:	21b5      	movs	r1, #181	; 0xb5
 800829a:	f000 fd57 	bl	8008d4c <__assert_func>
 800829e:	6922      	ldr	r2, [r4, #16]
 80082a0:	3202      	adds	r2, #2
 80082a2:	f104 010c 	add.w	r1, r4, #12
 80082a6:	0092      	lsls	r2, r2, #2
 80082a8:	300c      	adds	r0, #12
 80082aa:	f7ff ff5b 	bl	8008164 <memcpy>
 80082ae:	4621      	mov	r1, r4
 80082b0:	4638      	mov	r0, r7
 80082b2:	f7ff ffa5 	bl	8008200 <_Bfree>
 80082b6:	4644      	mov	r4, r8
 80082b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80082bc:	3501      	adds	r5, #1
 80082be:	615e      	str	r6, [r3, #20]
 80082c0:	6125      	str	r5, [r4, #16]
 80082c2:	4620      	mov	r0, r4
 80082c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082c8:	08009b74 	.word	0x08009b74
 80082cc:	08009b85 	.word	0x08009b85

080082d0 <__hi0bits>:
 80082d0:	0c03      	lsrs	r3, r0, #16
 80082d2:	041b      	lsls	r3, r3, #16
 80082d4:	b9d3      	cbnz	r3, 800830c <__hi0bits+0x3c>
 80082d6:	0400      	lsls	r0, r0, #16
 80082d8:	2310      	movs	r3, #16
 80082da:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80082de:	bf04      	itt	eq
 80082e0:	0200      	lsleq	r0, r0, #8
 80082e2:	3308      	addeq	r3, #8
 80082e4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80082e8:	bf04      	itt	eq
 80082ea:	0100      	lsleq	r0, r0, #4
 80082ec:	3304      	addeq	r3, #4
 80082ee:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80082f2:	bf04      	itt	eq
 80082f4:	0080      	lsleq	r0, r0, #2
 80082f6:	3302      	addeq	r3, #2
 80082f8:	2800      	cmp	r0, #0
 80082fa:	db05      	blt.n	8008308 <__hi0bits+0x38>
 80082fc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008300:	f103 0301 	add.w	r3, r3, #1
 8008304:	bf08      	it	eq
 8008306:	2320      	moveq	r3, #32
 8008308:	4618      	mov	r0, r3
 800830a:	4770      	bx	lr
 800830c:	2300      	movs	r3, #0
 800830e:	e7e4      	b.n	80082da <__hi0bits+0xa>

08008310 <__lo0bits>:
 8008310:	6803      	ldr	r3, [r0, #0]
 8008312:	f013 0207 	ands.w	r2, r3, #7
 8008316:	4601      	mov	r1, r0
 8008318:	d00b      	beq.n	8008332 <__lo0bits+0x22>
 800831a:	07da      	lsls	r2, r3, #31
 800831c:	d423      	bmi.n	8008366 <__lo0bits+0x56>
 800831e:	0798      	lsls	r0, r3, #30
 8008320:	bf49      	itett	mi
 8008322:	085b      	lsrmi	r3, r3, #1
 8008324:	089b      	lsrpl	r3, r3, #2
 8008326:	2001      	movmi	r0, #1
 8008328:	600b      	strmi	r3, [r1, #0]
 800832a:	bf5c      	itt	pl
 800832c:	600b      	strpl	r3, [r1, #0]
 800832e:	2002      	movpl	r0, #2
 8008330:	4770      	bx	lr
 8008332:	b298      	uxth	r0, r3
 8008334:	b9a8      	cbnz	r0, 8008362 <__lo0bits+0x52>
 8008336:	0c1b      	lsrs	r3, r3, #16
 8008338:	2010      	movs	r0, #16
 800833a:	b2da      	uxtb	r2, r3
 800833c:	b90a      	cbnz	r2, 8008342 <__lo0bits+0x32>
 800833e:	3008      	adds	r0, #8
 8008340:	0a1b      	lsrs	r3, r3, #8
 8008342:	071a      	lsls	r2, r3, #28
 8008344:	bf04      	itt	eq
 8008346:	091b      	lsreq	r3, r3, #4
 8008348:	3004      	addeq	r0, #4
 800834a:	079a      	lsls	r2, r3, #30
 800834c:	bf04      	itt	eq
 800834e:	089b      	lsreq	r3, r3, #2
 8008350:	3002      	addeq	r0, #2
 8008352:	07da      	lsls	r2, r3, #31
 8008354:	d403      	bmi.n	800835e <__lo0bits+0x4e>
 8008356:	085b      	lsrs	r3, r3, #1
 8008358:	f100 0001 	add.w	r0, r0, #1
 800835c:	d005      	beq.n	800836a <__lo0bits+0x5a>
 800835e:	600b      	str	r3, [r1, #0]
 8008360:	4770      	bx	lr
 8008362:	4610      	mov	r0, r2
 8008364:	e7e9      	b.n	800833a <__lo0bits+0x2a>
 8008366:	2000      	movs	r0, #0
 8008368:	4770      	bx	lr
 800836a:	2020      	movs	r0, #32
 800836c:	4770      	bx	lr
	...

08008370 <__i2b>:
 8008370:	b510      	push	{r4, lr}
 8008372:	460c      	mov	r4, r1
 8008374:	2101      	movs	r1, #1
 8008376:	f7ff ff03 	bl	8008180 <_Balloc>
 800837a:	4602      	mov	r2, r0
 800837c:	b928      	cbnz	r0, 800838a <__i2b+0x1a>
 800837e:	4b05      	ldr	r3, [pc, #20]	; (8008394 <__i2b+0x24>)
 8008380:	4805      	ldr	r0, [pc, #20]	; (8008398 <__i2b+0x28>)
 8008382:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008386:	f000 fce1 	bl	8008d4c <__assert_func>
 800838a:	2301      	movs	r3, #1
 800838c:	6144      	str	r4, [r0, #20]
 800838e:	6103      	str	r3, [r0, #16]
 8008390:	bd10      	pop	{r4, pc}
 8008392:	bf00      	nop
 8008394:	08009b74 	.word	0x08009b74
 8008398:	08009b85 	.word	0x08009b85

0800839c <__multiply>:
 800839c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083a0:	4691      	mov	r9, r2
 80083a2:	690a      	ldr	r2, [r1, #16]
 80083a4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80083a8:	429a      	cmp	r2, r3
 80083aa:	bfb8      	it	lt
 80083ac:	460b      	movlt	r3, r1
 80083ae:	460c      	mov	r4, r1
 80083b0:	bfbc      	itt	lt
 80083b2:	464c      	movlt	r4, r9
 80083b4:	4699      	movlt	r9, r3
 80083b6:	6927      	ldr	r7, [r4, #16]
 80083b8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80083bc:	68a3      	ldr	r3, [r4, #8]
 80083be:	6861      	ldr	r1, [r4, #4]
 80083c0:	eb07 060a 	add.w	r6, r7, sl
 80083c4:	42b3      	cmp	r3, r6
 80083c6:	b085      	sub	sp, #20
 80083c8:	bfb8      	it	lt
 80083ca:	3101      	addlt	r1, #1
 80083cc:	f7ff fed8 	bl	8008180 <_Balloc>
 80083d0:	b930      	cbnz	r0, 80083e0 <__multiply+0x44>
 80083d2:	4602      	mov	r2, r0
 80083d4:	4b44      	ldr	r3, [pc, #272]	; (80084e8 <__multiply+0x14c>)
 80083d6:	4845      	ldr	r0, [pc, #276]	; (80084ec <__multiply+0x150>)
 80083d8:	f240 115d 	movw	r1, #349	; 0x15d
 80083dc:	f000 fcb6 	bl	8008d4c <__assert_func>
 80083e0:	f100 0514 	add.w	r5, r0, #20
 80083e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80083e8:	462b      	mov	r3, r5
 80083ea:	2200      	movs	r2, #0
 80083ec:	4543      	cmp	r3, r8
 80083ee:	d321      	bcc.n	8008434 <__multiply+0x98>
 80083f0:	f104 0314 	add.w	r3, r4, #20
 80083f4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80083f8:	f109 0314 	add.w	r3, r9, #20
 80083fc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008400:	9202      	str	r2, [sp, #8]
 8008402:	1b3a      	subs	r2, r7, r4
 8008404:	3a15      	subs	r2, #21
 8008406:	f022 0203 	bic.w	r2, r2, #3
 800840a:	3204      	adds	r2, #4
 800840c:	f104 0115 	add.w	r1, r4, #21
 8008410:	428f      	cmp	r7, r1
 8008412:	bf38      	it	cc
 8008414:	2204      	movcc	r2, #4
 8008416:	9201      	str	r2, [sp, #4]
 8008418:	9a02      	ldr	r2, [sp, #8]
 800841a:	9303      	str	r3, [sp, #12]
 800841c:	429a      	cmp	r2, r3
 800841e:	d80c      	bhi.n	800843a <__multiply+0x9e>
 8008420:	2e00      	cmp	r6, #0
 8008422:	dd03      	ble.n	800842c <__multiply+0x90>
 8008424:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008428:	2b00      	cmp	r3, #0
 800842a:	d05a      	beq.n	80084e2 <__multiply+0x146>
 800842c:	6106      	str	r6, [r0, #16]
 800842e:	b005      	add	sp, #20
 8008430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008434:	f843 2b04 	str.w	r2, [r3], #4
 8008438:	e7d8      	b.n	80083ec <__multiply+0x50>
 800843a:	f8b3 a000 	ldrh.w	sl, [r3]
 800843e:	f1ba 0f00 	cmp.w	sl, #0
 8008442:	d024      	beq.n	800848e <__multiply+0xf2>
 8008444:	f104 0e14 	add.w	lr, r4, #20
 8008448:	46a9      	mov	r9, r5
 800844a:	f04f 0c00 	mov.w	ip, #0
 800844e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008452:	f8d9 1000 	ldr.w	r1, [r9]
 8008456:	fa1f fb82 	uxth.w	fp, r2
 800845a:	b289      	uxth	r1, r1
 800845c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008460:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008464:	f8d9 2000 	ldr.w	r2, [r9]
 8008468:	4461      	add	r1, ip
 800846a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800846e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008472:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008476:	b289      	uxth	r1, r1
 8008478:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800847c:	4577      	cmp	r7, lr
 800847e:	f849 1b04 	str.w	r1, [r9], #4
 8008482:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008486:	d8e2      	bhi.n	800844e <__multiply+0xb2>
 8008488:	9a01      	ldr	r2, [sp, #4]
 800848a:	f845 c002 	str.w	ip, [r5, r2]
 800848e:	9a03      	ldr	r2, [sp, #12]
 8008490:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008494:	3304      	adds	r3, #4
 8008496:	f1b9 0f00 	cmp.w	r9, #0
 800849a:	d020      	beq.n	80084de <__multiply+0x142>
 800849c:	6829      	ldr	r1, [r5, #0]
 800849e:	f104 0c14 	add.w	ip, r4, #20
 80084a2:	46ae      	mov	lr, r5
 80084a4:	f04f 0a00 	mov.w	sl, #0
 80084a8:	f8bc b000 	ldrh.w	fp, [ip]
 80084ac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80084b0:	fb09 220b 	mla	r2, r9, fp, r2
 80084b4:	4492      	add	sl, r2
 80084b6:	b289      	uxth	r1, r1
 80084b8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80084bc:	f84e 1b04 	str.w	r1, [lr], #4
 80084c0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80084c4:	f8be 1000 	ldrh.w	r1, [lr]
 80084c8:	0c12      	lsrs	r2, r2, #16
 80084ca:	fb09 1102 	mla	r1, r9, r2, r1
 80084ce:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80084d2:	4567      	cmp	r7, ip
 80084d4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80084d8:	d8e6      	bhi.n	80084a8 <__multiply+0x10c>
 80084da:	9a01      	ldr	r2, [sp, #4]
 80084dc:	50a9      	str	r1, [r5, r2]
 80084de:	3504      	adds	r5, #4
 80084e0:	e79a      	b.n	8008418 <__multiply+0x7c>
 80084e2:	3e01      	subs	r6, #1
 80084e4:	e79c      	b.n	8008420 <__multiply+0x84>
 80084e6:	bf00      	nop
 80084e8:	08009b74 	.word	0x08009b74
 80084ec:	08009b85 	.word	0x08009b85

080084f0 <__pow5mult>:
 80084f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084f4:	4615      	mov	r5, r2
 80084f6:	f012 0203 	ands.w	r2, r2, #3
 80084fa:	4606      	mov	r6, r0
 80084fc:	460f      	mov	r7, r1
 80084fe:	d007      	beq.n	8008510 <__pow5mult+0x20>
 8008500:	4c25      	ldr	r4, [pc, #148]	; (8008598 <__pow5mult+0xa8>)
 8008502:	3a01      	subs	r2, #1
 8008504:	2300      	movs	r3, #0
 8008506:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800850a:	f7ff fe9b 	bl	8008244 <__multadd>
 800850e:	4607      	mov	r7, r0
 8008510:	10ad      	asrs	r5, r5, #2
 8008512:	d03d      	beq.n	8008590 <__pow5mult+0xa0>
 8008514:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008516:	b97c      	cbnz	r4, 8008538 <__pow5mult+0x48>
 8008518:	2010      	movs	r0, #16
 800851a:	f7ff fe1b 	bl	8008154 <malloc>
 800851e:	4602      	mov	r2, r0
 8008520:	6270      	str	r0, [r6, #36]	; 0x24
 8008522:	b928      	cbnz	r0, 8008530 <__pow5mult+0x40>
 8008524:	4b1d      	ldr	r3, [pc, #116]	; (800859c <__pow5mult+0xac>)
 8008526:	481e      	ldr	r0, [pc, #120]	; (80085a0 <__pow5mult+0xb0>)
 8008528:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800852c:	f000 fc0e 	bl	8008d4c <__assert_func>
 8008530:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008534:	6004      	str	r4, [r0, #0]
 8008536:	60c4      	str	r4, [r0, #12]
 8008538:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800853c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008540:	b94c      	cbnz	r4, 8008556 <__pow5mult+0x66>
 8008542:	f240 2171 	movw	r1, #625	; 0x271
 8008546:	4630      	mov	r0, r6
 8008548:	f7ff ff12 	bl	8008370 <__i2b>
 800854c:	2300      	movs	r3, #0
 800854e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008552:	4604      	mov	r4, r0
 8008554:	6003      	str	r3, [r0, #0]
 8008556:	f04f 0900 	mov.w	r9, #0
 800855a:	07eb      	lsls	r3, r5, #31
 800855c:	d50a      	bpl.n	8008574 <__pow5mult+0x84>
 800855e:	4639      	mov	r1, r7
 8008560:	4622      	mov	r2, r4
 8008562:	4630      	mov	r0, r6
 8008564:	f7ff ff1a 	bl	800839c <__multiply>
 8008568:	4639      	mov	r1, r7
 800856a:	4680      	mov	r8, r0
 800856c:	4630      	mov	r0, r6
 800856e:	f7ff fe47 	bl	8008200 <_Bfree>
 8008572:	4647      	mov	r7, r8
 8008574:	106d      	asrs	r5, r5, #1
 8008576:	d00b      	beq.n	8008590 <__pow5mult+0xa0>
 8008578:	6820      	ldr	r0, [r4, #0]
 800857a:	b938      	cbnz	r0, 800858c <__pow5mult+0x9c>
 800857c:	4622      	mov	r2, r4
 800857e:	4621      	mov	r1, r4
 8008580:	4630      	mov	r0, r6
 8008582:	f7ff ff0b 	bl	800839c <__multiply>
 8008586:	6020      	str	r0, [r4, #0]
 8008588:	f8c0 9000 	str.w	r9, [r0]
 800858c:	4604      	mov	r4, r0
 800858e:	e7e4      	b.n	800855a <__pow5mult+0x6a>
 8008590:	4638      	mov	r0, r7
 8008592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008596:	bf00      	nop
 8008598:	08009cd8 	.word	0x08009cd8
 800859c:	08009b02 	.word	0x08009b02
 80085a0:	08009b85 	.word	0x08009b85

080085a4 <__lshift>:
 80085a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085a8:	460c      	mov	r4, r1
 80085aa:	6849      	ldr	r1, [r1, #4]
 80085ac:	6923      	ldr	r3, [r4, #16]
 80085ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80085b2:	68a3      	ldr	r3, [r4, #8]
 80085b4:	4607      	mov	r7, r0
 80085b6:	4691      	mov	r9, r2
 80085b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80085bc:	f108 0601 	add.w	r6, r8, #1
 80085c0:	42b3      	cmp	r3, r6
 80085c2:	db0b      	blt.n	80085dc <__lshift+0x38>
 80085c4:	4638      	mov	r0, r7
 80085c6:	f7ff fddb 	bl	8008180 <_Balloc>
 80085ca:	4605      	mov	r5, r0
 80085cc:	b948      	cbnz	r0, 80085e2 <__lshift+0x3e>
 80085ce:	4602      	mov	r2, r0
 80085d0:	4b2a      	ldr	r3, [pc, #168]	; (800867c <__lshift+0xd8>)
 80085d2:	482b      	ldr	r0, [pc, #172]	; (8008680 <__lshift+0xdc>)
 80085d4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80085d8:	f000 fbb8 	bl	8008d4c <__assert_func>
 80085dc:	3101      	adds	r1, #1
 80085de:	005b      	lsls	r3, r3, #1
 80085e0:	e7ee      	b.n	80085c0 <__lshift+0x1c>
 80085e2:	2300      	movs	r3, #0
 80085e4:	f100 0114 	add.w	r1, r0, #20
 80085e8:	f100 0210 	add.w	r2, r0, #16
 80085ec:	4618      	mov	r0, r3
 80085ee:	4553      	cmp	r3, sl
 80085f0:	db37      	blt.n	8008662 <__lshift+0xbe>
 80085f2:	6920      	ldr	r0, [r4, #16]
 80085f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80085f8:	f104 0314 	add.w	r3, r4, #20
 80085fc:	f019 091f 	ands.w	r9, r9, #31
 8008600:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008604:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008608:	d02f      	beq.n	800866a <__lshift+0xc6>
 800860a:	f1c9 0e20 	rsb	lr, r9, #32
 800860e:	468a      	mov	sl, r1
 8008610:	f04f 0c00 	mov.w	ip, #0
 8008614:	681a      	ldr	r2, [r3, #0]
 8008616:	fa02 f209 	lsl.w	r2, r2, r9
 800861a:	ea42 020c 	orr.w	r2, r2, ip
 800861e:	f84a 2b04 	str.w	r2, [sl], #4
 8008622:	f853 2b04 	ldr.w	r2, [r3], #4
 8008626:	4298      	cmp	r0, r3
 8008628:	fa22 fc0e 	lsr.w	ip, r2, lr
 800862c:	d8f2      	bhi.n	8008614 <__lshift+0x70>
 800862e:	1b03      	subs	r3, r0, r4
 8008630:	3b15      	subs	r3, #21
 8008632:	f023 0303 	bic.w	r3, r3, #3
 8008636:	3304      	adds	r3, #4
 8008638:	f104 0215 	add.w	r2, r4, #21
 800863c:	4290      	cmp	r0, r2
 800863e:	bf38      	it	cc
 8008640:	2304      	movcc	r3, #4
 8008642:	f841 c003 	str.w	ip, [r1, r3]
 8008646:	f1bc 0f00 	cmp.w	ip, #0
 800864a:	d001      	beq.n	8008650 <__lshift+0xac>
 800864c:	f108 0602 	add.w	r6, r8, #2
 8008650:	3e01      	subs	r6, #1
 8008652:	4638      	mov	r0, r7
 8008654:	612e      	str	r6, [r5, #16]
 8008656:	4621      	mov	r1, r4
 8008658:	f7ff fdd2 	bl	8008200 <_Bfree>
 800865c:	4628      	mov	r0, r5
 800865e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008662:	f842 0f04 	str.w	r0, [r2, #4]!
 8008666:	3301      	adds	r3, #1
 8008668:	e7c1      	b.n	80085ee <__lshift+0x4a>
 800866a:	3904      	subs	r1, #4
 800866c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008670:	f841 2f04 	str.w	r2, [r1, #4]!
 8008674:	4298      	cmp	r0, r3
 8008676:	d8f9      	bhi.n	800866c <__lshift+0xc8>
 8008678:	e7ea      	b.n	8008650 <__lshift+0xac>
 800867a:	bf00      	nop
 800867c:	08009b74 	.word	0x08009b74
 8008680:	08009b85 	.word	0x08009b85

08008684 <__mcmp>:
 8008684:	b530      	push	{r4, r5, lr}
 8008686:	6902      	ldr	r2, [r0, #16]
 8008688:	690c      	ldr	r4, [r1, #16]
 800868a:	1b12      	subs	r2, r2, r4
 800868c:	d10e      	bne.n	80086ac <__mcmp+0x28>
 800868e:	f100 0314 	add.w	r3, r0, #20
 8008692:	3114      	adds	r1, #20
 8008694:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008698:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800869c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80086a0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80086a4:	42a5      	cmp	r5, r4
 80086a6:	d003      	beq.n	80086b0 <__mcmp+0x2c>
 80086a8:	d305      	bcc.n	80086b6 <__mcmp+0x32>
 80086aa:	2201      	movs	r2, #1
 80086ac:	4610      	mov	r0, r2
 80086ae:	bd30      	pop	{r4, r5, pc}
 80086b0:	4283      	cmp	r3, r0
 80086b2:	d3f3      	bcc.n	800869c <__mcmp+0x18>
 80086b4:	e7fa      	b.n	80086ac <__mcmp+0x28>
 80086b6:	f04f 32ff 	mov.w	r2, #4294967295
 80086ba:	e7f7      	b.n	80086ac <__mcmp+0x28>

080086bc <__mdiff>:
 80086bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086c0:	460c      	mov	r4, r1
 80086c2:	4606      	mov	r6, r0
 80086c4:	4611      	mov	r1, r2
 80086c6:	4620      	mov	r0, r4
 80086c8:	4690      	mov	r8, r2
 80086ca:	f7ff ffdb 	bl	8008684 <__mcmp>
 80086ce:	1e05      	subs	r5, r0, #0
 80086d0:	d110      	bne.n	80086f4 <__mdiff+0x38>
 80086d2:	4629      	mov	r1, r5
 80086d4:	4630      	mov	r0, r6
 80086d6:	f7ff fd53 	bl	8008180 <_Balloc>
 80086da:	b930      	cbnz	r0, 80086ea <__mdiff+0x2e>
 80086dc:	4b3a      	ldr	r3, [pc, #232]	; (80087c8 <__mdiff+0x10c>)
 80086de:	4602      	mov	r2, r0
 80086e0:	f240 2132 	movw	r1, #562	; 0x232
 80086e4:	4839      	ldr	r0, [pc, #228]	; (80087cc <__mdiff+0x110>)
 80086e6:	f000 fb31 	bl	8008d4c <__assert_func>
 80086ea:	2301      	movs	r3, #1
 80086ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80086f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086f4:	bfa4      	itt	ge
 80086f6:	4643      	movge	r3, r8
 80086f8:	46a0      	movge	r8, r4
 80086fa:	4630      	mov	r0, r6
 80086fc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008700:	bfa6      	itte	ge
 8008702:	461c      	movge	r4, r3
 8008704:	2500      	movge	r5, #0
 8008706:	2501      	movlt	r5, #1
 8008708:	f7ff fd3a 	bl	8008180 <_Balloc>
 800870c:	b920      	cbnz	r0, 8008718 <__mdiff+0x5c>
 800870e:	4b2e      	ldr	r3, [pc, #184]	; (80087c8 <__mdiff+0x10c>)
 8008710:	4602      	mov	r2, r0
 8008712:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008716:	e7e5      	b.n	80086e4 <__mdiff+0x28>
 8008718:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800871c:	6926      	ldr	r6, [r4, #16]
 800871e:	60c5      	str	r5, [r0, #12]
 8008720:	f104 0914 	add.w	r9, r4, #20
 8008724:	f108 0514 	add.w	r5, r8, #20
 8008728:	f100 0e14 	add.w	lr, r0, #20
 800872c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008730:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008734:	f108 0210 	add.w	r2, r8, #16
 8008738:	46f2      	mov	sl, lr
 800873a:	2100      	movs	r1, #0
 800873c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008740:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008744:	fa1f f883 	uxth.w	r8, r3
 8008748:	fa11 f18b 	uxtah	r1, r1, fp
 800874c:	0c1b      	lsrs	r3, r3, #16
 800874e:	eba1 0808 	sub.w	r8, r1, r8
 8008752:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008756:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800875a:	fa1f f888 	uxth.w	r8, r8
 800875e:	1419      	asrs	r1, r3, #16
 8008760:	454e      	cmp	r6, r9
 8008762:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008766:	f84a 3b04 	str.w	r3, [sl], #4
 800876a:	d8e7      	bhi.n	800873c <__mdiff+0x80>
 800876c:	1b33      	subs	r3, r6, r4
 800876e:	3b15      	subs	r3, #21
 8008770:	f023 0303 	bic.w	r3, r3, #3
 8008774:	3304      	adds	r3, #4
 8008776:	3415      	adds	r4, #21
 8008778:	42a6      	cmp	r6, r4
 800877a:	bf38      	it	cc
 800877c:	2304      	movcc	r3, #4
 800877e:	441d      	add	r5, r3
 8008780:	4473      	add	r3, lr
 8008782:	469e      	mov	lr, r3
 8008784:	462e      	mov	r6, r5
 8008786:	4566      	cmp	r6, ip
 8008788:	d30e      	bcc.n	80087a8 <__mdiff+0xec>
 800878a:	f10c 0203 	add.w	r2, ip, #3
 800878e:	1b52      	subs	r2, r2, r5
 8008790:	f022 0203 	bic.w	r2, r2, #3
 8008794:	3d03      	subs	r5, #3
 8008796:	45ac      	cmp	ip, r5
 8008798:	bf38      	it	cc
 800879a:	2200      	movcc	r2, #0
 800879c:	441a      	add	r2, r3
 800879e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80087a2:	b17b      	cbz	r3, 80087c4 <__mdiff+0x108>
 80087a4:	6107      	str	r7, [r0, #16]
 80087a6:	e7a3      	b.n	80086f0 <__mdiff+0x34>
 80087a8:	f856 8b04 	ldr.w	r8, [r6], #4
 80087ac:	fa11 f288 	uxtah	r2, r1, r8
 80087b0:	1414      	asrs	r4, r2, #16
 80087b2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80087b6:	b292      	uxth	r2, r2
 80087b8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80087bc:	f84e 2b04 	str.w	r2, [lr], #4
 80087c0:	1421      	asrs	r1, r4, #16
 80087c2:	e7e0      	b.n	8008786 <__mdiff+0xca>
 80087c4:	3f01      	subs	r7, #1
 80087c6:	e7ea      	b.n	800879e <__mdiff+0xe2>
 80087c8:	08009b74 	.word	0x08009b74
 80087cc:	08009b85 	.word	0x08009b85

080087d0 <__d2b>:
 80087d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80087d4:	4689      	mov	r9, r1
 80087d6:	2101      	movs	r1, #1
 80087d8:	ec57 6b10 	vmov	r6, r7, d0
 80087dc:	4690      	mov	r8, r2
 80087de:	f7ff fccf 	bl	8008180 <_Balloc>
 80087e2:	4604      	mov	r4, r0
 80087e4:	b930      	cbnz	r0, 80087f4 <__d2b+0x24>
 80087e6:	4602      	mov	r2, r0
 80087e8:	4b25      	ldr	r3, [pc, #148]	; (8008880 <__d2b+0xb0>)
 80087ea:	4826      	ldr	r0, [pc, #152]	; (8008884 <__d2b+0xb4>)
 80087ec:	f240 310a 	movw	r1, #778	; 0x30a
 80087f0:	f000 faac 	bl	8008d4c <__assert_func>
 80087f4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80087f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80087fc:	bb35      	cbnz	r5, 800884c <__d2b+0x7c>
 80087fe:	2e00      	cmp	r6, #0
 8008800:	9301      	str	r3, [sp, #4]
 8008802:	d028      	beq.n	8008856 <__d2b+0x86>
 8008804:	4668      	mov	r0, sp
 8008806:	9600      	str	r6, [sp, #0]
 8008808:	f7ff fd82 	bl	8008310 <__lo0bits>
 800880c:	9900      	ldr	r1, [sp, #0]
 800880e:	b300      	cbz	r0, 8008852 <__d2b+0x82>
 8008810:	9a01      	ldr	r2, [sp, #4]
 8008812:	f1c0 0320 	rsb	r3, r0, #32
 8008816:	fa02 f303 	lsl.w	r3, r2, r3
 800881a:	430b      	orrs	r3, r1
 800881c:	40c2      	lsrs	r2, r0
 800881e:	6163      	str	r3, [r4, #20]
 8008820:	9201      	str	r2, [sp, #4]
 8008822:	9b01      	ldr	r3, [sp, #4]
 8008824:	61a3      	str	r3, [r4, #24]
 8008826:	2b00      	cmp	r3, #0
 8008828:	bf14      	ite	ne
 800882a:	2202      	movne	r2, #2
 800882c:	2201      	moveq	r2, #1
 800882e:	6122      	str	r2, [r4, #16]
 8008830:	b1d5      	cbz	r5, 8008868 <__d2b+0x98>
 8008832:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008836:	4405      	add	r5, r0
 8008838:	f8c9 5000 	str.w	r5, [r9]
 800883c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008840:	f8c8 0000 	str.w	r0, [r8]
 8008844:	4620      	mov	r0, r4
 8008846:	b003      	add	sp, #12
 8008848:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800884c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008850:	e7d5      	b.n	80087fe <__d2b+0x2e>
 8008852:	6161      	str	r1, [r4, #20]
 8008854:	e7e5      	b.n	8008822 <__d2b+0x52>
 8008856:	a801      	add	r0, sp, #4
 8008858:	f7ff fd5a 	bl	8008310 <__lo0bits>
 800885c:	9b01      	ldr	r3, [sp, #4]
 800885e:	6163      	str	r3, [r4, #20]
 8008860:	2201      	movs	r2, #1
 8008862:	6122      	str	r2, [r4, #16]
 8008864:	3020      	adds	r0, #32
 8008866:	e7e3      	b.n	8008830 <__d2b+0x60>
 8008868:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800886c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008870:	f8c9 0000 	str.w	r0, [r9]
 8008874:	6918      	ldr	r0, [r3, #16]
 8008876:	f7ff fd2b 	bl	80082d0 <__hi0bits>
 800887a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800887e:	e7df      	b.n	8008840 <__d2b+0x70>
 8008880:	08009b74 	.word	0x08009b74
 8008884:	08009b85 	.word	0x08009b85

08008888 <_calloc_r>:
 8008888:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800888a:	fba1 2402 	umull	r2, r4, r1, r2
 800888e:	b94c      	cbnz	r4, 80088a4 <_calloc_r+0x1c>
 8008890:	4611      	mov	r1, r2
 8008892:	9201      	str	r2, [sp, #4]
 8008894:	f000 f87a 	bl	800898c <_malloc_r>
 8008898:	9a01      	ldr	r2, [sp, #4]
 800889a:	4605      	mov	r5, r0
 800889c:	b930      	cbnz	r0, 80088ac <_calloc_r+0x24>
 800889e:	4628      	mov	r0, r5
 80088a0:	b003      	add	sp, #12
 80088a2:	bd30      	pop	{r4, r5, pc}
 80088a4:	220c      	movs	r2, #12
 80088a6:	6002      	str	r2, [r0, #0]
 80088a8:	2500      	movs	r5, #0
 80088aa:	e7f8      	b.n	800889e <_calloc_r+0x16>
 80088ac:	4621      	mov	r1, r4
 80088ae:	f7fe f8b5 	bl	8006a1c <memset>
 80088b2:	e7f4      	b.n	800889e <_calloc_r+0x16>

080088b4 <_free_r>:
 80088b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80088b6:	2900      	cmp	r1, #0
 80088b8:	d044      	beq.n	8008944 <_free_r+0x90>
 80088ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088be:	9001      	str	r0, [sp, #4]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	f1a1 0404 	sub.w	r4, r1, #4
 80088c6:	bfb8      	it	lt
 80088c8:	18e4      	addlt	r4, r4, r3
 80088ca:	f000 fa9b 	bl	8008e04 <__malloc_lock>
 80088ce:	4a1e      	ldr	r2, [pc, #120]	; (8008948 <_free_r+0x94>)
 80088d0:	9801      	ldr	r0, [sp, #4]
 80088d2:	6813      	ldr	r3, [r2, #0]
 80088d4:	b933      	cbnz	r3, 80088e4 <_free_r+0x30>
 80088d6:	6063      	str	r3, [r4, #4]
 80088d8:	6014      	str	r4, [r2, #0]
 80088da:	b003      	add	sp, #12
 80088dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80088e0:	f000 ba96 	b.w	8008e10 <__malloc_unlock>
 80088e4:	42a3      	cmp	r3, r4
 80088e6:	d908      	bls.n	80088fa <_free_r+0x46>
 80088e8:	6825      	ldr	r5, [r4, #0]
 80088ea:	1961      	adds	r1, r4, r5
 80088ec:	428b      	cmp	r3, r1
 80088ee:	bf01      	itttt	eq
 80088f0:	6819      	ldreq	r1, [r3, #0]
 80088f2:	685b      	ldreq	r3, [r3, #4]
 80088f4:	1949      	addeq	r1, r1, r5
 80088f6:	6021      	streq	r1, [r4, #0]
 80088f8:	e7ed      	b.n	80088d6 <_free_r+0x22>
 80088fa:	461a      	mov	r2, r3
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	b10b      	cbz	r3, 8008904 <_free_r+0x50>
 8008900:	42a3      	cmp	r3, r4
 8008902:	d9fa      	bls.n	80088fa <_free_r+0x46>
 8008904:	6811      	ldr	r1, [r2, #0]
 8008906:	1855      	adds	r5, r2, r1
 8008908:	42a5      	cmp	r5, r4
 800890a:	d10b      	bne.n	8008924 <_free_r+0x70>
 800890c:	6824      	ldr	r4, [r4, #0]
 800890e:	4421      	add	r1, r4
 8008910:	1854      	adds	r4, r2, r1
 8008912:	42a3      	cmp	r3, r4
 8008914:	6011      	str	r1, [r2, #0]
 8008916:	d1e0      	bne.n	80088da <_free_r+0x26>
 8008918:	681c      	ldr	r4, [r3, #0]
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	6053      	str	r3, [r2, #4]
 800891e:	4421      	add	r1, r4
 8008920:	6011      	str	r1, [r2, #0]
 8008922:	e7da      	b.n	80088da <_free_r+0x26>
 8008924:	d902      	bls.n	800892c <_free_r+0x78>
 8008926:	230c      	movs	r3, #12
 8008928:	6003      	str	r3, [r0, #0]
 800892a:	e7d6      	b.n	80088da <_free_r+0x26>
 800892c:	6825      	ldr	r5, [r4, #0]
 800892e:	1961      	adds	r1, r4, r5
 8008930:	428b      	cmp	r3, r1
 8008932:	bf04      	itt	eq
 8008934:	6819      	ldreq	r1, [r3, #0]
 8008936:	685b      	ldreq	r3, [r3, #4]
 8008938:	6063      	str	r3, [r4, #4]
 800893a:	bf04      	itt	eq
 800893c:	1949      	addeq	r1, r1, r5
 800893e:	6021      	streq	r1, [r4, #0]
 8008940:	6054      	str	r4, [r2, #4]
 8008942:	e7ca      	b.n	80088da <_free_r+0x26>
 8008944:	b003      	add	sp, #12
 8008946:	bd30      	pop	{r4, r5, pc}
 8008948:	200005c8 	.word	0x200005c8

0800894c <sbrk_aligned>:
 800894c:	b570      	push	{r4, r5, r6, lr}
 800894e:	4e0e      	ldr	r6, [pc, #56]	; (8008988 <sbrk_aligned+0x3c>)
 8008950:	460c      	mov	r4, r1
 8008952:	6831      	ldr	r1, [r6, #0]
 8008954:	4605      	mov	r5, r0
 8008956:	b911      	cbnz	r1, 800895e <sbrk_aligned+0x12>
 8008958:	f000 f9e8 	bl	8008d2c <_sbrk_r>
 800895c:	6030      	str	r0, [r6, #0]
 800895e:	4621      	mov	r1, r4
 8008960:	4628      	mov	r0, r5
 8008962:	f000 f9e3 	bl	8008d2c <_sbrk_r>
 8008966:	1c43      	adds	r3, r0, #1
 8008968:	d00a      	beq.n	8008980 <sbrk_aligned+0x34>
 800896a:	1cc4      	adds	r4, r0, #3
 800896c:	f024 0403 	bic.w	r4, r4, #3
 8008970:	42a0      	cmp	r0, r4
 8008972:	d007      	beq.n	8008984 <sbrk_aligned+0x38>
 8008974:	1a21      	subs	r1, r4, r0
 8008976:	4628      	mov	r0, r5
 8008978:	f000 f9d8 	bl	8008d2c <_sbrk_r>
 800897c:	3001      	adds	r0, #1
 800897e:	d101      	bne.n	8008984 <sbrk_aligned+0x38>
 8008980:	f04f 34ff 	mov.w	r4, #4294967295
 8008984:	4620      	mov	r0, r4
 8008986:	bd70      	pop	{r4, r5, r6, pc}
 8008988:	200005cc 	.word	0x200005cc

0800898c <_malloc_r>:
 800898c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008990:	1ccd      	adds	r5, r1, #3
 8008992:	f025 0503 	bic.w	r5, r5, #3
 8008996:	3508      	adds	r5, #8
 8008998:	2d0c      	cmp	r5, #12
 800899a:	bf38      	it	cc
 800899c:	250c      	movcc	r5, #12
 800899e:	2d00      	cmp	r5, #0
 80089a0:	4607      	mov	r7, r0
 80089a2:	db01      	blt.n	80089a8 <_malloc_r+0x1c>
 80089a4:	42a9      	cmp	r1, r5
 80089a6:	d905      	bls.n	80089b4 <_malloc_r+0x28>
 80089a8:	230c      	movs	r3, #12
 80089aa:	603b      	str	r3, [r7, #0]
 80089ac:	2600      	movs	r6, #0
 80089ae:	4630      	mov	r0, r6
 80089b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089b4:	4e2e      	ldr	r6, [pc, #184]	; (8008a70 <_malloc_r+0xe4>)
 80089b6:	f000 fa25 	bl	8008e04 <__malloc_lock>
 80089ba:	6833      	ldr	r3, [r6, #0]
 80089bc:	461c      	mov	r4, r3
 80089be:	bb34      	cbnz	r4, 8008a0e <_malloc_r+0x82>
 80089c0:	4629      	mov	r1, r5
 80089c2:	4638      	mov	r0, r7
 80089c4:	f7ff ffc2 	bl	800894c <sbrk_aligned>
 80089c8:	1c43      	adds	r3, r0, #1
 80089ca:	4604      	mov	r4, r0
 80089cc:	d14d      	bne.n	8008a6a <_malloc_r+0xde>
 80089ce:	6834      	ldr	r4, [r6, #0]
 80089d0:	4626      	mov	r6, r4
 80089d2:	2e00      	cmp	r6, #0
 80089d4:	d140      	bne.n	8008a58 <_malloc_r+0xcc>
 80089d6:	6823      	ldr	r3, [r4, #0]
 80089d8:	4631      	mov	r1, r6
 80089da:	4638      	mov	r0, r7
 80089dc:	eb04 0803 	add.w	r8, r4, r3
 80089e0:	f000 f9a4 	bl	8008d2c <_sbrk_r>
 80089e4:	4580      	cmp	r8, r0
 80089e6:	d13a      	bne.n	8008a5e <_malloc_r+0xd2>
 80089e8:	6821      	ldr	r1, [r4, #0]
 80089ea:	3503      	adds	r5, #3
 80089ec:	1a6d      	subs	r5, r5, r1
 80089ee:	f025 0503 	bic.w	r5, r5, #3
 80089f2:	3508      	adds	r5, #8
 80089f4:	2d0c      	cmp	r5, #12
 80089f6:	bf38      	it	cc
 80089f8:	250c      	movcc	r5, #12
 80089fa:	4629      	mov	r1, r5
 80089fc:	4638      	mov	r0, r7
 80089fe:	f7ff ffa5 	bl	800894c <sbrk_aligned>
 8008a02:	3001      	adds	r0, #1
 8008a04:	d02b      	beq.n	8008a5e <_malloc_r+0xd2>
 8008a06:	6823      	ldr	r3, [r4, #0]
 8008a08:	442b      	add	r3, r5
 8008a0a:	6023      	str	r3, [r4, #0]
 8008a0c:	e00e      	b.n	8008a2c <_malloc_r+0xa0>
 8008a0e:	6822      	ldr	r2, [r4, #0]
 8008a10:	1b52      	subs	r2, r2, r5
 8008a12:	d41e      	bmi.n	8008a52 <_malloc_r+0xc6>
 8008a14:	2a0b      	cmp	r2, #11
 8008a16:	d916      	bls.n	8008a46 <_malloc_r+0xba>
 8008a18:	1961      	adds	r1, r4, r5
 8008a1a:	42a3      	cmp	r3, r4
 8008a1c:	6025      	str	r5, [r4, #0]
 8008a1e:	bf18      	it	ne
 8008a20:	6059      	strne	r1, [r3, #4]
 8008a22:	6863      	ldr	r3, [r4, #4]
 8008a24:	bf08      	it	eq
 8008a26:	6031      	streq	r1, [r6, #0]
 8008a28:	5162      	str	r2, [r4, r5]
 8008a2a:	604b      	str	r3, [r1, #4]
 8008a2c:	4638      	mov	r0, r7
 8008a2e:	f104 060b 	add.w	r6, r4, #11
 8008a32:	f000 f9ed 	bl	8008e10 <__malloc_unlock>
 8008a36:	f026 0607 	bic.w	r6, r6, #7
 8008a3a:	1d23      	adds	r3, r4, #4
 8008a3c:	1af2      	subs	r2, r6, r3
 8008a3e:	d0b6      	beq.n	80089ae <_malloc_r+0x22>
 8008a40:	1b9b      	subs	r3, r3, r6
 8008a42:	50a3      	str	r3, [r4, r2]
 8008a44:	e7b3      	b.n	80089ae <_malloc_r+0x22>
 8008a46:	6862      	ldr	r2, [r4, #4]
 8008a48:	42a3      	cmp	r3, r4
 8008a4a:	bf0c      	ite	eq
 8008a4c:	6032      	streq	r2, [r6, #0]
 8008a4e:	605a      	strne	r2, [r3, #4]
 8008a50:	e7ec      	b.n	8008a2c <_malloc_r+0xa0>
 8008a52:	4623      	mov	r3, r4
 8008a54:	6864      	ldr	r4, [r4, #4]
 8008a56:	e7b2      	b.n	80089be <_malloc_r+0x32>
 8008a58:	4634      	mov	r4, r6
 8008a5a:	6876      	ldr	r6, [r6, #4]
 8008a5c:	e7b9      	b.n	80089d2 <_malloc_r+0x46>
 8008a5e:	230c      	movs	r3, #12
 8008a60:	603b      	str	r3, [r7, #0]
 8008a62:	4638      	mov	r0, r7
 8008a64:	f000 f9d4 	bl	8008e10 <__malloc_unlock>
 8008a68:	e7a1      	b.n	80089ae <_malloc_r+0x22>
 8008a6a:	6025      	str	r5, [r4, #0]
 8008a6c:	e7de      	b.n	8008a2c <_malloc_r+0xa0>
 8008a6e:	bf00      	nop
 8008a70:	200005c8 	.word	0x200005c8

08008a74 <__ssputs_r>:
 8008a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a78:	688e      	ldr	r6, [r1, #8]
 8008a7a:	429e      	cmp	r6, r3
 8008a7c:	4682      	mov	sl, r0
 8008a7e:	460c      	mov	r4, r1
 8008a80:	4690      	mov	r8, r2
 8008a82:	461f      	mov	r7, r3
 8008a84:	d838      	bhi.n	8008af8 <__ssputs_r+0x84>
 8008a86:	898a      	ldrh	r2, [r1, #12]
 8008a88:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a8c:	d032      	beq.n	8008af4 <__ssputs_r+0x80>
 8008a8e:	6825      	ldr	r5, [r4, #0]
 8008a90:	6909      	ldr	r1, [r1, #16]
 8008a92:	eba5 0901 	sub.w	r9, r5, r1
 8008a96:	6965      	ldr	r5, [r4, #20]
 8008a98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a9c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008aa0:	3301      	adds	r3, #1
 8008aa2:	444b      	add	r3, r9
 8008aa4:	106d      	asrs	r5, r5, #1
 8008aa6:	429d      	cmp	r5, r3
 8008aa8:	bf38      	it	cc
 8008aaa:	461d      	movcc	r5, r3
 8008aac:	0553      	lsls	r3, r2, #21
 8008aae:	d531      	bpl.n	8008b14 <__ssputs_r+0xa0>
 8008ab0:	4629      	mov	r1, r5
 8008ab2:	f7ff ff6b 	bl	800898c <_malloc_r>
 8008ab6:	4606      	mov	r6, r0
 8008ab8:	b950      	cbnz	r0, 8008ad0 <__ssputs_r+0x5c>
 8008aba:	230c      	movs	r3, #12
 8008abc:	f8ca 3000 	str.w	r3, [sl]
 8008ac0:	89a3      	ldrh	r3, [r4, #12]
 8008ac2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ac6:	81a3      	strh	r3, [r4, #12]
 8008ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8008acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ad0:	6921      	ldr	r1, [r4, #16]
 8008ad2:	464a      	mov	r2, r9
 8008ad4:	f7ff fb46 	bl	8008164 <memcpy>
 8008ad8:	89a3      	ldrh	r3, [r4, #12]
 8008ada:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008ade:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ae2:	81a3      	strh	r3, [r4, #12]
 8008ae4:	6126      	str	r6, [r4, #16]
 8008ae6:	6165      	str	r5, [r4, #20]
 8008ae8:	444e      	add	r6, r9
 8008aea:	eba5 0509 	sub.w	r5, r5, r9
 8008aee:	6026      	str	r6, [r4, #0]
 8008af0:	60a5      	str	r5, [r4, #8]
 8008af2:	463e      	mov	r6, r7
 8008af4:	42be      	cmp	r6, r7
 8008af6:	d900      	bls.n	8008afa <__ssputs_r+0x86>
 8008af8:	463e      	mov	r6, r7
 8008afa:	6820      	ldr	r0, [r4, #0]
 8008afc:	4632      	mov	r2, r6
 8008afe:	4641      	mov	r1, r8
 8008b00:	f000 f966 	bl	8008dd0 <memmove>
 8008b04:	68a3      	ldr	r3, [r4, #8]
 8008b06:	1b9b      	subs	r3, r3, r6
 8008b08:	60a3      	str	r3, [r4, #8]
 8008b0a:	6823      	ldr	r3, [r4, #0]
 8008b0c:	4433      	add	r3, r6
 8008b0e:	6023      	str	r3, [r4, #0]
 8008b10:	2000      	movs	r0, #0
 8008b12:	e7db      	b.n	8008acc <__ssputs_r+0x58>
 8008b14:	462a      	mov	r2, r5
 8008b16:	f000 f981 	bl	8008e1c <_realloc_r>
 8008b1a:	4606      	mov	r6, r0
 8008b1c:	2800      	cmp	r0, #0
 8008b1e:	d1e1      	bne.n	8008ae4 <__ssputs_r+0x70>
 8008b20:	6921      	ldr	r1, [r4, #16]
 8008b22:	4650      	mov	r0, sl
 8008b24:	f7ff fec6 	bl	80088b4 <_free_r>
 8008b28:	e7c7      	b.n	8008aba <__ssputs_r+0x46>
	...

08008b2c <_svfiprintf_r>:
 8008b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b30:	4698      	mov	r8, r3
 8008b32:	898b      	ldrh	r3, [r1, #12]
 8008b34:	061b      	lsls	r3, r3, #24
 8008b36:	b09d      	sub	sp, #116	; 0x74
 8008b38:	4607      	mov	r7, r0
 8008b3a:	460d      	mov	r5, r1
 8008b3c:	4614      	mov	r4, r2
 8008b3e:	d50e      	bpl.n	8008b5e <_svfiprintf_r+0x32>
 8008b40:	690b      	ldr	r3, [r1, #16]
 8008b42:	b963      	cbnz	r3, 8008b5e <_svfiprintf_r+0x32>
 8008b44:	2140      	movs	r1, #64	; 0x40
 8008b46:	f7ff ff21 	bl	800898c <_malloc_r>
 8008b4a:	6028      	str	r0, [r5, #0]
 8008b4c:	6128      	str	r0, [r5, #16]
 8008b4e:	b920      	cbnz	r0, 8008b5a <_svfiprintf_r+0x2e>
 8008b50:	230c      	movs	r3, #12
 8008b52:	603b      	str	r3, [r7, #0]
 8008b54:	f04f 30ff 	mov.w	r0, #4294967295
 8008b58:	e0d1      	b.n	8008cfe <_svfiprintf_r+0x1d2>
 8008b5a:	2340      	movs	r3, #64	; 0x40
 8008b5c:	616b      	str	r3, [r5, #20]
 8008b5e:	2300      	movs	r3, #0
 8008b60:	9309      	str	r3, [sp, #36]	; 0x24
 8008b62:	2320      	movs	r3, #32
 8008b64:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b68:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b6c:	2330      	movs	r3, #48	; 0x30
 8008b6e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008d18 <_svfiprintf_r+0x1ec>
 8008b72:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b76:	f04f 0901 	mov.w	r9, #1
 8008b7a:	4623      	mov	r3, r4
 8008b7c:	469a      	mov	sl, r3
 8008b7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b82:	b10a      	cbz	r2, 8008b88 <_svfiprintf_r+0x5c>
 8008b84:	2a25      	cmp	r2, #37	; 0x25
 8008b86:	d1f9      	bne.n	8008b7c <_svfiprintf_r+0x50>
 8008b88:	ebba 0b04 	subs.w	fp, sl, r4
 8008b8c:	d00b      	beq.n	8008ba6 <_svfiprintf_r+0x7a>
 8008b8e:	465b      	mov	r3, fp
 8008b90:	4622      	mov	r2, r4
 8008b92:	4629      	mov	r1, r5
 8008b94:	4638      	mov	r0, r7
 8008b96:	f7ff ff6d 	bl	8008a74 <__ssputs_r>
 8008b9a:	3001      	adds	r0, #1
 8008b9c:	f000 80aa 	beq.w	8008cf4 <_svfiprintf_r+0x1c8>
 8008ba0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ba2:	445a      	add	r2, fp
 8008ba4:	9209      	str	r2, [sp, #36]	; 0x24
 8008ba6:	f89a 3000 	ldrb.w	r3, [sl]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	f000 80a2 	beq.w	8008cf4 <_svfiprintf_r+0x1c8>
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	f04f 32ff 	mov.w	r2, #4294967295
 8008bb6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008bba:	f10a 0a01 	add.w	sl, sl, #1
 8008bbe:	9304      	str	r3, [sp, #16]
 8008bc0:	9307      	str	r3, [sp, #28]
 8008bc2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008bc6:	931a      	str	r3, [sp, #104]	; 0x68
 8008bc8:	4654      	mov	r4, sl
 8008bca:	2205      	movs	r2, #5
 8008bcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bd0:	4851      	ldr	r0, [pc, #324]	; (8008d18 <_svfiprintf_r+0x1ec>)
 8008bd2:	f7f7 fb25 	bl	8000220 <memchr>
 8008bd6:	9a04      	ldr	r2, [sp, #16]
 8008bd8:	b9d8      	cbnz	r0, 8008c12 <_svfiprintf_r+0xe6>
 8008bda:	06d0      	lsls	r0, r2, #27
 8008bdc:	bf44      	itt	mi
 8008bde:	2320      	movmi	r3, #32
 8008be0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008be4:	0711      	lsls	r1, r2, #28
 8008be6:	bf44      	itt	mi
 8008be8:	232b      	movmi	r3, #43	; 0x2b
 8008bea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bee:	f89a 3000 	ldrb.w	r3, [sl]
 8008bf2:	2b2a      	cmp	r3, #42	; 0x2a
 8008bf4:	d015      	beq.n	8008c22 <_svfiprintf_r+0xf6>
 8008bf6:	9a07      	ldr	r2, [sp, #28]
 8008bf8:	4654      	mov	r4, sl
 8008bfa:	2000      	movs	r0, #0
 8008bfc:	f04f 0c0a 	mov.w	ip, #10
 8008c00:	4621      	mov	r1, r4
 8008c02:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c06:	3b30      	subs	r3, #48	; 0x30
 8008c08:	2b09      	cmp	r3, #9
 8008c0a:	d94e      	bls.n	8008caa <_svfiprintf_r+0x17e>
 8008c0c:	b1b0      	cbz	r0, 8008c3c <_svfiprintf_r+0x110>
 8008c0e:	9207      	str	r2, [sp, #28]
 8008c10:	e014      	b.n	8008c3c <_svfiprintf_r+0x110>
 8008c12:	eba0 0308 	sub.w	r3, r0, r8
 8008c16:	fa09 f303 	lsl.w	r3, r9, r3
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	9304      	str	r3, [sp, #16]
 8008c1e:	46a2      	mov	sl, r4
 8008c20:	e7d2      	b.n	8008bc8 <_svfiprintf_r+0x9c>
 8008c22:	9b03      	ldr	r3, [sp, #12]
 8008c24:	1d19      	adds	r1, r3, #4
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	9103      	str	r1, [sp, #12]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	bfbb      	ittet	lt
 8008c2e:	425b      	neglt	r3, r3
 8008c30:	f042 0202 	orrlt.w	r2, r2, #2
 8008c34:	9307      	strge	r3, [sp, #28]
 8008c36:	9307      	strlt	r3, [sp, #28]
 8008c38:	bfb8      	it	lt
 8008c3a:	9204      	strlt	r2, [sp, #16]
 8008c3c:	7823      	ldrb	r3, [r4, #0]
 8008c3e:	2b2e      	cmp	r3, #46	; 0x2e
 8008c40:	d10c      	bne.n	8008c5c <_svfiprintf_r+0x130>
 8008c42:	7863      	ldrb	r3, [r4, #1]
 8008c44:	2b2a      	cmp	r3, #42	; 0x2a
 8008c46:	d135      	bne.n	8008cb4 <_svfiprintf_r+0x188>
 8008c48:	9b03      	ldr	r3, [sp, #12]
 8008c4a:	1d1a      	adds	r2, r3, #4
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	9203      	str	r2, [sp, #12]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	bfb8      	it	lt
 8008c54:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c58:	3402      	adds	r4, #2
 8008c5a:	9305      	str	r3, [sp, #20]
 8008c5c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008d28 <_svfiprintf_r+0x1fc>
 8008c60:	7821      	ldrb	r1, [r4, #0]
 8008c62:	2203      	movs	r2, #3
 8008c64:	4650      	mov	r0, sl
 8008c66:	f7f7 fadb 	bl	8000220 <memchr>
 8008c6a:	b140      	cbz	r0, 8008c7e <_svfiprintf_r+0x152>
 8008c6c:	2340      	movs	r3, #64	; 0x40
 8008c6e:	eba0 000a 	sub.w	r0, r0, sl
 8008c72:	fa03 f000 	lsl.w	r0, r3, r0
 8008c76:	9b04      	ldr	r3, [sp, #16]
 8008c78:	4303      	orrs	r3, r0
 8008c7a:	3401      	adds	r4, #1
 8008c7c:	9304      	str	r3, [sp, #16]
 8008c7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c82:	4826      	ldr	r0, [pc, #152]	; (8008d1c <_svfiprintf_r+0x1f0>)
 8008c84:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c88:	2206      	movs	r2, #6
 8008c8a:	f7f7 fac9 	bl	8000220 <memchr>
 8008c8e:	2800      	cmp	r0, #0
 8008c90:	d038      	beq.n	8008d04 <_svfiprintf_r+0x1d8>
 8008c92:	4b23      	ldr	r3, [pc, #140]	; (8008d20 <_svfiprintf_r+0x1f4>)
 8008c94:	bb1b      	cbnz	r3, 8008cde <_svfiprintf_r+0x1b2>
 8008c96:	9b03      	ldr	r3, [sp, #12]
 8008c98:	3307      	adds	r3, #7
 8008c9a:	f023 0307 	bic.w	r3, r3, #7
 8008c9e:	3308      	adds	r3, #8
 8008ca0:	9303      	str	r3, [sp, #12]
 8008ca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ca4:	4433      	add	r3, r6
 8008ca6:	9309      	str	r3, [sp, #36]	; 0x24
 8008ca8:	e767      	b.n	8008b7a <_svfiprintf_r+0x4e>
 8008caa:	fb0c 3202 	mla	r2, ip, r2, r3
 8008cae:	460c      	mov	r4, r1
 8008cb0:	2001      	movs	r0, #1
 8008cb2:	e7a5      	b.n	8008c00 <_svfiprintf_r+0xd4>
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	3401      	adds	r4, #1
 8008cb8:	9305      	str	r3, [sp, #20]
 8008cba:	4619      	mov	r1, r3
 8008cbc:	f04f 0c0a 	mov.w	ip, #10
 8008cc0:	4620      	mov	r0, r4
 8008cc2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cc6:	3a30      	subs	r2, #48	; 0x30
 8008cc8:	2a09      	cmp	r2, #9
 8008cca:	d903      	bls.n	8008cd4 <_svfiprintf_r+0x1a8>
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d0c5      	beq.n	8008c5c <_svfiprintf_r+0x130>
 8008cd0:	9105      	str	r1, [sp, #20]
 8008cd2:	e7c3      	b.n	8008c5c <_svfiprintf_r+0x130>
 8008cd4:	fb0c 2101 	mla	r1, ip, r1, r2
 8008cd8:	4604      	mov	r4, r0
 8008cda:	2301      	movs	r3, #1
 8008cdc:	e7f0      	b.n	8008cc0 <_svfiprintf_r+0x194>
 8008cde:	ab03      	add	r3, sp, #12
 8008ce0:	9300      	str	r3, [sp, #0]
 8008ce2:	462a      	mov	r2, r5
 8008ce4:	4b0f      	ldr	r3, [pc, #60]	; (8008d24 <_svfiprintf_r+0x1f8>)
 8008ce6:	a904      	add	r1, sp, #16
 8008ce8:	4638      	mov	r0, r7
 8008cea:	f7fd ff3f 	bl	8006b6c <_printf_float>
 8008cee:	1c42      	adds	r2, r0, #1
 8008cf0:	4606      	mov	r6, r0
 8008cf2:	d1d6      	bne.n	8008ca2 <_svfiprintf_r+0x176>
 8008cf4:	89ab      	ldrh	r3, [r5, #12]
 8008cf6:	065b      	lsls	r3, r3, #25
 8008cf8:	f53f af2c 	bmi.w	8008b54 <_svfiprintf_r+0x28>
 8008cfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008cfe:	b01d      	add	sp, #116	; 0x74
 8008d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d04:	ab03      	add	r3, sp, #12
 8008d06:	9300      	str	r3, [sp, #0]
 8008d08:	462a      	mov	r2, r5
 8008d0a:	4b06      	ldr	r3, [pc, #24]	; (8008d24 <_svfiprintf_r+0x1f8>)
 8008d0c:	a904      	add	r1, sp, #16
 8008d0e:	4638      	mov	r0, r7
 8008d10:	f7fe f9d0 	bl	80070b4 <_printf_i>
 8008d14:	e7eb      	b.n	8008cee <_svfiprintf_r+0x1c2>
 8008d16:	bf00      	nop
 8008d18:	08009ce4 	.word	0x08009ce4
 8008d1c:	08009cee 	.word	0x08009cee
 8008d20:	08006b6d 	.word	0x08006b6d
 8008d24:	08008a75 	.word	0x08008a75
 8008d28:	08009cea 	.word	0x08009cea

08008d2c <_sbrk_r>:
 8008d2c:	b538      	push	{r3, r4, r5, lr}
 8008d2e:	4d06      	ldr	r5, [pc, #24]	; (8008d48 <_sbrk_r+0x1c>)
 8008d30:	2300      	movs	r3, #0
 8008d32:	4604      	mov	r4, r0
 8008d34:	4608      	mov	r0, r1
 8008d36:	602b      	str	r3, [r5, #0]
 8008d38:	f7f9 ff04 	bl	8002b44 <_sbrk>
 8008d3c:	1c43      	adds	r3, r0, #1
 8008d3e:	d102      	bne.n	8008d46 <_sbrk_r+0x1a>
 8008d40:	682b      	ldr	r3, [r5, #0]
 8008d42:	b103      	cbz	r3, 8008d46 <_sbrk_r+0x1a>
 8008d44:	6023      	str	r3, [r4, #0]
 8008d46:	bd38      	pop	{r3, r4, r5, pc}
 8008d48:	200005d0 	.word	0x200005d0

08008d4c <__assert_func>:
 8008d4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d4e:	4614      	mov	r4, r2
 8008d50:	461a      	mov	r2, r3
 8008d52:	4b09      	ldr	r3, [pc, #36]	; (8008d78 <__assert_func+0x2c>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	4605      	mov	r5, r0
 8008d58:	68d8      	ldr	r0, [r3, #12]
 8008d5a:	b14c      	cbz	r4, 8008d70 <__assert_func+0x24>
 8008d5c:	4b07      	ldr	r3, [pc, #28]	; (8008d7c <__assert_func+0x30>)
 8008d5e:	9100      	str	r1, [sp, #0]
 8008d60:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d64:	4906      	ldr	r1, [pc, #24]	; (8008d80 <__assert_func+0x34>)
 8008d66:	462b      	mov	r3, r5
 8008d68:	f000 f80e 	bl	8008d88 <fiprintf>
 8008d6c:	f000 faac 	bl	80092c8 <abort>
 8008d70:	4b04      	ldr	r3, [pc, #16]	; (8008d84 <__assert_func+0x38>)
 8008d72:	461c      	mov	r4, r3
 8008d74:	e7f3      	b.n	8008d5e <__assert_func+0x12>
 8008d76:	bf00      	nop
 8008d78:	2000001c 	.word	0x2000001c
 8008d7c:	08009cf5 	.word	0x08009cf5
 8008d80:	08009d02 	.word	0x08009d02
 8008d84:	08009d30 	.word	0x08009d30

08008d88 <fiprintf>:
 8008d88:	b40e      	push	{r1, r2, r3}
 8008d8a:	b503      	push	{r0, r1, lr}
 8008d8c:	4601      	mov	r1, r0
 8008d8e:	ab03      	add	r3, sp, #12
 8008d90:	4805      	ldr	r0, [pc, #20]	; (8008da8 <fiprintf+0x20>)
 8008d92:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d96:	6800      	ldr	r0, [r0, #0]
 8008d98:	9301      	str	r3, [sp, #4]
 8008d9a:	f000 f897 	bl	8008ecc <_vfiprintf_r>
 8008d9e:	b002      	add	sp, #8
 8008da0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008da4:	b003      	add	sp, #12
 8008da6:	4770      	bx	lr
 8008da8:	2000001c 	.word	0x2000001c

08008dac <__ascii_mbtowc>:
 8008dac:	b082      	sub	sp, #8
 8008dae:	b901      	cbnz	r1, 8008db2 <__ascii_mbtowc+0x6>
 8008db0:	a901      	add	r1, sp, #4
 8008db2:	b142      	cbz	r2, 8008dc6 <__ascii_mbtowc+0x1a>
 8008db4:	b14b      	cbz	r3, 8008dca <__ascii_mbtowc+0x1e>
 8008db6:	7813      	ldrb	r3, [r2, #0]
 8008db8:	600b      	str	r3, [r1, #0]
 8008dba:	7812      	ldrb	r2, [r2, #0]
 8008dbc:	1e10      	subs	r0, r2, #0
 8008dbe:	bf18      	it	ne
 8008dc0:	2001      	movne	r0, #1
 8008dc2:	b002      	add	sp, #8
 8008dc4:	4770      	bx	lr
 8008dc6:	4610      	mov	r0, r2
 8008dc8:	e7fb      	b.n	8008dc2 <__ascii_mbtowc+0x16>
 8008dca:	f06f 0001 	mvn.w	r0, #1
 8008dce:	e7f8      	b.n	8008dc2 <__ascii_mbtowc+0x16>

08008dd0 <memmove>:
 8008dd0:	4288      	cmp	r0, r1
 8008dd2:	b510      	push	{r4, lr}
 8008dd4:	eb01 0402 	add.w	r4, r1, r2
 8008dd8:	d902      	bls.n	8008de0 <memmove+0x10>
 8008dda:	4284      	cmp	r4, r0
 8008ddc:	4623      	mov	r3, r4
 8008dde:	d807      	bhi.n	8008df0 <memmove+0x20>
 8008de0:	1e43      	subs	r3, r0, #1
 8008de2:	42a1      	cmp	r1, r4
 8008de4:	d008      	beq.n	8008df8 <memmove+0x28>
 8008de6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008dea:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008dee:	e7f8      	b.n	8008de2 <memmove+0x12>
 8008df0:	4402      	add	r2, r0
 8008df2:	4601      	mov	r1, r0
 8008df4:	428a      	cmp	r2, r1
 8008df6:	d100      	bne.n	8008dfa <memmove+0x2a>
 8008df8:	bd10      	pop	{r4, pc}
 8008dfa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008dfe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e02:	e7f7      	b.n	8008df4 <memmove+0x24>

08008e04 <__malloc_lock>:
 8008e04:	4801      	ldr	r0, [pc, #4]	; (8008e0c <__malloc_lock+0x8>)
 8008e06:	f000 bc1f 	b.w	8009648 <__retarget_lock_acquire_recursive>
 8008e0a:	bf00      	nop
 8008e0c:	200005d4 	.word	0x200005d4

08008e10 <__malloc_unlock>:
 8008e10:	4801      	ldr	r0, [pc, #4]	; (8008e18 <__malloc_unlock+0x8>)
 8008e12:	f000 bc1a 	b.w	800964a <__retarget_lock_release_recursive>
 8008e16:	bf00      	nop
 8008e18:	200005d4 	.word	0x200005d4

08008e1c <_realloc_r>:
 8008e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e20:	4680      	mov	r8, r0
 8008e22:	4614      	mov	r4, r2
 8008e24:	460e      	mov	r6, r1
 8008e26:	b921      	cbnz	r1, 8008e32 <_realloc_r+0x16>
 8008e28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e2c:	4611      	mov	r1, r2
 8008e2e:	f7ff bdad 	b.w	800898c <_malloc_r>
 8008e32:	b92a      	cbnz	r2, 8008e40 <_realloc_r+0x24>
 8008e34:	f7ff fd3e 	bl	80088b4 <_free_r>
 8008e38:	4625      	mov	r5, r4
 8008e3a:	4628      	mov	r0, r5
 8008e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e40:	f000 fc6a 	bl	8009718 <_malloc_usable_size_r>
 8008e44:	4284      	cmp	r4, r0
 8008e46:	4607      	mov	r7, r0
 8008e48:	d802      	bhi.n	8008e50 <_realloc_r+0x34>
 8008e4a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008e4e:	d812      	bhi.n	8008e76 <_realloc_r+0x5a>
 8008e50:	4621      	mov	r1, r4
 8008e52:	4640      	mov	r0, r8
 8008e54:	f7ff fd9a 	bl	800898c <_malloc_r>
 8008e58:	4605      	mov	r5, r0
 8008e5a:	2800      	cmp	r0, #0
 8008e5c:	d0ed      	beq.n	8008e3a <_realloc_r+0x1e>
 8008e5e:	42bc      	cmp	r4, r7
 8008e60:	4622      	mov	r2, r4
 8008e62:	4631      	mov	r1, r6
 8008e64:	bf28      	it	cs
 8008e66:	463a      	movcs	r2, r7
 8008e68:	f7ff f97c 	bl	8008164 <memcpy>
 8008e6c:	4631      	mov	r1, r6
 8008e6e:	4640      	mov	r0, r8
 8008e70:	f7ff fd20 	bl	80088b4 <_free_r>
 8008e74:	e7e1      	b.n	8008e3a <_realloc_r+0x1e>
 8008e76:	4635      	mov	r5, r6
 8008e78:	e7df      	b.n	8008e3a <_realloc_r+0x1e>

08008e7a <__sfputc_r>:
 8008e7a:	6893      	ldr	r3, [r2, #8]
 8008e7c:	3b01      	subs	r3, #1
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	b410      	push	{r4}
 8008e82:	6093      	str	r3, [r2, #8]
 8008e84:	da08      	bge.n	8008e98 <__sfputc_r+0x1e>
 8008e86:	6994      	ldr	r4, [r2, #24]
 8008e88:	42a3      	cmp	r3, r4
 8008e8a:	db01      	blt.n	8008e90 <__sfputc_r+0x16>
 8008e8c:	290a      	cmp	r1, #10
 8008e8e:	d103      	bne.n	8008e98 <__sfputc_r+0x1e>
 8008e90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e94:	f000 b94a 	b.w	800912c <__swbuf_r>
 8008e98:	6813      	ldr	r3, [r2, #0]
 8008e9a:	1c58      	adds	r0, r3, #1
 8008e9c:	6010      	str	r0, [r2, #0]
 8008e9e:	7019      	strb	r1, [r3, #0]
 8008ea0:	4608      	mov	r0, r1
 8008ea2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <__sfputs_r>:
 8008ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eaa:	4606      	mov	r6, r0
 8008eac:	460f      	mov	r7, r1
 8008eae:	4614      	mov	r4, r2
 8008eb0:	18d5      	adds	r5, r2, r3
 8008eb2:	42ac      	cmp	r4, r5
 8008eb4:	d101      	bne.n	8008eba <__sfputs_r+0x12>
 8008eb6:	2000      	movs	r0, #0
 8008eb8:	e007      	b.n	8008eca <__sfputs_r+0x22>
 8008eba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ebe:	463a      	mov	r2, r7
 8008ec0:	4630      	mov	r0, r6
 8008ec2:	f7ff ffda 	bl	8008e7a <__sfputc_r>
 8008ec6:	1c43      	adds	r3, r0, #1
 8008ec8:	d1f3      	bne.n	8008eb2 <__sfputs_r+0xa>
 8008eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008ecc <_vfiprintf_r>:
 8008ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ed0:	460d      	mov	r5, r1
 8008ed2:	b09d      	sub	sp, #116	; 0x74
 8008ed4:	4614      	mov	r4, r2
 8008ed6:	4698      	mov	r8, r3
 8008ed8:	4606      	mov	r6, r0
 8008eda:	b118      	cbz	r0, 8008ee4 <_vfiprintf_r+0x18>
 8008edc:	6983      	ldr	r3, [r0, #24]
 8008ede:	b90b      	cbnz	r3, 8008ee4 <_vfiprintf_r+0x18>
 8008ee0:	f000 fb14 	bl	800950c <__sinit>
 8008ee4:	4b89      	ldr	r3, [pc, #548]	; (800910c <_vfiprintf_r+0x240>)
 8008ee6:	429d      	cmp	r5, r3
 8008ee8:	d11b      	bne.n	8008f22 <_vfiprintf_r+0x56>
 8008eea:	6875      	ldr	r5, [r6, #4]
 8008eec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008eee:	07d9      	lsls	r1, r3, #31
 8008ef0:	d405      	bmi.n	8008efe <_vfiprintf_r+0x32>
 8008ef2:	89ab      	ldrh	r3, [r5, #12]
 8008ef4:	059a      	lsls	r2, r3, #22
 8008ef6:	d402      	bmi.n	8008efe <_vfiprintf_r+0x32>
 8008ef8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008efa:	f000 fba5 	bl	8009648 <__retarget_lock_acquire_recursive>
 8008efe:	89ab      	ldrh	r3, [r5, #12]
 8008f00:	071b      	lsls	r3, r3, #28
 8008f02:	d501      	bpl.n	8008f08 <_vfiprintf_r+0x3c>
 8008f04:	692b      	ldr	r3, [r5, #16]
 8008f06:	b9eb      	cbnz	r3, 8008f44 <_vfiprintf_r+0x78>
 8008f08:	4629      	mov	r1, r5
 8008f0a:	4630      	mov	r0, r6
 8008f0c:	f000 f96e 	bl	80091ec <__swsetup_r>
 8008f10:	b1c0      	cbz	r0, 8008f44 <_vfiprintf_r+0x78>
 8008f12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f14:	07dc      	lsls	r4, r3, #31
 8008f16:	d50e      	bpl.n	8008f36 <_vfiprintf_r+0x6a>
 8008f18:	f04f 30ff 	mov.w	r0, #4294967295
 8008f1c:	b01d      	add	sp, #116	; 0x74
 8008f1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f22:	4b7b      	ldr	r3, [pc, #492]	; (8009110 <_vfiprintf_r+0x244>)
 8008f24:	429d      	cmp	r5, r3
 8008f26:	d101      	bne.n	8008f2c <_vfiprintf_r+0x60>
 8008f28:	68b5      	ldr	r5, [r6, #8]
 8008f2a:	e7df      	b.n	8008eec <_vfiprintf_r+0x20>
 8008f2c:	4b79      	ldr	r3, [pc, #484]	; (8009114 <_vfiprintf_r+0x248>)
 8008f2e:	429d      	cmp	r5, r3
 8008f30:	bf08      	it	eq
 8008f32:	68f5      	ldreq	r5, [r6, #12]
 8008f34:	e7da      	b.n	8008eec <_vfiprintf_r+0x20>
 8008f36:	89ab      	ldrh	r3, [r5, #12]
 8008f38:	0598      	lsls	r0, r3, #22
 8008f3a:	d4ed      	bmi.n	8008f18 <_vfiprintf_r+0x4c>
 8008f3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f3e:	f000 fb84 	bl	800964a <__retarget_lock_release_recursive>
 8008f42:	e7e9      	b.n	8008f18 <_vfiprintf_r+0x4c>
 8008f44:	2300      	movs	r3, #0
 8008f46:	9309      	str	r3, [sp, #36]	; 0x24
 8008f48:	2320      	movs	r3, #32
 8008f4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f52:	2330      	movs	r3, #48	; 0x30
 8008f54:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009118 <_vfiprintf_r+0x24c>
 8008f58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008f5c:	f04f 0901 	mov.w	r9, #1
 8008f60:	4623      	mov	r3, r4
 8008f62:	469a      	mov	sl, r3
 8008f64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f68:	b10a      	cbz	r2, 8008f6e <_vfiprintf_r+0xa2>
 8008f6a:	2a25      	cmp	r2, #37	; 0x25
 8008f6c:	d1f9      	bne.n	8008f62 <_vfiprintf_r+0x96>
 8008f6e:	ebba 0b04 	subs.w	fp, sl, r4
 8008f72:	d00b      	beq.n	8008f8c <_vfiprintf_r+0xc0>
 8008f74:	465b      	mov	r3, fp
 8008f76:	4622      	mov	r2, r4
 8008f78:	4629      	mov	r1, r5
 8008f7a:	4630      	mov	r0, r6
 8008f7c:	f7ff ff94 	bl	8008ea8 <__sfputs_r>
 8008f80:	3001      	adds	r0, #1
 8008f82:	f000 80aa 	beq.w	80090da <_vfiprintf_r+0x20e>
 8008f86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f88:	445a      	add	r2, fp
 8008f8a:	9209      	str	r2, [sp, #36]	; 0x24
 8008f8c:	f89a 3000 	ldrb.w	r3, [sl]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	f000 80a2 	beq.w	80090da <_vfiprintf_r+0x20e>
 8008f96:	2300      	movs	r3, #0
 8008f98:	f04f 32ff 	mov.w	r2, #4294967295
 8008f9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fa0:	f10a 0a01 	add.w	sl, sl, #1
 8008fa4:	9304      	str	r3, [sp, #16]
 8008fa6:	9307      	str	r3, [sp, #28]
 8008fa8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008fac:	931a      	str	r3, [sp, #104]	; 0x68
 8008fae:	4654      	mov	r4, sl
 8008fb0:	2205      	movs	r2, #5
 8008fb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fb6:	4858      	ldr	r0, [pc, #352]	; (8009118 <_vfiprintf_r+0x24c>)
 8008fb8:	f7f7 f932 	bl	8000220 <memchr>
 8008fbc:	9a04      	ldr	r2, [sp, #16]
 8008fbe:	b9d8      	cbnz	r0, 8008ff8 <_vfiprintf_r+0x12c>
 8008fc0:	06d1      	lsls	r1, r2, #27
 8008fc2:	bf44      	itt	mi
 8008fc4:	2320      	movmi	r3, #32
 8008fc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fca:	0713      	lsls	r3, r2, #28
 8008fcc:	bf44      	itt	mi
 8008fce:	232b      	movmi	r3, #43	; 0x2b
 8008fd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fd4:	f89a 3000 	ldrb.w	r3, [sl]
 8008fd8:	2b2a      	cmp	r3, #42	; 0x2a
 8008fda:	d015      	beq.n	8009008 <_vfiprintf_r+0x13c>
 8008fdc:	9a07      	ldr	r2, [sp, #28]
 8008fde:	4654      	mov	r4, sl
 8008fe0:	2000      	movs	r0, #0
 8008fe2:	f04f 0c0a 	mov.w	ip, #10
 8008fe6:	4621      	mov	r1, r4
 8008fe8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fec:	3b30      	subs	r3, #48	; 0x30
 8008fee:	2b09      	cmp	r3, #9
 8008ff0:	d94e      	bls.n	8009090 <_vfiprintf_r+0x1c4>
 8008ff2:	b1b0      	cbz	r0, 8009022 <_vfiprintf_r+0x156>
 8008ff4:	9207      	str	r2, [sp, #28]
 8008ff6:	e014      	b.n	8009022 <_vfiprintf_r+0x156>
 8008ff8:	eba0 0308 	sub.w	r3, r0, r8
 8008ffc:	fa09 f303 	lsl.w	r3, r9, r3
 8009000:	4313      	orrs	r3, r2
 8009002:	9304      	str	r3, [sp, #16]
 8009004:	46a2      	mov	sl, r4
 8009006:	e7d2      	b.n	8008fae <_vfiprintf_r+0xe2>
 8009008:	9b03      	ldr	r3, [sp, #12]
 800900a:	1d19      	adds	r1, r3, #4
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	9103      	str	r1, [sp, #12]
 8009010:	2b00      	cmp	r3, #0
 8009012:	bfbb      	ittet	lt
 8009014:	425b      	neglt	r3, r3
 8009016:	f042 0202 	orrlt.w	r2, r2, #2
 800901a:	9307      	strge	r3, [sp, #28]
 800901c:	9307      	strlt	r3, [sp, #28]
 800901e:	bfb8      	it	lt
 8009020:	9204      	strlt	r2, [sp, #16]
 8009022:	7823      	ldrb	r3, [r4, #0]
 8009024:	2b2e      	cmp	r3, #46	; 0x2e
 8009026:	d10c      	bne.n	8009042 <_vfiprintf_r+0x176>
 8009028:	7863      	ldrb	r3, [r4, #1]
 800902a:	2b2a      	cmp	r3, #42	; 0x2a
 800902c:	d135      	bne.n	800909a <_vfiprintf_r+0x1ce>
 800902e:	9b03      	ldr	r3, [sp, #12]
 8009030:	1d1a      	adds	r2, r3, #4
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	9203      	str	r2, [sp, #12]
 8009036:	2b00      	cmp	r3, #0
 8009038:	bfb8      	it	lt
 800903a:	f04f 33ff 	movlt.w	r3, #4294967295
 800903e:	3402      	adds	r4, #2
 8009040:	9305      	str	r3, [sp, #20]
 8009042:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009128 <_vfiprintf_r+0x25c>
 8009046:	7821      	ldrb	r1, [r4, #0]
 8009048:	2203      	movs	r2, #3
 800904a:	4650      	mov	r0, sl
 800904c:	f7f7 f8e8 	bl	8000220 <memchr>
 8009050:	b140      	cbz	r0, 8009064 <_vfiprintf_r+0x198>
 8009052:	2340      	movs	r3, #64	; 0x40
 8009054:	eba0 000a 	sub.w	r0, r0, sl
 8009058:	fa03 f000 	lsl.w	r0, r3, r0
 800905c:	9b04      	ldr	r3, [sp, #16]
 800905e:	4303      	orrs	r3, r0
 8009060:	3401      	adds	r4, #1
 8009062:	9304      	str	r3, [sp, #16]
 8009064:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009068:	482c      	ldr	r0, [pc, #176]	; (800911c <_vfiprintf_r+0x250>)
 800906a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800906e:	2206      	movs	r2, #6
 8009070:	f7f7 f8d6 	bl	8000220 <memchr>
 8009074:	2800      	cmp	r0, #0
 8009076:	d03f      	beq.n	80090f8 <_vfiprintf_r+0x22c>
 8009078:	4b29      	ldr	r3, [pc, #164]	; (8009120 <_vfiprintf_r+0x254>)
 800907a:	bb1b      	cbnz	r3, 80090c4 <_vfiprintf_r+0x1f8>
 800907c:	9b03      	ldr	r3, [sp, #12]
 800907e:	3307      	adds	r3, #7
 8009080:	f023 0307 	bic.w	r3, r3, #7
 8009084:	3308      	adds	r3, #8
 8009086:	9303      	str	r3, [sp, #12]
 8009088:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800908a:	443b      	add	r3, r7
 800908c:	9309      	str	r3, [sp, #36]	; 0x24
 800908e:	e767      	b.n	8008f60 <_vfiprintf_r+0x94>
 8009090:	fb0c 3202 	mla	r2, ip, r2, r3
 8009094:	460c      	mov	r4, r1
 8009096:	2001      	movs	r0, #1
 8009098:	e7a5      	b.n	8008fe6 <_vfiprintf_r+0x11a>
 800909a:	2300      	movs	r3, #0
 800909c:	3401      	adds	r4, #1
 800909e:	9305      	str	r3, [sp, #20]
 80090a0:	4619      	mov	r1, r3
 80090a2:	f04f 0c0a 	mov.w	ip, #10
 80090a6:	4620      	mov	r0, r4
 80090a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090ac:	3a30      	subs	r2, #48	; 0x30
 80090ae:	2a09      	cmp	r2, #9
 80090b0:	d903      	bls.n	80090ba <_vfiprintf_r+0x1ee>
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d0c5      	beq.n	8009042 <_vfiprintf_r+0x176>
 80090b6:	9105      	str	r1, [sp, #20]
 80090b8:	e7c3      	b.n	8009042 <_vfiprintf_r+0x176>
 80090ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80090be:	4604      	mov	r4, r0
 80090c0:	2301      	movs	r3, #1
 80090c2:	e7f0      	b.n	80090a6 <_vfiprintf_r+0x1da>
 80090c4:	ab03      	add	r3, sp, #12
 80090c6:	9300      	str	r3, [sp, #0]
 80090c8:	462a      	mov	r2, r5
 80090ca:	4b16      	ldr	r3, [pc, #88]	; (8009124 <_vfiprintf_r+0x258>)
 80090cc:	a904      	add	r1, sp, #16
 80090ce:	4630      	mov	r0, r6
 80090d0:	f7fd fd4c 	bl	8006b6c <_printf_float>
 80090d4:	4607      	mov	r7, r0
 80090d6:	1c78      	adds	r0, r7, #1
 80090d8:	d1d6      	bne.n	8009088 <_vfiprintf_r+0x1bc>
 80090da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80090dc:	07d9      	lsls	r1, r3, #31
 80090de:	d405      	bmi.n	80090ec <_vfiprintf_r+0x220>
 80090e0:	89ab      	ldrh	r3, [r5, #12]
 80090e2:	059a      	lsls	r2, r3, #22
 80090e4:	d402      	bmi.n	80090ec <_vfiprintf_r+0x220>
 80090e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090e8:	f000 faaf 	bl	800964a <__retarget_lock_release_recursive>
 80090ec:	89ab      	ldrh	r3, [r5, #12]
 80090ee:	065b      	lsls	r3, r3, #25
 80090f0:	f53f af12 	bmi.w	8008f18 <_vfiprintf_r+0x4c>
 80090f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80090f6:	e711      	b.n	8008f1c <_vfiprintf_r+0x50>
 80090f8:	ab03      	add	r3, sp, #12
 80090fa:	9300      	str	r3, [sp, #0]
 80090fc:	462a      	mov	r2, r5
 80090fe:	4b09      	ldr	r3, [pc, #36]	; (8009124 <_vfiprintf_r+0x258>)
 8009100:	a904      	add	r1, sp, #16
 8009102:	4630      	mov	r0, r6
 8009104:	f7fd ffd6 	bl	80070b4 <_printf_i>
 8009108:	e7e4      	b.n	80090d4 <_vfiprintf_r+0x208>
 800910a:	bf00      	nop
 800910c:	08009d5c 	.word	0x08009d5c
 8009110:	08009d7c 	.word	0x08009d7c
 8009114:	08009d3c 	.word	0x08009d3c
 8009118:	08009ce4 	.word	0x08009ce4
 800911c:	08009cee 	.word	0x08009cee
 8009120:	08006b6d 	.word	0x08006b6d
 8009124:	08008ea9 	.word	0x08008ea9
 8009128:	08009cea 	.word	0x08009cea

0800912c <__swbuf_r>:
 800912c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800912e:	460e      	mov	r6, r1
 8009130:	4614      	mov	r4, r2
 8009132:	4605      	mov	r5, r0
 8009134:	b118      	cbz	r0, 800913e <__swbuf_r+0x12>
 8009136:	6983      	ldr	r3, [r0, #24]
 8009138:	b90b      	cbnz	r3, 800913e <__swbuf_r+0x12>
 800913a:	f000 f9e7 	bl	800950c <__sinit>
 800913e:	4b21      	ldr	r3, [pc, #132]	; (80091c4 <__swbuf_r+0x98>)
 8009140:	429c      	cmp	r4, r3
 8009142:	d12b      	bne.n	800919c <__swbuf_r+0x70>
 8009144:	686c      	ldr	r4, [r5, #4]
 8009146:	69a3      	ldr	r3, [r4, #24]
 8009148:	60a3      	str	r3, [r4, #8]
 800914a:	89a3      	ldrh	r3, [r4, #12]
 800914c:	071a      	lsls	r2, r3, #28
 800914e:	d52f      	bpl.n	80091b0 <__swbuf_r+0x84>
 8009150:	6923      	ldr	r3, [r4, #16]
 8009152:	b36b      	cbz	r3, 80091b0 <__swbuf_r+0x84>
 8009154:	6923      	ldr	r3, [r4, #16]
 8009156:	6820      	ldr	r0, [r4, #0]
 8009158:	1ac0      	subs	r0, r0, r3
 800915a:	6963      	ldr	r3, [r4, #20]
 800915c:	b2f6      	uxtb	r6, r6
 800915e:	4283      	cmp	r3, r0
 8009160:	4637      	mov	r7, r6
 8009162:	dc04      	bgt.n	800916e <__swbuf_r+0x42>
 8009164:	4621      	mov	r1, r4
 8009166:	4628      	mov	r0, r5
 8009168:	f000 f93c 	bl	80093e4 <_fflush_r>
 800916c:	bb30      	cbnz	r0, 80091bc <__swbuf_r+0x90>
 800916e:	68a3      	ldr	r3, [r4, #8]
 8009170:	3b01      	subs	r3, #1
 8009172:	60a3      	str	r3, [r4, #8]
 8009174:	6823      	ldr	r3, [r4, #0]
 8009176:	1c5a      	adds	r2, r3, #1
 8009178:	6022      	str	r2, [r4, #0]
 800917a:	701e      	strb	r6, [r3, #0]
 800917c:	6963      	ldr	r3, [r4, #20]
 800917e:	3001      	adds	r0, #1
 8009180:	4283      	cmp	r3, r0
 8009182:	d004      	beq.n	800918e <__swbuf_r+0x62>
 8009184:	89a3      	ldrh	r3, [r4, #12]
 8009186:	07db      	lsls	r3, r3, #31
 8009188:	d506      	bpl.n	8009198 <__swbuf_r+0x6c>
 800918a:	2e0a      	cmp	r6, #10
 800918c:	d104      	bne.n	8009198 <__swbuf_r+0x6c>
 800918e:	4621      	mov	r1, r4
 8009190:	4628      	mov	r0, r5
 8009192:	f000 f927 	bl	80093e4 <_fflush_r>
 8009196:	b988      	cbnz	r0, 80091bc <__swbuf_r+0x90>
 8009198:	4638      	mov	r0, r7
 800919a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800919c:	4b0a      	ldr	r3, [pc, #40]	; (80091c8 <__swbuf_r+0x9c>)
 800919e:	429c      	cmp	r4, r3
 80091a0:	d101      	bne.n	80091a6 <__swbuf_r+0x7a>
 80091a2:	68ac      	ldr	r4, [r5, #8]
 80091a4:	e7cf      	b.n	8009146 <__swbuf_r+0x1a>
 80091a6:	4b09      	ldr	r3, [pc, #36]	; (80091cc <__swbuf_r+0xa0>)
 80091a8:	429c      	cmp	r4, r3
 80091aa:	bf08      	it	eq
 80091ac:	68ec      	ldreq	r4, [r5, #12]
 80091ae:	e7ca      	b.n	8009146 <__swbuf_r+0x1a>
 80091b0:	4621      	mov	r1, r4
 80091b2:	4628      	mov	r0, r5
 80091b4:	f000 f81a 	bl	80091ec <__swsetup_r>
 80091b8:	2800      	cmp	r0, #0
 80091ba:	d0cb      	beq.n	8009154 <__swbuf_r+0x28>
 80091bc:	f04f 37ff 	mov.w	r7, #4294967295
 80091c0:	e7ea      	b.n	8009198 <__swbuf_r+0x6c>
 80091c2:	bf00      	nop
 80091c4:	08009d5c 	.word	0x08009d5c
 80091c8:	08009d7c 	.word	0x08009d7c
 80091cc:	08009d3c 	.word	0x08009d3c

080091d0 <__ascii_wctomb>:
 80091d0:	b149      	cbz	r1, 80091e6 <__ascii_wctomb+0x16>
 80091d2:	2aff      	cmp	r2, #255	; 0xff
 80091d4:	bf85      	ittet	hi
 80091d6:	238a      	movhi	r3, #138	; 0x8a
 80091d8:	6003      	strhi	r3, [r0, #0]
 80091da:	700a      	strbls	r2, [r1, #0]
 80091dc:	f04f 30ff 	movhi.w	r0, #4294967295
 80091e0:	bf98      	it	ls
 80091e2:	2001      	movls	r0, #1
 80091e4:	4770      	bx	lr
 80091e6:	4608      	mov	r0, r1
 80091e8:	4770      	bx	lr
	...

080091ec <__swsetup_r>:
 80091ec:	4b32      	ldr	r3, [pc, #200]	; (80092b8 <__swsetup_r+0xcc>)
 80091ee:	b570      	push	{r4, r5, r6, lr}
 80091f0:	681d      	ldr	r5, [r3, #0]
 80091f2:	4606      	mov	r6, r0
 80091f4:	460c      	mov	r4, r1
 80091f6:	b125      	cbz	r5, 8009202 <__swsetup_r+0x16>
 80091f8:	69ab      	ldr	r3, [r5, #24]
 80091fa:	b913      	cbnz	r3, 8009202 <__swsetup_r+0x16>
 80091fc:	4628      	mov	r0, r5
 80091fe:	f000 f985 	bl	800950c <__sinit>
 8009202:	4b2e      	ldr	r3, [pc, #184]	; (80092bc <__swsetup_r+0xd0>)
 8009204:	429c      	cmp	r4, r3
 8009206:	d10f      	bne.n	8009228 <__swsetup_r+0x3c>
 8009208:	686c      	ldr	r4, [r5, #4]
 800920a:	89a3      	ldrh	r3, [r4, #12]
 800920c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009210:	0719      	lsls	r1, r3, #28
 8009212:	d42c      	bmi.n	800926e <__swsetup_r+0x82>
 8009214:	06dd      	lsls	r5, r3, #27
 8009216:	d411      	bmi.n	800923c <__swsetup_r+0x50>
 8009218:	2309      	movs	r3, #9
 800921a:	6033      	str	r3, [r6, #0]
 800921c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009220:	81a3      	strh	r3, [r4, #12]
 8009222:	f04f 30ff 	mov.w	r0, #4294967295
 8009226:	e03e      	b.n	80092a6 <__swsetup_r+0xba>
 8009228:	4b25      	ldr	r3, [pc, #148]	; (80092c0 <__swsetup_r+0xd4>)
 800922a:	429c      	cmp	r4, r3
 800922c:	d101      	bne.n	8009232 <__swsetup_r+0x46>
 800922e:	68ac      	ldr	r4, [r5, #8]
 8009230:	e7eb      	b.n	800920a <__swsetup_r+0x1e>
 8009232:	4b24      	ldr	r3, [pc, #144]	; (80092c4 <__swsetup_r+0xd8>)
 8009234:	429c      	cmp	r4, r3
 8009236:	bf08      	it	eq
 8009238:	68ec      	ldreq	r4, [r5, #12]
 800923a:	e7e6      	b.n	800920a <__swsetup_r+0x1e>
 800923c:	0758      	lsls	r0, r3, #29
 800923e:	d512      	bpl.n	8009266 <__swsetup_r+0x7a>
 8009240:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009242:	b141      	cbz	r1, 8009256 <__swsetup_r+0x6a>
 8009244:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009248:	4299      	cmp	r1, r3
 800924a:	d002      	beq.n	8009252 <__swsetup_r+0x66>
 800924c:	4630      	mov	r0, r6
 800924e:	f7ff fb31 	bl	80088b4 <_free_r>
 8009252:	2300      	movs	r3, #0
 8009254:	6363      	str	r3, [r4, #52]	; 0x34
 8009256:	89a3      	ldrh	r3, [r4, #12]
 8009258:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800925c:	81a3      	strh	r3, [r4, #12]
 800925e:	2300      	movs	r3, #0
 8009260:	6063      	str	r3, [r4, #4]
 8009262:	6923      	ldr	r3, [r4, #16]
 8009264:	6023      	str	r3, [r4, #0]
 8009266:	89a3      	ldrh	r3, [r4, #12]
 8009268:	f043 0308 	orr.w	r3, r3, #8
 800926c:	81a3      	strh	r3, [r4, #12]
 800926e:	6923      	ldr	r3, [r4, #16]
 8009270:	b94b      	cbnz	r3, 8009286 <__swsetup_r+0x9a>
 8009272:	89a3      	ldrh	r3, [r4, #12]
 8009274:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009278:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800927c:	d003      	beq.n	8009286 <__swsetup_r+0x9a>
 800927e:	4621      	mov	r1, r4
 8009280:	4630      	mov	r0, r6
 8009282:	f000 fa09 	bl	8009698 <__smakebuf_r>
 8009286:	89a0      	ldrh	r0, [r4, #12]
 8009288:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800928c:	f010 0301 	ands.w	r3, r0, #1
 8009290:	d00a      	beq.n	80092a8 <__swsetup_r+0xbc>
 8009292:	2300      	movs	r3, #0
 8009294:	60a3      	str	r3, [r4, #8]
 8009296:	6963      	ldr	r3, [r4, #20]
 8009298:	425b      	negs	r3, r3
 800929a:	61a3      	str	r3, [r4, #24]
 800929c:	6923      	ldr	r3, [r4, #16]
 800929e:	b943      	cbnz	r3, 80092b2 <__swsetup_r+0xc6>
 80092a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80092a4:	d1ba      	bne.n	800921c <__swsetup_r+0x30>
 80092a6:	bd70      	pop	{r4, r5, r6, pc}
 80092a8:	0781      	lsls	r1, r0, #30
 80092aa:	bf58      	it	pl
 80092ac:	6963      	ldrpl	r3, [r4, #20]
 80092ae:	60a3      	str	r3, [r4, #8]
 80092b0:	e7f4      	b.n	800929c <__swsetup_r+0xb0>
 80092b2:	2000      	movs	r0, #0
 80092b4:	e7f7      	b.n	80092a6 <__swsetup_r+0xba>
 80092b6:	bf00      	nop
 80092b8:	2000001c 	.word	0x2000001c
 80092bc:	08009d5c 	.word	0x08009d5c
 80092c0:	08009d7c 	.word	0x08009d7c
 80092c4:	08009d3c 	.word	0x08009d3c

080092c8 <abort>:
 80092c8:	b508      	push	{r3, lr}
 80092ca:	2006      	movs	r0, #6
 80092cc:	f000 fa54 	bl	8009778 <raise>
 80092d0:	2001      	movs	r0, #1
 80092d2:	f7f9 fbbf 	bl	8002a54 <_exit>
	...

080092d8 <__sflush_r>:
 80092d8:	898a      	ldrh	r2, [r1, #12]
 80092da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092de:	4605      	mov	r5, r0
 80092e0:	0710      	lsls	r0, r2, #28
 80092e2:	460c      	mov	r4, r1
 80092e4:	d458      	bmi.n	8009398 <__sflush_r+0xc0>
 80092e6:	684b      	ldr	r3, [r1, #4]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	dc05      	bgt.n	80092f8 <__sflush_r+0x20>
 80092ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	dc02      	bgt.n	80092f8 <__sflush_r+0x20>
 80092f2:	2000      	movs	r0, #0
 80092f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092fa:	2e00      	cmp	r6, #0
 80092fc:	d0f9      	beq.n	80092f2 <__sflush_r+0x1a>
 80092fe:	2300      	movs	r3, #0
 8009300:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009304:	682f      	ldr	r7, [r5, #0]
 8009306:	602b      	str	r3, [r5, #0]
 8009308:	d032      	beq.n	8009370 <__sflush_r+0x98>
 800930a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800930c:	89a3      	ldrh	r3, [r4, #12]
 800930e:	075a      	lsls	r2, r3, #29
 8009310:	d505      	bpl.n	800931e <__sflush_r+0x46>
 8009312:	6863      	ldr	r3, [r4, #4]
 8009314:	1ac0      	subs	r0, r0, r3
 8009316:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009318:	b10b      	cbz	r3, 800931e <__sflush_r+0x46>
 800931a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800931c:	1ac0      	subs	r0, r0, r3
 800931e:	2300      	movs	r3, #0
 8009320:	4602      	mov	r2, r0
 8009322:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009324:	6a21      	ldr	r1, [r4, #32]
 8009326:	4628      	mov	r0, r5
 8009328:	47b0      	blx	r6
 800932a:	1c43      	adds	r3, r0, #1
 800932c:	89a3      	ldrh	r3, [r4, #12]
 800932e:	d106      	bne.n	800933e <__sflush_r+0x66>
 8009330:	6829      	ldr	r1, [r5, #0]
 8009332:	291d      	cmp	r1, #29
 8009334:	d82c      	bhi.n	8009390 <__sflush_r+0xb8>
 8009336:	4a2a      	ldr	r2, [pc, #168]	; (80093e0 <__sflush_r+0x108>)
 8009338:	40ca      	lsrs	r2, r1
 800933a:	07d6      	lsls	r6, r2, #31
 800933c:	d528      	bpl.n	8009390 <__sflush_r+0xb8>
 800933e:	2200      	movs	r2, #0
 8009340:	6062      	str	r2, [r4, #4]
 8009342:	04d9      	lsls	r1, r3, #19
 8009344:	6922      	ldr	r2, [r4, #16]
 8009346:	6022      	str	r2, [r4, #0]
 8009348:	d504      	bpl.n	8009354 <__sflush_r+0x7c>
 800934a:	1c42      	adds	r2, r0, #1
 800934c:	d101      	bne.n	8009352 <__sflush_r+0x7a>
 800934e:	682b      	ldr	r3, [r5, #0]
 8009350:	b903      	cbnz	r3, 8009354 <__sflush_r+0x7c>
 8009352:	6560      	str	r0, [r4, #84]	; 0x54
 8009354:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009356:	602f      	str	r7, [r5, #0]
 8009358:	2900      	cmp	r1, #0
 800935a:	d0ca      	beq.n	80092f2 <__sflush_r+0x1a>
 800935c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009360:	4299      	cmp	r1, r3
 8009362:	d002      	beq.n	800936a <__sflush_r+0x92>
 8009364:	4628      	mov	r0, r5
 8009366:	f7ff faa5 	bl	80088b4 <_free_r>
 800936a:	2000      	movs	r0, #0
 800936c:	6360      	str	r0, [r4, #52]	; 0x34
 800936e:	e7c1      	b.n	80092f4 <__sflush_r+0x1c>
 8009370:	6a21      	ldr	r1, [r4, #32]
 8009372:	2301      	movs	r3, #1
 8009374:	4628      	mov	r0, r5
 8009376:	47b0      	blx	r6
 8009378:	1c41      	adds	r1, r0, #1
 800937a:	d1c7      	bne.n	800930c <__sflush_r+0x34>
 800937c:	682b      	ldr	r3, [r5, #0]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d0c4      	beq.n	800930c <__sflush_r+0x34>
 8009382:	2b1d      	cmp	r3, #29
 8009384:	d001      	beq.n	800938a <__sflush_r+0xb2>
 8009386:	2b16      	cmp	r3, #22
 8009388:	d101      	bne.n	800938e <__sflush_r+0xb6>
 800938a:	602f      	str	r7, [r5, #0]
 800938c:	e7b1      	b.n	80092f2 <__sflush_r+0x1a>
 800938e:	89a3      	ldrh	r3, [r4, #12]
 8009390:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009394:	81a3      	strh	r3, [r4, #12]
 8009396:	e7ad      	b.n	80092f4 <__sflush_r+0x1c>
 8009398:	690f      	ldr	r7, [r1, #16]
 800939a:	2f00      	cmp	r7, #0
 800939c:	d0a9      	beq.n	80092f2 <__sflush_r+0x1a>
 800939e:	0793      	lsls	r3, r2, #30
 80093a0:	680e      	ldr	r6, [r1, #0]
 80093a2:	bf08      	it	eq
 80093a4:	694b      	ldreq	r3, [r1, #20]
 80093a6:	600f      	str	r7, [r1, #0]
 80093a8:	bf18      	it	ne
 80093aa:	2300      	movne	r3, #0
 80093ac:	eba6 0807 	sub.w	r8, r6, r7
 80093b0:	608b      	str	r3, [r1, #8]
 80093b2:	f1b8 0f00 	cmp.w	r8, #0
 80093b6:	dd9c      	ble.n	80092f2 <__sflush_r+0x1a>
 80093b8:	6a21      	ldr	r1, [r4, #32]
 80093ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80093bc:	4643      	mov	r3, r8
 80093be:	463a      	mov	r2, r7
 80093c0:	4628      	mov	r0, r5
 80093c2:	47b0      	blx	r6
 80093c4:	2800      	cmp	r0, #0
 80093c6:	dc06      	bgt.n	80093d6 <__sflush_r+0xfe>
 80093c8:	89a3      	ldrh	r3, [r4, #12]
 80093ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093ce:	81a3      	strh	r3, [r4, #12]
 80093d0:	f04f 30ff 	mov.w	r0, #4294967295
 80093d4:	e78e      	b.n	80092f4 <__sflush_r+0x1c>
 80093d6:	4407      	add	r7, r0
 80093d8:	eba8 0800 	sub.w	r8, r8, r0
 80093dc:	e7e9      	b.n	80093b2 <__sflush_r+0xda>
 80093de:	bf00      	nop
 80093e0:	20400001 	.word	0x20400001

080093e4 <_fflush_r>:
 80093e4:	b538      	push	{r3, r4, r5, lr}
 80093e6:	690b      	ldr	r3, [r1, #16]
 80093e8:	4605      	mov	r5, r0
 80093ea:	460c      	mov	r4, r1
 80093ec:	b913      	cbnz	r3, 80093f4 <_fflush_r+0x10>
 80093ee:	2500      	movs	r5, #0
 80093f0:	4628      	mov	r0, r5
 80093f2:	bd38      	pop	{r3, r4, r5, pc}
 80093f4:	b118      	cbz	r0, 80093fe <_fflush_r+0x1a>
 80093f6:	6983      	ldr	r3, [r0, #24]
 80093f8:	b90b      	cbnz	r3, 80093fe <_fflush_r+0x1a>
 80093fa:	f000 f887 	bl	800950c <__sinit>
 80093fe:	4b14      	ldr	r3, [pc, #80]	; (8009450 <_fflush_r+0x6c>)
 8009400:	429c      	cmp	r4, r3
 8009402:	d11b      	bne.n	800943c <_fflush_r+0x58>
 8009404:	686c      	ldr	r4, [r5, #4]
 8009406:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d0ef      	beq.n	80093ee <_fflush_r+0xa>
 800940e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009410:	07d0      	lsls	r0, r2, #31
 8009412:	d404      	bmi.n	800941e <_fflush_r+0x3a>
 8009414:	0599      	lsls	r1, r3, #22
 8009416:	d402      	bmi.n	800941e <_fflush_r+0x3a>
 8009418:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800941a:	f000 f915 	bl	8009648 <__retarget_lock_acquire_recursive>
 800941e:	4628      	mov	r0, r5
 8009420:	4621      	mov	r1, r4
 8009422:	f7ff ff59 	bl	80092d8 <__sflush_r>
 8009426:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009428:	07da      	lsls	r2, r3, #31
 800942a:	4605      	mov	r5, r0
 800942c:	d4e0      	bmi.n	80093f0 <_fflush_r+0xc>
 800942e:	89a3      	ldrh	r3, [r4, #12]
 8009430:	059b      	lsls	r3, r3, #22
 8009432:	d4dd      	bmi.n	80093f0 <_fflush_r+0xc>
 8009434:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009436:	f000 f908 	bl	800964a <__retarget_lock_release_recursive>
 800943a:	e7d9      	b.n	80093f0 <_fflush_r+0xc>
 800943c:	4b05      	ldr	r3, [pc, #20]	; (8009454 <_fflush_r+0x70>)
 800943e:	429c      	cmp	r4, r3
 8009440:	d101      	bne.n	8009446 <_fflush_r+0x62>
 8009442:	68ac      	ldr	r4, [r5, #8]
 8009444:	e7df      	b.n	8009406 <_fflush_r+0x22>
 8009446:	4b04      	ldr	r3, [pc, #16]	; (8009458 <_fflush_r+0x74>)
 8009448:	429c      	cmp	r4, r3
 800944a:	bf08      	it	eq
 800944c:	68ec      	ldreq	r4, [r5, #12]
 800944e:	e7da      	b.n	8009406 <_fflush_r+0x22>
 8009450:	08009d5c 	.word	0x08009d5c
 8009454:	08009d7c 	.word	0x08009d7c
 8009458:	08009d3c 	.word	0x08009d3c

0800945c <std>:
 800945c:	2300      	movs	r3, #0
 800945e:	b510      	push	{r4, lr}
 8009460:	4604      	mov	r4, r0
 8009462:	e9c0 3300 	strd	r3, r3, [r0]
 8009466:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800946a:	6083      	str	r3, [r0, #8]
 800946c:	8181      	strh	r1, [r0, #12]
 800946e:	6643      	str	r3, [r0, #100]	; 0x64
 8009470:	81c2      	strh	r2, [r0, #14]
 8009472:	6183      	str	r3, [r0, #24]
 8009474:	4619      	mov	r1, r3
 8009476:	2208      	movs	r2, #8
 8009478:	305c      	adds	r0, #92	; 0x5c
 800947a:	f7fd facf 	bl	8006a1c <memset>
 800947e:	4b05      	ldr	r3, [pc, #20]	; (8009494 <std+0x38>)
 8009480:	6263      	str	r3, [r4, #36]	; 0x24
 8009482:	4b05      	ldr	r3, [pc, #20]	; (8009498 <std+0x3c>)
 8009484:	62a3      	str	r3, [r4, #40]	; 0x28
 8009486:	4b05      	ldr	r3, [pc, #20]	; (800949c <std+0x40>)
 8009488:	62e3      	str	r3, [r4, #44]	; 0x2c
 800948a:	4b05      	ldr	r3, [pc, #20]	; (80094a0 <std+0x44>)
 800948c:	6224      	str	r4, [r4, #32]
 800948e:	6323      	str	r3, [r4, #48]	; 0x30
 8009490:	bd10      	pop	{r4, pc}
 8009492:	bf00      	nop
 8009494:	080097b1 	.word	0x080097b1
 8009498:	080097d3 	.word	0x080097d3
 800949c:	0800980b 	.word	0x0800980b
 80094a0:	0800982f 	.word	0x0800982f

080094a4 <_cleanup_r>:
 80094a4:	4901      	ldr	r1, [pc, #4]	; (80094ac <_cleanup_r+0x8>)
 80094a6:	f000 b8af 	b.w	8009608 <_fwalk_reent>
 80094aa:	bf00      	nop
 80094ac:	080093e5 	.word	0x080093e5

080094b0 <__sfmoreglue>:
 80094b0:	b570      	push	{r4, r5, r6, lr}
 80094b2:	2268      	movs	r2, #104	; 0x68
 80094b4:	1e4d      	subs	r5, r1, #1
 80094b6:	4355      	muls	r5, r2
 80094b8:	460e      	mov	r6, r1
 80094ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80094be:	f7ff fa65 	bl	800898c <_malloc_r>
 80094c2:	4604      	mov	r4, r0
 80094c4:	b140      	cbz	r0, 80094d8 <__sfmoreglue+0x28>
 80094c6:	2100      	movs	r1, #0
 80094c8:	e9c0 1600 	strd	r1, r6, [r0]
 80094cc:	300c      	adds	r0, #12
 80094ce:	60a0      	str	r0, [r4, #8]
 80094d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80094d4:	f7fd faa2 	bl	8006a1c <memset>
 80094d8:	4620      	mov	r0, r4
 80094da:	bd70      	pop	{r4, r5, r6, pc}

080094dc <__sfp_lock_acquire>:
 80094dc:	4801      	ldr	r0, [pc, #4]	; (80094e4 <__sfp_lock_acquire+0x8>)
 80094de:	f000 b8b3 	b.w	8009648 <__retarget_lock_acquire_recursive>
 80094e2:	bf00      	nop
 80094e4:	200005d5 	.word	0x200005d5

080094e8 <__sfp_lock_release>:
 80094e8:	4801      	ldr	r0, [pc, #4]	; (80094f0 <__sfp_lock_release+0x8>)
 80094ea:	f000 b8ae 	b.w	800964a <__retarget_lock_release_recursive>
 80094ee:	bf00      	nop
 80094f0:	200005d5 	.word	0x200005d5

080094f4 <__sinit_lock_acquire>:
 80094f4:	4801      	ldr	r0, [pc, #4]	; (80094fc <__sinit_lock_acquire+0x8>)
 80094f6:	f000 b8a7 	b.w	8009648 <__retarget_lock_acquire_recursive>
 80094fa:	bf00      	nop
 80094fc:	200005d6 	.word	0x200005d6

08009500 <__sinit_lock_release>:
 8009500:	4801      	ldr	r0, [pc, #4]	; (8009508 <__sinit_lock_release+0x8>)
 8009502:	f000 b8a2 	b.w	800964a <__retarget_lock_release_recursive>
 8009506:	bf00      	nop
 8009508:	200005d6 	.word	0x200005d6

0800950c <__sinit>:
 800950c:	b510      	push	{r4, lr}
 800950e:	4604      	mov	r4, r0
 8009510:	f7ff fff0 	bl	80094f4 <__sinit_lock_acquire>
 8009514:	69a3      	ldr	r3, [r4, #24]
 8009516:	b11b      	cbz	r3, 8009520 <__sinit+0x14>
 8009518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800951c:	f7ff bff0 	b.w	8009500 <__sinit_lock_release>
 8009520:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009524:	6523      	str	r3, [r4, #80]	; 0x50
 8009526:	4b13      	ldr	r3, [pc, #76]	; (8009574 <__sinit+0x68>)
 8009528:	4a13      	ldr	r2, [pc, #76]	; (8009578 <__sinit+0x6c>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	62a2      	str	r2, [r4, #40]	; 0x28
 800952e:	42a3      	cmp	r3, r4
 8009530:	bf04      	itt	eq
 8009532:	2301      	moveq	r3, #1
 8009534:	61a3      	streq	r3, [r4, #24]
 8009536:	4620      	mov	r0, r4
 8009538:	f000 f820 	bl	800957c <__sfp>
 800953c:	6060      	str	r0, [r4, #4]
 800953e:	4620      	mov	r0, r4
 8009540:	f000 f81c 	bl	800957c <__sfp>
 8009544:	60a0      	str	r0, [r4, #8]
 8009546:	4620      	mov	r0, r4
 8009548:	f000 f818 	bl	800957c <__sfp>
 800954c:	2200      	movs	r2, #0
 800954e:	60e0      	str	r0, [r4, #12]
 8009550:	2104      	movs	r1, #4
 8009552:	6860      	ldr	r0, [r4, #4]
 8009554:	f7ff ff82 	bl	800945c <std>
 8009558:	68a0      	ldr	r0, [r4, #8]
 800955a:	2201      	movs	r2, #1
 800955c:	2109      	movs	r1, #9
 800955e:	f7ff ff7d 	bl	800945c <std>
 8009562:	68e0      	ldr	r0, [r4, #12]
 8009564:	2202      	movs	r2, #2
 8009566:	2112      	movs	r1, #18
 8009568:	f7ff ff78 	bl	800945c <std>
 800956c:	2301      	movs	r3, #1
 800956e:	61a3      	str	r3, [r4, #24]
 8009570:	e7d2      	b.n	8009518 <__sinit+0xc>
 8009572:	bf00      	nop
 8009574:	080099bc 	.word	0x080099bc
 8009578:	080094a5 	.word	0x080094a5

0800957c <__sfp>:
 800957c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800957e:	4607      	mov	r7, r0
 8009580:	f7ff ffac 	bl	80094dc <__sfp_lock_acquire>
 8009584:	4b1e      	ldr	r3, [pc, #120]	; (8009600 <__sfp+0x84>)
 8009586:	681e      	ldr	r6, [r3, #0]
 8009588:	69b3      	ldr	r3, [r6, #24]
 800958a:	b913      	cbnz	r3, 8009592 <__sfp+0x16>
 800958c:	4630      	mov	r0, r6
 800958e:	f7ff ffbd 	bl	800950c <__sinit>
 8009592:	3648      	adds	r6, #72	; 0x48
 8009594:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009598:	3b01      	subs	r3, #1
 800959a:	d503      	bpl.n	80095a4 <__sfp+0x28>
 800959c:	6833      	ldr	r3, [r6, #0]
 800959e:	b30b      	cbz	r3, 80095e4 <__sfp+0x68>
 80095a0:	6836      	ldr	r6, [r6, #0]
 80095a2:	e7f7      	b.n	8009594 <__sfp+0x18>
 80095a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80095a8:	b9d5      	cbnz	r5, 80095e0 <__sfp+0x64>
 80095aa:	4b16      	ldr	r3, [pc, #88]	; (8009604 <__sfp+0x88>)
 80095ac:	60e3      	str	r3, [r4, #12]
 80095ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80095b2:	6665      	str	r5, [r4, #100]	; 0x64
 80095b4:	f000 f847 	bl	8009646 <__retarget_lock_init_recursive>
 80095b8:	f7ff ff96 	bl	80094e8 <__sfp_lock_release>
 80095bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80095c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80095c4:	6025      	str	r5, [r4, #0]
 80095c6:	61a5      	str	r5, [r4, #24]
 80095c8:	2208      	movs	r2, #8
 80095ca:	4629      	mov	r1, r5
 80095cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80095d0:	f7fd fa24 	bl	8006a1c <memset>
 80095d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80095d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80095dc:	4620      	mov	r0, r4
 80095de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095e0:	3468      	adds	r4, #104	; 0x68
 80095e2:	e7d9      	b.n	8009598 <__sfp+0x1c>
 80095e4:	2104      	movs	r1, #4
 80095e6:	4638      	mov	r0, r7
 80095e8:	f7ff ff62 	bl	80094b0 <__sfmoreglue>
 80095ec:	4604      	mov	r4, r0
 80095ee:	6030      	str	r0, [r6, #0]
 80095f0:	2800      	cmp	r0, #0
 80095f2:	d1d5      	bne.n	80095a0 <__sfp+0x24>
 80095f4:	f7ff ff78 	bl	80094e8 <__sfp_lock_release>
 80095f8:	230c      	movs	r3, #12
 80095fa:	603b      	str	r3, [r7, #0]
 80095fc:	e7ee      	b.n	80095dc <__sfp+0x60>
 80095fe:	bf00      	nop
 8009600:	080099bc 	.word	0x080099bc
 8009604:	ffff0001 	.word	0xffff0001

08009608 <_fwalk_reent>:
 8009608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800960c:	4606      	mov	r6, r0
 800960e:	4688      	mov	r8, r1
 8009610:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009614:	2700      	movs	r7, #0
 8009616:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800961a:	f1b9 0901 	subs.w	r9, r9, #1
 800961e:	d505      	bpl.n	800962c <_fwalk_reent+0x24>
 8009620:	6824      	ldr	r4, [r4, #0]
 8009622:	2c00      	cmp	r4, #0
 8009624:	d1f7      	bne.n	8009616 <_fwalk_reent+0xe>
 8009626:	4638      	mov	r0, r7
 8009628:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800962c:	89ab      	ldrh	r3, [r5, #12]
 800962e:	2b01      	cmp	r3, #1
 8009630:	d907      	bls.n	8009642 <_fwalk_reent+0x3a>
 8009632:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009636:	3301      	adds	r3, #1
 8009638:	d003      	beq.n	8009642 <_fwalk_reent+0x3a>
 800963a:	4629      	mov	r1, r5
 800963c:	4630      	mov	r0, r6
 800963e:	47c0      	blx	r8
 8009640:	4307      	orrs	r7, r0
 8009642:	3568      	adds	r5, #104	; 0x68
 8009644:	e7e9      	b.n	800961a <_fwalk_reent+0x12>

08009646 <__retarget_lock_init_recursive>:
 8009646:	4770      	bx	lr

08009648 <__retarget_lock_acquire_recursive>:
 8009648:	4770      	bx	lr

0800964a <__retarget_lock_release_recursive>:
 800964a:	4770      	bx	lr

0800964c <__swhatbuf_r>:
 800964c:	b570      	push	{r4, r5, r6, lr}
 800964e:	460e      	mov	r6, r1
 8009650:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009654:	2900      	cmp	r1, #0
 8009656:	b096      	sub	sp, #88	; 0x58
 8009658:	4614      	mov	r4, r2
 800965a:	461d      	mov	r5, r3
 800965c:	da08      	bge.n	8009670 <__swhatbuf_r+0x24>
 800965e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009662:	2200      	movs	r2, #0
 8009664:	602a      	str	r2, [r5, #0]
 8009666:	061a      	lsls	r2, r3, #24
 8009668:	d410      	bmi.n	800968c <__swhatbuf_r+0x40>
 800966a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800966e:	e00e      	b.n	800968e <__swhatbuf_r+0x42>
 8009670:	466a      	mov	r2, sp
 8009672:	f000 f903 	bl	800987c <_fstat_r>
 8009676:	2800      	cmp	r0, #0
 8009678:	dbf1      	blt.n	800965e <__swhatbuf_r+0x12>
 800967a:	9a01      	ldr	r2, [sp, #4]
 800967c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009680:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009684:	425a      	negs	r2, r3
 8009686:	415a      	adcs	r2, r3
 8009688:	602a      	str	r2, [r5, #0]
 800968a:	e7ee      	b.n	800966a <__swhatbuf_r+0x1e>
 800968c:	2340      	movs	r3, #64	; 0x40
 800968e:	2000      	movs	r0, #0
 8009690:	6023      	str	r3, [r4, #0]
 8009692:	b016      	add	sp, #88	; 0x58
 8009694:	bd70      	pop	{r4, r5, r6, pc}
	...

08009698 <__smakebuf_r>:
 8009698:	898b      	ldrh	r3, [r1, #12]
 800969a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800969c:	079d      	lsls	r5, r3, #30
 800969e:	4606      	mov	r6, r0
 80096a0:	460c      	mov	r4, r1
 80096a2:	d507      	bpl.n	80096b4 <__smakebuf_r+0x1c>
 80096a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80096a8:	6023      	str	r3, [r4, #0]
 80096aa:	6123      	str	r3, [r4, #16]
 80096ac:	2301      	movs	r3, #1
 80096ae:	6163      	str	r3, [r4, #20]
 80096b0:	b002      	add	sp, #8
 80096b2:	bd70      	pop	{r4, r5, r6, pc}
 80096b4:	ab01      	add	r3, sp, #4
 80096b6:	466a      	mov	r2, sp
 80096b8:	f7ff ffc8 	bl	800964c <__swhatbuf_r>
 80096bc:	9900      	ldr	r1, [sp, #0]
 80096be:	4605      	mov	r5, r0
 80096c0:	4630      	mov	r0, r6
 80096c2:	f7ff f963 	bl	800898c <_malloc_r>
 80096c6:	b948      	cbnz	r0, 80096dc <__smakebuf_r+0x44>
 80096c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096cc:	059a      	lsls	r2, r3, #22
 80096ce:	d4ef      	bmi.n	80096b0 <__smakebuf_r+0x18>
 80096d0:	f023 0303 	bic.w	r3, r3, #3
 80096d4:	f043 0302 	orr.w	r3, r3, #2
 80096d8:	81a3      	strh	r3, [r4, #12]
 80096da:	e7e3      	b.n	80096a4 <__smakebuf_r+0xc>
 80096dc:	4b0d      	ldr	r3, [pc, #52]	; (8009714 <__smakebuf_r+0x7c>)
 80096de:	62b3      	str	r3, [r6, #40]	; 0x28
 80096e0:	89a3      	ldrh	r3, [r4, #12]
 80096e2:	6020      	str	r0, [r4, #0]
 80096e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096e8:	81a3      	strh	r3, [r4, #12]
 80096ea:	9b00      	ldr	r3, [sp, #0]
 80096ec:	6163      	str	r3, [r4, #20]
 80096ee:	9b01      	ldr	r3, [sp, #4]
 80096f0:	6120      	str	r0, [r4, #16]
 80096f2:	b15b      	cbz	r3, 800970c <__smakebuf_r+0x74>
 80096f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096f8:	4630      	mov	r0, r6
 80096fa:	f000 f8d1 	bl	80098a0 <_isatty_r>
 80096fe:	b128      	cbz	r0, 800970c <__smakebuf_r+0x74>
 8009700:	89a3      	ldrh	r3, [r4, #12]
 8009702:	f023 0303 	bic.w	r3, r3, #3
 8009706:	f043 0301 	orr.w	r3, r3, #1
 800970a:	81a3      	strh	r3, [r4, #12]
 800970c:	89a0      	ldrh	r0, [r4, #12]
 800970e:	4305      	orrs	r5, r0
 8009710:	81a5      	strh	r5, [r4, #12]
 8009712:	e7cd      	b.n	80096b0 <__smakebuf_r+0x18>
 8009714:	080094a5 	.word	0x080094a5

08009718 <_malloc_usable_size_r>:
 8009718:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800971c:	1f18      	subs	r0, r3, #4
 800971e:	2b00      	cmp	r3, #0
 8009720:	bfbc      	itt	lt
 8009722:	580b      	ldrlt	r3, [r1, r0]
 8009724:	18c0      	addlt	r0, r0, r3
 8009726:	4770      	bx	lr

08009728 <_raise_r>:
 8009728:	291f      	cmp	r1, #31
 800972a:	b538      	push	{r3, r4, r5, lr}
 800972c:	4604      	mov	r4, r0
 800972e:	460d      	mov	r5, r1
 8009730:	d904      	bls.n	800973c <_raise_r+0x14>
 8009732:	2316      	movs	r3, #22
 8009734:	6003      	str	r3, [r0, #0]
 8009736:	f04f 30ff 	mov.w	r0, #4294967295
 800973a:	bd38      	pop	{r3, r4, r5, pc}
 800973c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800973e:	b112      	cbz	r2, 8009746 <_raise_r+0x1e>
 8009740:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009744:	b94b      	cbnz	r3, 800975a <_raise_r+0x32>
 8009746:	4620      	mov	r0, r4
 8009748:	f000 f830 	bl	80097ac <_getpid_r>
 800974c:	462a      	mov	r2, r5
 800974e:	4601      	mov	r1, r0
 8009750:	4620      	mov	r0, r4
 8009752:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009756:	f000 b817 	b.w	8009788 <_kill_r>
 800975a:	2b01      	cmp	r3, #1
 800975c:	d00a      	beq.n	8009774 <_raise_r+0x4c>
 800975e:	1c59      	adds	r1, r3, #1
 8009760:	d103      	bne.n	800976a <_raise_r+0x42>
 8009762:	2316      	movs	r3, #22
 8009764:	6003      	str	r3, [r0, #0]
 8009766:	2001      	movs	r0, #1
 8009768:	e7e7      	b.n	800973a <_raise_r+0x12>
 800976a:	2400      	movs	r4, #0
 800976c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009770:	4628      	mov	r0, r5
 8009772:	4798      	blx	r3
 8009774:	2000      	movs	r0, #0
 8009776:	e7e0      	b.n	800973a <_raise_r+0x12>

08009778 <raise>:
 8009778:	4b02      	ldr	r3, [pc, #8]	; (8009784 <raise+0xc>)
 800977a:	4601      	mov	r1, r0
 800977c:	6818      	ldr	r0, [r3, #0]
 800977e:	f7ff bfd3 	b.w	8009728 <_raise_r>
 8009782:	bf00      	nop
 8009784:	2000001c 	.word	0x2000001c

08009788 <_kill_r>:
 8009788:	b538      	push	{r3, r4, r5, lr}
 800978a:	4d07      	ldr	r5, [pc, #28]	; (80097a8 <_kill_r+0x20>)
 800978c:	2300      	movs	r3, #0
 800978e:	4604      	mov	r4, r0
 8009790:	4608      	mov	r0, r1
 8009792:	4611      	mov	r1, r2
 8009794:	602b      	str	r3, [r5, #0]
 8009796:	f7f9 f94d 	bl	8002a34 <_kill>
 800979a:	1c43      	adds	r3, r0, #1
 800979c:	d102      	bne.n	80097a4 <_kill_r+0x1c>
 800979e:	682b      	ldr	r3, [r5, #0]
 80097a0:	b103      	cbz	r3, 80097a4 <_kill_r+0x1c>
 80097a2:	6023      	str	r3, [r4, #0]
 80097a4:	bd38      	pop	{r3, r4, r5, pc}
 80097a6:	bf00      	nop
 80097a8:	200005d0 	.word	0x200005d0

080097ac <_getpid_r>:
 80097ac:	f7f9 b93a 	b.w	8002a24 <_getpid>

080097b0 <__sread>:
 80097b0:	b510      	push	{r4, lr}
 80097b2:	460c      	mov	r4, r1
 80097b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097b8:	f000 f894 	bl	80098e4 <_read_r>
 80097bc:	2800      	cmp	r0, #0
 80097be:	bfab      	itete	ge
 80097c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80097c2:	89a3      	ldrhlt	r3, [r4, #12]
 80097c4:	181b      	addge	r3, r3, r0
 80097c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80097ca:	bfac      	ite	ge
 80097cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80097ce:	81a3      	strhlt	r3, [r4, #12]
 80097d0:	bd10      	pop	{r4, pc}

080097d2 <__swrite>:
 80097d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097d6:	461f      	mov	r7, r3
 80097d8:	898b      	ldrh	r3, [r1, #12]
 80097da:	05db      	lsls	r3, r3, #23
 80097dc:	4605      	mov	r5, r0
 80097de:	460c      	mov	r4, r1
 80097e0:	4616      	mov	r6, r2
 80097e2:	d505      	bpl.n	80097f0 <__swrite+0x1e>
 80097e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097e8:	2302      	movs	r3, #2
 80097ea:	2200      	movs	r2, #0
 80097ec:	f000 f868 	bl	80098c0 <_lseek_r>
 80097f0:	89a3      	ldrh	r3, [r4, #12]
 80097f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80097fa:	81a3      	strh	r3, [r4, #12]
 80097fc:	4632      	mov	r2, r6
 80097fe:	463b      	mov	r3, r7
 8009800:	4628      	mov	r0, r5
 8009802:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009806:	f000 b817 	b.w	8009838 <_write_r>

0800980a <__sseek>:
 800980a:	b510      	push	{r4, lr}
 800980c:	460c      	mov	r4, r1
 800980e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009812:	f000 f855 	bl	80098c0 <_lseek_r>
 8009816:	1c43      	adds	r3, r0, #1
 8009818:	89a3      	ldrh	r3, [r4, #12]
 800981a:	bf15      	itete	ne
 800981c:	6560      	strne	r0, [r4, #84]	; 0x54
 800981e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009822:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009826:	81a3      	strheq	r3, [r4, #12]
 8009828:	bf18      	it	ne
 800982a:	81a3      	strhne	r3, [r4, #12]
 800982c:	bd10      	pop	{r4, pc}

0800982e <__sclose>:
 800982e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009832:	f000 b813 	b.w	800985c <_close_r>
	...

08009838 <_write_r>:
 8009838:	b538      	push	{r3, r4, r5, lr}
 800983a:	4d07      	ldr	r5, [pc, #28]	; (8009858 <_write_r+0x20>)
 800983c:	4604      	mov	r4, r0
 800983e:	4608      	mov	r0, r1
 8009840:	4611      	mov	r1, r2
 8009842:	2200      	movs	r2, #0
 8009844:	602a      	str	r2, [r5, #0]
 8009846:	461a      	mov	r2, r3
 8009848:	f7f9 f92b 	bl	8002aa2 <_write>
 800984c:	1c43      	adds	r3, r0, #1
 800984e:	d102      	bne.n	8009856 <_write_r+0x1e>
 8009850:	682b      	ldr	r3, [r5, #0]
 8009852:	b103      	cbz	r3, 8009856 <_write_r+0x1e>
 8009854:	6023      	str	r3, [r4, #0]
 8009856:	bd38      	pop	{r3, r4, r5, pc}
 8009858:	200005d0 	.word	0x200005d0

0800985c <_close_r>:
 800985c:	b538      	push	{r3, r4, r5, lr}
 800985e:	4d06      	ldr	r5, [pc, #24]	; (8009878 <_close_r+0x1c>)
 8009860:	2300      	movs	r3, #0
 8009862:	4604      	mov	r4, r0
 8009864:	4608      	mov	r0, r1
 8009866:	602b      	str	r3, [r5, #0]
 8009868:	f7f9 f937 	bl	8002ada <_close>
 800986c:	1c43      	adds	r3, r0, #1
 800986e:	d102      	bne.n	8009876 <_close_r+0x1a>
 8009870:	682b      	ldr	r3, [r5, #0]
 8009872:	b103      	cbz	r3, 8009876 <_close_r+0x1a>
 8009874:	6023      	str	r3, [r4, #0]
 8009876:	bd38      	pop	{r3, r4, r5, pc}
 8009878:	200005d0 	.word	0x200005d0

0800987c <_fstat_r>:
 800987c:	b538      	push	{r3, r4, r5, lr}
 800987e:	4d07      	ldr	r5, [pc, #28]	; (800989c <_fstat_r+0x20>)
 8009880:	2300      	movs	r3, #0
 8009882:	4604      	mov	r4, r0
 8009884:	4608      	mov	r0, r1
 8009886:	4611      	mov	r1, r2
 8009888:	602b      	str	r3, [r5, #0]
 800988a:	f7f9 f932 	bl	8002af2 <_fstat>
 800988e:	1c43      	adds	r3, r0, #1
 8009890:	d102      	bne.n	8009898 <_fstat_r+0x1c>
 8009892:	682b      	ldr	r3, [r5, #0]
 8009894:	b103      	cbz	r3, 8009898 <_fstat_r+0x1c>
 8009896:	6023      	str	r3, [r4, #0]
 8009898:	bd38      	pop	{r3, r4, r5, pc}
 800989a:	bf00      	nop
 800989c:	200005d0 	.word	0x200005d0

080098a0 <_isatty_r>:
 80098a0:	b538      	push	{r3, r4, r5, lr}
 80098a2:	4d06      	ldr	r5, [pc, #24]	; (80098bc <_isatty_r+0x1c>)
 80098a4:	2300      	movs	r3, #0
 80098a6:	4604      	mov	r4, r0
 80098a8:	4608      	mov	r0, r1
 80098aa:	602b      	str	r3, [r5, #0]
 80098ac:	f7f9 f931 	bl	8002b12 <_isatty>
 80098b0:	1c43      	adds	r3, r0, #1
 80098b2:	d102      	bne.n	80098ba <_isatty_r+0x1a>
 80098b4:	682b      	ldr	r3, [r5, #0]
 80098b6:	b103      	cbz	r3, 80098ba <_isatty_r+0x1a>
 80098b8:	6023      	str	r3, [r4, #0]
 80098ba:	bd38      	pop	{r3, r4, r5, pc}
 80098bc:	200005d0 	.word	0x200005d0

080098c0 <_lseek_r>:
 80098c0:	b538      	push	{r3, r4, r5, lr}
 80098c2:	4d07      	ldr	r5, [pc, #28]	; (80098e0 <_lseek_r+0x20>)
 80098c4:	4604      	mov	r4, r0
 80098c6:	4608      	mov	r0, r1
 80098c8:	4611      	mov	r1, r2
 80098ca:	2200      	movs	r2, #0
 80098cc:	602a      	str	r2, [r5, #0]
 80098ce:	461a      	mov	r2, r3
 80098d0:	f7f9 f92a 	bl	8002b28 <_lseek>
 80098d4:	1c43      	adds	r3, r0, #1
 80098d6:	d102      	bne.n	80098de <_lseek_r+0x1e>
 80098d8:	682b      	ldr	r3, [r5, #0]
 80098da:	b103      	cbz	r3, 80098de <_lseek_r+0x1e>
 80098dc:	6023      	str	r3, [r4, #0]
 80098de:	bd38      	pop	{r3, r4, r5, pc}
 80098e0:	200005d0 	.word	0x200005d0

080098e4 <_read_r>:
 80098e4:	b538      	push	{r3, r4, r5, lr}
 80098e6:	4d07      	ldr	r5, [pc, #28]	; (8009904 <_read_r+0x20>)
 80098e8:	4604      	mov	r4, r0
 80098ea:	4608      	mov	r0, r1
 80098ec:	4611      	mov	r1, r2
 80098ee:	2200      	movs	r2, #0
 80098f0:	602a      	str	r2, [r5, #0]
 80098f2:	461a      	mov	r2, r3
 80098f4:	f7f9 f8b8 	bl	8002a68 <_read>
 80098f8:	1c43      	adds	r3, r0, #1
 80098fa:	d102      	bne.n	8009902 <_read_r+0x1e>
 80098fc:	682b      	ldr	r3, [r5, #0]
 80098fe:	b103      	cbz	r3, 8009902 <_read_r+0x1e>
 8009900:	6023      	str	r3, [r4, #0]
 8009902:	bd38      	pop	{r3, r4, r5, pc}
 8009904:	200005d0 	.word	0x200005d0

08009908 <_init>:
 8009908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800990a:	bf00      	nop
 800990c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800990e:	bc08      	pop	{r3}
 8009910:	469e      	mov	lr, r3
 8009912:	4770      	bx	lr

08009914 <_fini>:
 8009914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009916:	bf00      	nop
 8009918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800991a:	bc08      	pop	{r3}
 800991c:	469e      	mov	lr, r3
 800991e:	4770      	bx	lr
