m255
K4
z2
Z0 !s12c _opt1
Z1 !s99 nomlopt
R0
R1
R0
R1
Z2 !s12c _opt
R1
Z3 !s12c _opt2
R1
R3
R1
R3
R1
R3
R1
R0
R1
R0
R1
R0
R1
R0
R1
R2
R1
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z4 dC:/FPGA_stuff/FinancialAccleration/TestEnvironments/dualport_ram_test/modelsim_proj
T_opt
!s110 1757019418
VUjz<??9``7>Mk7Uie6]LK3
Z5 04 16 4 work memory_source_tb fast 0
=1-d03957782a7d-68b9fd19-134-25124
R1
Z6 !s12f OEM100
Z7 !s12b OEM100
Z8 !s124 OEM10U3 
Z9 !s135 nogc
o-quiet -auto_acc_if_foreign -work work
Z10 tCvgOpt 0
n@_opt
Z11 OL;O;2024.3;79
R4
T_opt1
!s110 1757088058
V39ei`EH19FYh?B9hz3nZH0
04 17 4 work memory_source2_tb fast 0
=4-d03957782a7d-68bb0939-314-27850
R1
R6
R7
R8
R9
Z12 o-quiet -auto_acc_if_foreign -work work +acc
R10
n@_opt1
R11
T_opt2
!s110 1757019068
VTENBE88;IRo^H<Z3Kk4Pf3
R5
=3-d03957782a7d-68b9fbbb-232-2276c
R1
R6
R7
R8
R9
R12
R10
n@_opt2
R11
R4
vclk_div1
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div1.sv
Z13 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
!s110 1757088056
!i10b 1
!s100 c7N:3=<g0oE9MF;cNIAKQ2
IN1l[UWWJ4l]m9;nH66n;=0
S1
Z14 dC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/modelsim_proj
w1757012655
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div1.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div1.sv
!i122 138
L0 5 33
Z15 VDg1SIo80bB@j0V0VzS_@n1
Z16 OL;L;2024.3;79
r1
!s85 0
31
Z17 !s108 1757088056.000000
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div1.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div1.sv|
!i113 0
Z18 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R10
vclk_div1_tb
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/clk_div1_tb.sv
R13
!s110 1756869137
!i10b 1
!s100 [<PzzEnbdCR>F3D>=:SHC2
IXa:P[D`27`_XfTaJiPEm50
S1
R14
w1756860918
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/clk_div1_tb.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/clk_div1_tb.sv
!i122 4
L0 9 49
R15
R16
r1
!s85 0
31
!s108 1756869136.000000
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/clk_div1_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/clk_div1_tb.sv|
!i113 0
R18
R10
vdisplay
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv
R13
!s110 1757017259
!i10b 1
!s100 KcOMhn;^aIzOmnSY2C[ej3
IRZNR;WZ>VA=<@2^J;;2aZ1
S1
R14
w1757011471
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv
!i122 52
L0 4 50
R15
R16
r1
!s85 0
31
!s108 1757017259.000000
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv|
!i113 0
R18
R10
vmemory_source
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/memory_source.sv
R13
Z19 !s110 1757088057
!i10b 1
!s100 ?NR4NCDcZiJlJ@8eLO5Jn3
IbiV=PU_^h_Ia0[gzAY`9I0
S1
R14
w1757088049
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/memory_source.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/memory_source.sv
!i122 140
L0 5 28
R15
R16
r1
!s85 0
31
R17
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/memory_source.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/memory_source.sv|
!i113 0
R18
R10
vmemory_source2_tb
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/memory_source2_tb.sv
R13
R19
!i10b 1
!s100 gUegEKMnkF27BoZInBAOT3
IOMAC=Z[81S>`=SFOK5h6B3
S1
R14
w1757088048
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/memory_source2_tb.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/memory_source2_tb.sv
!i122 142
L0 8 54
R15
R16
r1
!s85 0
31
Z20 !s108 1757088057.000000
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/memory_source2_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/memory_source2_tb.sv|
!i113 0
R18
R10
vmemory_source_tb
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/memory_source_tb.sv
R13
!s110 1757087663
!i10b 1
!s100 aIgJPfN5gI;R@PNHAkkX;1
I2hdWZR2biH[8ASQHCUJMl0
S1
R14
w1757019340
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/memory_source_tb.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/memory_source_tb.sv
!i122 98
L0 8 70
R15
R16
r1
!s85 0
31
!s108 1757087663.000000
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/memory_source_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/memory_source_tb.sv|
!i113 0
R18
R10
vram_v2
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2_bb.v
R19
!i10b 1
!s100 fnhZjzDM0UK0Nb2DhL[7X0
IJ038_F`d>1WLEIYTbj4C?2
R14
w1756867108
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2_bb.v
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2_bb.v
!i122 141
L0 35 21
R15
R16
r1
!s85 0
31
R20
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2_bb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2_bb.v|
!i113 0
Z21 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R10
vsource
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/source.sv
R13
Z22 !s110 1757017260
!i10b 1
!s100 L[Z:GQCHFPY0IJK=KMEPI1
I_?V9Ko]O_LCP@GQ6LZ@JX2
S1
R14
w1757011289
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/source.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/source.sv
!i122 53
L0 5 38
R15
R16
r1
!s85 0
31
Z23 !s108 1757017260.000000
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/source.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/source.sv|
!i113 0
R18
R10
vtoplevel_tb
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/toplevel_tb.sv
R13
!s110 1757017261
!i10b 1
!s100 lnGR]Qz21`IG3PW2jGDzQ2
IHnHICkNMX54]78AgJ5]hV2
S1
R14
w1756909207
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/toplevel_tb.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/toplevel_tb.sv
!i122 55
L0 8 69
R15
R16
r1
!s85 0
31
R23
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/toplevel_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/toplevel_tb.sv|
!i113 0
R18
R10
vtoplevel_test4
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v
R22
!i10b 1
!s100 ]Knkd^M6cniSHo1?<L]bD0
Ij375IdmEca2QeGT^RlCz63
R14
w1756948546
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v
!i122 54
L0 6 126
R15
R16
r1
!s85 0
31
R23
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v|
!i113 0
R21
R10
