sch2hdl,-intstyle,ise,-family,kintex7,-verilog,/root/Xilinx_ISE_DS_Lin_14.7_1015_1/Lab/D_74LS138_Test/D_74LS138_Test.vf,-w,/root/Xilinx_ISE_DS_Lin_14.7_1015_1/Lab/D_74LS138_Test/D_74LS138_Test.sch
