
SCARABLDCControlBoardFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002ca8  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000042c  20000000  00402ca8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000040  2000042c  004030d4  0002042c  2**2
                  ALLOC
  3 .stack        00003004  2000046c  00403114  0002042c  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  0002042c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020456  2**0
                  CONTENTS, READONLY
  6 .debug_info   000024cb  00000000  00000000  000204af  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000828  00000000  00000000  0002297a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00000b4c  00000000  00000000  000231a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000000a0  00000000  00000000  00023cee  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  00001df0  00000000  00000000  00023d8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000022d3  00000000  00000000  00025b7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0004a823  00000000  00000000  00027e51  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00000844  00000000  00000000  00072674  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000030  00000000  00000000  00072eb8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	70 34 00 20 67 01 40 00 65 01 40 00 65 01 40 00     p4. g.@.e.@.e.@.
  400010:	65 01 40 00 65 01 40 00 65 01 40 00 00 00 00 00     e.@.e.@.e.@.....
	...
  40002c:	65 01 40 00 65 01 40 00 00 00 00 00 65 01 40 00     e.@.e.@.....e.@.
  40003c:	65 01 40 00 65 01 40 00 65 01 40 00 65 01 40 00     e.@.e.@.e.@.e.@.
  40004c:	65 01 40 00 65 01 40 00 65 01 40 00 65 01 40 00     e.@.e.@.e.@.e.@.
  40005c:	65 01 40 00 65 01 40 00 65 01 40 00 65 01 40 00     e.@.e.@.e.@.e.@.
  40006c:	65 01 40 00 65 01 40 00 65 01 40 00 65 01 40 00     e.@.e.@.e.@.e.@.
  40007c:	65 01 40 00 65 01 40 00 65 01 40 00 65 01 40 00     e.@.e.@.e.@.e.@.
  40008c:	65 01 40 00 65 01 40 00 65 01 40 00 65 01 40 00     e.@.e.@.e.@.e.@.
  40009c:	65 01 40 00 65 01 40 00 65 01 40 00 65 01 40 00     e.@.e.@.e.@.e.@.
  4000ac:	65 01 40 00 65 01 40 00 65 01 40 00 65 01 40 00     e.@.e.@.e.@.e.@.
  4000bc:	65 01 40 00 65 01 40 00 65 01 40 00 65 01 40 00     e.@.e.@.e.@.e.@.
  4000cc:	65 01 40 00 65 01 40 00 65 01 40 00 65 01 40 00     e.@.e.@.e.@.e.@.
  4000dc:	65 01 40 00 65 01 40 00 00 00 00 00 00 00 00 00     e.@.e.@.........
	...

004000f8 <__do_global_dtors_aux>:
  4000f8:	b510      	push	{r4, lr}
  4000fa:	4c05      	ldr	r4, [pc, #20]	; (400110 <__do_global_dtors_aux+0x18>)
  4000fc:	7823      	ldrb	r3, [r4, #0]
  4000fe:	b933      	cbnz	r3, 40010e <__do_global_dtors_aux+0x16>
  400100:	4b04      	ldr	r3, [pc, #16]	; (400114 <__do_global_dtors_aux+0x1c>)
  400102:	b113      	cbz	r3, 40010a <__do_global_dtors_aux+0x12>
  400104:	4804      	ldr	r0, [pc, #16]	; (400118 <__do_global_dtors_aux+0x20>)
  400106:	f3af 8000 	nop.w
  40010a:	2301      	movs	r3, #1
  40010c:	7023      	strb	r3, [r4, #0]
  40010e:	bd10      	pop	{r4, pc}
  400110:	2000042c 	.word	0x2000042c
  400114:	00000000 	.word	0x00000000
  400118:	00402ca8 	.word	0x00402ca8

0040011c <frame_dummy>:
  40011c:	4b0c      	ldr	r3, [pc, #48]	; (400150 <frame_dummy+0x34>)
  40011e:	b143      	cbz	r3, 400132 <frame_dummy+0x16>
  400120:	480c      	ldr	r0, [pc, #48]	; (400154 <frame_dummy+0x38>)
  400122:	490d      	ldr	r1, [pc, #52]	; (400158 <frame_dummy+0x3c>)
  400124:	b510      	push	{r4, lr}
  400126:	f3af 8000 	nop.w
  40012a:	480c      	ldr	r0, [pc, #48]	; (40015c <frame_dummy+0x40>)
  40012c:	6803      	ldr	r3, [r0, #0]
  40012e:	b923      	cbnz	r3, 40013a <frame_dummy+0x1e>
  400130:	bd10      	pop	{r4, pc}
  400132:	480a      	ldr	r0, [pc, #40]	; (40015c <frame_dummy+0x40>)
  400134:	6803      	ldr	r3, [r0, #0]
  400136:	b933      	cbnz	r3, 400146 <frame_dummy+0x2a>
  400138:	4770      	bx	lr
  40013a:	4b09      	ldr	r3, [pc, #36]	; (400160 <frame_dummy+0x44>)
  40013c:	2b00      	cmp	r3, #0
  40013e:	d0f7      	beq.n	400130 <frame_dummy+0x14>
  400140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400144:	4718      	bx	r3
  400146:	4b06      	ldr	r3, [pc, #24]	; (400160 <frame_dummy+0x44>)
  400148:	2b00      	cmp	r3, #0
  40014a:	d0f5      	beq.n	400138 <frame_dummy+0x1c>
  40014c:	4718      	bx	r3
  40014e:	bf00      	nop
  400150:	00000000 	.word	0x00000000
  400154:	00402ca8 	.word	0x00402ca8
  400158:	20000430 	.word	0x20000430
  40015c:	00402ca8 	.word	0x00402ca8
  400160:	00000000 	.word	0x00000000

00400164 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400164:	4770      	bx	lr

00400166 <Reset_Handler>:
{
  400166:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  400168:	4b16      	ldr	r3, [pc, #88]	; (4001c4 <Reset_Handler+0x5e>)
  40016a:	4a17      	ldr	r2, [pc, #92]	; (4001c8 <Reset_Handler+0x62>)
  40016c:	429a      	cmp	r2, r3
  40016e:	d010      	beq.n	400192 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
  400170:	4b16      	ldr	r3, [pc, #88]	; (4001cc <Reset_Handler+0x66>)
  400172:	4a14      	ldr	r2, [pc, #80]	; (4001c4 <Reset_Handler+0x5e>)
  400174:	429a      	cmp	r2, r3
  400176:	d20c      	bcs.n	400192 <Reset_Handler+0x2c>
  400178:	3b01      	subs	r3, #1
  40017a:	1a9b      	subs	r3, r3, r2
  40017c:	f023 0303 	bic.w	r3, r3, #3
  400180:	3304      	adds	r3, #4
  400182:	4413      	add	r3, r2
  400184:	4910      	ldr	r1, [pc, #64]	; (4001c8 <Reset_Handler+0x62>)
                        *pDest++ = *pSrc++;
  400186:	f851 0b04 	ldr.w	r0, [r1], #4
  40018a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40018e:	429a      	cmp	r2, r3
  400190:	d1f9      	bne.n	400186 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
  400192:	4b0f      	ldr	r3, [pc, #60]	; (4001d0 <Reset_Handler+0x6a>)
  400194:	4a0f      	ldr	r2, [pc, #60]	; (4001d4 <Reset_Handler+0x6e>)
  400196:	429a      	cmp	r2, r3
  400198:	d20a      	bcs.n	4001b0 <Reset_Handler+0x4a>
  40019a:	3b01      	subs	r3, #1
  40019c:	1a9b      	subs	r3, r3, r2
  40019e:	f023 0303 	bic.w	r3, r3, #3
  4001a2:	3304      	adds	r3, #4
  4001a4:	4413      	add	r3, r2
                *pDest++ = 0;
  4001a6:	2100      	movs	r1, #0
  4001a8:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4001ac:	4293      	cmp	r3, r2
  4001ae:	d1fb      	bne.n	4001a8 <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4001b0:	4a09      	ldr	r2, [pc, #36]	; (4001d8 <Reset_Handler+0x72>)
  4001b2:	4b0a      	ldr	r3, [pc, #40]	; (4001dc <Reset_Handler+0x76>)
  4001b4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4001b8:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  4001ba:	4b09      	ldr	r3, [pc, #36]	; (4001e0 <Reset_Handler+0x7a>)
  4001bc:	4798      	blx	r3
        main();
  4001be:	4b09      	ldr	r3, [pc, #36]	; (4001e4 <Reset_Handler+0x7e>)
  4001c0:	4798      	blx	r3
  4001c2:	e7fe      	b.n	4001c2 <Reset_Handler+0x5c>
  4001c4:	20000000 	.word	0x20000000
  4001c8:	00402ca8 	.word	0x00402ca8
  4001cc:	2000042c 	.word	0x2000042c
  4001d0:	2000046c 	.word	0x2000046c
  4001d4:	2000042c 	.word	0x2000042c
  4001d8:	e000ed00 	.word	0xe000ed00
  4001dc:	00400000 	.word	0x00400000
  4001e0:	00402935 	.word	0x00402935
  4001e4:	004001e9 	.word	0x004001e9

004001e8 <main>:
#define REG_PIOA_ABCDSR2 (*(__IO uint32_t*)0x400E0E74U)
#define REG_PIOD_ABCDSR1 (*(__IO uint32_t*)0x400E1470U)


int main(void)
{
  4001e8:	b570      	push	{r4, r5, r6, lr}
  4001ea:	b084      	sub	sp, #16
    /* Initialize the SAM system */
    //SystemInit();
	
	ClockSetup();
  4001ec:	4b30      	ldr	r3, [pc, #192]	; (4002b0 <main+0xc8>)
  4001ee:	4798      	blx	r3
	
	PIOSetup();
  4001f0:	4b30      	ldr	r3, [pc, #192]	; (4002b4 <main+0xcc>)
  4001f2:	4798      	blx	r3
	
	PWMSetup();
  4001f4:	4b30      	ldr	r3, [pc, #192]	; (4002b8 <main+0xd0>)
  4001f6:	4798      	blx	r3
	
	QDECSetup();
  4001f8:	4b30      	ldr	r3, [pc, #192]	; (4002bc <main+0xd4>)
  4001fa:	4798      	blx	r3
		uint32_t HallU = 0;
		uint32_t HallV = 0;
		uint32_t HallW = 0;
		
		//uint32_t IndexCount = 0;
		volatile int32_t SingleRotationPosition = 0;
  4001fc:	2400      	movs	r4, #0
  4001fe:	9403      	str	r4, [sp, #12]
		volatile int32_t EncoderPosition = 0;
  400200:	9402      	str	r4, [sp, #8]
		volatile int32_t Direction = 0;
  400202:	9401      	str	r4, [sp, #4]
		

		
	
		//Set the Hall input pins to be inputs
		EnablePIOControl(HALL_U_PORT, HALL_U_PIN);
  400204:	211e      	movs	r1, #30
  400206:	2003      	movs	r0, #3
  400208:	4e2d      	ldr	r6, [pc, #180]	; (4002c0 <main+0xd8>)
  40020a:	47b0      	blx	r6
		EnablePIOControl(HALL_V_PORT, HALL_V_PIN);
  40020c:	2107      	movs	r1, #7
  40020e:	4620      	mov	r0, r4
  400210:	47b0      	blx	r6
		EnablePIOControl(HALL_W_PORT, HALL_W_PIN);
  400212:	2108      	movs	r1, #8
  400214:	4620      	mov	r0, r4
  400216:	47b0      	blx	r6
		SetPinIODirection(HALL_U_PORT, HALL_U_PIN, DIR_INPUT);
  400218:	4622      	mov	r2, r4
  40021a:	211e      	movs	r1, #30
  40021c:	2003      	movs	r0, #3
  40021e:	4d29      	ldr	r5, [pc, #164]	; (4002c4 <main+0xdc>)
  400220:	47a8      	blx	r5
		SetPinIODirection(HALL_V_PORT, HALL_V_PIN, DIR_INPUT);
  400222:	4622      	mov	r2, r4
  400224:	2107      	movs	r1, #7
  400226:	4620      	mov	r0, r4
  400228:	47a8      	blx	r5
		SetPinIODirection(HALL_W_PORT, HALL_W_PIN, DIR_INPUT);
  40022a:	4622      	mov	r2, r4
  40022c:	2108      	movs	r1, #8
  40022e:	4620      	mov	r0, r4
  400230:	47a8      	blx	r5

		//Set the Output pins to be outputs. This works for six step commutation. will have to be adjusted for space vector control later on.
		//First give them to the PIO
		EnablePIOControl(U_UPPER_OUTPUT_PORT, U_UPPER_OUTPUT_PIN);
  400232:	2114      	movs	r1, #20
  400234:	2003      	movs	r0, #3
  400236:	47b0      	blx	r6
		EnablePIOControl(U_LOWER_OUTPUT_PORT, U_LOWER_OUTPUT_PIN);
  400238:	2118      	movs	r1, #24
  40023a:	2003      	movs	r0, #3
  40023c:	47b0      	blx	r6
		EnablePIOControl(V_UPPER_OUTPUT_PORT, V_UPPER_OUTPUT_PIN);
  40023e:	2115      	movs	r1, #21
  400240:	2003      	movs	r0, #3
  400242:	47b0      	blx	r6
		EnablePIOControl(V_LOWER_OUTPUT_PORT, V_LOWER_OUTPUT_PIN);
  400244:	2119      	movs	r1, #25
  400246:	2003      	movs	r0, #3
  400248:	47b0      	blx	r6
		EnablePIOControl(W_UPPER_OUTPUT_PORT, W_UPPER_OUTPUT_PIN);
  40024a:	2116      	movs	r1, #22
  40024c:	2003      	movs	r0, #3
  40024e:	47b0      	blx	r6
		EnablePIOControl(W_LOWER_OUTPUT_PORT, W_LOWER_OUTPUT_PIN);
  400250:	211a      	movs	r1, #26
  400252:	2003      	movs	r0, #3
  400254:	47b0      	blx	r6
		
		//Then set them as outputs.
		SetPinIODirection(U_UPPER_OUTPUT_PORT, U_UPPER_OUTPUT_PIN, DIR_OUTPUT);
  400256:	2201      	movs	r2, #1
  400258:	2114      	movs	r1, #20
  40025a:	2003      	movs	r0, #3
  40025c:	47a8      	blx	r5
		SetPinIODirection(U_LOWER_OUTPUT_PORT, U_LOWER_OUTPUT_PIN, DIR_OUTPUT);
  40025e:	2201      	movs	r2, #1
  400260:	2118      	movs	r1, #24
  400262:	2003      	movs	r0, #3
  400264:	47a8      	blx	r5
		SetPinIODirection(V_UPPER_OUTPUT_PORT, V_UPPER_OUTPUT_PIN, DIR_OUTPUT);
  400266:	2201      	movs	r2, #1
  400268:	2115      	movs	r1, #21
  40026a:	2003      	movs	r0, #3
  40026c:	47a8      	blx	r5
		SetPinIODirection(V_LOWER_OUTPUT_PORT, V_LOWER_OUTPUT_PIN, DIR_OUTPUT);
  40026e:	2201      	movs	r2, #1
  400270:	2119      	movs	r1, #25
  400272:	2003      	movs	r0, #3
  400274:	47a8      	blx	r5
		SetPinIODirection(W_UPPER_OUTPUT_PORT, W_UPPER_OUTPUT_PIN, DIR_OUTPUT);
  400276:	2201      	movs	r2, #1
  400278:	2116      	movs	r1, #22
  40027a:	2003      	movs	r0, #3
  40027c:	47a8      	blx	r5
		SetPinIODirection(W_LOWER_OUTPUT_PORT, W_LOWER_OUTPUT_PIN, DIR_OUTPUT);
  40027e:	2201      	movs	r2, #1
  400280:	211a      	movs	r1, #26
  400282:	2003      	movs	r0, #3
  400284:	47a8      	blx	r5
		
		while (1)//!HasBeenIndex)
		{
			//Measure the Hall sensor outputs
			HallU = ReadIOPinValue(HALL_U_PORT, HALL_U_PIN);
  400286:	4c10      	ldr	r4, [pc, #64]	; (4002c8 <main+0xe0>)
			HallV = ReadIOPinValue(HALL_V_PORT, HALL_V_PIN);
  400288:	2500      	movs	r5, #0
			HallW = ReadIOPinValue(HALL_W_PORT, HALL_W_PIN);
			
			//Read position from encoder
			SingleRotationPosition = QDECGetPostionSingle();
  40028a:	4e10      	ldr	r6, [pc, #64]	; (4002cc <main+0xe4>)
			HallU = ReadIOPinValue(HALL_U_PORT, HALL_U_PIN);
  40028c:	211e      	movs	r1, #30
  40028e:	2003      	movs	r0, #3
  400290:	47a0      	blx	r4
			HallV = ReadIOPinValue(HALL_V_PORT, HALL_V_PIN);
  400292:	2107      	movs	r1, #7
  400294:	4628      	mov	r0, r5
  400296:	47a0      	blx	r4
			HallW = ReadIOPinValue(HALL_W_PORT, HALL_W_PIN);
  400298:	2108      	movs	r1, #8
  40029a:	4628      	mov	r0, r5
  40029c:	47a0      	blx	r4
			SingleRotationPosition = QDECGetPostionSingle();
  40029e:	47b0      	blx	r6
  4002a0:	9003      	str	r0, [sp, #12]
			EncoderPosition = QDECGetPositionTotal();
  4002a2:	4b0b      	ldr	r3, [pc, #44]	; (4002d0 <main+0xe8>)
  4002a4:	4798      	blx	r3
  4002a6:	9002      	str	r0, [sp, #8]
			Direction = QDECGetDirection();
  4002a8:	4b0a      	ldr	r3, [pc, #40]	; (4002d4 <main+0xec>)
  4002aa:	4798      	blx	r3
  4002ac:	9001      	str	r0, [sp, #4]
  4002ae:	e7ed      	b.n	40028c <main+0xa4>
  4002b0:	004007e5 	.word	0x004007e5
  4002b4:	004008bd 	.word	0x004008bd
  4002b8:	0040036d 	.word	0x0040036d
  4002bc:	00400431 	.word	0x00400431
  4002c0:	004008ed 	.word	0x004008ed
  4002c4:	00400609 	.word	0x00400609
  4002c8:	00400791 	.word	0x00400791
  4002cc:	00400425 	.word	0x00400425
  4002d0:	00400409 	.word	0x00400409
  4002d4:	004003f9 	.word	0x004003f9

004002d8 <UpdateOutputPWMDutyCyclesAndPolarities>:
	//[4] -> V output polarity
	//[5] -> W output polarity
	
	//Because I need to adjust the polarity a lot, this actually disables the PWM, sets the polarity and duty cycles, then re-enables them
	//Disable synced PWM channels
	REG_PWM_DIS = PWM_DIS_CHID0 | PWM_DIS_CHID1 | PWM_DIS_CHID2;
  4002d8:	2207      	movs	r2, #7
  4002da:	4b18      	ldr	r3, [pc, #96]	; (40033c <UpdateOutputPWMDutyCyclesAndPolarities+0x64>)
  4002dc:	601a      	str	r2, [r3, #0]
	
	
	//Set duty cycles
	REG_PWM_CDTYUPD0 = PWMValues[0];
  4002de:	6802      	ldr	r2, [r0, #0]
  4002e0:	f503 7300 	add.w	r3, r3, #512	; 0x200
  4002e4:	601a      	str	r2, [r3, #0]
	REG_PWM_CDTYUPD1 = PWMValues[1];
  4002e6:	6842      	ldr	r2, [r0, #4]
  4002e8:	3320      	adds	r3, #32
  4002ea:	601a      	str	r2, [r3, #0]
	REG_PWM_CDTYUPD2 = PWMValues[2];
  4002ec:	6882      	ldr	r2, [r0, #8]
  4002ee:	3320      	adds	r3, #32
  4002f0:	601a      	str	r2, [r3, #0]
	//Set polarity
	REG_PWM_CMR0 = (REG_PWM_CMR0 & ~(PWM_CMR_CPOL)) | (PWMValues[3] << 9);
  4002f2:	4a13      	ldr	r2, [pc, #76]	; (400340 <UpdateOutputPWMDutyCyclesAndPolarities+0x68>)
  4002f4:	6813      	ldr	r3, [r2, #0]
  4002f6:	68c1      	ldr	r1, [r0, #12]
  4002f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  4002fc:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
  400300:	6013      	str	r3, [r2, #0]
	REG_PWM_CMR1 = (REG_PWM_CMR1 & ~(PWM_CMR_CPOL)) | (PWMValues[4] << 9);
  400302:	3220      	adds	r2, #32
  400304:	6813      	ldr	r3, [r2, #0]
  400306:	6901      	ldr	r1, [r0, #16]
  400308:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  40030c:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
  400310:	6013      	str	r3, [r2, #0]
	REG_PWM_CMR2 = (REG_PWM_CMR2 & ~(PWM_CMR_CPOL)) | (PWMValues[5] << 9);
  400312:	3220      	adds	r2, #32
  400314:	6813      	ldr	r3, [r2, #0]
  400316:	6941      	ldr	r1, [r0, #20]
  400318:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  40031c:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
  400320:	6013      	str	r3, [r2, #0]
	
	REG_PWM_SCUC |= PWM_SCUC_UPDULOCK;
  400322:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
  400326:	6813      	ldr	r3, [r2, #0]
  400328:	f043 0301 	orr.w	r3, r3, #1
  40032c:	6013      	str	r3, [r2, #0]
	//Enable synced channels
	REG_PWM_ENA |= PWM_ENA_CHID0 | PWM_ENA_CHID1 | PWM_ENA_CHID2;
  40032e:	3a24      	subs	r2, #36	; 0x24
  400330:	6813      	ldr	r3, [r2, #0]
  400332:	f043 0307 	orr.w	r3, r3, #7
  400336:	6013      	str	r3, [r2, #0]
  400338:	4770      	bx	lr
  40033a:	bf00      	nop
  40033c:	40000008 	.word	0x40000008
  400340:	40000200 	.word	0x40000200

00400344 <UpdateOutputPWMDutyCycles>:
	//PWMValues[0] -> U output duty cycle
	//[1] -> V output duty cycle
	//[2] -> W output duty cycle

	//Set duty cycles
	REG_PWM_CDTYUPD0 = PWMValues[0];
  400344:	6802      	ldr	r2, [r0, #0]
  400346:	4b07      	ldr	r3, [pc, #28]	; (400364 <UpdateOutputPWMDutyCycles+0x20>)
  400348:	601a      	str	r2, [r3, #0]
	REG_PWM_CDTYUPD1 = PWMValues[1];
  40034a:	6842      	ldr	r2, [r0, #4]
  40034c:	3320      	adds	r3, #32
  40034e:	601a      	str	r2, [r3, #0]
	REG_PWM_CDTYUPD2 = PWMValues[2];
  400350:	6882      	ldr	r2, [r0, #8]
  400352:	3320      	adds	r3, #32
  400354:	601a      	str	r2, [r3, #0]
	REG_PWM_SCUC |= PWM_SCUC_UPDULOCK;
  400356:	4a04      	ldr	r2, [pc, #16]	; (400368 <UpdateOutputPWMDutyCycles+0x24>)
  400358:	6813      	ldr	r3, [r2, #0]
  40035a:	f043 0301 	orr.w	r3, r3, #1
  40035e:	6013      	str	r3, [r2, #0]
  400360:	4770      	bx	lr
  400362:	bf00      	nop
  400364:	40000208 	.word	0x40000208
  400368:	40000028 	.word	0x40000028

0040036c <PWMSetup>:
void PWMSetup(){
	
	
	//Set up PWM
	//Active the PWM clocks (PMC stuff). Datasheet says this must be done first.
	REG_PMC_PCER1 |= PMC_PCER1_PID36;//PWM Controller
  40036c:	4a1d      	ldr	r2, [pc, #116]	; (4003e4 <PWMSetup+0x78>)
  40036e:	6813      	ldr	r3, [r2, #0]
  400370:	f043 0310 	orr.w	r3, r3, #16
  400374:	6013      	str	r3, [r2, #0]
	REG_PMC_PCER0 |= PMC_PCER0_PID21 | PMC_PCER0_PID22 | PMC_PCER0_PID23;//Timer counter clocks 0, 1, and 2
  400376:	3af0      	subs	r2, #240	; 0xf0
  400378:	6813      	ldr	r3, [r2, #0]
  40037a:	f443 0360 	orr.w	r3, r3, #14680064	; 0xe00000
  40037e:	6013      	str	r3, [r2, #0]
	
	//Following steps in the datasheet 39.6.5.1
	//Disable write protection of all PWM registers
	REG_PWM_WPCR = (PWM_WPCR_WPKEY(0x50574D) & ~(1<<0)) | PWM_WPCR_WPRG0 | PWM_WPCR_WPRG1 | PWM_WPCR_WPRG2 | PWM_WPCR_WPRG3 | PWM_WPCR_WPRG4 | PWM_WPCR_WPRG5;
  400380:	f102 5282 	add.w	r2, r2, #272629760	; 0x10400000
  400384:	f502 2214 	add.w	r2, r2, #606208	; 0x94000
  400388:	f602 12ec 	addw	r2, r2, #2540	; 0x9ec
  40038c:	4b16      	ldr	r3, [pc, #88]	; (4003e8 <PWMSetup+0x7c>)
  40038e:	601a      	str	r2, [r3, #0]
	
	//Select the clock to be the peripheral clock with no prescaling
	REG_PWM_CLK = PWM_CLK_PREA(0) | PWM_CLK_DIVA(1);
  400390:	2201      	movs	r2, #1
  400392:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  400396:	601a      	str	r2, [r3, #0]
	//Also set the alignment, polarity, deadtime, update type, event selection
	//Set for no deadtime, the FET driver will take care of that.
	//Register starts at zero. CES also should be 0.
	REG_PWM_CMR0 = PWM_CMR_CPRE_MCK | PWM_CMR_CALG | PWM_CMR_CPOL;//U is inverted to make the upper match the setpoint
  400398:	f44f 7340 	mov.w	r3, #768	; 0x300
  40039c:	4a13      	ldr	r2, [pc, #76]	; (4003ec <PWMSetup+0x80>)
  40039e:	6013      	str	r3, [r2, #0]
	REG_PWM_CMR1 = PWM_CMR_CPRE_MCK | PWM_CMR_CALG | PWM_CMR_CPOL;//V is inverted to make the upper match the setpoint
  4003a0:	3220      	adds	r2, #32
  4003a2:	6013      	str	r3, [r2, #0]
	REG_PWM_CMR2 = PWM_CMR_CPRE_MCK | PWM_CMR_CALG;//W is not inverted to make the upper match the setpoint. Oops I guess.
  4003a4:	f44f 7280 	mov.w	r2, #256	; 0x100
  4003a8:	4b11      	ldr	r3, [pc, #68]	; (4003f0 <PWMSetup+0x84>)
  4003aa:	601a      	str	r2, [r3, #0]
	
	//Set period of PWM
	//At 24 V, 4800 give me a resolution of 5 mV
	//I am going to assert this is enough
	REG_PWM_CPRD0 = 4800;
  4003ac:	f44f 5396 	mov.w	r3, #4800	; 0x12c0
  4003b0:	4a10      	ldr	r2, [pc, #64]	; (4003f4 <PWMSetup+0x88>)
  4003b2:	6013      	str	r3, [r2, #0]
	REG_PWM_CPRD1 = 4800;
  4003b4:	3220      	adds	r2, #32
  4003b6:	6013      	str	r3, [r2, #0]
	REG_PWM_CPRD2 = 4800;
  4003b8:	3220      	adds	r2, #32
  4003ba:	6013      	str	r3, [r2, #0]
	
	//Init the duty cycle at 0
	REG_PWM_CDTY0 = 0;
  4003bc:	2300      	movs	r3, #0
  4003be:	3a48      	subs	r2, #72	; 0x48
  4003c0:	6013      	str	r3, [r2, #0]
	REG_PWM_CDTY1 = 0;
  4003c2:	3220      	adds	r2, #32
  4003c4:	6013      	str	r3, [r2, #0]
	REG_PWM_CDTY2 = 0;
  4003c6:	3220      	adds	r2, #32
  4003c8:	6013      	str	r3, [r2, #0]
	
	//From 39.6.2.9 for synchronous channels
	REG_PWM_SCM = (PWM_SCM_UPDM_MODE0);
  4003ca:	f5a2 7209 	sub.w	r2, r2, #548	; 0x224
  4003ce:	6013      	str	r3, [r2, #0]
	REG_PWM_SCM |= PWM_SCM_SYNC0 | PWM_SCM_SYNC1 | PWM_SCM_SYNC2;
  4003d0:	6813      	ldr	r3, [r2, #0]
  4003d2:	f043 0307 	orr.w	r3, r3, #7
  4003d6:	6013      	str	r3, [r2, #0]
	//Don't need to change PWM_SCUP at all

	//Enable PWM0 (and the others since synchronous)
	REG_PWM_ENA |= PWM_ENA_CHID0;
  4003d8:	3a1c      	subs	r2, #28
  4003da:	6813      	ldr	r3, [r2, #0]
  4003dc:	f043 0301 	orr.w	r3, r3, #1
  4003e0:	6013      	str	r3, [r2, #0]
  4003e2:	4770      	bx	lr
  4003e4:	400e0500 	.word	0x400e0500
  4003e8:	400000e4 	.word	0x400000e4
  4003ec:	40000200 	.word	0x40000200
  4003f0:	40000240 	.word	0x40000240
  4003f4:	4000020c 	.word	0x4000020c

004003f8 <QDECGetDirection>:
#define REG_PIOA_ABCDSR2 (*(__IO uint32_t*)0x400E0E74U)
#define REG_PIOD_ABCDSR1 (*(__IO uint32_t*)0x400E1470U)

uint32_t QDECGetDirection(void)
{
	return REG_TC0_QISR & TC_QISR_DIR;
  4003f8:	4b02      	ldr	r3, [pc, #8]	; (400404 <QDECGetDirection+0xc>)
  4003fa:	6818      	ldr	r0, [r3, #0]
}
  4003fc:	f400 7080 	and.w	r0, r0, #256	; 0x100
  400400:	4770      	bx	lr
  400402:	bf00      	nop
  400404:	400900d4 	.word	0x400900d4

00400408 <QDECGetPositionTotal>:

uint32_t QDECGetPositionTotal(void)
{
	uint32_t Position = REG_TC0_CV0;
  400408:	4b04      	ldr	r3, [pc, #16]	; (40041c <QDECGetPositionTotal+0x14>)
  40040a:	681b      	ldr	r3, [r3, #0]
	uint32_t Revolution = REG_TC0_CV1;
  40040c:	4a04      	ldr	r2, [pc, #16]	; (400420 <QDECGetPositionTotal+0x18>)
  40040e:	6812      	ldr	r2, [r2, #0]
	
	return Position + 8000*Revolution;
}
  400410:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
  400414:	fb00 3002 	mla	r0, r0, r2, r3
  400418:	4770      	bx	lr
  40041a:	bf00      	nop
  40041c:	40090010 	.word	0x40090010
  400420:	40090050 	.word	0x40090050

00400424 <QDECGetPostionSingle>:

uint32_t QDECGetPostionSingle(void)
{
	return REG_TC0_CV0;
  400424:	4b01      	ldr	r3, [pc, #4]	; (40042c <QDECGetPostionSingle+0x8>)
  400426:	6818      	ldr	r0, [r3, #0]
}
  400428:	4770      	bx	lr
  40042a:	bf00      	nop
  40042c:	40090010 	.word	0x40090010

00400430 <QDECSetup>:

void QDECSetup(void)
{
	REG_TC0_WPMR = TC_WPMR_WPKEY(0x54494D);
  400430:	4b28      	ldr	r3, [pc, #160]	; (4004d4 <QDECSetup+0xa4>)
  400432:	4a29      	ldr	r2, [pc, #164]	; (4004d8 <QDECSetup+0xa8>)
  400434:	6013      	str	r3, [r2, #0]
	REG_TC1_WPMR = TC_WPMR_WPKEY(0x54494D);
  400436:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
  40043a:	6013      	str	r3, [r2, #0]
	//TIOA0 and TIOB0 are the quadrature signals.
	//TIOB1 is the index signal.
	//This follows AT11483 process in section 5.2.4
	//Step 1
	//Configure IO pins to their peripheral functions
	REG_PIOA_ABCDSR1 |=  PIO_ABCDSR_P0 | PIO_ABCDSR_P1 | PIO_ABCDSR_P16;
  40043c:	f502 2299 	add.w	r2, r2, #313344	; 0x4c800
  400440:	f202 528c 	addw	r2, r2, #1420	; 0x58c
  400444:	6813      	ldr	r3, [r2, #0]
  400446:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40044a:	f043 0303 	orr.w	r3, r3, #3
  40044e:	6013      	str	r3, [r2, #0]
	REG_PIOA_PDR |= PIO_PDR_P0 | PIO_PDR_P1 | PIO_PDR_P16;
  400450:	3a6c      	subs	r2, #108	; 0x6c
  400452:	6813      	ldr	r3, [r2, #0]
  400454:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400458:	f043 0303 	orr.w	r3, r3, #3
  40045c:	6013      	str	r3, [r2, #0]
	//Step 2
	//Enable channel 0 and 1 peripheral clocks
	//CURRENT CODE ENABLES MODULE 0
	REG_PMC_PCER0 |= PMC_PCER0_PID21 | PMC_PCER0_PID22;
  40045e:	f6a2 12f4 	subw	r2, r2, #2548	; 0x9f4
  400462:	6813      	ldr	r3, [r2, #0]
  400464:	f443 03c0 	orr.w	r3, r3, #6291456	; 0x600000
  400468:	6013      	str	r3, [r2, #0]
	//Step 3	
	REG_TC0_CMR0 &= ~(TC_CMR_WAVE);
  40046a:	f5a2 22a0 	sub.w	r2, r2, #327680	; 0x50000
  40046e:	f2a2 420c 	subw	r2, r2, #1036	; 0x40c
  400472:	6813      	ldr	r3, [r2, #0]
  400474:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
  400478:	6013      	str	r3, [r2, #0]
	REG_TC0_CMR1 &= ~(TC_CMR_WAVE);
  40047a:	4b18      	ldr	r3, [pc, #96]	; (4004dc <QDECSetup+0xac>)
  40047c:	6819      	ldr	r1, [r3, #0]
  40047e:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
  400482:	6019      	str	r1, [r3, #0]
	
	REG_TC0_CMR0 |= TC_CMR_TCCLKS_XC0;
  400484:	6811      	ldr	r1, [r2, #0]
  400486:	f041 0105 	orr.w	r1, r1, #5
  40048a:	6011      	str	r1, [r2, #0]
	REG_TC0_CMR1 |= TC_CMR_TCCLKS_XC0;
  40048c:	6819      	ldr	r1, [r3, #0]
  40048e:	f041 0105 	orr.w	r1, r1, #5
  400492:	6019      	str	r1, [r3, #0]
	
	REG_TC0_CMR0 |= TC_CMR_ETRGEDG_RISING;
  400494:	6811      	ldr	r1, [r2, #0]
  400496:	f441 7180 	orr.w	r1, r1, #256	; 0x100
  40049a:	6011      	str	r1, [r2, #0]
	REG_TC0_CMR1 |= TC_CMR_ETRGEDG_RISING;
  40049c:	6819      	ldr	r1, [r3, #0]
  40049e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
  4004a2:	6019      	str	r1, [r3, #0]
	
	REG_TC0_CMR0 |= TC_CMR_ABETRG;
  4004a4:	6811      	ldr	r1, [r2, #0]
  4004a6:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  4004aa:	6011      	str	r1, [r2, #0]
	REG_TC0_CMR1 |= TC_CMR_ABETRG;
  4004ac:	681a      	ldr	r2, [r3, #0]
  4004ae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
  4004b2:	601a      	str	r2, [r3, #0]
	
	//Step 4
	REG_TC0_BMR |= TC_BMR_QDEN | TC_BMR_POSEN | TC_BMR_EDGPHA | TC_BMR_MAXFILT(0);// | TC_BMR_TC1XC1S_TIOA0;
  4004b4:	4a0a      	ldr	r2, [pc, #40]	; (4004e0 <QDECSetup+0xb0>)
  4004b6:	6813      	ldr	r3, [r2, #0]
  4004b8:	f443 5398 	orr.w	r3, r3, #4864	; 0x1300
  4004bc:	6013      	str	r3, [r2, #0]
	//REG_TC0_RC0 |= TC_RC_RC(8000);
	//REG_TC0_CMR0 |= TC_CMR_CPCTRG;
	//Step 5. Start TC0 and TC1
	//extra
	
	REG_TC0_CCR0 |= TC_CCR_CLKEN;
  4004be:	3ac4      	subs	r2, #196	; 0xc4
  4004c0:	6813      	ldr	r3, [r2, #0]
  4004c2:	f043 0301 	orr.w	r3, r3, #1
  4004c6:	6013      	str	r3, [r2, #0]
	REG_TC0_CCR1 |= TC_CCR_CLKEN;
  4004c8:	3240      	adds	r2, #64	; 0x40
  4004ca:	6813      	ldr	r3, [r2, #0]
  4004cc:	f043 0301 	orr.w	r3, r3, #1
  4004d0:	6013      	str	r3, [r2, #0]
  4004d2:	4770      	bx	lr
  4004d4:	54494d00 	.word	0x54494d00
  4004d8:	400900e4 	.word	0x400900e4
  4004dc:	40090044 	.word	0x40090044
  4004e0:	400900c4 	.word	0x400900c4
  4004e4:	00000000 	.word	0x00000000

004004e8 <SineArray>:


//Constructs an array of all needed sine values.
void SineArray(float SinArray[], uint32_t EncoderResolution){
	
	for(int i = 0; i < EncoderResolution; i++){
  4004e8:	b301      	cbz	r1, 40052c <SineArray+0x44>
void SineArray(float SinArray[], uint32_t EncoderResolution){
  4004ea:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4004ee:	1f05      	subs	r5, r0, #4
  4004f0:	4688      	mov	r8, r1
	for(int i = 0; i < EncoderResolution; i++){
  4004f2:	2400      	movs	r4, #0
		SinArray[i] = sin((float) i/2000.*6.283185);
  4004f4:	f8df b050 	ldr.w	fp, [pc, #80]	; 400548 <SineArray+0x60>
  4004f8:	f8df a050 	ldr.w	sl, [pc, #80]	; 40054c <SineArray+0x64>
  4004fc:	f8df 9050 	ldr.w	r9, [pc, #80]	; 400550 <SineArray+0x68>
  400500:	4f0d      	ldr	r7, [pc, #52]	; (400538 <SineArray+0x50>)
  400502:	4620      	mov	r0, r4
  400504:	47d8      	blx	fp
  400506:	47d0      	blx	sl
  400508:	2200      	movs	r2, #0
  40050a:	4b0c      	ldr	r3, [pc, #48]	; (40053c <SineArray+0x54>)
  40050c:	47c8      	blx	r9
  40050e:	a308      	add	r3, pc, #32	; (adr r3, 400530 <SineArray+0x48>)
  400510:	e9d3 2300 	ldrd	r2, r3, [r3]
  400514:	4e0a      	ldr	r6, [pc, #40]	; (400540 <SineArray+0x58>)
  400516:	47b0      	blx	r6
  400518:	47b8      	blx	r7
  40051a:	4b0a      	ldr	r3, [pc, #40]	; (400544 <SineArray+0x5c>)
  40051c:	4798      	blx	r3
  40051e:	f845 0f04 	str.w	r0, [r5, #4]!
	for(int i = 0; i < EncoderResolution; i++){
  400522:	3401      	adds	r4, #1
  400524:	4544      	cmp	r4, r8
  400526:	d1ec      	bne.n	400502 <SineArray+0x1a>
  400528:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40052c:	4770      	bx	lr
  40052e:	bf00      	nop
  400530:	3fa6defc 	.word	0x3fa6defc
  400534:	401921fb 	.word	0x401921fb
  400538:	00400a41 	.word	0x00400a41
  40053c:	409f4000 	.word	0x409f4000
  400540:	004020f5 	.word	0x004020f5
  400544:	00402679 	.word	0x00402679
  400548:	0040288d 	.word	0x0040288d
  40054c:	0040204d 	.word	0x0040204d
  400550:	00402349 	.word	0x00402349

00400554 <CosineArray>:
}

//Constructs an array of all needed cosine values.
void CosineArray(float CosArray[], uint32_t EncoderResolution){
	
	for(int i = 0; i < EncoderResolution; i++){
  400554:	b301      	cbz	r1, 400598 <CosineArray+0x44>
void CosineArray(float CosArray[], uint32_t EncoderResolution){
  400556:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40055a:	1f05      	subs	r5, r0, #4
  40055c:	4688      	mov	r8, r1
	for(int i = 0; i < EncoderResolution; i++){
  40055e:	2400      	movs	r4, #0
		CosArray[i] = cos((float) i/2000.*6.283185);
  400560:	f8df b054 	ldr.w	fp, [pc, #84]	; 4005b8 <CosineArray+0x64>
  400564:	f8df a054 	ldr.w	sl, [pc, #84]	; 4005bc <CosineArray+0x68>
  400568:	f8df 9054 	ldr.w	r9, [pc, #84]	; 4005c0 <CosineArray+0x6c>
  40056c:	4f0e      	ldr	r7, [pc, #56]	; (4005a8 <CosineArray+0x54>)
  40056e:	4620      	mov	r0, r4
  400570:	47d8      	blx	fp
  400572:	47d0      	blx	sl
  400574:	2200      	movs	r2, #0
  400576:	4b0d      	ldr	r3, [pc, #52]	; (4005ac <CosineArray+0x58>)
  400578:	47c8      	blx	r9
  40057a:	a309      	add	r3, pc, #36	; (adr r3, 4005a0 <CosineArray+0x4c>)
  40057c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400580:	4e0b      	ldr	r6, [pc, #44]	; (4005b0 <CosineArray+0x5c>)
  400582:	47b0      	blx	r6
  400584:	47b8      	blx	r7
  400586:	4b0b      	ldr	r3, [pc, #44]	; (4005b4 <CosineArray+0x60>)
  400588:	4798      	blx	r3
  40058a:	f845 0f04 	str.w	r0, [r5, #4]!
	for(int i = 0; i < EncoderResolution; i++){
  40058e:	3401      	adds	r4, #1
  400590:	4544      	cmp	r4, r8
  400592:	d1ec      	bne.n	40056e <CosineArray+0x1a>
  400594:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400598:	4770      	bx	lr
  40059a:	bf00      	nop
  40059c:	f3af 8000 	nop.w
  4005a0:	3fa6defc 	.word	0x3fa6defc
  4005a4:	401921fb 	.word	0x401921fb
  4005a8:	004009ad 	.word	0x004009ad
  4005ac:	409f4000 	.word	0x409f4000
  4005b0:	004020f5 	.word	0x004020f5
  4005b4:	00402679 	.word	0x00402679
  4005b8:	0040288d 	.word	0x0040288d
  4005bc:	0040204d 	.word	0x0040204d
  4005c0:	00402349 	.word	0x00402349

004005c4 <DisablePIOWriteProtection>:
	
}

//Port: A = 0, B = 1, C = 2, D = 3
void DisablePIOWriteProtection(uint32_t port){
	if (port == 0)
  4005c4:	b130      	cbz	r0, 4005d4 <DisablePIOWriteProtection+0x10>
	{
		REG_PIOA_WPMR = PIO_WPMR_WPKEY(0x50494fU) & ~(1<<0);
	}else if (port == 1)
  4005c6:	2801      	cmp	r0, #1
  4005c8:	d008      	beq.n	4005dc <DisablePIOWriteProtection+0x18>
	{
		REG_PIOB_WPMR = PIO_WPMR_WPKEY(0x50494fU) & ~(1<<0);
	}else if (port == 2)
  4005ca:	2802      	cmp	r0, #2
  4005cc:	d00a      	beq.n	4005e4 <DisablePIOWriteProtection+0x20>
	{
		REG_PIOC_WPMR = PIO_WPMR_WPKEY(0x50494fU) & ~(1<<0);
	}else if (port == 3)
  4005ce:	2803      	cmp	r0, #3
  4005d0:	d00c      	beq.n	4005ec <DisablePIOWriteProtection+0x28>
  4005d2:	4770      	bx	lr
		REG_PIOA_WPMR = PIO_WPMR_WPKEY(0x50494fU) & ~(1<<0);
  4005d4:	4a07      	ldr	r2, [pc, #28]	; (4005f4 <DisablePIOWriteProtection+0x30>)
  4005d6:	4b08      	ldr	r3, [pc, #32]	; (4005f8 <DisablePIOWriteProtection+0x34>)
  4005d8:	601a      	str	r2, [r3, #0]
  4005da:	4770      	bx	lr
		REG_PIOB_WPMR = PIO_WPMR_WPKEY(0x50494fU) & ~(1<<0);
  4005dc:	4a05      	ldr	r2, [pc, #20]	; (4005f4 <DisablePIOWriteProtection+0x30>)
  4005de:	4b07      	ldr	r3, [pc, #28]	; (4005fc <DisablePIOWriteProtection+0x38>)
  4005e0:	601a      	str	r2, [r3, #0]
  4005e2:	4770      	bx	lr
		REG_PIOC_WPMR = PIO_WPMR_WPKEY(0x50494fU) & ~(1<<0);
  4005e4:	4a03      	ldr	r2, [pc, #12]	; (4005f4 <DisablePIOWriteProtection+0x30>)
  4005e6:	4b06      	ldr	r3, [pc, #24]	; (400600 <DisablePIOWriteProtection+0x3c>)
  4005e8:	601a      	str	r2, [r3, #0]
  4005ea:	4770      	bx	lr
	{
		REG_PIOD_WPMR = PIO_WPMR_WPKEY(0x50494fU) & ~(1<<0);
  4005ec:	4a01      	ldr	r2, [pc, #4]	; (4005f4 <DisablePIOWriteProtection+0x30>)
  4005ee:	4b05      	ldr	r3, [pc, #20]	; (400604 <DisablePIOWriteProtection+0x40>)
  4005f0:	601a      	str	r2, [r3, #0]
	}
}
  4005f2:	e7ee      	b.n	4005d2 <DisablePIOWriteProtection+0xe>
  4005f4:	50494f00 	.word	0x50494f00
  4005f8:	400e0ee4 	.word	0x400e0ee4
  4005fc:	400e10e4 	.word	0x400e10e4
  400600:	400e12e4 	.word	0x400e12e4
  400604:	400e14e4 	.word	0x400e14e4

00400608 <SetPinIODirection>:
//Port: A = 0, B = 1, C = 2, D = 3
//Direction: 0 = Input, 1 = Output
void SetPinIODirection(uint32_t port, uint32_t pin, uint32_t Direction){
	//DisablePIOWriteProtection(port);
	
	if(Direction == 0)//Input
  400608:	4613      	mov	r3, r2
  40060a:	bb32      	cbnz	r2, 40065a <SetPinIODirection+0x52>
	{
		if (port == 0)
  40060c:	b168      	cbz	r0, 40062a <SetPinIODirection+0x22>
		{
			REG_PIOA_ODR |= (1<<pin);//Disable the output, which makes the pin an input
		}else if (port == 1)
  40060e:	2801      	cmp	r0, #1
  400610:	d013      	beq.n	40063a <SetPinIODirection+0x32>
		{
			REG_PIOB_ODR |= (1<<pin);
		}else if (port == 2)
  400612:	2802      	cmp	r0, #2
  400614:	d019      	beq.n	40064a <SetPinIODirection+0x42>
		{
			REG_PIOC_ODR |= (1<<pin);
		}else if (port == 3)
  400616:	2803      	cmp	r0, #3
  400618:	d121      	bne.n	40065e <SetPinIODirection+0x56>
		{
			REG_PIOD_ODR |= (1<<pin);
  40061a:	4a24      	ldr	r2, [pc, #144]	; (4006ac <SetPinIODirection+0xa4>)
  40061c:	6810      	ldr	r0, [r2, #0]
  40061e:	2301      	movs	r3, #1
  400620:	fa03 f101 	lsl.w	r1, r3, r1
  400624:	4301      	orrs	r1, r0
  400626:	6011      	str	r1, [r2, #0]
  400628:	4770      	bx	lr
			REG_PIOA_ODR |= (1<<pin);//Disable the output, which makes the pin an input
  40062a:	4a21      	ldr	r2, [pc, #132]	; (4006b0 <SetPinIODirection+0xa8>)
  40062c:	6810      	ldr	r0, [r2, #0]
  40062e:	2301      	movs	r3, #1
  400630:	fa03 f101 	lsl.w	r1, r3, r1
  400634:	4301      	orrs	r1, r0
  400636:	6011      	str	r1, [r2, #0]
  400638:	4770      	bx	lr
			REG_PIOB_ODR |= (1<<pin);
  40063a:	4a1e      	ldr	r2, [pc, #120]	; (4006b4 <SetPinIODirection+0xac>)
  40063c:	6810      	ldr	r0, [r2, #0]
  40063e:	2301      	movs	r3, #1
  400640:	fa03 f101 	lsl.w	r1, r3, r1
  400644:	4301      	orrs	r1, r0
  400646:	6011      	str	r1, [r2, #0]
  400648:	4770      	bx	lr
			REG_PIOC_ODR |= (1<<pin);
  40064a:	4a1b      	ldr	r2, [pc, #108]	; (4006b8 <SetPinIODirection+0xb0>)
  40064c:	6810      	ldr	r0, [r2, #0]
  40064e:	2301      	movs	r3, #1
  400650:	fa03 f101 	lsl.w	r1, r3, r1
  400654:	4301      	orrs	r1, r0
  400656:	6011      	str	r1, [r2, #0]
  400658:	4770      	bx	lr
		}
	}else if (Direction == 1)
  40065a:	2a01      	cmp	r2, #1
  40065c:	d000      	beq.n	400660 <SetPinIODirection+0x58>
  40065e:	4770      	bx	lr
	{
		if (port == 0)
  400660:	b168      	cbz	r0, 40067e <SetPinIODirection+0x76>
		{
			REG_PIOA_OER |= (1<<pin);//Enable the output
		}else if (port == 1)
  400662:	2801      	cmp	r0, #1
  400664:	d012      	beq.n	40068c <SetPinIODirection+0x84>
		{
			REG_PIOB_OER |= (1<<pin);
		}else if (port == 2)
  400666:	2802      	cmp	r0, #2
  400668:	d018      	beq.n	40069c <SetPinIODirection+0x94>
		{
			REG_PIOC_OER |= (1<<pin);
		}else if (port == 3)
  40066a:	2803      	cmp	r0, #3
  40066c:	d1f7      	bne.n	40065e <SetPinIODirection+0x56>
		{
			REG_PIOD_OER |= (1<<pin);
  40066e:	4a13      	ldr	r2, [pc, #76]	; (4006bc <SetPinIODirection+0xb4>)
  400670:	6810      	ldr	r0, [r2, #0]
  400672:	2301      	movs	r3, #1
  400674:	fa03 f101 	lsl.w	r1, r3, r1
  400678:	4301      	orrs	r1, r0
  40067a:	6011      	str	r1, [r2, #0]
		}
	}
}
  40067c:	e7ef      	b.n	40065e <SetPinIODirection+0x56>
			REG_PIOA_OER |= (1<<pin);//Enable the output
  40067e:	4a10      	ldr	r2, [pc, #64]	; (4006c0 <SetPinIODirection+0xb8>)
  400680:	6810      	ldr	r0, [r2, #0]
  400682:	fa03 f101 	lsl.w	r1, r3, r1
  400686:	4301      	orrs	r1, r0
  400688:	6011      	str	r1, [r2, #0]
  40068a:	4770      	bx	lr
			REG_PIOB_OER |= (1<<pin);
  40068c:	4a0d      	ldr	r2, [pc, #52]	; (4006c4 <SetPinIODirection+0xbc>)
  40068e:	6810      	ldr	r0, [r2, #0]
  400690:	2301      	movs	r3, #1
  400692:	fa03 f101 	lsl.w	r1, r3, r1
  400696:	4301      	orrs	r1, r0
  400698:	6011      	str	r1, [r2, #0]
  40069a:	4770      	bx	lr
			REG_PIOC_OER |= (1<<pin);
  40069c:	4a0a      	ldr	r2, [pc, #40]	; (4006c8 <SetPinIODirection+0xc0>)
  40069e:	6810      	ldr	r0, [r2, #0]
  4006a0:	2301      	movs	r3, #1
  4006a2:	fa03 f101 	lsl.w	r1, r3, r1
  4006a6:	4301      	orrs	r1, r0
  4006a8:	6011      	str	r1, [r2, #0]
  4006aa:	4770      	bx	lr
  4006ac:	400e1414 	.word	0x400e1414
  4006b0:	400e0e14 	.word	0x400e0e14
  4006b4:	400e1014 	.word	0x400e1014
  4006b8:	400e1214 	.word	0x400e1214
  4006bc:	400e1410 	.word	0x400e1410
  4006c0:	400e0e10 	.word	0x400e0e10
  4006c4:	400e1010 	.word	0x400e1010
  4006c8:	400e1210 	.word	0x400e1210

004006cc <SetPinIOOutputValue>:

//Port: A = 0, B = 1, C = 2, D = 3
//value: 0 = off, 1 = on
void SetPinIOOutputValue(uint32_t port, uint32_t pin, uint32_t value){
	if (value == 1)
  4006cc:	2a01      	cmp	r2, #1
  4006ce:	d008      	beq.n	4006e2 <SetPinIOOutputValue+0x16>
			REG_PIOC_SODR |= (1 << pin);
		}else if (port == 3)
		{
			REG_PIOD_SODR |= (1 << pin);
		}
	}else if (value == 0)
  4006d0:	b932      	cbnz	r2, 4006e0 <SetPinIOOutputValue+0x14>
	{
		if (port == 0)
  4006d2:	b368      	cbz	r0, 400730 <SetPinIOOutputValue+0x64>
		{
			REG_PIOA_CODR |= (1<<pin);
		}else if (port == 1)
  4006d4:	2801      	cmp	r0, #1
  4006d6:	d033      	beq.n	400740 <SetPinIOOutputValue+0x74>
		{
			REG_PIOB_CODR |= (1<<pin);
		}else if (port == 2)
  4006d8:	2802      	cmp	r0, #2
  4006da:	d039      	beq.n	400750 <SetPinIOOutputValue+0x84>
		{
			REG_PIOC_CODR |= (1<<pin);
		}else if (port == 3)
  4006dc:	2803      	cmp	r0, #3
  4006de:	d03f      	beq.n	400760 <SetPinIOOutputValue+0x94>
  4006e0:	4770      	bx	lr
		if (port == 0)
  4006e2:	b168      	cbz	r0, 400700 <SetPinIOOutputValue+0x34>
		}else if (port == 1)
  4006e4:	2801      	cmp	r0, #1
  4006e6:	d013      	beq.n	400710 <SetPinIOOutputValue+0x44>
		}else if (port == 2)
  4006e8:	2802      	cmp	r0, #2
  4006ea:	d019      	beq.n	400720 <SetPinIOOutputValue+0x54>
		}else if (port == 3)
  4006ec:	2803      	cmp	r0, #3
  4006ee:	d1f7      	bne.n	4006e0 <SetPinIOOutputValue+0x14>
			REG_PIOD_SODR |= (1 << pin);
  4006f0:	4a1f      	ldr	r2, [pc, #124]	; (400770 <SetPinIOOutputValue+0xa4>)
  4006f2:	6810      	ldr	r0, [r2, #0]
  4006f4:	2301      	movs	r3, #1
  4006f6:	fa03 f101 	lsl.w	r1, r3, r1
  4006fa:	4301      	orrs	r1, r0
  4006fc:	6011      	str	r1, [r2, #0]
  4006fe:	4770      	bx	lr
			REG_PIOA_SODR |= (1 << pin);
  400700:	4a1c      	ldr	r2, [pc, #112]	; (400774 <SetPinIOOutputValue+0xa8>)
  400702:	6810      	ldr	r0, [r2, #0]
  400704:	2301      	movs	r3, #1
  400706:	fa03 f101 	lsl.w	r1, r3, r1
  40070a:	4301      	orrs	r1, r0
  40070c:	6011      	str	r1, [r2, #0]
  40070e:	4770      	bx	lr
			REG_PIOB_SODR |= (1 << pin);
  400710:	4a19      	ldr	r2, [pc, #100]	; (400778 <SetPinIOOutputValue+0xac>)
  400712:	6810      	ldr	r0, [r2, #0]
  400714:	2301      	movs	r3, #1
  400716:	fa03 f101 	lsl.w	r1, r3, r1
  40071a:	4301      	orrs	r1, r0
  40071c:	6011      	str	r1, [r2, #0]
  40071e:	4770      	bx	lr
			REG_PIOC_SODR |= (1 << pin);
  400720:	4a16      	ldr	r2, [pc, #88]	; (40077c <SetPinIOOutputValue+0xb0>)
  400722:	6810      	ldr	r0, [r2, #0]
  400724:	2301      	movs	r3, #1
  400726:	fa03 f101 	lsl.w	r1, r3, r1
  40072a:	4301      	orrs	r1, r0
  40072c:	6011      	str	r1, [r2, #0]
  40072e:	4770      	bx	lr
			REG_PIOA_CODR |= (1<<pin);
  400730:	4a13      	ldr	r2, [pc, #76]	; (400780 <SetPinIOOutputValue+0xb4>)
  400732:	6810      	ldr	r0, [r2, #0]
  400734:	2301      	movs	r3, #1
  400736:	fa03 f101 	lsl.w	r1, r3, r1
  40073a:	4301      	orrs	r1, r0
  40073c:	6011      	str	r1, [r2, #0]
  40073e:	4770      	bx	lr
			REG_PIOB_CODR |= (1<<pin);
  400740:	4a10      	ldr	r2, [pc, #64]	; (400784 <SetPinIOOutputValue+0xb8>)
  400742:	6810      	ldr	r0, [r2, #0]
  400744:	2301      	movs	r3, #1
  400746:	fa03 f101 	lsl.w	r1, r3, r1
  40074a:	4301      	orrs	r1, r0
  40074c:	6011      	str	r1, [r2, #0]
  40074e:	4770      	bx	lr
			REG_PIOC_CODR |= (1<<pin);
  400750:	4a0d      	ldr	r2, [pc, #52]	; (400788 <SetPinIOOutputValue+0xbc>)
  400752:	6810      	ldr	r0, [r2, #0]
  400754:	2301      	movs	r3, #1
  400756:	fa03 f101 	lsl.w	r1, r3, r1
  40075a:	4301      	orrs	r1, r0
  40075c:	6011      	str	r1, [r2, #0]
  40075e:	4770      	bx	lr
		{
			REG_PIOD_CODR |= (1<<pin);
  400760:	4a0a      	ldr	r2, [pc, #40]	; (40078c <SetPinIOOutputValue+0xc0>)
  400762:	6810      	ldr	r0, [r2, #0]
  400764:	2301      	movs	r3, #1
  400766:	fa03 f101 	lsl.w	r1, r3, r1
  40076a:	4301      	orrs	r1, r0
  40076c:	6011      	str	r1, [r2, #0]
		}
	}
}
  40076e:	e7b7      	b.n	4006e0 <SetPinIOOutputValue+0x14>
  400770:	400e1430 	.word	0x400e1430
  400774:	400e0e30 	.word	0x400e0e30
  400778:	400e1030 	.word	0x400e1030
  40077c:	400e1230 	.word	0x400e1230
  400780:	400e0e34 	.word	0x400e0e34
  400784:	400e1034 	.word	0x400e1034
  400788:	400e1234 	.word	0x400e1234
  40078c:	400e1434 	.word	0x400e1434

00400790 <ReadIOPinValue>:
//Port: A = 0, B = 1, C = 2, D = 3
//value: 0 = off, 1 = on
uint32_t ReadIOPinValue(uint32_t port, uint32_t pin){
	uint32_t value = 0;
	
	if (port == 0)
  400790:	b138      	cbz	r0, 4007a2 <ReadIOPinValue+0x12>
	{
		value = (REG_PIOA_PDSR & (1<<pin));
	}else if (port == 1)
  400792:	2801      	cmp	r0, #1
  400794:	d00b      	beq.n	4007ae <ReadIOPinValue+0x1e>
	{
		value = (REG_PIOB_PDSR & (1<<pin));
	}else if (port == 2)
  400796:	2802      	cmp	r0, #2
  400798:	d00f      	beq.n	4007ba <ReadIOPinValue+0x2a>
	{
		value = (REG_PIOC_PDSR & (1<<pin));
	}else if (port == 3)
  40079a:	2803      	cmp	r0, #3
  40079c:	d013      	beq.n	4007c6 <ReadIOPinValue+0x36>
	uint32_t value = 0;
  40079e:	2000      	movs	r0, #0
	{
		value = (REG_PIOD_PDSR & (1<<pin));
	}
	return value;
}
  4007a0:	4770      	bx	lr
		value = (REG_PIOA_PDSR & (1<<pin));
  4007a2:	4b0c      	ldr	r3, [pc, #48]	; (4007d4 <ReadIOPinValue+0x44>)
  4007a4:	681b      	ldr	r3, [r3, #0]
  4007a6:	2001      	movs	r0, #1
  4007a8:	4088      	lsls	r0, r1
  4007aa:	4018      	ands	r0, r3
  4007ac:	4770      	bx	lr
		value = (REG_PIOB_PDSR & (1<<pin));
  4007ae:	4b0a      	ldr	r3, [pc, #40]	; (4007d8 <ReadIOPinValue+0x48>)
  4007b0:	681b      	ldr	r3, [r3, #0]
  4007b2:	2001      	movs	r0, #1
  4007b4:	4088      	lsls	r0, r1
  4007b6:	4018      	ands	r0, r3
  4007b8:	4770      	bx	lr
		value = (REG_PIOC_PDSR & (1<<pin));
  4007ba:	4b08      	ldr	r3, [pc, #32]	; (4007dc <ReadIOPinValue+0x4c>)
  4007bc:	681b      	ldr	r3, [r3, #0]
  4007be:	2001      	movs	r0, #1
  4007c0:	4088      	lsls	r0, r1
  4007c2:	4018      	ands	r0, r3
  4007c4:	4770      	bx	lr
		value = (REG_PIOD_PDSR & (1<<pin));
  4007c6:	4b06      	ldr	r3, [pc, #24]	; (4007e0 <ReadIOPinValue+0x50>)
  4007c8:	681b      	ldr	r3, [r3, #0]
  4007ca:	2001      	movs	r0, #1
  4007cc:	4088      	lsls	r0, r1
  4007ce:	4018      	ands	r0, r3
  4007d0:	4770      	bx	lr
  4007d2:	bf00      	nop
  4007d4:	400e0e3c 	.word	0x400e0e3c
  4007d8:	400e103c 	.word	0x400e103c
  4007dc:	400e123c 	.word	0x400e123c
  4007e0:	400e143c 	.word	0x400e143c

004007e4 <ClockSetup>:
void ClockSetup(){
	//Some of this is taken from/related to the systeminit function provided by atmel studio
	//Like this line
	//The provided headers to not define REG_EEFC_FMR so....
	//I defined it myself. address from 20.5.1
	(*(RwReg*)0x400E0A00U) |= ((0xF & 5) << 8);
  4007e4:	4a2a      	ldr	r2, [pc, #168]	; (400890 <ClockSetup+0xac>)
  4007e6:	6813      	ldr	r3, [r2, #0]
  4007e8:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
  4007ec:	6013      	str	r3, [r2, #0]
	
	//Process is in several places in the datasheet. 28.5.7, 29.15 (which is the main one followed here)
	//Not mentioned in the section, but the write protection must be disabled
	REG_PMC_WPMR = PMC_WPMR_WPKEY(0x504D43) & ~(1<<0);
  4007ee:	4a29      	ldr	r2, [pc, #164]	; (400894 <ClockSetup+0xb0>)
  4007f0:	4b29      	ldr	r3, [pc, #164]	; (400898 <ClockSetup+0xb4>)
  4007f2:	601a      	str	r2, [r3, #0]
	
	//folowing 28.5.7 since I need to enable the RC oscillator
	//step 1. Select the slow clock as main clock
	//Can just set the whole register to 0, since the over value don't matter right now.
	REG_PMC_MCKR = 0x0;
  4007f4:	2200      	movs	r2, #0
  4007f6:	3bb4      	subs	r3, #180	; 0xb4
  4007f8:	601a      	str	r2, [r3, #0]
	//step 2. wait for the main clock to be ready
	while (!(REG_PMC_SR & PMC_SR_MCKRDY))
  4007fa:	4a28      	ldr	r2, [pc, #160]	; (40089c <ClockSetup+0xb8>)
  4007fc:	6813      	ldr	r3, [r2, #0]
  4007fe:	f013 0f08 	tst.w	r3, #8
  400802:	d0fb      	beq.n	4007fc <ClockSetup+0x18>
	{
	}
	//step 3. enable the crystal oscillator. This is also step 2 in 19.15
	//----29.15 step 2. Enable the oscillator (with the maximum startup time). also enable the RC oscillator
	REG_CKGR_MOR = CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(0xFF) | CKGR_MOR_KEY(0x37) | CKGR_MOR_MOSCRCEN;//leave MOSCREF at default. Don't actually care about this, but datasheet says it needs to be on.
  400804:	4a26      	ldr	r2, [pc, #152]	; (4008a0 <ClockSetup+0xbc>)
  400806:	4b27      	ldr	r3, [pc, #156]	; (4008a4 <ClockSetup+0xc0>)
  400808:	601a      	str	r2, [r3, #0]
	//step 4. wait for crystal to stabilize by checking the PMC status register
	while (!(REG_PMC_SR & PMC_SR_MOSCXTS))
  40080a:	4a24      	ldr	r2, [pc, #144]	; (40089c <ClockSetup+0xb8>)
  40080c:	6813      	ldr	r3, [r2, #0]
  40080e:	f013 0f01 	tst.w	r3, #1
  400812:	d0fb      	beq.n	40080c <ClockSetup+0x28>
	{
	}
	//step 5. select the crystal as the main clock source
	REG_CKGR_MOR = CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(0xFF) | CKGR_MOR_KEY(0x37) | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCSEL;
  400814:	4a24      	ldr	r2, [pc, #144]	; (4008a8 <ClockSetup+0xc4>)
  400816:	4b23      	ldr	r3, [pc, #140]	; (4008a4 <ClockSetup+0xc0>)
  400818:	601a      	str	r2, [r3, #0]
	//step 6. poll CKGR_MOL_MOSCEL until it is 1
	while (!(REG_CKGR_MOR & CKGR_MOR_MOSCSEL))
  40081a:	461a      	mov	r2, r3
  40081c:	6813      	ldr	r3, [r2, #0]
  40081e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400822:	d0fb      	beq.n	40081c <ClockSetup+0x38>
	{
	}
	//step 7. check the status of the main clock
	if (REG_PMC_SR & PMC_SR_MOSCSELS)
  400824:	4b1d      	ldr	r3, [pc, #116]	; (40089c <ClockSetup+0xb8>)
  400826:	681b      	ldr	r3, [r3, #0]
  400828:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40082c:	d013      	beq.n	400856 <ClockSetup+0x72>
	{
		//step 7a. measure the main clock frequency
		REG_CKGR_MCFR |= CKGR_MCFR_RCMEAS;
  40082e:	4a1f      	ldr	r2, [pc, #124]	; (4008ac <ClockSetup+0xc8>)
  400830:	6813      	ldr	r3, [r2, #0]
  400832:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400836:	6013      	str	r3, [r2, #0]
		//step 7b. read mainfrdy until 1
		while(!(REG_CKGR_MCFR & CKGR_MCFR_MAINFRDY))
  400838:	6813      	ldr	r3, [r2, #0]
  40083a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40083e:	d0fb      	beq.n	400838 <ClockSetup+0x54>
		{
		}
		//step 7c
		if ((REG_CKGR_MCFR & CKGR_MCFR_MAINF(0xFFFF)) >= 0x1700)//main clock should be 12MHz. slow clock is 32KHz. See 29.18.8
  400840:	4b1a      	ldr	r3, [pc, #104]	; (4008ac <ClockSetup+0xc8>)
  400842:	681b      	ldr	r3, [r3, #0]
  400844:	b29b      	uxth	r3, r3
  400846:	f5b3 5fb8 	cmp.w	r3, #5888	; 0x1700
  40084a:	d204      	bcs.n	400856 <ClockSetup+0x72>
		{
			//step 7d. set the main clock as the crystal
			
		}else
		{
			REG_CKGR_MOR &= ~(CKGR_MOR_MOSCSEL);//disable the crystal and enable the RC oscillator
  40084c:	4a15      	ldr	r2, [pc, #84]	; (4008a4 <ClockSetup+0xc0>)
  40084e:	6813      	ldr	r3, [r2, #0]
  400850:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  400854:	6013      	str	r3, [r2, #0]
	}
	//at this point, the crystal is selected as the main clock (unless it failed to boot up)
	//I now want the PLL to be activated.
	//Folowing 19.15 starting at step 6
	//Step 6. Setup PLL for div by 1 and mul by 10 (set for 9) and the max number of waiting cycles for lock
	REG_CKGR_PLLAR = (1<<29) | CKGR_PLLAR_MULA(0x9) | CKGR_PLLAR_DIVA(0x1) | CKGR_PLLAR_PLLACOUNT(0x3F);
  400856:	4a16      	ldr	r2, [pc, #88]	; (4008b0 <ClockSetup+0xcc>)
  400858:	4b16      	ldr	r3, [pc, #88]	; (4008b4 <ClockSetup+0xd0>)
  40085a:	601a      	str	r2, [r3, #0]
	while(!(REG_PMC_SR & PMC_SR_LOCKA))
  40085c:	4a0f      	ldr	r2, [pc, #60]	; (40089c <ClockSetup+0xb8>)
  40085e:	6813      	ldr	r3, [r2, #0]
  400860:	f013 0f02 	tst.w	r3, #2
  400864:	d0fb      	beq.n	40085e <ClockSetup+0x7a>
	{	
	}
	//step 7.
	//set the main clock to be PLLA with no prescalar or divby2. 
	//Datasheet gives a specific order to do this.
	REG_PMC_MCKR &= ~PMC_MCKR_PRES_Msk;//clears the PRES to select the clock with no prescale
  400866:	4a14      	ldr	r2, [pc, #80]	; (4008b8 <ClockSetup+0xd4>)
  400868:	6813      	ldr	r3, [r2, #0]
  40086a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40086e:	6013      	str	r3, [r2, #0]
	while(!(REG_PMC_SR & PMC_SR_MCKRDY))
  400870:	3238      	adds	r2, #56	; 0x38
  400872:	6813      	ldr	r3, [r2, #0]
  400874:	f013 0f08 	tst.w	r3, #8
  400878:	d0fb      	beq.n	400872 <ClockSetup+0x8e>
	{
	}
	REG_PMC_MCKR |= PMC_MCKR_CSS_PLLA_CLK;
  40087a:	4a0f      	ldr	r2, [pc, #60]	; (4008b8 <ClockSetup+0xd4>)
  40087c:	6813      	ldr	r3, [r2, #0]
  40087e:	f043 0302 	orr.w	r3, r3, #2
  400882:	6013      	str	r3, [r2, #0]
	while(!(REG_PMC_SR & PMC_SR_MCKRDY))
  400884:	3238      	adds	r2, #56	; 0x38
  400886:	6813      	ldr	r3, [r2, #0]
  400888:	f013 0f08 	tst.w	r3, #8
  40088c:	d0fb      	beq.n	400886 <ClockSetup+0xa2>
	{
		REG_CKGR_MOR &= ~(CKGR_MOR_MOSCSEL);
	}
	
	*/
}
  40088e:	4770      	bx	lr
  400890:	400e0a00 	.word	0x400e0a00
  400894:	504d4300 	.word	0x504d4300
  400898:	400e04e4 	.word	0x400e04e4
  40089c:	400e0468 	.word	0x400e0468
  4008a0:	0037ff09 	.word	0x0037ff09
  4008a4:	400e0420 	.word	0x400e0420
  4008a8:	0137ff09 	.word	0x0137ff09
  4008ac:	400e0424 	.word	0x400e0424
  4008b0:	20093f01 	.word	0x20093f01
  4008b4:	400e0428 	.word	0x400e0428
  4008b8:	400e0430 	.word	0x400e0430

004008bc <PIOSetup>:
		REG_PIOA_WPMR = PIO_WPMR_WPKEY(0x50494fU) & ~(1<<0);
  4008bc:	4b09      	ldr	r3, [pc, #36]	; (4008e4 <PIOSetup+0x28>)
  4008be:	4a0a      	ldr	r2, [pc, #40]	; (4008e8 <PIOSetup+0x2c>)
  4008c0:	6013      	str	r3, [r2, #0]
		REG_PIOB_WPMR = PIO_WPMR_WPKEY(0x50494fU) & ~(1<<0);
  4008c2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4008c6:	6013      	str	r3, [r2, #0]
		REG_PIOC_WPMR = PIO_WPMR_WPKEY(0x50494fU) & ~(1<<0);
  4008c8:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4008cc:	6013      	str	r3, [r2, #0]
		REG_PIOD_WPMR = PIO_WPMR_WPKEY(0x50494fU) & ~(1<<0);
  4008ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4008d2:	6013      	str	r3, [r2, #0]
	DisablePIOWriteProtection(1);//B
	DisablePIOWriteProtection(2);//C
	DisablePIOWriteProtection(3);//D
	
	//Turn on PIO clock for all PIO channels. Because why not. Even E, which isn't on my chip
	REG_PMC_PCER0 |= PMC_PCER0_PID9 | PMC_PCER0_PID10 | PMC_PCER0_PID11 | PMC_PCER0_PID12 | PMC_PCER0_PID13;
  4008d4:	f5a2 5286 	sub.w	r2, r2, #4288	; 0x10c0
  4008d8:	3a14      	subs	r2, #20
  4008da:	6813      	ldr	r3, [r2, #0]
  4008dc:	f443 5378 	orr.w	r3, r3, #15872	; 0x3e00
  4008e0:	6013      	str	r3, [r2, #0]
  4008e2:	4770      	bx	lr
  4008e4:	50494f00 	.word	0x50494f00
  4008e8:	400e0ee4 	.word	0x400e0ee4

004008ec <EnablePIOControl>:
}


void EnablePIOControl(uint32_t port, uint32_t pin){
	
	if (port == 0)
  4008ec:	4603      	mov	r3, r0
  4008ee:	b130      	cbz	r0, 4008fe <EnablePIOControl+0x12>
		{
			REG_PIOA_PER |= (1<<pin);//Enable PIO control of the pin
		}else if (port == 1)
  4008f0:	2801      	cmp	r0, #1
  4008f2:	d00c      	beq.n	40090e <EnablePIOControl+0x22>
		{
			REG_PIOB_PER |= (1<<pin);
		}else if (port == 2)
  4008f4:	2802      	cmp	r0, #2
  4008f6:	d011      	beq.n	40091c <EnablePIOControl+0x30>
		{
			REG_PIOC_PER |= (1<<pin);
		}else if (port == 3)
  4008f8:	2803      	cmp	r0, #3
  4008fa:	d017      	beq.n	40092c <EnablePIOControl+0x40>
  4008fc:	4770      	bx	lr
			REG_PIOA_PER |= (1<<pin);//Enable PIO control of the pin
  4008fe:	4a0f      	ldr	r2, [pc, #60]	; (40093c <EnablePIOControl+0x50>)
  400900:	6810      	ldr	r0, [r2, #0]
  400902:	2301      	movs	r3, #1
  400904:	fa03 f101 	lsl.w	r1, r3, r1
  400908:	4301      	orrs	r1, r0
  40090a:	6011      	str	r1, [r2, #0]
  40090c:	4770      	bx	lr
			REG_PIOB_PER |= (1<<pin);
  40090e:	4a0c      	ldr	r2, [pc, #48]	; (400940 <EnablePIOControl+0x54>)
  400910:	6810      	ldr	r0, [r2, #0]
  400912:	fa03 f101 	lsl.w	r1, r3, r1
  400916:	4301      	orrs	r1, r0
  400918:	6011      	str	r1, [r2, #0]
  40091a:	4770      	bx	lr
			REG_PIOC_PER |= (1<<pin);
  40091c:	4a09      	ldr	r2, [pc, #36]	; (400944 <EnablePIOControl+0x58>)
  40091e:	6810      	ldr	r0, [r2, #0]
  400920:	2301      	movs	r3, #1
  400922:	fa03 f101 	lsl.w	r1, r3, r1
  400926:	4301      	orrs	r1, r0
  400928:	6011      	str	r1, [r2, #0]
  40092a:	4770      	bx	lr
		{
			REG_PIOD_PER |= (1<<pin);
  40092c:	4a06      	ldr	r2, [pc, #24]	; (400948 <EnablePIOControl+0x5c>)
  40092e:	6810      	ldr	r0, [r2, #0]
  400930:	2301      	movs	r3, #1
  400932:	fa03 f101 	lsl.w	r1, r3, r1
  400936:	4301      	orrs	r1, r0
  400938:	6011      	str	r1, [r2, #0]
		}
}
  40093a:	e7df      	b.n	4008fc <EnablePIOControl+0x10>
  40093c:	400e0e00 	.word	0x400e0e00
  400940:	400e1000 	.word	0x400e1000
  400944:	400e1200 	.word	0x400e1200
  400948:	400e1400 	.word	0x400e1400

0040094c <DisablePIOControl>:

void DisablePIOControl(uint32_t port, uint32_t pin){
	
	if (port == 0)
  40094c:	4603      	mov	r3, r0
  40094e:	b130      	cbz	r0, 40095e <DisablePIOControl+0x12>
		{
			REG_PIOA_PDR |= (1<<pin);//Enable PIO control of the pin
		}else if (port == 1)
  400950:	2801      	cmp	r0, #1
  400952:	d00c      	beq.n	40096e <DisablePIOControl+0x22>
		{
			REG_PIOB_PDR |= (1<<pin);
		}else if (port == 2)
  400954:	2802      	cmp	r0, #2
  400956:	d011      	beq.n	40097c <DisablePIOControl+0x30>
		{
			REG_PIOC_PDR |= (1<<pin);
		}else if (port == 3)
  400958:	2803      	cmp	r0, #3
  40095a:	d017      	beq.n	40098c <DisablePIOControl+0x40>
  40095c:	4770      	bx	lr
			REG_PIOA_PDR |= (1<<pin);//Enable PIO control of the pin
  40095e:	4a0f      	ldr	r2, [pc, #60]	; (40099c <DisablePIOControl+0x50>)
  400960:	6810      	ldr	r0, [r2, #0]
  400962:	2301      	movs	r3, #1
  400964:	fa03 f101 	lsl.w	r1, r3, r1
  400968:	4301      	orrs	r1, r0
  40096a:	6011      	str	r1, [r2, #0]
  40096c:	4770      	bx	lr
			REG_PIOB_PDR |= (1<<pin);
  40096e:	4a0c      	ldr	r2, [pc, #48]	; (4009a0 <DisablePIOControl+0x54>)
  400970:	6810      	ldr	r0, [r2, #0]
  400972:	fa03 f101 	lsl.w	r1, r3, r1
  400976:	4301      	orrs	r1, r0
  400978:	6011      	str	r1, [r2, #0]
  40097a:	4770      	bx	lr
			REG_PIOC_PDR |= (1<<pin);
  40097c:	4a09      	ldr	r2, [pc, #36]	; (4009a4 <DisablePIOControl+0x58>)
  40097e:	6810      	ldr	r0, [r2, #0]
  400980:	2301      	movs	r3, #1
  400982:	fa03 f101 	lsl.w	r1, r3, r1
  400986:	4301      	orrs	r1, r0
  400988:	6011      	str	r1, [r2, #0]
  40098a:	4770      	bx	lr
		{
			REG_PIOD_PDR |= (1<<pin);
  40098c:	4a06      	ldr	r2, [pc, #24]	; (4009a8 <DisablePIOControl+0x5c>)
  40098e:	6810      	ldr	r0, [r2, #0]
  400990:	2301      	movs	r3, #1
  400992:	fa03 f101 	lsl.w	r1, r3, r1
  400996:	4301      	orrs	r1, r0
  400998:	6011      	str	r1, [r2, #0]
		}
}
  40099a:	e7df      	b.n	40095c <DisablePIOControl+0x10>
  40099c:	400e0e04 	.word	0x400e0e04
  4009a0:	400e1004 	.word	0x400e1004
  4009a4:	400e1204 	.word	0x400e1204
  4009a8:	400e1404 	.word	0x400e1404

004009ac <cos>:
  4009ac:	b530      	push	{r4, r5, lr}
  4009ae:	4a22      	ldr	r2, [pc, #136]	; (400a38 <cos+0x8c>)
  4009b0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  4009b4:	4293      	cmp	r3, r2
  4009b6:	b087      	sub	sp, #28
  4009b8:	dd1b      	ble.n	4009f2 <cos+0x46>
  4009ba:	4a20      	ldr	r2, [pc, #128]	; (400a3c <cos+0x90>)
  4009bc:	4293      	cmp	r3, r2
  4009be:	dd05      	ble.n	4009cc <cos+0x20>
  4009c0:	4602      	mov	r2, r0
  4009c2:	460b      	mov	r3, r1
  4009c4:	f001 f9e2 	bl	401d8c <__aeabi_dsub>
  4009c8:	b007      	add	sp, #28
  4009ca:	bd30      	pop	{r4, r5, pc}
  4009cc:	aa02      	add	r2, sp, #8
  4009ce:	f000 f87b 	bl	400ac8 <__ieee754_rem_pio2>
  4009d2:	f000 0303 	and.w	r3, r0, #3
  4009d6:	2b01      	cmp	r3, #1
  4009d8:	d01a      	beq.n	400a10 <cos+0x64>
  4009da:	2b02      	cmp	r3, #2
  4009dc:	d00f      	beq.n	4009fe <cos+0x52>
  4009de:	b31b      	cbz	r3, 400a28 <cos+0x7c>
  4009e0:	2401      	movs	r4, #1
  4009e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4009e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4009ea:	9400      	str	r4, [sp, #0]
  4009ec:	f000 fffc 	bl	4019e8 <__kernel_sin>
  4009f0:	e7ea      	b.n	4009c8 <cos+0x1c>
  4009f2:	2200      	movs	r2, #0
  4009f4:	2300      	movs	r3, #0
  4009f6:	f000 fa8b 	bl	400f10 <__kernel_cos>
  4009fa:	b007      	add	sp, #28
  4009fc:	bd30      	pop	{r4, r5, pc}
  4009fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  400a02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  400a06:	f000 fa83 	bl	400f10 <__kernel_cos>
  400a0a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  400a0e:	e7db      	b.n	4009c8 <cos+0x1c>
  400a10:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  400a14:	9300      	str	r3, [sp, #0]
  400a16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  400a1a:	4622      	mov	r2, r4
  400a1c:	462b      	mov	r3, r5
  400a1e:	f000 ffe3 	bl	4019e8 <__kernel_sin>
  400a22:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  400a26:	e7cf      	b.n	4009c8 <cos+0x1c>
  400a28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  400a2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  400a30:	f000 fa6e 	bl	400f10 <__kernel_cos>
  400a34:	e7c8      	b.n	4009c8 <cos+0x1c>
  400a36:	bf00      	nop
  400a38:	3fe921fb 	.word	0x3fe921fb
  400a3c:	7fefffff 	.word	0x7fefffff

00400a40 <sin>:
  400a40:	b530      	push	{r4, r5, lr}
  400a42:	4a1f      	ldr	r2, [pc, #124]	; (400ac0 <sin+0x80>)
  400a44:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  400a48:	4293      	cmp	r3, r2
  400a4a:	b087      	sub	sp, #28
  400a4c:	dd1b      	ble.n	400a86 <sin+0x46>
  400a4e:	4a1d      	ldr	r2, [pc, #116]	; (400ac4 <sin+0x84>)
  400a50:	4293      	cmp	r3, r2
  400a52:	dd05      	ble.n	400a60 <sin+0x20>
  400a54:	4602      	mov	r2, r0
  400a56:	460b      	mov	r3, r1
  400a58:	f001 f998 	bl	401d8c <__aeabi_dsub>
  400a5c:	b007      	add	sp, #28
  400a5e:	bd30      	pop	{r4, r5, pc}
  400a60:	aa02      	add	r2, sp, #8
  400a62:	f000 f831 	bl	400ac8 <__ieee754_rem_pio2>
  400a66:	f000 0003 	and.w	r0, r0, #3
  400a6a:	2801      	cmp	r0, #1
  400a6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  400a70:	d01a      	beq.n	400aa8 <sin+0x68>
  400a72:	2802      	cmp	r0, #2
  400a74:	d00f      	beq.n	400a96 <sin+0x56>
  400a76:	b1e0      	cbz	r0, 400ab2 <sin+0x72>
  400a78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  400a7c:	f000 fa48 	bl	400f10 <__kernel_cos>
  400a80:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  400a84:	e7ea      	b.n	400a5c <sin+0x1c>
  400a86:	2300      	movs	r3, #0
  400a88:	9300      	str	r3, [sp, #0]
  400a8a:	2200      	movs	r2, #0
  400a8c:	2300      	movs	r3, #0
  400a8e:	f000 ffab 	bl	4019e8 <__kernel_sin>
  400a92:	b007      	add	sp, #28
  400a94:	bd30      	pop	{r4, r5, pc}
  400a96:	2401      	movs	r4, #1
  400a98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  400a9c:	9400      	str	r4, [sp, #0]
  400a9e:	f000 ffa3 	bl	4019e8 <__kernel_sin>
  400aa2:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  400aa6:	e7d9      	b.n	400a5c <sin+0x1c>
  400aa8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  400aac:	f000 fa30 	bl	400f10 <__kernel_cos>
  400ab0:	e7d4      	b.n	400a5c <sin+0x1c>
  400ab2:	2401      	movs	r4, #1
  400ab4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  400ab8:	9400      	str	r4, [sp, #0]
  400aba:	f000 ff95 	bl	4019e8 <__kernel_sin>
  400abe:	e7cd      	b.n	400a5c <sin+0x1c>
  400ac0:	3fe921fb 	.word	0x3fe921fb
  400ac4:	7fefffff 	.word	0x7fefffff

00400ac8 <__ieee754_rem_pio2>:
  400ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400acc:	4e9a      	ldr	r6, [pc, #616]	; (400d38 <__ieee754_rem_pio2+0x270>)
  400ace:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  400ad2:	42b7      	cmp	r7, r6
  400ad4:	b091      	sub	sp, #68	; 0x44
  400ad6:	f340 808e 	ble.w	400bf6 <__ieee754_rem_pio2+0x12e>
  400ada:	4692      	mov	sl, r2
  400adc:	4a97      	ldr	r2, [pc, #604]	; (400d3c <__ieee754_rem_pio2+0x274>)
  400ade:	4297      	cmp	r7, r2
  400ae0:	460c      	mov	r4, r1
  400ae2:	dc26      	bgt.n	400b32 <__ieee754_rem_pio2+0x6a>
  400ae4:	2900      	cmp	r1, #0
  400ae6:	a38a      	add	r3, pc, #552	; (adr r3, 400d10 <__ieee754_rem_pio2+0x248>)
  400ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
  400aec:	f340 81b4 	ble.w	400e58 <__ieee754_rem_pio2+0x390>
  400af0:	f001 f94c 	bl	401d8c <__aeabi_dsub>
  400af4:	4b92      	ldr	r3, [pc, #584]	; (400d40 <__ieee754_rem_pio2+0x278>)
  400af6:	429f      	cmp	r7, r3
  400af8:	4604      	mov	r4, r0
  400afa:	460d      	mov	r5, r1
  400afc:	f000 8090 	beq.w	400c20 <__ieee754_rem_pio2+0x158>
  400b00:	a385      	add	r3, pc, #532	; (adr r3, 400d18 <__ieee754_rem_pio2+0x250>)
  400b02:	e9d3 2300 	ldrd	r2, r3, [r3]
  400b06:	f001 f941 	bl	401d8c <__aeabi_dsub>
  400b0a:	4602      	mov	r2, r0
  400b0c:	460b      	mov	r3, r1
  400b0e:	e9ca 2300 	strd	r2, r3, [sl]
  400b12:	4620      	mov	r0, r4
  400b14:	4629      	mov	r1, r5
  400b16:	f001 f939 	bl	401d8c <__aeabi_dsub>
  400b1a:	a37f      	add	r3, pc, #508	; (adr r3, 400d18 <__ieee754_rem_pio2+0x250>)
  400b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400b20:	f001 f934 	bl	401d8c <__aeabi_dsub>
  400b24:	2501      	movs	r5, #1
  400b26:	e9ca 0102 	strd	r0, r1, [sl, #8]
  400b2a:	4628      	mov	r0, r5
  400b2c:	b011      	add	sp, #68	; 0x44
  400b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400b32:	4a84      	ldr	r2, [pc, #528]	; (400d44 <__ieee754_rem_pio2+0x27c>)
  400b34:	4297      	cmp	r7, r2
  400b36:	f340 8090 	ble.w	400c5a <__ieee754_rem_pio2+0x192>
  400b3a:	4a83      	ldr	r2, [pc, #524]	; (400d48 <__ieee754_rem_pio2+0x280>)
  400b3c:	4297      	cmp	r7, r2
  400b3e:	dc65      	bgt.n	400c0c <__ieee754_rem_pio2+0x144>
  400b40:	153d      	asrs	r5, r7, #20
  400b42:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
  400b46:	eba7 5305 	sub.w	r3, r7, r5, lsl #20
  400b4a:	4619      	mov	r1, r3
  400b4c:	461f      	mov	r7, r3
  400b4e:	4606      	mov	r6, r0
  400b50:	f001 fd6a 	bl	402628 <__aeabi_d2iz>
  400b54:	f001 fa68 	bl	402028 <__aeabi_i2d>
  400b58:	4680      	mov	r8, r0
  400b5a:	4689      	mov	r9, r1
  400b5c:	4602      	mov	r2, r0
  400b5e:	460b      	mov	r3, r1
  400b60:	4630      	mov	r0, r6
  400b62:	4639      	mov	r1, r7
  400b64:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  400b68:	f001 f910 	bl	401d8c <__aeabi_dsub>
  400b6c:	2200      	movs	r2, #0
  400b6e:	4b77      	ldr	r3, [pc, #476]	; (400d4c <__ieee754_rem_pio2+0x284>)
  400b70:	f001 fac0 	bl	4020f4 <__aeabi_dmul>
  400b74:	4689      	mov	r9, r1
  400b76:	4680      	mov	r8, r0
  400b78:	f001 fd56 	bl	402628 <__aeabi_d2iz>
  400b7c:	f001 fa54 	bl	402028 <__aeabi_i2d>
  400b80:	4602      	mov	r2, r0
  400b82:	460b      	mov	r3, r1
  400b84:	4606      	mov	r6, r0
  400b86:	460f      	mov	r7, r1
  400b88:	4640      	mov	r0, r8
  400b8a:	4649      	mov	r1, r9
  400b8c:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
  400b90:	f001 f8fc 	bl	401d8c <__aeabi_dsub>
  400b94:	2200      	movs	r2, #0
  400b96:	4b6d      	ldr	r3, [pc, #436]	; (400d4c <__ieee754_rem_pio2+0x284>)
  400b98:	f001 faac 	bl	4020f4 <__aeabi_dmul>
  400b9c:	2200      	movs	r2, #0
  400b9e:	2300      	movs	r3, #0
  400ba0:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  400ba4:	f001 fd0e 	bl	4025c4 <__aeabi_dcmpeq>
  400ba8:	2800      	cmp	r0, #0
  400baa:	f000 8173 	beq.w	400e94 <__ieee754_rem_pio2+0x3cc>
  400bae:	2300      	movs	r3, #0
  400bb0:	4630      	mov	r0, r6
  400bb2:	4639      	mov	r1, r7
  400bb4:	2200      	movs	r2, #0
  400bb6:	f001 fd05 	bl	4025c4 <__aeabi_dcmpeq>
  400bba:	2800      	cmp	r0, #0
  400bbc:	bf14      	ite	ne
  400bbe:	2301      	movne	r3, #1
  400bc0:	2302      	moveq	r3, #2
  400bc2:	4a63      	ldr	r2, [pc, #396]	; (400d50 <__ieee754_rem_pio2+0x288>)
  400bc4:	9201      	str	r2, [sp, #4]
  400bc6:	2102      	movs	r1, #2
  400bc8:	462a      	mov	r2, r5
  400bca:	9100      	str	r1, [sp, #0]
  400bcc:	a80a      	add	r0, sp, #40	; 0x28
  400bce:	4651      	mov	r1, sl
  400bd0:	f000 fac2 	bl	401158 <__kernel_rem_pio2>
  400bd4:	2c00      	cmp	r4, #0
  400bd6:	4605      	mov	r5, r0
  400bd8:	da14      	bge.n	400c04 <__ieee754_rem_pio2+0x13c>
  400bda:	f8da 2004 	ldr.w	r2, [sl, #4]
  400bde:	f8da 300c 	ldr.w	r3, [sl, #12]
  400be2:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  400be6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  400bea:	4245      	negs	r5, r0
  400bec:	f8ca 2004 	str.w	r2, [sl, #4]
  400bf0:	f8ca 300c 	str.w	r3, [sl, #12]
  400bf4:	e006      	b.n	400c04 <__ieee754_rem_pio2+0x13c>
  400bf6:	e9c2 0100 	strd	r0, r1, [r2]
  400bfa:	2500      	movs	r5, #0
  400bfc:	2400      	movs	r4, #0
  400bfe:	e9c2 4502 	strd	r4, r5, [r2, #8]
  400c02:	2500      	movs	r5, #0
  400c04:	4628      	mov	r0, r5
  400c06:	b011      	add	sp, #68	; 0x44
  400c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400c0c:	4602      	mov	r2, r0
  400c0e:	460b      	mov	r3, r1
  400c10:	f001 f8bc 	bl	401d8c <__aeabi_dsub>
  400c14:	2500      	movs	r5, #0
  400c16:	e9ca 0102 	strd	r0, r1, [sl, #8]
  400c1a:	e9ca 0100 	strd	r0, r1, [sl]
  400c1e:	e7f1      	b.n	400c04 <__ieee754_rem_pio2+0x13c>
  400c20:	a33f      	add	r3, pc, #252	; (adr r3, 400d20 <__ieee754_rem_pio2+0x258>)
  400c22:	e9d3 2300 	ldrd	r2, r3, [r3]
  400c26:	f001 f8b1 	bl	401d8c <__aeabi_dsub>
  400c2a:	a33f      	add	r3, pc, #252	; (adr r3, 400d28 <__ieee754_rem_pio2+0x260>)
  400c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400c30:	460d      	mov	r5, r1
  400c32:	4604      	mov	r4, r0
  400c34:	f001 f8aa 	bl	401d8c <__aeabi_dsub>
  400c38:	4602      	mov	r2, r0
  400c3a:	460b      	mov	r3, r1
  400c3c:	e9ca 2300 	strd	r2, r3, [sl]
  400c40:	4629      	mov	r1, r5
  400c42:	4620      	mov	r0, r4
  400c44:	f001 f8a2 	bl	401d8c <__aeabi_dsub>
  400c48:	a337      	add	r3, pc, #220	; (adr r3, 400d28 <__ieee754_rem_pio2+0x260>)
  400c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
  400c4e:	f001 f89d 	bl	401d8c <__aeabi_dsub>
  400c52:	2501      	movs	r5, #1
  400c54:	e9ca 0102 	strd	r0, r1, [sl, #8]
  400c58:	e7d4      	b.n	400c04 <__ieee754_rem_pio2+0x13c>
  400c5a:	f000 ff7b 	bl	401b54 <fabs>
  400c5e:	a334      	add	r3, pc, #208	; (adr r3, 400d30 <__ieee754_rem_pio2+0x268>)
  400c60:	e9d3 2300 	ldrd	r2, r3, [r3]
  400c64:	4680      	mov	r8, r0
  400c66:	4689      	mov	r9, r1
  400c68:	f001 fa44 	bl	4020f4 <__aeabi_dmul>
  400c6c:	2200      	movs	r2, #0
  400c6e:	4b39      	ldr	r3, [pc, #228]	; (400d54 <__ieee754_rem_pio2+0x28c>)
  400c70:	f001 f88e 	bl	401d90 <__adddf3>
  400c74:	f001 fcd8 	bl	402628 <__aeabi_d2iz>
  400c78:	4605      	mov	r5, r0
  400c7a:	f001 f9d5 	bl	402028 <__aeabi_i2d>
  400c7e:	a324      	add	r3, pc, #144	; (adr r3, 400d10 <__ieee754_rem_pio2+0x248>)
  400c80:	e9d3 2300 	ldrd	r2, r3, [r3]
  400c84:	e9cd 0104 	strd	r0, r1, [sp, #16]
  400c88:	f001 fa34 	bl	4020f4 <__aeabi_dmul>
  400c8c:	4602      	mov	r2, r0
  400c8e:	460b      	mov	r3, r1
  400c90:	4640      	mov	r0, r8
  400c92:	4649      	mov	r1, r9
  400c94:	f001 f87a 	bl	401d8c <__aeabi_dsub>
  400c98:	a31f      	add	r3, pc, #124	; (adr r3, 400d18 <__ieee754_rem_pio2+0x250>)
  400c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
  400c9e:	4680      	mov	r8, r0
  400ca0:	4689      	mov	r9, r1
  400ca2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  400ca6:	f001 fa25 	bl	4020f4 <__aeabi_dmul>
  400caa:	2d1f      	cmp	r5, #31
  400cac:	e9cd 0102 	strd	r0, r1, [sp, #8]
  400cb0:	dc54      	bgt.n	400d5c <__ieee754_rem_pio2+0x294>
  400cb2:	4b29      	ldr	r3, [pc, #164]	; (400d58 <__ieee754_rem_pio2+0x290>)
  400cb4:	1e6a      	subs	r2, r5, #1
  400cb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400cba:	429f      	cmp	r7, r3
  400cbc:	d04e      	beq.n	400d5c <__ieee754_rem_pio2+0x294>
  400cbe:	4602      	mov	r2, r0
  400cc0:	460b      	mov	r3, r1
  400cc2:	4640      	mov	r0, r8
  400cc4:	4649      	mov	r1, r9
  400cc6:	f001 f861 	bl	401d8c <__aeabi_dsub>
  400cca:	4602      	mov	r2, r0
  400ccc:	460b      	mov	r3, r1
  400cce:	e9ca 2300 	strd	r2, r3, [sl]
  400cd2:	4683      	mov	fp, r0
  400cd4:	460e      	mov	r6, r1
  400cd6:	465a      	mov	r2, fp
  400cd8:	4633      	mov	r3, r6
  400cda:	4640      	mov	r0, r8
  400cdc:	4649      	mov	r1, r9
  400cde:	f001 f855 	bl	401d8c <__aeabi_dsub>
  400ce2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  400ce6:	f001 f851 	bl	401d8c <__aeabi_dsub>
  400cea:	2c00      	cmp	r4, #0
  400cec:	4602      	mov	r2, r0
  400cee:	460b      	mov	r3, r1
  400cf0:	e9ca 2302 	strd	r2, r3, [sl, #8]
  400cf4:	da86      	bge.n	400c04 <__ieee754_rem_pio2+0x13c>
  400cf6:	465b      	mov	r3, fp
  400cf8:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  400cfc:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  400d00:	e88a 0048 	stmia.w	sl, {r3, r6}
  400d04:	f8ca 100c 	str.w	r1, [sl, #12]
  400d08:	f8ca 0008 	str.w	r0, [sl, #8]
  400d0c:	426d      	negs	r5, r5
  400d0e:	e779      	b.n	400c04 <__ieee754_rem_pio2+0x13c>
  400d10:	54400000 	.word	0x54400000
  400d14:	3ff921fb 	.word	0x3ff921fb
  400d18:	1a626331 	.word	0x1a626331
  400d1c:	3dd0b461 	.word	0x3dd0b461
  400d20:	1a600000 	.word	0x1a600000
  400d24:	3dd0b461 	.word	0x3dd0b461
  400d28:	2e037073 	.word	0x2e037073
  400d2c:	3ba3198a 	.word	0x3ba3198a
  400d30:	6dc9c883 	.word	0x6dc9c883
  400d34:	3fe45f30 	.word	0x3fe45f30
  400d38:	3fe921fb 	.word	0x3fe921fb
  400d3c:	4002d97b 	.word	0x4002d97b
  400d40:	3ff921fb 	.word	0x3ff921fb
  400d44:	413921fb 	.word	0x413921fb
  400d48:	7fefffff 	.word	0x7fefffff
  400d4c:	41700000 	.word	0x41700000
  400d50:	00402b24 	.word	0x00402b24
  400d54:	3fe00000 	.word	0x3fe00000
  400d58:	00402aa4 	.word	0x00402aa4
  400d5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  400d60:	4640      	mov	r0, r8
  400d62:	4649      	mov	r1, r9
  400d64:	f001 f812 	bl	401d8c <__aeabi_dsub>
  400d68:	153a      	asrs	r2, r7, #20
  400d6a:	f3c1 530a 	ubfx	r3, r1, #20, #11
  400d6e:	1ad3      	subs	r3, r2, r3
  400d70:	2b10      	cmp	r3, #16
  400d72:	4683      	mov	fp, r0
  400d74:	460e      	mov	r6, r1
  400d76:	9209      	str	r2, [sp, #36]	; 0x24
  400d78:	e9ca 0100 	strd	r0, r1, [sl]
  400d7c:	ddab      	ble.n	400cd6 <__ieee754_rem_pio2+0x20e>
  400d7e:	a358      	add	r3, pc, #352	; (adr r3, 400ee0 <__ieee754_rem_pio2+0x418>)
  400d80:	e9d3 2300 	ldrd	r2, r3, [r3]
  400d84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  400d88:	f001 f9b4 	bl	4020f4 <__aeabi_dmul>
  400d8c:	4606      	mov	r6, r0
  400d8e:	460f      	mov	r7, r1
  400d90:	4602      	mov	r2, r0
  400d92:	460b      	mov	r3, r1
  400d94:	4640      	mov	r0, r8
  400d96:	4649      	mov	r1, r9
  400d98:	f000 fff8 	bl	401d8c <__aeabi_dsub>
  400d9c:	e9cd 0106 	strd	r0, r1, [sp, #24]
  400da0:	4602      	mov	r2, r0
  400da2:	460b      	mov	r3, r1
  400da4:	4640      	mov	r0, r8
  400da6:	4649      	mov	r1, r9
  400da8:	f000 fff0 	bl	401d8c <__aeabi_dsub>
  400dac:	4632      	mov	r2, r6
  400dae:	463b      	mov	r3, r7
  400db0:	f000 ffec 	bl	401d8c <__aeabi_dsub>
  400db4:	a34c      	add	r3, pc, #304	; (adr r3, 400ee8 <__ieee754_rem_pio2+0x420>)
  400db6:	e9d3 2300 	ldrd	r2, r3, [r3]
  400dba:	4606      	mov	r6, r0
  400dbc:	460f      	mov	r7, r1
  400dbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  400dc2:	f001 f997 	bl	4020f4 <__aeabi_dmul>
  400dc6:	4632      	mov	r2, r6
  400dc8:	463b      	mov	r3, r7
  400dca:	f000 ffdf 	bl	401d8c <__aeabi_dsub>
  400dce:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  400dd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  400dd6:	4602      	mov	r2, r0
  400dd8:	460b      	mov	r3, r1
  400dda:	4640      	mov	r0, r8
  400ddc:	4649      	mov	r1, r9
  400dde:	f000 ffd5 	bl	401d8c <__aeabi_dsub>
  400de2:	460b      	mov	r3, r1
  400de4:	f3c1 570a 	ubfx	r7, r1, #20, #11
  400de8:	460e      	mov	r6, r1
  400dea:	9909      	ldr	r1, [sp, #36]	; 0x24
  400dec:	1bcf      	subs	r7, r1, r7
  400dee:	4602      	mov	r2, r0
  400df0:	2f31      	cmp	r7, #49	; 0x31
  400df2:	4683      	mov	fp, r0
  400df4:	e9ca 2300 	strd	r2, r3, [sl]
  400df8:	dd6c      	ble.n	400ed4 <__ieee754_rem_pio2+0x40c>
  400dfa:	a33d      	add	r3, pc, #244	; (adr r3, 400ef0 <__ieee754_rem_pio2+0x428>)
  400dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
  400e00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  400e04:	f001 f976 	bl	4020f4 <__aeabi_dmul>
  400e08:	4606      	mov	r6, r0
  400e0a:	460f      	mov	r7, r1
  400e0c:	4602      	mov	r2, r0
  400e0e:	460b      	mov	r3, r1
  400e10:	4640      	mov	r0, r8
  400e12:	4649      	mov	r1, r9
  400e14:	e9cd 8906 	strd	r8, r9, [sp, #24]
  400e18:	f000 ffb8 	bl	401d8c <__aeabi_dsub>
  400e1c:	4602      	mov	r2, r0
  400e1e:	460b      	mov	r3, r1
  400e20:	4680      	mov	r8, r0
  400e22:	4689      	mov	r9, r1
  400e24:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  400e28:	f000 ffb0 	bl	401d8c <__aeabi_dsub>
  400e2c:	4632      	mov	r2, r6
  400e2e:	463b      	mov	r3, r7
  400e30:	f000 ffac 	bl	401d8c <__aeabi_dsub>
  400e34:	a330      	add	r3, pc, #192	; (adr r3, 400ef8 <__ieee754_rem_pio2+0x430>)
  400e36:	e9d3 2300 	ldrd	r2, r3, [r3]
  400e3a:	4606      	mov	r6, r0
  400e3c:	460f      	mov	r7, r1
  400e3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  400e42:	f001 f957 	bl	4020f4 <__aeabi_dmul>
  400e46:	4632      	mov	r2, r6
  400e48:	463b      	mov	r3, r7
  400e4a:	f000 ff9f 	bl	401d8c <__aeabi_dsub>
  400e4e:	4602      	mov	r2, r0
  400e50:	460b      	mov	r3, r1
  400e52:	e9cd 2302 	strd	r2, r3, [sp, #8]
  400e56:	e734      	b.n	400cc2 <__ieee754_rem_pio2+0x1fa>
  400e58:	f000 ff9a 	bl	401d90 <__adddf3>
  400e5c:	4b2a      	ldr	r3, [pc, #168]	; (400f08 <__ieee754_rem_pio2+0x440>)
  400e5e:	429f      	cmp	r7, r3
  400e60:	4604      	mov	r4, r0
  400e62:	460d      	mov	r5, r1
  400e64:	d018      	beq.n	400e98 <__ieee754_rem_pio2+0x3d0>
  400e66:	a326      	add	r3, pc, #152	; (adr r3, 400f00 <__ieee754_rem_pio2+0x438>)
  400e68:	e9d3 2300 	ldrd	r2, r3, [r3]
  400e6c:	f000 ff90 	bl	401d90 <__adddf3>
  400e70:	4602      	mov	r2, r0
  400e72:	460b      	mov	r3, r1
  400e74:	e9ca 2300 	strd	r2, r3, [sl]
  400e78:	4629      	mov	r1, r5
  400e7a:	4620      	mov	r0, r4
  400e7c:	f000 ff86 	bl	401d8c <__aeabi_dsub>
  400e80:	a31f      	add	r3, pc, #124	; (adr r3, 400f00 <__ieee754_rem_pio2+0x438>)
  400e82:	e9d3 2300 	ldrd	r2, r3, [r3]
  400e86:	f000 ff83 	bl	401d90 <__adddf3>
  400e8a:	f04f 35ff 	mov.w	r5, #4294967295
  400e8e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  400e92:	e6b7      	b.n	400c04 <__ieee754_rem_pio2+0x13c>
  400e94:	2303      	movs	r3, #3
  400e96:	e694      	b.n	400bc2 <__ieee754_rem_pio2+0xfa>
  400e98:	a311      	add	r3, pc, #68	; (adr r3, 400ee0 <__ieee754_rem_pio2+0x418>)
  400e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
  400e9e:	f000 ff77 	bl	401d90 <__adddf3>
  400ea2:	a311      	add	r3, pc, #68	; (adr r3, 400ee8 <__ieee754_rem_pio2+0x420>)
  400ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
  400ea8:	460d      	mov	r5, r1
  400eaa:	4604      	mov	r4, r0
  400eac:	f000 ff70 	bl	401d90 <__adddf3>
  400eb0:	4602      	mov	r2, r0
  400eb2:	460b      	mov	r3, r1
  400eb4:	e9ca 2300 	strd	r2, r3, [sl]
  400eb8:	4629      	mov	r1, r5
  400eba:	4620      	mov	r0, r4
  400ebc:	f000 ff66 	bl	401d8c <__aeabi_dsub>
  400ec0:	a309      	add	r3, pc, #36	; (adr r3, 400ee8 <__ieee754_rem_pio2+0x420>)
  400ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
  400ec6:	f000 ff63 	bl	401d90 <__adddf3>
  400eca:	f04f 35ff 	mov.w	r5, #4294967295
  400ece:	e9ca 0102 	strd	r0, r1, [sl, #8]
  400ed2:	e697      	b.n	400c04 <__ieee754_rem_pio2+0x13c>
  400ed4:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  400ed8:	e6fd      	b.n	400cd6 <__ieee754_rem_pio2+0x20e>
  400eda:	bf00      	nop
  400edc:	f3af 8000 	nop.w
  400ee0:	1a600000 	.word	0x1a600000
  400ee4:	3dd0b461 	.word	0x3dd0b461
  400ee8:	2e037073 	.word	0x2e037073
  400eec:	3ba3198a 	.word	0x3ba3198a
  400ef0:	2e000000 	.word	0x2e000000
  400ef4:	3ba3198a 	.word	0x3ba3198a
  400ef8:	252049c1 	.word	0x252049c1
  400efc:	397b839a 	.word	0x397b839a
  400f00:	1a626331 	.word	0x1a626331
  400f04:	3dd0b461 	.word	0x3dd0b461
  400f08:	3ff921fb 	.word	0x3ff921fb
  400f0c:	00000000 	.word	0x00000000

00400f10 <__kernel_cos>:
  400f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400f14:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  400f18:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  400f1c:	b085      	sub	sp, #20
  400f1e:	460c      	mov	r4, r1
  400f20:	4692      	mov	sl, r2
  400f22:	469b      	mov	fp, r3
  400f24:	4605      	mov	r5, r0
  400f26:	da6b      	bge.n	401000 <__kernel_cos+0xf0>
  400f28:	f001 fb7e 	bl	402628 <__aeabi_d2iz>
  400f2c:	2800      	cmp	r0, #0
  400f2e:	f000 80e8 	beq.w	401102 <__kernel_cos+0x1f2>
  400f32:	462a      	mov	r2, r5
  400f34:	4623      	mov	r3, r4
  400f36:	4628      	mov	r0, r5
  400f38:	4621      	mov	r1, r4
  400f3a:	f001 f8db 	bl	4020f4 <__aeabi_dmul>
  400f3e:	a374      	add	r3, pc, #464	; (adr r3, 401110 <__kernel_cos+0x200>)
  400f40:	e9d3 2300 	ldrd	r2, r3, [r3]
  400f44:	4680      	mov	r8, r0
  400f46:	4689      	mov	r9, r1
  400f48:	f001 f8d4 	bl	4020f4 <__aeabi_dmul>
  400f4c:	a372      	add	r3, pc, #456	; (adr r3, 401118 <__kernel_cos+0x208>)
  400f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400f52:	f000 ff1d 	bl	401d90 <__adddf3>
  400f56:	4642      	mov	r2, r8
  400f58:	464b      	mov	r3, r9
  400f5a:	f001 f8cb 	bl	4020f4 <__aeabi_dmul>
  400f5e:	a370      	add	r3, pc, #448	; (adr r3, 401120 <__kernel_cos+0x210>)
  400f60:	e9d3 2300 	ldrd	r2, r3, [r3]
  400f64:	f000 ff12 	bl	401d8c <__aeabi_dsub>
  400f68:	4642      	mov	r2, r8
  400f6a:	464b      	mov	r3, r9
  400f6c:	f001 f8c2 	bl	4020f4 <__aeabi_dmul>
  400f70:	a36d      	add	r3, pc, #436	; (adr r3, 401128 <__kernel_cos+0x218>)
  400f72:	e9d3 2300 	ldrd	r2, r3, [r3]
  400f76:	f000 ff0b 	bl	401d90 <__adddf3>
  400f7a:	4642      	mov	r2, r8
  400f7c:	464b      	mov	r3, r9
  400f7e:	f001 f8b9 	bl	4020f4 <__aeabi_dmul>
  400f82:	a36b      	add	r3, pc, #428	; (adr r3, 401130 <__kernel_cos+0x220>)
  400f84:	e9d3 2300 	ldrd	r2, r3, [r3]
  400f88:	f000 ff00 	bl	401d8c <__aeabi_dsub>
  400f8c:	4642      	mov	r2, r8
  400f8e:	464b      	mov	r3, r9
  400f90:	f001 f8b0 	bl	4020f4 <__aeabi_dmul>
  400f94:	a368      	add	r3, pc, #416	; (adr r3, 401138 <__kernel_cos+0x228>)
  400f96:	e9d3 2300 	ldrd	r2, r3, [r3]
  400f9a:	f000 fef9 	bl	401d90 <__adddf3>
  400f9e:	4642      	mov	r2, r8
  400fa0:	464b      	mov	r3, r9
  400fa2:	f001 f8a7 	bl	4020f4 <__aeabi_dmul>
  400fa6:	e9cd 0100 	strd	r0, r1, [sp]
  400faa:	2200      	movs	r2, #0
  400fac:	4b64      	ldr	r3, [pc, #400]	; (401140 <__kernel_cos+0x230>)
  400fae:	4640      	mov	r0, r8
  400fb0:	4649      	mov	r1, r9
  400fb2:	f001 f89f 	bl	4020f4 <__aeabi_dmul>
  400fb6:	e9dd 2300 	ldrd	r2, r3, [sp]
  400fba:	4606      	mov	r6, r0
  400fbc:	460f      	mov	r7, r1
  400fbe:	4640      	mov	r0, r8
  400fc0:	4649      	mov	r1, r9
  400fc2:	f001 f897 	bl	4020f4 <__aeabi_dmul>
  400fc6:	4652      	mov	r2, sl
  400fc8:	4680      	mov	r8, r0
  400fca:	4689      	mov	r9, r1
  400fcc:	465b      	mov	r3, fp
  400fce:	4628      	mov	r0, r5
  400fd0:	4621      	mov	r1, r4
  400fd2:	f001 f88f 	bl	4020f4 <__aeabi_dmul>
  400fd6:	4602      	mov	r2, r0
  400fd8:	460b      	mov	r3, r1
  400fda:	4640      	mov	r0, r8
  400fdc:	4649      	mov	r1, r9
  400fde:	f000 fed5 	bl	401d8c <__aeabi_dsub>
  400fe2:	4602      	mov	r2, r0
  400fe4:	460b      	mov	r3, r1
  400fe6:	4630      	mov	r0, r6
  400fe8:	4639      	mov	r1, r7
  400fea:	f000 fecf 	bl	401d8c <__aeabi_dsub>
  400fee:	4602      	mov	r2, r0
  400ff0:	460b      	mov	r3, r1
  400ff2:	2000      	movs	r0, #0
  400ff4:	4953      	ldr	r1, [pc, #332]	; (401144 <__kernel_cos+0x234>)
  400ff6:	f000 fec9 	bl	401d8c <__aeabi_dsub>
  400ffa:	b005      	add	sp, #20
  400ffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401000:	4602      	mov	r2, r0
  401002:	460b      	mov	r3, r1
  401004:	f001 f876 	bl	4020f4 <__aeabi_dmul>
  401008:	a341      	add	r3, pc, #260	; (adr r3, 401110 <__kernel_cos+0x200>)
  40100a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40100e:	4680      	mov	r8, r0
  401010:	4689      	mov	r9, r1
  401012:	f001 f86f 	bl	4020f4 <__aeabi_dmul>
  401016:	a340      	add	r3, pc, #256	; (adr r3, 401118 <__kernel_cos+0x208>)
  401018:	e9d3 2300 	ldrd	r2, r3, [r3]
  40101c:	f000 feb8 	bl	401d90 <__adddf3>
  401020:	4642      	mov	r2, r8
  401022:	464b      	mov	r3, r9
  401024:	f001 f866 	bl	4020f4 <__aeabi_dmul>
  401028:	a33d      	add	r3, pc, #244	; (adr r3, 401120 <__kernel_cos+0x210>)
  40102a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40102e:	f000 fead 	bl	401d8c <__aeabi_dsub>
  401032:	4642      	mov	r2, r8
  401034:	464b      	mov	r3, r9
  401036:	f001 f85d 	bl	4020f4 <__aeabi_dmul>
  40103a:	a33b      	add	r3, pc, #236	; (adr r3, 401128 <__kernel_cos+0x218>)
  40103c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401040:	f000 fea6 	bl	401d90 <__adddf3>
  401044:	4642      	mov	r2, r8
  401046:	464b      	mov	r3, r9
  401048:	f001 f854 	bl	4020f4 <__aeabi_dmul>
  40104c:	a338      	add	r3, pc, #224	; (adr r3, 401130 <__kernel_cos+0x220>)
  40104e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401052:	f000 fe9b 	bl	401d8c <__aeabi_dsub>
  401056:	4642      	mov	r2, r8
  401058:	464b      	mov	r3, r9
  40105a:	f001 f84b 	bl	4020f4 <__aeabi_dmul>
  40105e:	a336      	add	r3, pc, #216	; (adr r3, 401138 <__kernel_cos+0x228>)
  401060:	e9d3 2300 	ldrd	r2, r3, [r3]
  401064:	f000 fe94 	bl	401d90 <__adddf3>
  401068:	464b      	mov	r3, r9
  40106a:	4642      	mov	r2, r8
  40106c:	f001 f842 	bl	4020f4 <__aeabi_dmul>
  401070:	4b35      	ldr	r3, [pc, #212]	; (401148 <__kernel_cos+0x238>)
  401072:	429e      	cmp	r6, r3
  401074:	e9cd 0100 	strd	r0, r1, [sp]
  401078:	dd97      	ble.n	400faa <__kernel_cos+0x9a>
  40107a:	4b34      	ldr	r3, [pc, #208]	; (40114c <__kernel_cos+0x23c>)
  40107c:	429e      	cmp	r6, r3
  40107e:	f04f 0200 	mov.w	r2, #0
  401082:	dc38      	bgt.n	4010f6 <__kernel_cos+0x1e6>
  401084:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
  401088:	2000      	movs	r0, #0
  40108a:	492e      	ldr	r1, [pc, #184]	; (401144 <__kernel_cos+0x234>)
  40108c:	4616      	mov	r6, r2
  40108e:	461f      	mov	r7, r3
  401090:	f000 fe7c 	bl	401d8c <__aeabi_dsub>
  401094:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401098:	2200      	movs	r2, #0
  40109a:	4b29      	ldr	r3, [pc, #164]	; (401140 <__kernel_cos+0x230>)
  40109c:	4640      	mov	r0, r8
  40109e:	4649      	mov	r1, r9
  4010a0:	f001 f828 	bl	4020f4 <__aeabi_dmul>
  4010a4:	4632      	mov	r2, r6
  4010a6:	463b      	mov	r3, r7
  4010a8:	f000 fe70 	bl	401d8c <__aeabi_dsub>
  4010ac:	e9dd 2300 	ldrd	r2, r3, [sp]
  4010b0:	4606      	mov	r6, r0
  4010b2:	460f      	mov	r7, r1
  4010b4:	4640      	mov	r0, r8
  4010b6:	4649      	mov	r1, r9
  4010b8:	f001 f81c 	bl	4020f4 <__aeabi_dmul>
  4010bc:	4652      	mov	r2, sl
  4010be:	4680      	mov	r8, r0
  4010c0:	4689      	mov	r9, r1
  4010c2:	465b      	mov	r3, fp
  4010c4:	4628      	mov	r0, r5
  4010c6:	4621      	mov	r1, r4
  4010c8:	f001 f814 	bl	4020f4 <__aeabi_dmul>
  4010cc:	4602      	mov	r2, r0
  4010ce:	460b      	mov	r3, r1
  4010d0:	4640      	mov	r0, r8
  4010d2:	4649      	mov	r1, r9
  4010d4:	f000 fe5a 	bl	401d8c <__aeabi_dsub>
  4010d8:	4602      	mov	r2, r0
  4010da:	460b      	mov	r3, r1
  4010dc:	4630      	mov	r0, r6
  4010de:	4639      	mov	r1, r7
  4010e0:	f000 fe54 	bl	401d8c <__aeabi_dsub>
  4010e4:	4602      	mov	r2, r0
  4010e6:	460b      	mov	r3, r1
  4010e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4010ec:	f000 fe4e 	bl	401d8c <__aeabi_dsub>
  4010f0:	b005      	add	sp, #20
  4010f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4010f6:	4b16      	ldr	r3, [pc, #88]	; (401150 <__kernel_cos+0x240>)
  4010f8:	4f16      	ldr	r7, [pc, #88]	; (401154 <__kernel_cos+0x244>)
  4010fa:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4010fe:	2600      	movs	r6, #0
  401100:	e7ca      	b.n	401098 <__kernel_cos+0x188>
  401102:	4910      	ldr	r1, [pc, #64]	; (401144 <__kernel_cos+0x234>)
  401104:	2000      	movs	r0, #0
  401106:	b005      	add	sp, #20
  401108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40110c:	f3af 8000 	nop.w
  401110:	be8838d4 	.word	0xbe8838d4
  401114:	bda8fae9 	.word	0xbda8fae9
  401118:	bdb4b1c4 	.word	0xbdb4b1c4
  40111c:	3e21ee9e 	.word	0x3e21ee9e
  401120:	809c52ad 	.word	0x809c52ad
  401124:	3e927e4f 	.word	0x3e927e4f
  401128:	19cb1590 	.word	0x19cb1590
  40112c:	3efa01a0 	.word	0x3efa01a0
  401130:	16c15177 	.word	0x16c15177
  401134:	3f56c16c 	.word	0x3f56c16c
  401138:	5555554c 	.word	0x5555554c
  40113c:	3fa55555 	.word	0x3fa55555
  401140:	3fe00000 	.word	0x3fe00000
  401144:	3ff00000 	.word	0x3ff00000
  401148:	3fd33332 	.word	0x3fd33332
  40114c:	3fe90000 	.word	0x3fe90000
  401150:	3fe70000 	.word	0x3fe70000
  401154:	3fd20000 	.word	0x3fd20000

00401158 <__kernel_rem_pio2>:
  401158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40115c:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
  401160:	4c9c      	ldr	r4, [pc, #624]	; (4013d4 <__kernel_rem_pio2+0x27c>)
  401162:	9ea2      	ldr	r6, [sp, #648]	; 0x288
  401164:	4d9c      	ldr	r5, [pc, #624]	; (4013d8 <__kernel_rem_pio2+0x280>)
  401166:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
  40116a:	9405      	str	r4, [sp, #20]
  40116c:	4626      	mov	r6, r4
  40116e:	1ed4      	subs	r4, r2, #3
  401170:	fb85 7504 	smull	r7, r5, r5, r4
  401174:	17e4      	asrs	r4, r4, #31
  401176:	ebc4 04a5 	rsb	r4, r4, r5, asr #2
  40117a:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  40117e:	461d      	mov	r5, r3
  401180:	9308      	str	r3, [sp, #32]
  401182:	1c63      	adds	r3, r4, #1
  401184:	eba3 0383 	sub.w	r3, r3, r3, lsl #2
  401188:	3d01      	subs	r5, #1
  40118a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  40118e:	9304      	str	r3, [sp, #16]
  401190:	462b      	mov	r3, r5
  401192:	9409      	str	r4, [sp, #36]	; 0x24
  401194:	9502      	str	r5, [sp, #8]
  401196:	1b65      	subs	r5, r4, r5
  401198:	18f4      	adds	r4, r6, r3
  40119a:	9003      	str	r0, [sp, #12]
  40119c:	9106      	str	r1, [sp, #24]
  40119e:	d41a      	bmi.n	4011d6 <__kernel_rem_pio2+0x7e>
  4011a0:	442c      	add	r4, r5
  4011a2:	3401      	adds	r4, #1
  4011a4:	f10d 0878 	add.w	r8, sp, #120	; 0x78
  4011a8:	2600      	movs	r6, #0
  4011aa:	2700      	movs	r7, #0
  4011ac:	f8dd 928c 	ldr.w	r9, [sp, #652]	; 0x28c
  4011b0:	e008      	b.n	4011c4 <__kernel_rem_pio2+0x6c>
  4011b2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
  4011b6:	f000 ff37 	bl	402028 <__aeabi_i2d>
  4011ba:	3501      	adds	r5, #1
  4011bc:	42a5      	cmp	r5, r4
  4011be:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  4011c2:	d008      	beq.n	4011d6 <__kernel_rem_pio2+0x7e>
  4011c4:	2d00      	cmp	r5, #0
  4011c6:	daf4      	bge.n	4011b2 <__kernel_rem_pio2+0x5a>
  4011c8:	3501      	adds	r5, #1
  4011ca:	4630      	mov	r0, r6
  4011cc:	4639      	mov	r1, r7
  4011ce:	42a5      	cmp	r5, r4
  4011d0:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  4011d4:	d1f6      	bne.n	4011c4 <__kernel_rem_pio2+0x6c>
  4011d6:	9b05      	ldr	r3, [sp, #20]
  4011d8:	2b00      	cmp	r3, #0
  4011da:	db2e      	blt.n	40123a <__kernel_rem_pio2+0xe2>
  4011dc:	9b08      	ldr	r3, [sp, #32]
  4011de:	ea4f 09c3 	mov.w	r9, r3, lsl #3
  4011e2:	9b03      	ldr	r3, [sp, #12]
  4011e4:	f1a9 0808 	sub.w	r8, r9, #8
  4011e8:	4498      	add	r8, r3
  4011ea:	ab20      	add	r3, sp, #128	; 0x80
  4011ec:	4499      	add	r9, r3
  4011ee:	9b05      	ldr	r3, [sp, #20]
  4011f0:	aa70      	add	r2, sp, #448	; 0x1c0
  4011f2:	eb02 0bc3 	add.w	fp, r2, r3, lsl #3
  4011f6:	f50d 7adc 	add.w	sl, sp, #440	; 0x1b8
  4011fa:	9b02      	ldr	r3, [sp, #8]
  4011fc:	2b00      	cmp	r3, #0
  4011fe:	f2c0 830f 	blt.w	401820 <__kernel_rem_pio2+0x6c8>
  401202:	9b03      	ldr	r3, [sp, #12]
  401204:	464d      	mov	r5, r9
  401206:	f1a3 0408 	sub.w	r4, r3, #8
  40120a:	2600      	movs	r6, #0
  40120c:	2700      	movs	r7, #0
  40120e:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
  401212:	e9f4 0102 	ldrd	r0, r1, [r4, #8]!
  401216:	f000 ff6d 	bl	4020f4 <__aeabi_dmul>
  40121a:	4602      	mov	r2, r0
  40121c:	460b      	mov	r3, r1
  40121e:	4630      	mov	r0, r6
  401220:	4639      	mov	r1, r7
  401222:	f000 fdb5 	bl	401d90 <__adddf3>
  401226:	4544      	cmp	r4, r8
  401228:	4606      	mov	r6, r0
  40122a:	460f      	mov	r7, r1
  40122c:	d1ef      	bne.n	40120e <__kernel_rem_pio2+0xb6>
  40122e:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  401232:	45da      	cmp	sl, fp
  401234:	f109 0908 	add.w	r9, r9, #8
  401238:	d1df      	bne.n	4011fa <__kernel_rem_pio2+0xa2>
  40123a:	9805      	ldr	r0, [sp, #20]
  40123c:	9a08      	ldr	r2, [sp, #32]
  40123e:	9000      	str	r0, [sp, #0]
  401240:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
  401244:	3b01      	subs	r3, #1
  401246:	009b      	lsls	r3, r3, #2
  401248:	ac0c      	add	r4, sp, #48	; 0x30
  40124a:	1f19      	subs	r1, r3, #4
  40124c:	4423      	add	r3, r4
  40124e:	f102 5200 	add.w	r2, r2, #536870912	; 0x20000000
  401252:	930b      	str	r3, [sp, #44]	; 0x2c
  401254:	9b03      	ldr	r3, [sp, #12]
  401256:	3a01      	subs	r2, #1
  401258:	4421      	add	r1, r4
  40125a:	910a      	str	r1, [sp, #40]	; 0x28
  40125c:	eb03 0bc2 	add.w	fp, r3, r2, lsl #3
  401260:	9a00      	ldr	r2, [sp, #0]
  401262:	a998      	add	r1, sp, #608	; 0x260
  401264:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  401268:	2a00      	cmp	r2, #0
  40126a:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  40126e:	4613      	mov	r3, r2
  401270:	dd2b      	ble.n	4012ca <__kernel_rem_pio2+0x172>
  401272:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  401276:	f1a8 08a8 	sub.w	r8, r8, #168	; 0xa8
  40127a:	f10d 092c 	add.w	r9, sp, #44	; 0x2c
  40127e:	f50d 7adc 	add.w	sl, sp, #440	; 0x1b8
  401282:	2200      	movs	r2, #0
  401284:	4b55      	ldr	r3, [pc, #340]	; (4013dc <__kernel_rem_pio2+0x284>)
  401286:	4620      	mov	r0, r4
  401288:	4629      	mov	r1, r5
  40128a:	f000 ff33 	bl	4020f4 <__aeabi_dmul>
  40128e:	f001 f9cb 	bl	402628 <__aeabi_d2iz>
  401292:	f000 fec9 	bl	402028 <__aeabi_i2d>
  401296:	2200      	movs	r2, #0
  401298:	4b51      	ldr	r3, [pc, #324]	; (4013e0 <__kernel_rem_pio2+0x288>)
  40129a:	4606      	mov	r6, r0
  40129c:	460f      	mov	r7, r1
  40129e:	f000 ff29 	bl	4020f4 <__aeabi_dmul>
  4012a2:	4602      	mov	r2, r0
  4012a4:	460b      	mov	r3, r1
  4012a6:	4620      	mov	r0, r4
  4012a8:	4629      	mov	r1, r5
  4012aa:	f000 fd6f 	bl	401d8c <__aeabi_dsub>
  4012ae:	f001 f9bb 	bl	402628 <__aeabi_d2iz>
  4012b2:	e878 2302 	ldrd	r2, r3, [r8], #-8
  4012b6:	f849 0f04 	str.w	r0, [r9, #4]!
  4012ba:	4639      	mov	r1, r7
  4012bc:	4630      	mov	r0, r6
  4012be:	f000 fd67 	bl	401d90 <__adddf3>
  4012c2:	45d0      	cmp	r8, sl
  4012c4:	4604      	mov	r4, r0
  4012c6:	460d      	mov	r5, r1
  4012c8:	d1db      	bne.n	401282 <__kernel_rem_pio2+0x12a>
  4012ca:	f8dd 9010 	ldr.w	r9, [sp, #16]
  4012ce:	4620      	mov	r0, r4
  4012d0:	4629      	mov	r1, r5
  4012d2:	464a      	mov	r2, r9
  4012d4:	f000 fcd0 	bl	401c78 <scalbn>
  4012d8:	2200      	movs	r2, #0
  4012da:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  4012de:	4604      	mov	r4, r0
  4012e0:	460d      	mov	r5, r1
  4012e2:	f000 ff07 	bl	4020f4 <__aeabi_dmul>
  4012e6:	f000 fc3b 	bl	401b60 <floor>
  4012ea:	2200      	movs	r2, #0
  4012ec:	4b3d      	ldr	r3, [pc, #244]	; (4013e4 <__kernel_rem_pio2+0x28c>)
  4012ee:	f000 ff01 	bl	4020f4 <__aeabi_dmul>
  4012f2:	4602      	mov	r2, r0
  4012f4:	460b      	mov	r3, r1
  4012f6:	4620      	mov	r0, r4
  4012f8:	4629      	mov	r1, r5
  4012fa:	f000 fd47 	bl	401d8c <__aeabi_dsub>
  4012fe:	460d      	mov	r5, r1
  401300:	4604      	mov	r4, r0
  401302:	f001 f991 	bl	402628 <__aeabi_d2iz>
  401306:	4680      	mov	r8, r0
  401308:	f000 fe8e 	bl	402028 <__aeabi_i2d>
  40130c:	460b      	mov	r3, r1
  40130e:	4602      	mov	r2, r0
  401310:	4629      	mov	r1, r5
  401312:	4620      	mov	r0, r4
  401314:	f000 fd3a 	bl	401d8c <__aeabi_dsub>
  401318:	464b      	mov	r3, r9
  40131a:	2b00      	cmp	r3, #0
  40131c:	4606      	mov	r6, r0
  40131e:	460f      	mov	r7, r1
  401320:	f340 80f7 	ble.w	401512 <__kernel_rem_pio2+0x3ba>
  401324:	9a00      	ldr	r2, [sp, #0]
  401326:	a90c      	add	r1, sp, #48	; 0x30
  401328:	3a01      	subs	r2, #1
  40132a:	f1c9 0318 	rsb	r3, r9, #24
  40132e:	f851 5022 	ldr.w	r5, [r1, r2, lsl #2]
  401332:	fa45 f103 	asr.w	r1, r5, r3
  401336:	fa01 f303 	lsl.w	r3, r1, r3
  40133a:	a80c      	add	r0, sp, #48	; 0x30
  40133c:	1aeb      	subs	r3, r5, r3
  40133e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  401342:	f1c9 0517 	rsb	r5, r9, #23
  401346:	4488      	add	r8, r1
  401348:	fa43 f505 	asr.w	r5, r3, r5
  40134c:	2d00      	cmp	r5, #0
  40134e:	dd63      	ble.n	401418 <__kernel_rem_pio2+0x2c0>
  401350:	9b00      	ldr	r3, [sp, #0]
  401352:	2b00      	cmp	r3, #0
  401354:	f108 0801 	add.w	r8, r8, #1
  401358:	f340 8281 	ble.w	40185e <__kernel_rem_pio2+0x706>
  40135c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40135e:	2c00      	cmp	r4, #0
  401360:	f000 8318 	beq.w	401994 <__kernel_rem_pio2+0x83c>
  401364:	2001      	movs	r0, #1
  401366:	2300      	movs	r3, #0
  401368:	aa0c      	add	r2, sp, #48	; 0x30
  40136a:	f1c4 7480 	rsb	r4, r4, #16777216	; 0x1000000
  40136e:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
  401372:	9a00      	ldr	r2, [sp, #0]
  401374:	4282      	cmp	r2, r0
  401376:	dd19      	ble.n	4013ac <__kernel_rem_pio2+0x254>
  401378:	aa0c      	add	r2, sp, #48	; 0x30
  40137a:	ac0c      	add	r4, sp, #48	; 0x30
  40137c:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
  401380:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  401384:	1a51      	subs	r1, r2, r1
  401386:	f844 1020 	str.w	r1, [r4, r0, lsl #2]
  40138a:	9900      	ldr	r1, [sp, #0]
  40138c:	3302      	adds	r3, #2
  40138e:	4299      	cmp	r1, r3
  401390:	dd0c      	ble.n	4013ac <__kernel_rem_pio2+0x254>
  401392:	4610      	mov	r0, r2
  401394:	9a00      	ldr	r2, [sp, #0]
  401396:	a90c      	add	r1, sp, #48	; 0x30
  401398:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  40139c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  4013a0:	681a      	ldr	r2, [r3, #0]
  4013a2:	1a82      	subs	r2, r0, r2
  4013a4:	f843 2b04 	str.w	r2, [r3], #4
  4013a8:	428b      	cmp	r3, r1
  4013aa:	d1f9      	bne.n	4013a0 <__kernel_rem_pio2+0x248>
  4013ac:	9b04      	ldr	r3, [sp, #16]
  4013ae:	2b00      	cmp	r3, #0
  4013b0:	dd1a      	ble.n	4013e8 <__kernel_rem_pio2+0x290>
  4013b2:	9b04      	ldr	r3, [sp, #16]
  4013b4:	2b01      	cmp	r3, #1
  4013b6:	f04f 0401 	mov.w	r4, #1
  4013ba:	f040 8258 	bne.w	40186e <__kernel_rem_pio2+0x716>
  4013be:	9b00      	ldr	r3, [sp, #0]
  4013c0:	1e5a      	subs	r2, r3, #1
  4013c2:	ab0c      	add	r3, sp, #48	; 0x30
  4013c4:	a90c      	add	r1, sp, #48	; 0x30
  4013c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4013ca:	f3c3 0316 	ubfx	r3, r3, #0, #23
  4013ce:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  4013d2:	e258      	b.n	401886 <__kernel_rem_pio2+0x72e>
  4013d4:	00402c70 	.word	0x00402c70
  4013d8:	2aaaaaab 	.word	0x2aaaaaab
  4013dc:	3e700000 	.word	0x3e700000
  4013e0:	41700000 	.word	0x41700000
  4013e4:	40200000 	.word	0x40200000
  4013e8:	2d02      	cmp	r5, #2
  4013ea:	d115      	bne.n	401418 <__kernel_rem_pio2+0x2c0>
  4013ec:	4632      	mov	r2, r6
  4013ee:	463b      	mov	r3, r7
  4013f0:	2000      	movs	r0, #0
  4013f2:	4997      	ldr	r1, [pc, #604]	; (401650 <__kernel_rem_pio2+0x4f8>)
  4013f4:	f000 fcca 	bl	401d8c <__aeabi_dsub>
  4013f8:	4606      	mov	r6, r0
  4013fa:	460f      	mov	r7, r1
  4013fc:	9a04      	ldr	r2, [sp, #16]
  4013fe:	4994      	ldr	r1, [pc, #592]	; (401650 <__kernel_rem_pio2+0x4f8>)
  401400:	2000      	movs	r0, #0
  401402:	f000 fc39 	bl	401c78 <scalbn>
  401406:	4602      	mov	r2, r0
  401408:	460b      	mov	r3, r1
  40140a:	4630      	mov	r0, r6
  40140c:	4639      	mov	r1, r7
  40140e:	f000 fcbd 	bl	401d8c <__aeabi_dsub>
  401412:	2502      	movs	r5, #2
  401414:	4606      	mov	r6, r0
  401416:	460f      	mov	r7, r1
  401418:	2200      	movs	r2, #0
  40141a:	2300      	movs	r3, #0
  40141c:	4630      	mov	r0, r6
  40141e:	4639      	mov	r1, r7
  401420:	f001 f8d0 	bl	4025c4 <__aeabi_dcmpeq>
  401424:	2800      	cmp	r0, #0
  401426:	f000 8252 	beq.w	4018ce <__kernel_rem_pio2+0x776>
  40142a:	9a00      	ldr	r2, [sp, #0]
  40142c:	9b05      	ldr	r3, [sp, #20]
  40142e:	1e50      	subs	r0, r2, #1
  401430:	4283      	cmp	r3, r0
  401432:	dc0f      	bgt.n	401454 <__kernel_rem_pio2+0x2fc>
  401434:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
  401438:	3b01      	subs	r3, #1
  40143a:	aa0c      	add	r2, sp, #48	; 0x30
  40143c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40143e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401442:	2200      	movs	r2, #0
  401444:	f853 1904 	ldr.w	r1, [r3], #-4
  401448:	42a3      	cmp	r3, r4
  40144a:	ea42 0201 	orr.w	r2, r2, r1
  40144e:	d1f9      	bne.n	401444 <__kernel_rem_pio2+0x2ec>
  401450:	2a00      	cmp	r2, #0
  401452:	d16f      	bne.n	401534 <__kernel_rem_pio2+0x3dc>
  401454:	9b05      	ldr	r3, [sp, #20]
  401456:	aa0c      	add	r2, sp, #48	; 0x30
  401458:	3b01      	subs	r3, #1
  40145a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40145e:	2b00      	cmp	r3, #0
  401460:	f040 8233 	bne.w	4018ca <__kernel_rem_pio2+0x772>
  401464:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401466:	2301      	movs	r3, #1
  401468:	f852 1904 	ldr.w	r1, [r2], #-4
  40146c:	3301      	adds	r3, #1
  40146e:	2900      	cmp	r1, #0
  401470:	d0fa      	beq.n	401468 <__kernel_rem_pio2+0x310>
  401472:	9a00      	ldr	r2, [sp, #0]
  401474:	18d3      	adds	r3, r2, r3
  401476:	f102 0a01 	add.w	sl, r2, #1
  40147a:	459a      	cmp	sl, r3
  40147c:	9307      	str	r3, [sp, #28]
  40147e:	dc3d      	bgt.n	4014fc <__kernel_rem_pio2+0x3a4>
  401480:	9b00      	ldr	r3, [sp, #0]
  401482:	9908      	ldr	r1, [sp, #32]
  401484:	9a09      	ldr	r2, [sp, #36]	; 0x24
  401486:	440b      	add	r3, r1
  401488:	9907      	ldr	r1, [sp, #28]
  40148a:	eb0a 0802 	add.w	r8, sl, r2
  40148e:	4699      	mov	r9, r3
  401490:	ab20      	add	r3, sp, #128	; 0x80
  401492:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
  401496:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
  40149a:	188b      	adds	r3, r1, r2
  40149c:	9aa3      	ldr	r2, [sp, #652]	; 0x28c
  40149e:	f108 38ff 	add.w	r8, r8, #4294967295
  4014a2:	eb02 0888 	add.w	r8, r2, r8, lsl #2
  4014a6:	aa70      	add	r2, sp, #448	; 0x1c0
  4014a8:	eb02 0aca 	add.w	sl, r2, sl, lsl #3
  4014ac:	9aa3      	ldr	r2, [sp, #652]	; 0x28c
  4014ae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4014b2:	9300      	str	r3, [sp, #0]
  4014b4:	f858 0f04 	ldr.w	r0, [r8, #4]!
  4014b8:	f000 fdb6 	bl	402028 <__aeabi_i2d>
  4014bc:	9b02      	ldr	r3, [sp, #8]
  4014be:	2b00      	cmp	r3, #0
  4014c0:	e8e9 0102 	strd	r0, r1, [r9], #8
  4014c4:	db1d      	blt.n	401502 <__kernel_rem_pio2+0x3aa>
  4014c6:	9b03      	ldr	r3, [sp, #12]
  4014c8:	464d      	mov	r5, r9
  4014ca:	f1a3 0408 	sub.w	r4, r3, #8
  4014ce:	2600      	movs	r6, #0
  4014d0:	2700      	movs	r7, #0
  4014d2:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
  4014d6:	e9f4 0102 	ldrd	r0, r1, [r4, #8]!
  4014da:	f000 fe0b 	bl	4020f4 <__aeabi_dmul>
  4014de:	4602      	mov	r2, r0
  4014e0:	460b      	mov	r3, r1
  4014e2:	4630      	mov	r0, r6
  4014e4:	4639      	mov	r1, r7
  4014e6:	f000 fc53 	bl	401d90 <__adddf3>
  4014ea:	455c      	cmp	r4, fp
  4014ec:	4606      	mov	r6, r0
  4014ee:	460f      	mov	r7, r1
  4014f0:	d1ef      	bne.n	4014d2 <__kernel_rem_pio2+0x37a>
  4014f2:	9b00      	ldr	r3, [sp, #0]
  4014f4:	4598      	cmp	r8, r3
  4014f6:	e8ea 6702 	strd	r6, r7, [sl], #8
  4014fa:	d1db      	bne.n	4014b4 <__kernel_rem_pio2+0x35c>
  4014fc:	9b07      	ldr	r3, [sp, #28]
  4014fe:	9300      	str	r3, [sp, #0]
  401500:	e6ae      	b.n	401260 <__kernel_rem_pio2+0x108>
  401502:	9b00      	ldr	r3, [sp, #0]
  401504:	2600      	movs	r6, #0
  401506:	2700      	movs	r7, #0
  401508:	4598      	cmp	r8, r3
  40150a:	e8ea 6702 	strd	r6, r7, [sl], #8
  40150e:	d1d1      	bne.n	4014b4 <__kernel_rem_pio2+0x35c>
  401510:	e7f4      	b.n	4014fc <__kernel_rem_pio2+0x3a4>
  401512:	d106      	bne.n	401522 <__kernel_rem_pio2+0x3ca>
  401514:	9b00      	ldr	r3, [sp, #0]
  401516:	aa0c      	add	r2, sp, #48	; 0x30
  401518:	3b01      	subs	r3, #1
  40151a:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
  40151e:	15ed      	asrs	r5, r5, #23
  401520:	e714      	b.n	40134c <__kernel_rem_pio2+0x1f4>
  401522:	2200      	movs	r2, #0
  401524:	4b4b      	ldr	r3, [pc, #300]	; (401654 <__kernel_rem_pio2+0x4fc>)
  401526:	f001 f86b 	bl	402600 <__aeabi_dcmpge>
  40152a:	2800      	cmp	r0, #0
  40152c:	f040 8182 	bne.w	401834 <__kernel_rem_pio2+0x6dc>
  401530:	4605      	mov	r5, r0
  401532:	e771      	b.n	401418 <__kernel_rem_pio2+0x2c0>
  401534:	a90c      	add	r1, sp, #48	; 0x30
  401536:	9502      	str	r5, [sp, #8]
  401538:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
  40153c:	9904      	ldr	r1, [sp, #16]
  40153e:	f8cd 801c 	str.w	r8, [sp, #28]
  401542:	3918      	subs	r1, #24
  401544:	4602      	mov	r2, r0
  401546:	9000      	str	r0, [sp, #0]
  401548:	9104      	str	r1, [sp, #16]
  40154a:	b96b      	cbnz	r3, 401568 <__kernel_rem_pio2+0x410>
  40154c:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
  401550:	3b01      	subs	r3, #1
  401552:	a80c      	add	r0, sp, #48	; 0x30
  401554:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  401558:	f853 0904 	ldr.w	r0, [r3], #-4
  40155c:	3a01      	subs	r2, #1
  40155e:	3918      	subs	r1, #24
  401560:	2800      	cmp	r0, #0
  401562:	d0f9      	beq.n	401558 <__kernel_rem_pio2+0x400>
  401564:	9200      	str	r2, [sp, #0]
  401566:	9104      	str	r1, [sp, #16]
  401568:	9a04      	ldr	r2, [sp, #16]
  40156a:	4939      	ldr	r1, [pc, #228]	; (401650 <__kernel_rem_pio2+0x4f8>)
  40156c:	2000      	movs	r0, #0
  40156e:	f000 fb83 	bl	401c78 <scalbn>
  401572:	9b00      	ldr	r3, [sp, #0]
  401574:	2b00      	cmp	r3, #0
  401576:	4604      	mov	r4, r0
  401578:	460d      	mov	r5, r1
  40157a:	f2c0 8203 	blt.w	401984 <__kernel_rem_pio2+0x82c>
  40157e:	00da      	lsls	r2, r3, #3
  401580:	a970      	add	r1, sp, #448	; 0x1c0
  401582:	eb01 0b02 	add.w	fp, r1, r2
  401586:	9204      	str	r2, [sp, #16]
  401588:	aa0c      	add	r2, sp, #48	; 0x30
  40158a:	eb02 0683 	add.w	r6, r2, r3, lsl #2
  40158e:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 401658 <__kernel_rem_pio2+0x500>
  401592:	f10b 0708 	add.w	r7, fp, #8
  401596:	3604      	adds	r6, #4
  401598:	f04f 0800 	mov.w	r8, #0
  40159c:	f856 0d04 	ldr.w	r0, [r6, #-4]!
  4015a0:	f000 fd42 	bl	402028 <__aeabi_i2d>
  4015a4:	4622      	mov	r2, r4
  4015a6:	462b      	mov	r3, r5
  4015a8:	f000 fda4 	bl	4020f4 <__aeabi_dmul>
  4015ac:	464b      	mov	r3, r9
  4015ae:	e967 0102 	strd	r0, r1, [r7, #-8]!
  4015b2:	4642      	mov	r2, r8
  4015b4:	4620      	mov	r0, r4
  4015b6:	4629      	mov	r1, r5
  4015b8:	f000 fd9c 	bl	4020f4 <__aeabi_dmul>
  4015bc:	ab0c      	add	r3, sp, #48	; 0x30
  4015be:	429e      	cmp	r6, r3
  4015c0:	4604      	mov	r4, r0
  4015c2:	460d      	mov	r5, r1
  4015c4:	d1ea      	bne.n	40159c <__kernel_rem_pio2+0x444>
  4015c6:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  4015ca:	f8cd a00c 	str.w	sl, [sp, #12]
  4015ce:	f8dd a014 	ldr.w	sl, [sp, #20]
  4015d2:	f04f 0900 	mov.w	r9, #0
  4015d6:	f1ba 0f00 	cmp.w	sl, #0
  4015da:	f2c0 813d 	blt.w	401858 <__kernel_rem_pio2+0x700>
  4015de:	f8df 807c 	ldr.w	r8, [pc, #124]	; 40165c <__kernel_rem_pio2+0x504>
  4015e2:	465d      	mov	r5, fp
  4015e4:	a118      	add	r1, pc, #96	; (adr r1, 401648 <__kernel_rem_pio2+0x4f0>)
  4015e6:	e9d1 0100 	ldrd	r0, r1, [r1]
  4015ea:	2600      	movs	r6, #0
  4015ec:	2700      	movs	r7, #0
  4015ee:	2400      	movs	r4, #0
  4015f0:	e003      	b.n	4015fa <__kernel_rem_pio2+0x4a2>
  4015f2:	454c      	cmp	r4, r9
  4015f4:	dc10      	bgt.n	401618 <__kernel_rem_pio2+0x4c0>
  4015f6:	e8f8 0102 	ldrd	r0, r1, [r8], #8
  4015fa:	e8f5 2302 	ldrd	r2, r3, [r5], #8
  4015fe:	f000 fd79 	bl	4020f4 <__aeabi_dmul>
  401602:	4602      	mov	r2, r0
  401604:	460b      	mov	r3, r1
  401606:	4630      	mov	r0, r6
  401608:	4639      	mov	r1, r7
  40160a:	f000 fbc1 	bl	401d90 <__adddf3>
  40160e:	3401      	adds	r4, #1
  401610:	45a2      	cmp	sl, r4
  401612:	4606      	mov	r6, r0
  401614:	460f      	mov	r7, r1
  401616:	daec      	bge.n	4015f2 <__kernel_rem_pio2+0x49a>
  401618:	9b03      	ldr	r3, [sp, #12]
  40161a:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  40161e:	f1ab 0b08 	sub.w	fp, fp, #8
  401622:	e9c3 6700 	strd	r6, r7, [r3]
  401626:	ab6e      	add	r3, sp, #440	; 0x1b8
  401628:	455b      	cmp	r3, fp
  40162a:	f109 0901 	add.w	r9, r9, #1
  40162e:	d1d2      	bne.n	4015d6 <__kernel_rem_pio2+0x47e>
  401630:	9ba2      	ldr	r3, [sp, #648]	; 0x288
  401632:	f8dd a00c 	ldr.w	sl, [sp, #12]
  401636:	2b03      	cmp	r3, #3
  401638:	f200 808b 	bhi.w	401752 <__kernel_rem_pio2+0x5fa>
  40163c:	e8df f013 	tbh	[pc, r3, lsl #1]
  401640:	009000d1 	.word	0x009000d1
  401644:	00100090 	.word	0x00100090
  401648:	40000000 	.word	0x40000000
  40164c:	3ff921fb 	.word	0x3ff921fb
  401650:	3ff00000 	.word	0x3ff00000
  401654:	3fe00000 	.word	0x3fe00000
  401658:	3e700000 	.word	0x3e700000
  40165c:	00402c38 	.word	0x00402c38
  401660:	9b00      	ldr	r3, [sp, #0]
  401662:	2b00      	cmp	r3, #0
  401664:	f340 81a4 	ble.w	4019b0 <__kernel_rem_pio2+0x858>
  401668:	9b04      	ldr	r3, [sp, #16]
  40166a:	eb0a 0803 	add.w	r8, sl, r3
  40166e:	e9d8 6700 	ldrd	r6, r7, [r8]
  401672:	46d3      	mov	fp, sl
  401674:	e958 9a02 	ldrd	r9, sl, [r8, #-8]
  401678:	4632      	mov	r2, r6
  40167a:	463b      	mov	r3, r7
  40167c:	4648      	mov	r0, r9
  40167e:	4651      	mov	r1, sl
  401680:	f000 fb86 	bl	401d90 <__adddf3>
  401684:	4604      	mov	r4, r0
  401686:	460d      	mov	r5, r1
  401688:	4602      	mov	r2, r0
  40168a:	460b      	mov	r3, r1
  40168c:	4648      	mov	r0, r9
  40168e:	4651      	mov	r1, sl
  401690:	f000 fb7c 	bl	401d8c <__aeabi_dsub>
  401694:	4632      	mov	r2, r6
  401696:	463b      	mov	r3, r7
  401698:	f000 fb7a 	bl	401d90 <__adddf3>
  40169c:	e9c8 0100 	strd	r0, r1, [r8]
  4016a0:	e968 4502 	strd	r4, r5, [r8, #-8]!
  4016a4:	45c3      	cmp	fp, r8
  4016a6:	4626      	mov	r6, r4
  4016a8:	462f      	mov	r7, r5
  4016aa:	d1e3      	bne.n	401674 <__kernel_rem_pio2+0x51c>
  4016ac:	9b00      	ldr	r3, [sp, #0]
  4016ae:	2b01      	cmp	r3, #1
  4016b0:	46da      	mov	sl, fp
  4016b2:	f340 817d 	ble.w	4019b0 <__kernel_rem_pio2+0x858>
  4016b6:	9b04      	ldr	r3, [sp, #16]
  4016b8:	445b      	add	r3, fp
  4016ba:	e9d3 6700 	ldrd	r6, r7, [r3]
  4016be:	4698      	mov	r8, r3
  4016c0:	4699      	mov	r9, r3
  4016c2:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
  4016c6:	e959 3402 	ldrd	r3, r4, [r9, #-8]
  4016ca:	4632      	mov	r2, r6
  4016cc:	4618      	mov	r0, r3
  4016ce:	4621      	mov	r1, r4
  4016d0:	463b      	mov	r3, r7
  4016d2:	e9cd 0100 	strd	r0, r1, [sp]
  4016d6:	f000 fb5b 	bl	401d90 <__adddf3>
  4016da:	4604      	mov	r4, r0
  4016dc:	460d      	mov	r5, r1
  4016de:	4602      	mov	r2, r0
  4016e0:	460b      	mov	r3, r1
  4016e2:	e9dd 0100 	ldrd	r0, r1, [sp]
  4016e6:	f000 fb51 	bl	401d8c <__aeabi_dsub>
  4016ea:	4632      	mov	r2, r6
  4016ec:	463b      	mov	r3, r7
  4016ee:	f000 fb4f 	bl	401d90 <__adddf3>
  4016f2:	e9c9 0100 	strd	r0, r1, [r9]
  4016f6:	e969 4502 	strd	r4, r5, [r9, #-8]!
  4016fa:	45cb      	cmp	fp, r9
  4016fc:	4626      	mov	r6, r4
  4016fe:	462f      	mov	r7, r5
  401700:	d1e1      	bne.n	4016c6 <__kernel_rem_pio2+0x56e>
  401702:	2300      	movs	r3, #0
  401704:	f108 0808 	add.w	r8, r8, #8
  401708:	461d      	mov	r5, r3
  40170a:	ac4c      	add	r4, sp, #304	; 0x130
  40170c:	4618      	mov	r0, r3
  40170e:	4629      	mov	r1, r5
  401710:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
  401714:	f000 fb3c 	bl	401d90 <__adddf3>
  401718:	4544      	cmp	r4, r8
  40171a:	4603      	mov	r3, r0
  40171c:	460d      	mov	r5, r1
  40171e:	d1f5      	bne.n	40170c <__kernel_rem_pio2+0x5b4>
  401720:	9a02      	ldr	r2, [sp, #8]
  401722:	2a00      	cmp	r2, #0
  401724:	f000 8120 	beq.w	401968 <__kernel_rem_pio2+0x810>
  401728:	f8da 4004 	ldr.w	r4, [sl, #4]
  40172c:	f8da 200c 	ldr.w	r2, [sl, #12]
  401730:	9f06      	ldr	r7, [sp, #24]
  401732:	f8da 1000 	ldr.w	r1, [sl]
  401736:	f8da 0008 	ldr.w	r0, [sl, #8]
  40173a:	613b      	str	r3, [r7, #16]
  40173c:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  401740:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  401744:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  401748:	617d      	str	r5, [r7, #20]
  40174a:	607c      	str	r4, [r7, #4]
  40174c:	60fa      	str	r2, [r7, #12]
  40174e:	6039      	str	r1, [r7, #0]
  401750:	60b8      	str	r0, [r7, #8]
  401752:	9b07      	ldr	r3, [sp, #28]
  401754:	f003 0007 	and.w	r0, r3, #7
  401758:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  40175c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401760:	9c04      	ldr	r4, [sp, #16]
  401762:	2600      	movs	r6, #0
  401764:	3408      	adds	r4, #8
  401766:	4454      	add	r4, sl
  401768:	4633      	mov	r3, r6
  40176a:	4630      	mov	r0, r6
  40176c:	4619      	mov	r1, r3
  40176e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  401772:	f000 fb0d 	bl	401d90 <__adddf3>
  401776:	4554      	cmp	r4, sl
  401778:	4606      	mov	r6, r0
  40177a:	460b      	mov	r3, r1
  40177c:	d1f5      	bne.n	40176a <__kernel_rem_pio2+0x612>
  40177e:	9a02      	ldr	r2, [sp, #8]
  401780:	4630      	mov	r0, r6
  401782:	4619      	mov	r1, r3
  401784:	2a00      	cmp	r2, #0
  401786:	f000 80da 	beq.w	40193e <__kernel_rem_pio2+0x7e6>
  40178a:	9806      	ldr	r0, [sp, #24]
  40178c:	f103 4400 	add.w	r4, r3, #2147483648	; 0x80000000
  401790:	4632      	mov	r2, r6
  401792:	6044      	str	r4, [r0, #4]
  401794:	6006      	str	r6, [r0, #0]
  401796:	e9da 0100 	ldrd	r0, r1, [sl]
  40179a:	f000 faf7 	bl	401d8c <__aeabi_dsub>
  40179e:	460b      	mov	r3, r1
  4017a0:	9900      	ldr	r1, [sp, #0]
  4017a2:	2900      	cmp	r1, #0
  4017a4:	4602      	mov	r2, r0
  4017a6:	dd0e      	ble.n	4017c6 <__kernel_rem_pio2+0x66e>
  4017a8:	2401      	movs	r4, #1
  4017aa:	4610      	mov	r0, r2
  4017ac:	4619      	mov	r1, r3
  4017ae:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  4017b2:	f000 faed 	bl	401d90 <__adddf3>
  4017b6:	460b      	mov	r3, r1
  4017b8:	9900      	ldr	r1, [sp, #0]
  4017ba:	3401      	adds	r4, #1
  4017bc:	42a1      	cmp	r1, r4
  4017be:	4602      	mov	r2, r0
  4017c0:	daf3      	bge.n	4017aa <__kernel_rem_pio2+0x652>
  4017c2:	9902      	ldr	r1, [sp, #8]
  4017c4:	b109      	cbz	r1, 4017ca <__kernel_rem_pio2+0x672>
  4017c6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  4017ca:	4619      	mov	r1, r3
  4017cc:	9b06      	ldr	r3, [sp, #24]
  4017ce:	4610      	mov	r0, r2
  4017d0:	e9c3 0102 	strd	r0, r1, [r3, #8]
  4017d4:	9b07      	ldr	r3, [sp, #28]
  4017d6:	f003 0007 	and.w	r0, r3, #7
  4017da:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  4017de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4017e2:	9c04      	ldr	r4, [sp, #16]
  4017e4:	2200      	movs	r2, #0
  4017e6:	3408      	adds	r4, #8
  4017e8:	4454      	add	r4, sl
  4017ea:	4613      	mov	r3, r2
  4017ec:	4610      	mov	r0, r2
  4017ee:	4619      	mov	r1, r3
  4017f0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  4017f4:	f000 facc 	bl	401d90 <__adddf3>
  4017f8:	45a2      	cmp	sl, r4
  4017fa:	4602      	mov	r2, r0
  4017fc:	460b      	mov	r3, r1
  4017fe:	d1f5      	bne.n	4017ec <__kernel_rem_pio2+0x694>
  401800:	9902      	ldr	r1, [sp, #8]
  401802:	b109      	cbz	r1, 401808 <__kernel_rem_pio2+0x6b0>
  401804:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  401808:	4619      	mov	r1, r3
  40180a:	9b06      	ldr	r3, [sp, #24]
  40180c:	4610      	mov	r0, r2
  40180e:	e9c3 0100 	strd	r0, r1, [r3]
  401812:	9b07      	ldr	r3, [sp, #28]
  401814:	f003 0007 	and.w	r0, r3, #7
  401818:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  40181c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401820:	2600      	movs	r6, #0
  401822:	2700      	movs	r7, #0
  401824:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  401828:	45da      	cmp	sl, fp
  40182a:	f109 0908 	add.w	r9, r9, #8
  40182e:	f47f ace4 	bne.w	4011fa <__kernel_rem_pio2+0xa2>
  401832:	e502      	b.n	40123a <__kernel_rem_pio2+0xe2>
  401834:	9b00      	ldr	r3, [sp, #0]
  401836:	2b00      	cmp	r3, #0
  401838:	f108 0801 	add.w	r8, r8, #1
  40183c:	bfc8      	it	gt
  40183e:	2502      	movgt	r5, #2
  401840:	f73f ad8c 	bgt.w	40135c <__kernel_rem_pio2+0x204>
  401844:	4632      	mov	r2, r6
  401846:	463b      	mov	r3, r7
  401848:	2000      	movs	r0, #0
  40184a:	4963      	ldr	r1, [pc, #396]	; (4019d8 <__kernel_rem_pio2+0x880>)
  40184c:	f000 fa9e 	bl	401d8c <__aeabi_dsub>
  401850:	2502      	movs	r5, #2
  401852:	4606      	mov	r6, r0
  401854:	460f      	mov	r7, r1
  401856:	e5df      	b.n	401418 <__kernel_rem_pio2+0x2c0>
  401858:	2600      	movs	r6, #0
  40185a:	2700      	movs	r7, #0
  40185c:	e6dc      	b.n	401618 <__kernel_rem_pio2+0x4c0>
  40185e:	9b04      	ldr	r3, [sp, #16]
  401860:	2b00      	cmp	r3, #0
  401862:	dd26      	ble.n	4018b2 <__kernel_rem_pio2+0x75a>
  401864:	2400      	movs	r4, #0
  401866:	9b04      	ldr	r3, [sp, #16]
  401868:	2b01      	cmp	r3, #1
  40186a:	f43f ada8 	beq.w	4013be <__kernel_rem_pio2+0x266>
  40186e:	2b02      	cmp	r3, #2
  401870:	d109      	bne.n	401886 <__kernel_rem_pio2+0x72e>
  401872:	9b00      	ldr	r3, [sp, #0]
  401874:	1e5a      	subs	r2, r3, #1
  401876:	ab0c      	add	r3, sp, #48	; 0x30
  401878:	a90c      	add	r1, sp, #48	; 0x30
  40187a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40187e:	f3c3 0315 	ubfx	r3, r3, #0, #22
  401882:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  401886:	2d02      	cmp	r5, #2
  401888:	f47f adc6 	bne.w	401418 <__kernel_rem_pio2+0x2c0>
  40188c:	4632      	mov	r2, r6
  40188e:	463b      	mov	r3, r7
  401890:	2000      	movs	r0, #0
  401892:	4951      	ldr	r1, [pc, #324]	; (4019d8 <__kernel_rem_pio2+0x880>)
  401894:	f000 fa7a 	bl	401d8c <__aeabi_dsub>
  401898:	4606      	mov	r6, r0
  40189a:	460f      	mov	r7, r1
  40189c:	2c00      	cmp	r4, #0
  40189e:	f43f adbb 	beq.w	401418 <__kernel_rem_pio2+0x2c0>
  4018a2:	e5ab      	b.n	4013fc <__kernel_rem_pio2+0x2a4>
  4018a4:	9900      	ldr	r1, [sp, #0]
  4018a6:	3301      	adds	r3, #1
  4018a8:	4299      	cmp	r1, r3
  4018aa:	d178      	bne.n	40199e <__kernel_rem_pio2+0x846>
  4018ac:	9b04      	ldr	r3, [sp, #16]
  4018ae:	2b00      	cmp	r3, #0
  4018b0:	dcd9      	bgt.n	401866 <__kernel_rem_pio2+0x70e>
  4018b2:	2d02      	cmp	r5, #2
  4018b4:	f47f adb0 	bne.w	401418 <__kernel_rem_pio2+0x2c0>
  4018b8:	4632      	mov	r2, r6
  4018ba:	463b      	mov	r3, r7
  4018bc:	2000      	movs	r0, #0
  4018be:	4946      	ldr	r1, [pc, #280]	; (4019d8 <__kernel_rem_pio2+0x880>)
  4018c0:	f000 fa64 	bl	401d8c <__aeabi_dsub>
  4018c4:	4606      	mov	r6, r0
  4018c6:	460f      	mov	r7, r1
  4018c8:	e5a6      	b.n	401418 <__kernel_rem_pio2+0x2c0>
  4018ca:	2301      	movs	r3, #1
  4018cc:	e5d1      	b.n	401472 <__kernel_rem_pio2+0x31a>
  4018ce:	4639      	mov	r1, r7
  4018d0:	9f04      	ldr	r7, [sp, #16]
  4018d2:	9502      	str	r5, [sp, #8]
  4018d4:	427a      	negs	r2, r7
  4018d6:	4630      	mov	r0, r6
  4018d8:	f8cd 801c 	str.w	r8, [sp, #28]
  4018dc:	f000 f9cc 	bl	401c78 <scalbn>
  4018e0:	2200      	movs	r2, #0
  4018e2:	4b3e      	ldr	r3, [pc, #248]	; (4019dc <__kernel_rem_pio2+0x884>)
  4018e4:	4604      	mov	r4, r0
  4018e6:	460d      	mov	r5, r1
  4018e8:	f000 fe8a 	bl	402600 <__aeabi_dcmpge>
  4018ec:	2800      	cmp	r0, #0
  4018ee:	d062      	beq.n	4019b6 <__kernel_rem_pio2+0x85e>
  4018f0:	2200      	movs	r2, #0
  4018f2:	4b3b      	ldr	r3, [pc, #236]	; (4019e0 <__kernel_rem_pio2+0x888>)
  4018f4:	4620      	mov	r0, r4
  4018f6:	4629      	mov	r1, r5
  4018f8:	f000 fbfc 	bl	4020f4 <__aeabi_dmul>
  4018fc:	f000 fe94 	bl	402628 <__aeabi_d2iz>
  401900:	4606      	mov	r6, r0
  401902:	f000 fb91 	bl	402028 <__aeabi_i2d>
  401906:	2200      	movs	r2, #0
  401908:	4b34      	ldr	r3, [pc, #208]	; (4019dc <__kernel_rem_pio2+0x884>)
  40190a:	f000 fbf3 	bl	4020f4 <__aeabi_dmul>
  40190e:	4602      	mov	r2, r0
  401910:	460b      	mov	r3, r1
  401912:	4620      	mov	r0, r4
  401914:	4629      	mov	r1, r5
  401916:	f000 fa39 	bl	401d8c <__aeabi_dsub>
  40191a:	f000 fe85 	bl	402628 <__aeabi_d2iz>
  40191e:	9900      	ldr	r1, [sp, #0]
  401920:	460b      	mov	r3, r1
  401922:	3301      	adds	r3, #1
  401924:	461a      	mov	r2, r3
  401926:	9300      	str	r3, [sp, #0]
  401928:	463b      	mov	r3, r7
  40192a:	3318      	adds	r3, #24
  40192c:	9304      	str	r3, [sp, #16]
  40192e:	460b      	mov	r3, r1
  401930:	a90c      	add	r1, sp, #48	; 0x30
  401932:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  401936:	4613      	mov	r3, r2
  401938:	f841 6023 	str.w	r6, [r1, r3, lsl #2]
  40193c:	e614      	b.n	401568 <__kernel_rem_pio2+0x410>
  40193e:	9b06      	ldr	r3, [sp, #24]
  401940:	4632      	mov	r2, r6
  401942:	e9c3 0100 	strd	r0, r1, [r3]
  401946:	460b      	mov	r3, r1
  401948:	e9da 0100 	ldrd	r0, r1, [sl]
  40194c:	f000 fa1e 	bl	401d8c <__aeabi_dsub>
  401950:	460b      	mov	r3, r1
  401952:	9900      	ldr	r1, [sp, #0]
  401954:	2900      	cmp	r1, #0
  401956:	4602      	mov	r2, r0
  401958:	f73f af26 	bgt.w	4017a8 <__kernel_rem_pio2+0x650>
  40195c:	4619      	mov	r1, r3
  40195e:	9b06      	ldr	r3, [sp, #24]
  401960:	4610      	mov	r0, r2
  401962:	e9c3 0102 	strd	r0, r1, [r3, #8]
  401966:	e735      	b.n	4017d4 <__kernel_rem_pio2+0x67c>
  401968:	4618      	mov	r0, r3
  40196a:	4629      	mov	r1, r5
  40196c:	e9da 2300 	ldrd	r2, r3, [sl]
  401970:	e9da 4502 	ldrd	r4, r5, [sl, #8]
  401974:	9f06      	ldr	r7, [sp, #24]
  401976:	e9c7 0104 	strd	r0, r1, [r7, #16]
  40197a:	e9c7 2300 	strd	r2, r3, [r7]
  40197e:	e9c7 4502 	strd	r4, r5, [r7, #8]
  401982:	e6e6      	b.n	401752 <__kernel_rem_pio2+0x5fa>
  401984:	9ba2      	ldr	r3, [sp, #648]	; 0x288
  401986:	2b03      	cmp	r3, #3
  401988:	f63f aee3 	bhi.w	401752 <__kernel_rem_pio2+0x5fa>
  40198c:	e8df f003 	tbb	[pc, r3]
  401990:	0e1c1c21 	.word	0x0e1c1c21
  401994:	9b00      	ldr	r3, [sp, #0]
  401996:	2b01      	cmp	r3, #1
  401998:	dd88      	ble.n	4018ac <__kernel_rem_pio2+0x754>
  40199a:	aa0c      	add	r2, sp, #48	; 0x30
  40199c:	2301      	movs	r3, #1
  40199e:	f852 4f04 	ldr.w	r4, [r2, #4]!
  4019a2:	2c00      	cmp	r4, #0
  4019a4:	f43f af7e 	beq.w	4018a4 <__kernel_rem_pio2+0x74c>
  4019a8:	1c58      	adds	r0, r3, #1
  4019aa:	e4dd      	b.n	401368 <__kernel_rem_pio2+0x210>
  4019ac:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  4019b0:	2300      	movs	r3, #0
  4019b2:	461d      	mov	r5, r3
  4019b4:	e6b4      	b.n	401720 <__kernel_rem_pio2+0x5c8>
  4019b6:	4629      	mov	r1, r5
  4019b8:	4620      	mov	r0, r4
  4019ba:	f000 fe35 	bl	402628 <__aeabi_d2iz>
  4019be:	9a00      	ldr	r2, [sp, #0]
  4019c0:	a90c      	add	r1, sp, #48	; 0x30
  4019c2:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
  4019c6:	e5cf      	b.n	401568 <__kernel_rem_pio2+0x410>
  4019c8:	2600      	movs	r6, #0
  4019ca:	4633      	mov	r3, r6
  4019cc:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  4019d0:	e6d5      	b.n	40177e <__kernel_rem_pio2+0x626>
  4019d2:	2200      	movs	r2, #0
  4019d4:	4613      	mov	r3, r2
  4019d6:	e713      	b.n	401800 <__kernel_rem_pio2+0x6a8>
  4019d8:	3ff00000 	.word	0x3ff00000
  4019dc:	41700000 	.word	0x41700000
  4019e0:	3e700000 	.word	0x3e700000
  4019e4:	00000000 	.word	0x00000000

004019e8 <__kernel_sin>:
  4019e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4019ec:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  4019f0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  4019f4:	b085      	sub	sp, #20
  4019f6:	460c      	mov	r4, r1
  4019f8:	4690      	mov	r8, r2
  4019fa:	4699      	mov	r9, r3
  4019fc:	4605      	mov	r5, r0
  4019fe:	da04      	bge.n	401a0a <__kernel_sin+0x22>
  401a00:	f000 fe12 	bl	402628 <__aeabi_d2iz>
  401a04:	2800      	cmp	r0, #0
  401a06:	f000 8085 	beq.w	401b14 <__kernel_sin+0x12c>
  401a0a:	462a      	mov	r2, r5
  401a0c:	4623      	mov	r3, r4
  401a0e:	4628      	mov	r0, r5
  401a10:	4621      	mov	r1, r4
  401a12:	f000 fb6f 	bl	4020f4 <__aeabi_dmul>
  401a16:	4606      	mov	r6, r0
  401a18:	460f      	mov	r7, r1
  401a1a:	4602      	mov	r2, r0
  401a1c:	460b      	mov	r3, r1
  401a1e:	4628      	mov	r0, r5
  401a20:	4621      	mov	r1, r4
  401a22:	f000 fb67 	bl	4020f4 <__aeabi_dmul>
  401a26:	a33e      	add	r3, pc, #248	; (adr r3, 401b20 <__kernel_sin+0x138>)
  401a28:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a2c:	4682      	mov	sl, r0
  401a2e:	468b      	mov	fp, r1
  401a30:	4630      	mov	r0, r6
  401a32:	4639      	mov	r1, r7
  401a34:	f000 fb5e 	bl	4020f4 <__aeabi_dmul>
  401a38:	a33b      	add	r3, pc, #236	; (adr r3, 401b28 <__kernel_sin+0x140>)
  401a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a3e:	f000 f9a5 	bl	401d8c <__aeabi_dsub>
  401a42:	4632      	mov	r2, r6
  401a44:	463b      	mov	r3, r7
  401a46:	f000 fb55 	bl	4020f4 <__aeabi_dmul>
  401a4a:	a339      	add	r3, pc, #228	; (adr r3, 401b30 <__kernel_sin+0x148>)
  401a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a50:	f000 f99e 	bl	401d90 <__adddf3>
  401a54:	4632      	mov	r2, r6
  401a56:	463b      	mov	r3, r7
  401a58:	f000 fb4c 	bl	4020f4 <__aeabi_dmul>
  401a5c:	a336      	add	r3, pc, #216	; (adr r3, 401b38 <__kernel_sin+0x150>)
  401a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a62:	f000 f993 	bl	401d8c <__aeabi_dsub>
  401a66:	4632      	mov	r2, r6
  401a68:	463b      	mov	r3, r7
  401a6a:	f000 fb43 	bl	4020f4 <__aeabi_dmul>
  401a6e:	a334      	add	r3, pc, #208	; (adr r3, 401b40 <__kernel_sin+0x158>)
  401a70:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a74:	f000 f98c 	bl	401d90 <__adddf3>
  401a78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401a7a:	e9cd 0100 	strd	r0, r1, [sp]
  401a7e:	b39b      	cbz	r3, 401ae8 <__kernel_sin+0x100>
  401a80:	2200      	movs	r2, #0
  401a82:	4b33      	ldr	r3, [pc, #204]	; (401b50 <__kernel_sin+0x168>)
  401a84:	4640      	mov	r0, r8
  401a86:	4649      	mov	r1, r9
  401a88:	f000 fb34 	bl	4020f4 <__aeabi_dmul>
  401a8c:	e9dd 2300 	ldrd	r2, r3, [sp]
  401a90:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401a94:	4650      	mov	r0, sl
  401a96:	4659      	mov	r1, fp
  401a98:	f000 fb2c 	bl	4020f4 <__aeabi_dmul>
  401a9c:	4602      	mov	r2, r0
  401a9e:	460b      	mov	r3, r1
  401aa0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401aa4:	f000 f972 	bl	401d8c <__aeabi_dsub>
  401aa8:	4632      	mov	r2, r6
  401aaa:	463b      	mov	r3, r7
  401aac:	f000 fb22 	bl	4020f4 <__aeabi_dmul>
  401ab0:	4642      	mov	r2, r8
  401ab2:	464b      	mov	r3, r9
  401ab4:	f000 f96a 	bl	401d8c <__aeabi_dsub>
  401ab8:	a323      	add	r3, pc, #140	; (adr r3, 401b48 <__kernel_sin+0x160>)
  401aba:	e9d3 2300 	ldrd	r2, r3, [r3]
  401abe:	4606      	mov	r6, r0
  401ac0:	460f      	mov	r7, r1
  401ac2:	4650      	mov	r0, sl
  401ac4:	4659      	mov	r1, fp
  401ac6:	f000 fb15 	bl	4020f4 <__aeabi_dmul>
  401aca:	4602      	mov	r2, r0
  401acc:	460b      	mov	r3, r1
  401ace:	4630      	mov	r0, r6
  401ad0:	4639      	mov	r1, r7
  401ad2:	f000 f95d 	bl	401d90 <__adddf3>
  401ad6:	4602      	mov	r2, r0
  401ad8:	460b      	mov	r3, r1
  401ada:	4628      	mov	r0, r5
  401adc:	4621      	mov	r1, r4
  401ade:	f000 f955 	bl	401d8c <__aeabi_dsub>
  401ae2:	b005      	add	sp, #20
  401ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401ae8:	4602      	mov	r2, r0
  401aea:	460b      	mov	r3, r1
  401aec:	4630      	mov	r0, r6
  401aee:	4639      	mov	r1, r7
  401af0:	f000 fb00 	bl	4020f4 <__aeabi_dmul>
  401af4:	a314      	add	r3, pc, #80	; (adr r3, 401b48 <__kernel_sin+0x160>)
  401af6:	e9d3 2300 	ldrd	r2, r3, [r3]
  401afa:	f000 f947 	bl	401d8c <__aeabi_dsub>
  401afe:	4652      	mov	r2, sl
  401b00:	465b      	mov	r3, fp
  401b02:	f000 faf7 	bl	4020f4 <__aeabi_dmul>
  401b06:	462a      	mov	r2, r5
  401b08:	4623      	mov	r3, r4
  401b0a:	f000 f941 	bl	401d90 <__adddf3>
  401b0e:	b005      	add	sp, #20
  401b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401b14:	4628      	mov	r0, r5
  401b16:	4621      	mov	r1, r4
  401b18:	b005      	add	sp, #20
  401b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401b1e:	bf00      	nop
  401b20:	5acfd57c 	.word	0x5acfd57c
  401b24:	3de5d93a 	.word	0x3de5d93a
  401b28:	8a2b9ceb 	.word	0x8a2b9ceb
  401b2c:	3e5ae5e6 	.word	0x3e5ae5e6
  401b30:	57b1fe7d 	.word	0x57b1fe7d
  401b34:	3ec71de3 	.word	0x3ec71de3
  401b38:	19c161d5 	.word	0x19c161d5
  401b3c:	3f2a01a0 	.word	0x3f2a01a0
  401b40:	1110f8a6 	.word	0x1110f8a6
  401b44:	3f811111 	.word	0x3f811111
  401b48:	55555549 	.word	0x55555549
  401b4c:	3fc55555 	.word	0x3fc55555
  401b50:	3fe00000 	.word	0x3fe00000

00401b54 <fabs>:
  401b54:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401b58:	4770      	bx	lr
  401b5a:	bf00      	nop
  401b5c:	0000      	movs	r0, r0
	...

00401b60 <floor>:
  401b60:	f3c1 520a 	ubfx	r2, r1, #20, #11
  401b64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401b68:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
  401b6c:	2e13      	cmp	r6, #19
  401b6e:	460b      	mov	r3, r1
  401b70:	460d      	mov	r5, r1
  401b72:	4604      	mov	r4, r0
  401b74:	4688      	mov	r8, r1
  401b76:	4607      	mov	r7, r0
  401b78:	dc1d      	bgt.n	401bb6 <floor+0x56>
  401b7a:	2e00      	cmp	r6, #0
  401b7c:	db40      	blt.n	401c00 <floor+0xa0>
  401b7e:	4a3c      	ldr	r2, [pc, #240]	; (401c70 <floor+0x110>)
  401b80:	fa42 f906 	asr.w	r9, r2, r6
  401b84:	ea01 0209 	and.w	r2, r1, r9
  401b88:	4302      	orrs	r2, r0
  401b8a:	4686      	mov	lr, r0
  401b8c:	d018      	beq.n	401bc0 <floor+0x60>
  401b8e:	a336      	add	r3, pc, #216	; (adr r3, 401c68 <floor+0x108>)
  401b90:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b94:	f000 f8fc 	bl	401d90 <__adddf3>
  401b98:	2200      	movs	r2, #0
  401b9a:	2300      	movs	r3, #0
  401b9c:	f000 fd3a 	bl	402614 <__aeabi_dcmpgt>
  401ba0:	b120      	cbz	r0, 401bac <floor+0x4c>
  401ba2:	2d00      	cmp	r5, #0
  401ba4:	db42      	blt.n	401c2c <floor+0xcc>
  401ba6:	ea28 0509 	bic.w	r5, r8, r9
  401baa:	2700      	movs	r7, #0
  401bac:	463c      	mov	r4, r7
  401bae:	4629      	mov	r1, r5
  401bb0:	4620      	mov	r0, r4
  401bb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401bb6:	2e33      	cmp	r6, #51	; 0x33
  401bb8:	dd06      	ble.n	401bc8 <floor+0x68>
  401bba:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  401bbe:	d02f      	beq.n	401c20 <floor+0xc0>
  401bc0:	4619      	mov	r1, r3
  401bc2:	4620      	mov	r0, r4
  401bc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401bc8:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
  401bcc:	f04f 39ff 	mov.w	r9, #4294967295
  401bd0:	fa29 f902 	lsr.w	r9, r9, r2
  401bd4:	ea10 0f09 	tst.w	r0, r9
  401bd8:	d0f2      	beq.n	401bc0 <floor+0x60>
  401bda:	a323      	add	r3, pc, #140	; (adr r3, 401c68 <floor+0x108>)
  401bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
  401be0:	f000 f8d6 	bl	401d90 <__adddf3>
  401be4:	2200      	movs	r2, #0
  401be6:	2300      	movs	r3, #0
  401be8:	f000 fd14 	bl	402614 <__aeabi_dcmpgt>
  401bec:	2800      	cmp	r0, #0
  401bee:	d0dd      	beq.n	401bac <floor+0x4c>
  401bf0:	2d00      	cmp	r5, #0
  401bf2:	db21      	blt.n	401c38 <floor+0xd8>
  401bf4:	4645      	mov	r5, r8
  401bf6:	ea27 0709 	bic.w	r7, r7, r9
  401bfa:	463c      	mov	r4, r7
  401bfc:	4629      	mov	r1, r5
  401bfe:	e7d7      	b.n	401bb0 <floor+0x50>
  401c00:	a319      	add	r3, pc, #100	; (adr r3, 401c68 <floor+0x108>)
  401c02:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c06:	f000 f8c3 	bl	401d90 <__adddf3>
  401c0a:	2200      	movs	r2, #0
  401c0c:	2300      	movs	r3, #0
  401c0e:	f000 fd01 	bl	402614 <__aeabi_dcmpgt>
  401c12:	2800      	cmp	r0, #0
  401c14:	d0ca      	beq.n	401bac <floor+0x4c>
  401c16:	2d00      	cmp	r5, #0
  401c18:	db19      	blt.n	401c4e <floor+0xee>
  401c1a:	2700      	movs	r7, #0
  401c1c:	463d      	mov	r5, r7
  401c1e:	e7c5      	b.n	401bac <floor+0x4c>
  401c20:	4602      	mov	r2, r0
  401c22:	460b      	mov	r3, r1
  401c24:	f000 f8b4 	bl	401d90 <__adddf3>
  401c28:	4604      	mov	r4, r0
  401c2a:	e7ca      	b.n	401bc2 <floor+0x62>
  401c2c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  401c30:	fa43 f606 	asr.w	r6, r3, r6
  401c34:	44b0      	add	r8, r6
  401c36:	e7b6      	b.n	401ba6 <floor+0x46>
  401c38:	2e14      	cmp	r6, #20
  401c3a:	d010      	beq.n	401c5e <floor+0xfe>
  401c3c:	2301      	movs	r3, #1
  401c3e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
  401c42:	fa03 f606 	lsl.w	r6, r3, r6
  401c46:	1937      	adds	r7, r6, r4
  401c48:	bf28      	it	cs
  401c4a:	4498      	addcs	r8, r3
  401c4c:	e7d2      	b.n	401bf4 <floor+0x94>
  401c4e:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  401c52:	4b08      	ldr	r3, [pc, #32]	; (401c74 <floor+0x114>)
  401c54:	4322      	orrs	r2, r4
  401c56:	bf18      	it	ne
  401c58:	461d      	movne	r5, r3
  401c5a:	2700      	movs	r7, #0
  401c5c:	e7a6      	b.n	401bac <floor+0x4c>
  401c5e:	f105 0801 	add.w	r8, r5, #1
  401c62:	e7c7      	b.n	401bf4 <floor+0x94>
  401c64:	f3af 8000 	nop.w
  401c68:	8800759c 	.word	0x8800759c
  401c6c:	7e37e43c 	.word	0x7e37e43c
  401c70:	000fffff 	.word	0x000fffff
  401c74:	bff00000 	.word	0xbff00000

00401c78 <scalbn>:
  401c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401c7a:	f3c1 560a 	ubfx	r6, r1, #20, #11
  401c7e:	4604      	mov	r4, r0
  401c80:	460d      	mov	r5, r1
  401c82:	460b      	mov	r3, r1
  401c84:	4617      	mov	r7, r2
  401c86:	bb0e      	cbnz	r6, 401ccc <scalbn+0x54>
  401c88:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  401c8c:	4303      	orrs	r3, r0
  401c8e:	4686      	mov	lr, r0
  401c90:	d025      	beq.n	401cde <scalbn+0x66>
  401c92:	2200      	movs	r2, #0
  401c94:	4b34      	ldr	r3, [pc, #208]	; (401d68 <scalbn+0xf0>)
  401c96:	f000 fa2d 	bl	4020f4 <__aeabi_dmul>
  401c9a:	4a34      	ldr	r2, [pc, #208]	; (401d6c <scalbn+0xf4>)
  401c9c:	4297      	cmp	r7, r2
  401c9e:	4604      	mov	r4, r0
  401ca0:	460d      	mov	r5, r1
  401ca2:	460b      	mov	r3, r1
  401ca4:	db2a      	blt.n	401cfc <scalbn+0x84>
  401ca6:	f3c1 560a 	ubfx	r6, r1, #20, #11
  401caa:	3e36      	subs	r6, #54	; 0x36
  401cac:	443e      	add	r6, r7
  401cae:	f240 72fe 	movw	r2, #2046	; 0x7fe
  401cb2:	4296      	cmp	r6, r2
  401cb4:	dc28      	bgt.n	401d08 <scalbn+0x90>
  401cb6:	2e00      	cmp	r6, #0
  401cb8:	dd12      	ble.n	401ce0 <scalbn+0x68>
  401cba:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  401cbe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  401cc2:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  401cc6:	4620      	mov	r0, r4
  401cc8:	4629      	mov	r1, r5
  401cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401ccc:	f240 72ff 	movw	r2, #2047	; 0x7ff
  401cd0:	4296      	cmp	r6, r2
  401cd2:	d1eb      	bne.n	401cac <scalbn+0x34>
  401cd4:	4602      	mov	r2, r0
  401cd6:	460b      	mov	r3, r1
  401cd8:	f000 f85a 	bl	401d90 <__adddf3>
  401cdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401cde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401ce0:	f116 0f35 	cmn.w	r6, #53	; 0x35
  401ce4:	da1d      	bge.n	401d22 <scalbn+0xaa>
  401ce6:	f24c 3350 	movw	r3, #50000	; 0xc350
  401cea:	429f      	cmp	r7, r3
  401cec:	4622      	mov	r2, r4
  401cee:	462b      	mov	r3, r5
  401cf0:	dc25      	bgt.n	401d3e <scalbn+0xc6>
  401cf2:	a119      	add	r1, pc, #100	; (adr r1, 401d58 <scalbn+0xe0>)
  401cf4:	e9d1 0100 	ldrd	r0, r1, [r1]
  401cf8:	f000 f83c 	bl	401d74 <copysign>
  401cfc:	a316      	add	r3, pc, #88	; (adr r3, 401d58 <scalbn+0xe0>)
  401cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d02:	f000 f9f7 	bl	4020f4 <__aeabi_dmul>
  401d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401d08:	4622      	mov	r2, r4
  401d0a:	462b      	mov	r3, r5
  401d0c:	a114      	add	r1, pc, #80	; (adr r1, 401d60 <scalbn+0xe8>)
  401d0e:	e9d1 0100 	ldrd	r0, r1, [r1]
  401d12:	f000 f82f 	bl	401d74 <copysign>
  401d16:	a312      	add	r3, pc, #72	; (adr r3, 401d60 <scalbn+0xe8>)
  401d18:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d1c:	f000 f9ea 	bl	4020f4 <__aeabi_dmul>
  401d20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401d22:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  401d26:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  401d2a:	3636      	adds	r6, #54	; 0x36
  401d2c:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  401d30:	4620      	mov	r0, r4
  401d32:	4629      	mov	r1, r5
  401d34:	2200      	movs	r2, #0
  401d36:	4b0e      	ldr	r3, [pc, #56]	; (401d70 <scalbn+0xf8>)
  401d38:	f000 f9dc 	bl	4020f4 <__aeabi_dmul>
  401d3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401d3e:	a108      	add	r1, pc, #32	; (adr r1, 401d60 <scalbn+0xe8>)
  401d40:	e9d1 0100 	ldrd	r0, r1, [r1]
  401d44:	f000 f816 	bl	401d74 <copysign>
  401d48:	a305      	add	r3, pc, #20	; (adr r3, 401d60 <scalbn+0xe8>)
  401d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d4e:	f000 f9d1 	bl	4020f4 <__aeabi_dmul>
  401d52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401d54:	f3af 8000 	nop.w
  401d58:	c2f8f359 	.word	0xc2f8f359
  401d5c:	01a56e1f 	.word	0x01a56e1f
  401d60:	8800759c 	.word	0x8800759c
  401d64:	7e37e43c 	.word	0x7e37e43c
  401d68:	43500000 	.word	0x43500000
  401d6c:	ffff3cb0 	.word	0xffff3cb0
  401d70:	3c900000 	.word	0x3c900000

00401d74 <copysign>:
  401d74:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  401d78:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  401d7c:	ea42 0103 	orr.w	r1, r2, r3
  401d80:	4770      	bx	lr
  401d82:	bf00      	nop

00401d84 <__aeabi_drsub>:
  401d84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401d88:	e002      	b.n	401d90 <__adddf3>
  401d8a:	bf00      	nop

00401d8c <__aeabi_dsub>:
  401d8c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401d90 <__adddf3>:
  401d90:	b530      	push	{r4, r5, lr}
  401d92:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401d96:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401d9a:	ea94 0f05 	teq	r4, r5
  401d9e:	bf08      	it	eq
  401da0:	ea90 0f02 	teqeq	r0, r2
  401da4:	bf1f      	itttt	ne
  401da6:	ea54 0c00 	orrsne.w	ip, r4, r0
  401daa:	ea55 0c02 	orrsne.w	ip, r5, r2
  401dae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401db2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401db6:	f000 80e2 	beq.w	401f7e <__adddf3+0x1ee>
  401dba:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401dbe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401dc2:	bfb8      	it	lt
  401dc4:	426d      	neglt	r5, r5
  401dc6:	dd0c      	ble.n	401de2 <__adddf3+0x52>
  401dc8:	442c      	add	r4, r5
  401dca:	ea80 0202 	eor.w	r2, r0, r2
  401dce:	ea81 0303 	eor.w	r3, r1, r3
  401dd2:	ea82 0000 	eor.w	r0, r2, r0
  401dd6:	ea83 0101 	eor.w	r1, r3, r1
  401dda:	ea80 0202 	eor.w	r2, r0, r2
  401dde:	ea81 0303 	eor.w	r3, r1, r3
  401de2:	2d36      	cmp	r5, #54	; 0x36
  401de4:	bf88      	it	hi
  401de6:	bd30      	pophi	{r4, r5, pc}
  401de8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401dec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401df0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401df4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401df8:	d002      	beq.n	401e00 <__adddf3+0x70>
  401dfa:	4240      	negs	r0, r0
  401dfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401e00:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401e04:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401e08:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401e0c:	d002      	beq.n	401e14 <__adddf3+0x84>
  401e0e:	4252      	negs	r2, r2
  401e10:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401e14:	ea94 0f05 	teq	r4, r5
  401e18:	f000 80a7 	beq.w	401f6a <__adddf3+0x1da>
  401e1c:	f1a4 0401 	sub.w	r4, r4, #1
  401e20:	f1d5 0e20 	rsbs	lr, r5, #32
  401e24:	db0d      	blt.n	401e42 <__adddf3+0xb2>
  401e26:	fa02 fc0e 	lsl.w	ip, r2, lr
  401e2a:	fa22 f205 	lsr.w	r2, r2, r5
  401e2e:	1880      	adds	r0, r0, r2
  401e30:	f141 0100 	adc.w	r1, r1, #0
  401e34:	fa03 f20e 	lsl.w	r2, r3, lr
  401e38:	1880      	adds	r0, r0, r2
  401e3a:	fa43 f305 	asr.w	r3, r3, r5
  401e3e:	4159      	adcs	r1, r3
  401e40:	e00e      	b.n	401e60 <__adddf3+0xd0>
  401e42:	f1a5 0520 	sub.w	r5, r5, #32
  401e46:	f10e 0e20 	add.w	lr, lr, #32
  401e4a:	2a01      	cmp	r2, #1
  401e4c:	fa03 fc0e 	lsl.w	ip, r3, lr
  401e50:	bf28      	it	cs
  401e52:	f04c 0c02 	orrcs.w	ip, ip, #2
  401e56:	fa43 f305 	asr.w	r3, r3, r5
  401e5a:	18c0      	adds	r0, r0, r3
  401e5c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401e60:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401e64:	d507      	bpl.n	401e76 <__adddf3+0xe6>
  401e66:	f04f 0e00 	mov.w	lr, #0
  401e6a:	f1dc 0c00 	rsbs	ip, ip, #0
  401e6e:	eb7e 0000 	sbcs.w	r0, lr, r0
  401e72:	eb6e 0101 	sbc.w	r1, lr, r1
  401e76:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401e7a:	d31b      	bcc.n	401eb4 <__adddf3+0x124>
  401e7c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401e80:	d30c      	bcc.n	401e9c <__adddf3+0x10c>
  401e82:	0849      	lsrs	r1, r1, #1
  401e84:	ea5f 0030 	movs.w	r0, r0, rrx
  401e88:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401e8c:	f104 0401 	add.w	r4, r4, #1
  401e90:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401e94:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401e98:	f080 809a 	bcs.w	401fd0 <__adddf3+0x240>
  401e9c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401ea0:	bf08      	it	eq
  401ea2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401ea6:	f150 0000 	adcs.w	r0, r0, #0
  401eaa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401eae:	ea41 0105 	orr.w	r1, r1, r5
  401eb2:	bd30      	pop	{r4, r5, pc}
  401eb4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401eb8:	4140      	adcs	r0, r0
  401eba:	eb41 0101 	adc.w	r1, r1, r1
  401ebe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401ec2:	f1a4 0401 	sub.w	r4, r4, #1
  401ec6:	d1e9      	bne.n	401e9c <__adddf3+0x10c>
  401ec8:	f091 0f00 	teq	r1, #0
  401ecc:	bf04      	itt	eq
  401ece:	4601      	moveq	r1, r0
  401ed0:	2000      	moveq	r0, #0
  401ed2:	fab1 f381 	clz	r3, r1
  401ed6:	bf08      	it	eq
  401ed8:	3320      	addeq	r3, #32
  401eda:	f1a3 030b 	sub.w	r3, r3, #11
  401ede:	f1b3 0220 	subs.w	r2, r3, #32
  401ee2:	da0c      	bge.n	401efe <__adddf3+0x16e>
  401ee4:	320c      	adds	r2, #12
  401ee6:	dd08      	ble.n	401efa <__adddf3+0x16a>
  401ee8:	f102 0c14 	add.w	ip, r2, #20
  401eec:	f1c2 020c 	rsb	r2, r2, #12
  401ef0:	fa01 f00c 	lsl.w	r0, r1, ip
  401ef4:	fa21 f102 	lsr.w	r1, r1, r2
  401ef8:	e00c      	b.n	401f14 <__adddf3+0x184>
  401efa:	f102 0214 	add.w	r2, r2, #20
  401efe:	bfd8      	it	le
  401f00:	f1c2 0c20 	rsble	ip, r2, #32
  401f04:	fa01 f102 	lsl.w	r1, r1, r2
  401f08:	fa20 fc0c 	lsr.w	ip, r0, ip
  401f0c:	bfdc      	itt	le
  401f0e:	ea41 010c 	orrle.w	r1, r1, ip
  401f12:	4090      	lslle	r0, r2
  401f14:	1ae4      	subs	r4, r4, r3
  401f16:	bfa2      	ittt	ge
  401f18:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401f1c:	4329      	orrge	r1, r5
  401f1e:	bd30      	popge	{r4, r5, pc}
  401f20:	ea6f 0404 	mvn.w	r4, r4
  401f24:	3c1f      	subs	r4, #31
  401f26:	da1c      	bge.n	401f62 <__adddf3+0x1d2>
  401f28:	340c      	adds	r4, #12
  401f2a:	dc0e      	bgt.n	401f4a <__adddf3+0x1ba>
  401f2c:	f104 0414 	add.w	r4, r4, #20
  401f30:	f1c4 0220 	rsb	r2, r4, #32
  401f34:	fa20 f004 	lsr.w	r0, r0, r4
  401f38:	fa01 f302 	lsl.w	r3, r1, r2
  401f3c:	ea40 0003 	orr.w	r0, r0, r3
  401f40:	fa21 f304 	lsr.w	r3, r1, r4
  401f44:	ea45 0103 	orr.w	r1, r5, r3
  401f48:	bd30      	pop	{r4, r5, pc}
  401f4a:	f1c4 040c 	rsb	r4, r4, #12
  401f4e:	f1c4 0220 	rsb	r2, r4, #32
  401f52:	fa20 f002 	lsr.w	r0, r0, r2
  401f56:	fa01 f304 	lsl.w	r3, r1, r4
  401f5a:	ea40 0003 	orr.w	r0, r0, r3
  401f5e:	4629      	mov	r1, r5
  401f60:	bd30      	pop	{r4, r5, pc}
  401f62:	fa21 f004 	lsr.w	r0, r1, r4
  401f66:	4629      	mov	r1, r5
  401f68:	bd30      	pop	{r4, r5, pc}
  401f6a:	f094 0f00 	teq	r4, #0
  401f6e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401f72:	bf06      	itte	eq
  401f74:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401f78:	3401      	addeq	r4, #1
  401f7a:	3d01      	subne	r5, #1
  401f7c:	e74e      	b.n	401e1c <__adddf3+0x8c>
  401f7e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401f82:	bf18      	it	ne
  401f84:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401f88:	d029      	beq.n	401fde <__adddf3+0x24e>
  401f8a:	ea94 0f05 	teq	r4, r5
  401f8e:	bf08      	it	eq
  401f90:	ea90 0f02 	teqeq	r0, r2
  401f94:	d005      	beq.n	401fa2 <__adddf3+0x212>
  401f96:	ea54 0c00 	orrs.w	ip, r4, r0
  401f9a:	bf04      	itt	eq
  401f9c:	4619      	moveq	r1, r3
  401f9e:	4610      	moveq	r0, r2
  401fa0:	bd30      	pop	{r4, r5, pc}
  401fa2:	ea91 0f03 	teq	r1, r3
  401fa6:	bf1e      	ittt	ne
  401fa8:	2100      	movne	r1, #0
  401faa:	2000      	movne	r0, #0
  401fac:	bd30      	popne	{r4, r5, pc}
  401fae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401fb2:	d105      	bne.n	401fc0 <__adddf3+0x230>
  401fb4:	0040      	lsls	r0, r0, #1
  401fb6:	4149      	adcs	r1, r1
  401fb8:	bf28      	it	cs
  401fba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401fbe:	bd30      	pop	{r4, r5, pc}
  401fc0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401fc4:	bf3c      	itt	cc
  401fc6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401fca:	bd30      	popcc	{r4, r5, pc}
  401fcc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401fd0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401fd4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401fd8:	f04f 0000 	mov.w	r0, #0
  401fdc:	bd30      	pop	{r4, r5, pc}
  401fde:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401fe2:	bf1a      	itte	ne
  401fe4:	4619      	movne	r1, r3
  401fe6:	4610      	movne	r0, r2
  401fe8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401fec:	bf1c      	itt	ne
  401fee:	460b      	movne	r3, r1
  401ff0:	4602      	movne	r2, r0
  401ff2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401ff6:	bf06      	itte	eq
  401ff8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401ffc:	ea91 0f03 	teqeq	r1, r3
  402000:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402004:	bd30      	pop	{r4, r5, pc}
  402006:	bf00      	nop

00402008 <__aeabi_ui2d>:
  402008:	f090 0f00 	teq	r0, #0
  40200c:	bf04      	itt	eq
  40200e:	2100      	moveq	r1, #0
  402010:	4770      	bxeq	lr
  402012:	b530      	push	{r4, r5, lr}
  402014:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402018:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40201c:	f04f 0500 	mov.w	r5, #0
  402020:	f04f 0100 	mov.w	r1, #0
  402024:	e750      	b.n	401ec8 <__adddf3+0x138>
  402026:	bf00      	nop

00402028 <__aeabi_i2d>:
  402028:	f090 0f00 	teq	r0, #0
  40202c:	bf04      	itt	eq
  40202e:	2100      	moveq	r1, #0
  402030:	4770      	bxeq	lr
  402032:	b530      	push	{r4, r5, lr}
  402034:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402038:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40203c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402040:	bf48      	it	mi
  402042:	4240      	negmi	r0, r0
  402044:	f04f 0100 	mov.w	r1, #0
  402048:	e73e      	b.n	401ec8 <__adddf3+0x138>
  40204a:	bf00      	nop

0040204c <__aeabi_f2d>:
  40204c:	0042      	lsls	r2, r0, #1
  40204e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402052:	ea4f 0131 	mov.w	r1, r1, rrx
  402056:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40205a:	bf1f      	itttt	ne
  40205c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402060:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402064:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402068:	4770      	bxne	lr
  40206a:	f092 0f00 	teq	r2, #0
  40206e:	bf14      	ite	ne
  402070:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402074:	4770      	bxeq	lr
  402076:	b530      	push	{r4, r5, lr}
  402078:	f44f 7460 	mov.w	r4, #896	; 0x380
  40207c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402080:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402084:	e720      	b.n	401ec8 <__adddf3+0x138>
  402086:	bf00      	nop

00402088 <__aeabi_ul2d>:
  402088:	ea50 0201 	orrs.w	r2, r0, r1
  40208c:	bf08      	it	eq
  40208e:	4770      	bxeq	lr
  402090:	b530      	push	{r4, r5, lr}
  402092:	f04f 0500 	mov.w	r5, #0
  402096:	e00a      	b.n	4020ae <__aeabi_l2d+0x16>

00402098 <__aeabi_l2d>:
  402098:	ea50 0201 	orrs.w	r2, r0, r1
  40209c:	bf08      	it	eq
  40209e:	4770      	bxeq	lr
  4020a0:	b530      	push	{r4, r5, lr}
  4020a2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4020a6:	d502      	bpl.n	4020ae <__aeabi_l2d+0x16>
  4020a8:	4240      	negs	r0, r0
  4020aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4020ae:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4020b2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4020b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4020ba:	f43f aedc 	beq.w	401e76 <__adddf3+0xe6>
  4020be:	f04f 0203 	mov.w	r2, #3
  4020c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4020c6:	bf18      	it	ne
  4020c8:	3203      	addne	r2, #3
  4020ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4020ce:	bf18      	it	ne
  4020d0:	3203      	addne	r2, #3
  4020d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4020d6:	f1c2 0320 	rsb	r3, r2, #32
  4020da:	fa00 fc03 	lsl.w	ip, r0, r3
  4020de:	fa20 f002 	lsr.w	r0, r0, r2
  4020e2:	fa01 fe03 	lsl.w	lr, r1, r3
  4020e6:	ea40 000e 	orr.w	r0, r0, lr
  4020ea:	fa21 f102 	lsr.w	r1, r1, r2
  4020ee:	4414      	add	r4, r2
  4020f0:	e6c1      	b.n	401e76 <__adddf3+0xe6>
  4020f2:	bf00      	nop

004020f4 <__aeabi_dmul>:
  4020f4:	b570      	push	{r4, r5, r6, lr}
  4020f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4020fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4020fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402102:	bf1d      	ittte	ne
  402104:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402108:	ea94 0f0c 	teqne	r4, ip
  40210c:	ea95 0f0c 	teqne	r5, ip
  402110:	f000 f8de 	bleq	4022d0 <__aeabi_dmul+0x1dc>
  402114:	442c      	add	r4, r5
  402116:	ea81 0603 	eor.w	r6, r1, r3
  40211a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40211e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402122:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402126:	bf18      	it	ne
  402128:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40212c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402130:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402134:	d038      	beq.n	4021a8 <__aeabi_dmul+0xb4>
  402136:	fba0 ce02 	umull	ip, lr, r0, r2
  40213a:	f04f 0500 	mov.w	r5, #0
  40213e:	fbe1 e502 	umlal	lr, r5, r1, r2
  402142:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402146:	fbe0 e503 	umlal	lr, r5, r0, r3
  40214a:	f04f 0600 	mov.w	r6, #0
  40214e:	fbe1 5603 	umlal	r5, r6, r1, r3
  402152:	f09c 0f00 	teq	ip, #0
  402156:	bf18      	it	ne
  402158:	f04e 0e01 	orrne.w	lr, lr, #1
  40215c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402160:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402164:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402168:	d204      	bcs.n	402174 <__aeabi_dmul+0x80>
  40216a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40216e:	416d      	adcs	r5, r5
  402170:	eb46 0606 	adc.w	r6, r6, r6
  402174:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402178:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40217c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402180:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402184:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402188:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40218c:	bf88      	it	hi
  40218e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402192:	d81e      	bhi.n	4021d2 <__aeabi_dmul+0xde>
  402194:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402198:	bf08      	it	eq
  40219a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40219e:	f150 0000 	adcs.w	r0, r0, #0
  4021a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4021a6:	bd70      	pop	{r4, r5, r6, pc}
  4021a8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4021ac:	ea46 0101 	orr.w	r1, r6, r1
  4021b0:	ea40 0002 	orr.w	r0, r0, r2
  4021b4:	ea81 0103 	eor.w	r1, r1, r3
  4021b8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4021bc:	bfc2      	ittt	gt
  4021be:	ebd4 050c 	rsbsgt	r5, r4, ip
  4021c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4021c6:	bd70      	popgt	{r4, r5, r6, pc}
  4021c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4021cc:	f04f 0e00 	mov.w	lr, #0
  4021d0:	3c01      	subs	r4, #1
  4021d2:	f300 80ab 	bgt.w	40232c <__aeabi_dmul+0x238>
  4021d6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4021da:	bfde      	ittt	le
  4021dc:	2000      	movle	r0, #0
  4021de:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4021e2:	bd70      	pople	{r4, r5, r6, pc}
  4021e4:	f1c4 0400 	rsb	r4, r4, #0
  4021e8:	3c20      	subs	r4, #32
  4021ea:	da35      	bge.n	402258 <__aeabi_dmul+0x164>
  4021ec:	340c      	adds	r4, #12
  4021ee:	dc1b      	bgt.n	402228 <__aeabi_dmul+0x134>
  4021f0:	f104 0414 	add.w	r4, r4, #20
  4021f4:	f1c4 0520 	rsb	r5, r4, #32
  4021f8:	fa00 f305 	lsl.w	r3, r0, r5
  4021fc:	fa20 f004 	lsr.w	r0, r0, r4
  402200:	fa01 f205 	lsl.w	r2, r1, r5
  402204:	ea40 0002 	orr.w	r0, r0, r2
  402208:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40220c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402210:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402214:	fa21 f604 	lsr.w	r6, r1, r4
  402218:	eb42 0106 	adc.w	r1, r2, r6
  40221c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402220:	bf08      	it	eq
  402222:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402226:	bd70      	pop	{r4, r5, r6, pc}
  402228:	f1c4 040c 	rsb	r4, r4, #12
  40222c:	f1c4 0520 	rsb	r5, r4, #32
  402230:	fa00 f304 	lsl.w	r3, r0, r4
  402234:	fa20 f005 	lsr.w	r0, r0, r5
  402238:	fa01 f204 	lsl.w	r2, r1, r4
  40223c:	ea40 0002 	orr.w	r0, r0, r2
  402240:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402244:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402248:	f141 0100 	adc.w	r1, r1, #0
  40224c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402250:	bf08      	it	eq
  402252:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402256:	bd70      	pop	{r4, r5, r6, pc}
  402258:	f1c4 0520 	rsb	r5, r4, #32
  40225c:	fa00 f205 	lsl.w	r2, r0, r5
  402260:	ea4e 0e02 	orr.w	lr, lr, r2
  402264:	fa20 f304 	lsr.w	r3, r0, r4
  402268:	fa01 f205 	lsl.w	r2, r1, r5
  40226c:	ea43 0302 	orr.w	r3, r3, r2
  402270:	fa21 f004 	lsr.w	r0, r1, r4
  402274:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402278:	fa21 f204 	lsr.w	r2, r1, r4
  40227c:	ea20 0002 	bic.w	r0, r0, r2
  402280:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402284:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402288:	bf08      	it	eq
  40228a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40228e:	bd70      	pop	{r4, r5, r6, pc}
  402290:	f094 0f00 	teq	r4, #0
  402294:	d10f      	bne.n	4022b6 <__aeabi_dmul+0x1c2>
  402296:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40229a:	0040      	lsls	r0, r0, #1
  40229c:	eb41 0101 	adc.w	r1, r1, r1
  4022a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4022a4:	bf08      	it	eq
  4022a6:	3c01      	subeq	r4, #1
  4022a8:	d0f7      	beq.n	40229a <__aeabi_dmul+0x1a6>
  4022aa:	ea41 0106 	orr.w	r1, r1, r6
  4022ae:	f095 0f00 	teq	r5, #0
  4022b2:	bf18      	it	ne
  4022b4:	4770      	bxne	lr
  4022b6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4022ba:	0052      	lsls	r2, r2, #1
  4022bc:	eb43 0303 	adc.w	r3, r3, r3
  4022c0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4022c4:	bf08      	it	eq
  4022c6:	3d01      	subeq	r5, #1
  4022c8:	d0f7      	beq.n	4022ba <__aeabi_dmul+0x1c6>
  4022ca:	ea43 0306 	orr.w	r3, r3, r6
  4022ce:	4770      	bx	lr
  4022d0:	ea94 0f0c 	teq	r4, ip
  4022d4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4022d8:	bf18      	it	ne
  4022da:	ea95 0f0c 	teqne	r5, ip
  4022de:	d00c      	beq.n	4022fa <__aeabi_dmul+0x206>
  4022e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4022e4:	bf18      	it	ne
  4022e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4022ea:	d1d1      	bne.n	402290 <__aeabi_dmul+0x19c>
  4022ec:	ea81 0103 	eor.w	r1, r1, r3
  4022f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4022f4:	f04f 0000 	mov.w	r0, #0
  4022f8:	bd70      	pop	{r4, r5, r6, pc}
  4022fa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4022fe:	bf06      	itte	eq
  402300:	4610      	moveq	r0, r2
  402302:	4619      	moveq	r1, r3
  402304:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402308:	d019      	beq.n	40233e <__aeabi_dmul+0x24a>
  40230a:	ea94 0f0c 	teq	r4, ip
  40230e:	d102      	bne.n	402316 <__aeabi_dmul+0x222>
  402310:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402314:	d113      	bne.n	40233e <__aeabi_dmul+0x24a>
  402316:	ea95 0f0c 	teq	r5, ip
  40231a:	d105      	bne.n	402328 <__aeabi_dmul+0x234>
  40231c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402320:	bf1c      	itt	ne
  402322:	4610      	movne	r0, r2
  402324:	4619      	movne	r1, r3
  402326:	d10a      	bne.n	40233e <__aeabi_dmul+0x24a>
  402328:	ea81 0103 	eor.w	r1, r1, r3
  40232c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402330:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402334:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402338:	f04f 0000 	mov.w	r0, #0
  40233c:	bd70      	pop	{r4, r5, r6, pc}
  40233e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402342:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402346:	bd70      	pop	{r4, r5, r6, pc}

00402348 <__aeabi_ddiv>:
  402348:	b570      	push	{r4, r5, r6, lr}
  40234a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40234e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402352:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402356:	bf1d      	ittte	ne
  402358:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40235c:	ea94 0f0c 	teqne	r4, ip
  402360:	ea95 0f0c 	teqne	r5, ip
  402364:	f000 f8a7 	bleq	4024b6 <__aeabi_ddiv+0x16e>
  402368:	eba4 0405 	sub.w	r4, r4, r5
  40236c:	ea81 0e03 	eor.w	lr, r1, r3
  402370:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402374:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402378:	f000 8088 	beq.w	40248c <__aeabi_ddiv+0x144>
  40237c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402380:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402384:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402388:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40238c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402390:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402394:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402398:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40239c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4023a0:	429d      	cmp	r5, r3
  4023a2:	bf08      	it	eq
  4023a4:	4296      	cmpeq	r6, r2
  4023a6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4023aa:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4023ae:	d202      	bcs.n	4023b6 <__aeabi_ddiv+0x6e>
  4023b0:	085b      	lsrs	r3, r3, #1
  4023b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4023b6:	1ab6      	subs	r6, r6, r2
  4023b8:	eb65 0503 	sbc.w	r5, r5, r3
  4023bc:	085b      	lsrs	r3, r3, #1
  4023be:	ea4f 0232 	mov.w	r2, r2, rrx
  4023c2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4023c6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4023ca:	ebb6 0e02 	subs.w	lr, r6, r2
  4023ce:	eb75 0e03 	sbcs.w	lr, r5, r3
  4023d2:	bf22      	ittt	cs
  4023d4:	1ab6      	subcs	r6, r6, r2
  4023d6:	4675      	movcs	r5, lr
  4023d8:	ea40 000c 	orrcs.w	r0, r0, ip
  4023dc:	085b      	lsrs	r3, r3, #1
  4023de:	ea4f 0232 	mov.w	r2, r2, rrx
  4023e2:	ebb6 0e02 	subs.w	lr, r6, r2
  4023e6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4023ea:	bf22      	ittt	cs
  4023ec:	1ab6      	subcs	r6, r6, r2
  4023ee:	4675      	movcs	r5, lr
  4023f0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4023f4:	085b      	lsrs	r3, r3, #1
  4023f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4023fa:	ebb6 0e02 	subs.w	lr, r6, r2
  4023fe:	eb75 0e03 	sbcs.w	lr, r5, r3
  402402:	bf22      	ittt	cs
  402404:	1ab6      	subcs	r6, r6, r2
  402406:	4675      	movcs	r5, lr
  402408:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40240c:	085b      	lsrs	r3, r3, #1
  40240e:	ea4f 0232 	mov.w	r2, r2, rrx
  402412:	ebb6 0e02 	subs.w	lr, r6, r2
  402416:	eb75 0e03 	sbcs.w	lr, r5, r3
  40241a:	bf22      	ittt	cs
  40241c:	1ab6      	subcs	r6, r6, r2
  40241e:	4675      	movcs	r5, lr
  402420:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402424:	ea55 0e06 	orrs.w	lr, r5, r6
  402428:	d018      	beq.n	40245c <__aeabi_ddiv+0x114>
  40242a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40242e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402432:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402436:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40243a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40243e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402442:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402446:	d1c0      	bne.n	4023ca <__aeabi_ddiv+0x82>
  402448:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40244c:	d10b      	bne.n	402466 <__aeabi_ddiv+0x11e>
  40244e:	ea41 0100 	orr.w	r1, r1, r0
  402452:	f04f 0000 	mov.w	r0, #0
  402456:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40245a:	e7b6      	b.n	4023ca <__aeabi_ddiv+0x82>
  40245c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402460:	bf04      	itt	eq
  402462:	4301      	orreq	r1, r0
  402464:	2000      	moveq	r0, #0
  402466:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40246a:	bf88      	it	hi
  40246c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402470:	f63f aeaf 	bhi.w	4021d2 <__aeabi_dmul+0xde>
  402474:	ebb5 0c03 	subs.w	ip, r5, r3
  402478:	bf04      	itt	eq
  40247a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40247e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402482:	f150 0000 	adcs.w	r0, r0, #0
  402486:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40248a:	bd70      	pop	{r4, r5, r6, pc}
  40248c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402490:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402494:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402498:	bfc2      	ittt	gt
  40249a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40249e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4024a2:	bd70      	popgt	{r4, r5, r6, pc}
  4024a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4024a8:	f04f 0e00 	mov.w	lr, #0
  4024ac:	3c01      	subs	r4, #1
  4024ae:	e690      	b.n	4021d2 <__aeabi_dmul+0xde>
  4024b0:	ea45 0e06 	orr.w	lr, r5, r6
  4024b4:	e68d      	b.n	4021d2 <__aeabi_dmul+0xde>
  4024b6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4024ba:	ea94 0f0c 	teq	r4, ip
  4024be:	bf08      	it	eq
  4024c0:	ea95 0f0c 	teqeq	r5, ip
  4024c4:	f43f af3b 	beq.w	40233e <__aeabi_dmul+0x24a>
  4024c8:	ea94 0f0c 	teq	r4, ip
  4024cc:	d10a      	bne.n	4024e4 <__aeabi_ddiv+0x19c>
  4024ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4024d2:	f47f af34 	bne.w	40233e <__aeabi_dmul+0x24a>
  4024d6:	ea95 0f0c 	teq	r5, ip
  4024da:	f47f af25 	bne.w	402328 <__aeabi_dmul+0x234>
  4024de:	4610      	mov	r0, r2
  4024e0:	4619      	mov	r1, r3
  4024e2:	e72c      	b.n	40233e <__aeabi_dmul+0x24a>
  4024e4:	ea95 0f0c 	teq	r5, ip
  4024e8:	d106      	bne.n	4024f8 <__aeabi_ddiv+0x1b0>
  4024ea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4024ee:	f43f aefd 	beq.w	4022ec <__aeabi_dmul+0x1f8>
  4024f2:	4610      	mov	r0, r2
  4024f4:	4619      	mov	r1, r3
  4024f6:	e722      	b.n	40233e <__aeabi_dmul+0x24a>
  4024f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4024fc:	bf18      	it	ne
  4024fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402502:	f47f aec5 	bne.w	402290 <__aeabi_dmul+0x19c>
  402506:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40250a:	f47f af0d 	bne.w	402328 <__aeabi_dmul+0x234>
  40250e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402512:	f47f aeeb 	bne.w	4022ec <__aeabi_dmul+0x1f8>
  402516:	e712      	b.n	40233e <__aeabi_dmul+0x24a>

00402518 <__gedf2>:
  402518:	f04f 3cff 	mov.w	ip, #4294967295
  40251c:	e006      	b.n	40252c <__cmpdf2+0x4>
  40251e:	bf00      	nop

00402520 <__ledf2>:
  402520:	f04f 0c01 	mov.w	ip, #1
  402524:	e002      	b.n	40252c <__cmpdf2+0x4>
  402526:	bf00      	nop

00402528 <__cmpdf2>:
  402528:	f04f 0c01 	mov.w	ip, #1
  40252c:	f84d cd04 	str.w	ip, [sp, #-4]!
  402530:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402534:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402538:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40253c:	bf18      	it	ne
  40253e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  402542:	d01b      	beq.n	40257c <__cmpdf2+0x54>
  402544:	b001      	add	sp, #4
  402546:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40254a:	bf0c      	ite	eq
  40254c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402550:	ea91 0f03 	teqne	r1, r3
  402554:	bf02      	ittt	eq
  402556:	ea90 0f02 	teqeq	r0, r2
  40255a:	2000      	moveq	r0, #0
  40255c:	4770      	bxeq	lr
  40255e:	f110 0f00 	cmn.w	r0, #0
  402562:	ea91 0f03 	teq	r1, r3
  402566:	bf58      	it	pl
  402568:	4299      	cmppl	r1, r3
  40256a:	bf08      	it	eq
  40256c:	4290      	cmpeq	r0, r2
  40256e:	bf2c      	ite	cs
  402570:	17d8      	asrcs	r0, r3, #31
  402572:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  402576:	f040 0001 	orr.w	r0, r0, #1
  40257a:	4770      	bx	lr
  40257c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402580:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402584:	d102      	bne.n	40258c <__cmpdf2+0x64>
  402586:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40258a:	d107      	bne.n	40259c <__cmpdf2+0x74>
  40258c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402590:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402594:	d1d6      	bne.n	402544 <__cmpdf2+0x1c>
  402596:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40259a:	d0d3      	beq.n	402544 <__cmpdf2+0x1c>
  40259c:	f85d 0b04 	ldr.w	r0, [sp], #4
  4025a0:	4770      	bx	lr
  4025a2:	bf00      	nop

004025a4 <__aeabi_cdrcmple>:
  4025a4:	4684      	mov	ip, r0
  4025a6:	4610      	mov	r0, r2
  4025a8:	4662      	mov	r2, ip
  4025aa:	468c      	mov	ip, r1
  4025ac:	4619      	mov	r1, r3
  4025ae:	4663      	mov	r3, ip
  4025b0:	e000      	b.n	4025b4 <__aeabi_cdcmpeq>
  4025b2:	bf00      	nop

004025b4 <__aeabi_cdcmpeq>:
  4025b4:	b501      	push	{r0, lr}
  4025b6:	f7ff ffb7 	bl	402528 <__cmpdf2>
  4025ba:	2800      	cmp	r0, #0
  4025bc:	bf48      	it	mi
  4025be:	f110 0f00 	cmnmi.w	r0, #0
  4025c2:	bd01      	pop	{r0, pc}

004025c4 <__aeabi_dcmpeq>:
  4025c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4025c8:	f7ff fff4 	bl	4025b4 <__aeabi_cdcmpeq>
  4025cc:	bf0c      	ite	eq
  4025ce:	2001      	moveq	r0, #1
  4025d0:	2000      	movne	r0, #0
  4025d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4025d6:	bf00      	nop

004025d8 <__aeabi_dcmplt>:
  4025d8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4025dc:	f7ff ffea 	bl	4025b4 <__aeabi_cdcmpeq>
  4025e0:	bf34      	ite	cc
  4025e2:	2001      	movcc	r0, #1
  4025e4:	2000      	movcs	r0, #0
  4025e6:	f85d fb08 	ldr.w	pc, [sp], #8
  4025ea:	bf00      	nop

004025ec <__aeabi_dcmple>:
  4025ec:	f84d ed08 	str.w	lr, [sp, #-8]!
  4025f0:	f7ff ffe0 	bl	4025b4 <__aeabi_cdcmpeq>
  4025f4:	bf94      	ite	ls
  4025f6:	2001      	movls	r0, #1
  4025f8:	2000      	movhi	r0, #0
  4025fa:	f85d fb08 	ldr.w	pc, [sp], #8
  4025fe:	bf00      	nop

00402600 <__aeabi_dcmpge>:
  402600:	f84d ed08 	str.w	lr, [sp, #-8]!
  402604:	f7ff ffce 	bl	4025a4 <__aeabi_cdrcmple>
  402608:	bf94      	ite	ls
  40260a:	2001      	movls	r0, #1
  40260c:	2000      	movhi	r0, #0
  40260e:	f85d fb08 	ldr.w	pc, [sp], #8
  402612:	bf00      	nop

00402614 <__aeabi_dcmpgt>:
  402614:	f84d ed08 	str.w	lr, [sp, #-8]!
  402618:	f7ff ffc4 	bl	4025a4 <__aeabi_cdrcmple>
  40261c:	bf34      	ite	cc
  40261e:	2001      	movcc	r0, #1
  402620:	2000      	movcs	r0, #0
  402622:	f85d fb08 	ldr.w	pc, [sp], #8
  402626:	bf00      	nop

00402628 <__aeabi_d2iz>:
  402628:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40262c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  402630:	d215      	bcs.n	40265e <__aeabi_d2iz+0x36>
  402632:	d511      	bpl.n	402658 <__aeabi_d2iz+0x30>
  402634:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402638:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40263c:	d912      	bls.n	402664 <__aeabi_d2iz+0x3c>
  40263e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402642:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402646:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40264a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40264e:	fa23 f002 	lsr.w	r0, r3, r2
  402652:	bf18      	it	ne
  402654:	4240      	negne	r0, r0
  402656:	4770      	bx	lr
  402658:	f04f 0000 	mov.w	r0, #0
  40265c:	4770      	bx	lr
  40265e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  402662:	d105      	bne.n	402670 <__aeabi_d2iz+0x48>
  402664:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  402668:	bf08      	it	eq
  40266a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40266e:	4770      	bx	lr
  402670:	f04f 0000 	mov.w	r0, #0
  402674:	4770      	bx	lr
  402676:	bf00      	nop

00402678 <__aeabi_d2f>:
  402678:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40267c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  402680:	bf24      	itt	cs
  402682:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  402686:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40268a:	d90d      	bls.n	4026a8 <__aeabi_d2f+0x30>
  40268c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402690:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  402694:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  402698:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  40269c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4026a0:	bf08      	it	eq
  4026a2:	f020 0001 	biceq.w	r0, r0, #1
  4026a6:	4770      	bx	lr
  4026a8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4026ac:	d121      	bne.n	4026f2 <__aeabi_d2f+0x7a>
  4026ae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4026b2:	bfbc      	itt	lt
  4026b4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4026b8:	4770      	bxlt	lr
  4026ba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4026be:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4026c2:	f1c2 0218 	rsb	r2, r2, #24
  4026c6:	f1c2 0c20 	rsb	ip, r2, #32
  4026ca:	fa10 f30c 	lsls.w	r3, r0, ip
  4026ce:	fa20 f002 	lsr.w	r0, r0, r2
  4026d2:	bf18      	it	ne
  4026d4:	f040 0001 	orrne.w	r0, r0, #1
  4026d8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4026dc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4026e0:	fa03 fc0c 	lsl.w	ip, r3, ip
  4026e4:	ea40 000c 	orr.w	r0, r0, ip
  4026e8:	fa23 f302 	lsr.w	r3, r3, r2
  4026ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4026f0:	e7cc      	b.n	40268c <__aeabi_d2f+0x14>
  4026f2:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4026f6:	d107      	bne.n	402708 <__aeabi_d2f+0x90>
  4026f8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4026fc:	bf1e      	ittt	ne
  4026fe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  402702:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  402706:	4770      	bxne	lr
  402708:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  40270c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402710:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402714:	4770      	bx	lr
  402716:	bf00      	nop

00402718 <__aeabi_frsub>:
  402718:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  40271c:	e002      	b.n	402724 <__addsf3>
  40271e:	bf00      	nop

00402720 <__aeabi_fsub>:
  402720:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00402724 <__addsf3>:
  402724:	0042      	lsls	r2, r0, #1
  402726:	bf1f      	itttt	ne
  402728:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  40272c:	ea92 0f03 	teqne	r2, r3
  402730:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  402734:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402738:	d06a      	beq.n	402810 <__addsf3+0xec>
  40273a:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40273e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  402742:	bfc1      	itttt	gt
  402744:	18d2      	addgt	r2, r2, r3
  402746:	4041      	eorgt	r1, r0
  402748:	4048      	eorgt	r0, r1
  40274a:	4041      	eorgt	r1, r0
  40274c:	bfb8      	it	lt
  40274e:	425b      	neglt	r3, r3
  402750:	2b19      	cmp	r3, #25
  402752:	bf88      	it	hi
  402754:	4770      	bxhi	lr
  402756:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  40275a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40275e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  402762:	bf18      	it	ne
  402764:	4240      	negne	r0, r0
  402766:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40276a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  40276e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  402772:	bf18      	it	ne
  402774:	4249      	negne	r1, r1
  402776:	ea92 0f03 	teq	r2, r3
  40277a:	d03f      	beq.n	4027fc <__addsf3+0xd8>
  40277c:	f1a2 0201 	sub.w	r2, r2, #1
  402780:	fa41 fc03 	asr.w	ip, r1, r3
  402784:	eb10 000c 	adds.w	r0, r0, ip
  402788:	f1c3 0320 	rsb	r3, r3, #32
  40278c:	fa01 f103 	lsl.w	r1, r1, r3
  402790:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402794:	d502      	bpl.n	40279c <__addsf3+0x78>
  402796:	4249      	negs	r1, r1
  402798:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  40279c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  4027a0:	d313      	bcc.n	4027ca <__addsf3+0xa6>
  4027a2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  4027a6:	d306      	bcc.n	4027b6 <__addsf3+0x92>
  4027a8:	0840      	lsrs	r0, r0, #1
  4027aa:	ea4f 0131 	mov.w	r1, r1, rrx
  4027ae:	f102 0201 	add.w	r2, r2, #1
  4027b2:	2afe      	cmp	r2, #254	; 0xfe
  4027b4:	d251      	bcs.n	40285a <__addsf3+0x136>
  4027b6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  4027ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4027be:	bf08      	it	eq
  4027c0:	f020 0001 	biceq.w	r0, r0, #1
  4027c4:	ea40 0003 	orr.w	r0, r0, r3
  4027c8:	4770      	bx	lr
  4027ca:	0049      	lsls	r1, r1, #1
  4027cc:	eb40 0000 	adc.w	r0, r0, r0
  4027d0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  4027d4:	f1a2 0201 	sub.w	r2, r2, #1
  4027d8:	d1ed      	bne.n	4027b6 <__addsf3+0x92>
  4027da:	fab0 fc80 	clz	ip, r0
  4027de:	f1ac 0c08 	sub.w	ip, ip, #8
  4027e2:	ebb2 020c 	subs.w	r2, r2, ip
  4027e6:	fa00 f00c 	lsl.w	r0, r0, ip
  4027ea:	bfaa      	itet	ge
  4027ec:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  4027f0:	4252      	neglt	r2, r2
  4027f2:	4318      	orrge	r0, r3
  4027f4:	bfbc      	itt	lt
  4027f6:	40d0      	lsrlt	r0, r2
  4027f8:	4318      	orrlt	r0, r3
  4027fa:	4770      	bx	lr
  4027fc:	f092 0f00 	teq	r2, #0
  402800:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  402804:	bf06      	itte	eq
  402806:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  40280a:	3201      	addeq	r2, #1
  40280c:	3b01      	subne	r3, #1
  40280e:	e7b5      	b.n	40277c <__addsf3+0x58>
  402810:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402814:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402818:	bf18      	it	ne
  40281a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40281e:	d021      	beq.n	402864 <__addsf3+0x140>
  402820:	ea92 0f03 	teq	r2, r3
  402824:	d004      	beq.n	402830 <__addsf3+0x10c>
  402826:	f092 0f00 	teq	r2, #0
  40282a:	bf08      	it	eq
  40282c:	4608      	moveq	r0, r1
  40282e:	4770      	bx	lr
  402830:	ea90 0f01 	teq	r0, r1
  402834:	bf1c      	itt	ne
  402836:	2000      	movne	r0, #0
  402838:	4770      	bxne	lr
  40283a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40283e:	d104      	bne.n	40284a <__addsf3+0x126>
  402840:	0040      	lsls	r0, r0, #1
  402842:	bf28      	it	cs
  402844:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  402848:	4770      	bx	lr
  40284a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  40284e:	bf3c      	itt	cc
  402850:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  402854:	4770      	bxcc	lr
  402856:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40285a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  40285e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402862:	4770      	bx	lr
  402864:	ea7f 6222 	mvns.w	r2, r2, asr #24
  402868:	bf16      	itet	ne
  40286a:	4608      	movne	r0, r1
  40286c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  402870:	4601      	movne	r1, r0
  402872:	0242      	lsls	r2, r0, #9
  402874:	bf06      	itte	eq
  402876:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  40287a:	ea90 0f01 	teqeq	r0, r1
  40287e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  402882:	4770      	bx	lr

00402884 <__aeabi_ui2f>:
  402884:	f04f 0300 	mov.w	r3, #0
  402888:	e004      	b.n	402894 <__aeabi_i2f+0x8>
  40288a:	bf00      	nop

0040288c <__aeabi_i2f>:
  40288c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  402890:	bf48      	it	mi
  402892:	4240      	negmi	r0, r0
  402894:	ea5f 0c00 	movs.w	ip, r0
  402898:	bf08      	it	eq
  40289a:	4770      	bxeq	lr
  40289c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  4028a0:	4601      	mov	r1, r0
  4028a2:	f04f 0000 	mov.w	r0, #0
  4028a6:	e01c      	b.n	4028e2 <__aeabi_l2f+0x2a>

004028a8 <__aeabi_ul2f>:
  4028a8:	ea50 0201 	orrs.w	r2, r0, r1
  4028ac:	bf08      	it	eq
  4028ae:	4770      	bxeq	lr
  4028b0:	f04f 0300 	mov.w	r3, #0
  4028b4:	e00a      	b.n	4028cc <__aeabi_l2f+0x14>
  4028b6:	bf00      	nop

004028b8 <__aeabi_l2f>:
  4028b8:	ea50 0201 	orrs.w	r2, r0, r1
  4028bc:	bf08      	it	eq
  4028be:	4770      	bxeq	lr
  4028c0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  4028c4:	d502      	bpl.n	4028cc <__aeabi_l2f+0x14>
  4028c6:	4240      	negs	r0, r0
  4028c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4028cc:	ea5f 0c01 	movs.w	ip, r1
  4028d0:	bf02      	ittt	eq
  4028d2:	4684      	moveq	ip, r0
  4028d4:	4601      	moveq	r1, r0
  4028d6:	2000      	moveq	r0, #0
  4028d8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  4028dc:	bf08      	it	eq
  4028de:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  4028e2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  4028e6:	fabc f28c 	clz	r2, ip
  4028ea:	3a08      	subs	r2, #8
  4028ec:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  4028f0:	db10      	blt.n	402914 <__aeabi_l2f+0x5c>
  4028f2:	fa01 fc02 	lsl.w	ip, r1, r2
  4028f6:	4463      	add	r3, ip
  4028f8:	fa00 fc02 	lsl.w	ip, r0, r2
  4028fc:	f1c2 0220 	rsb	r2, r2, #32
  402900:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402904:	fa20 f202 	lsr.w	r2, r0, r2
  402908:	eb43 0002 	adc.w	r0, r3, r2
  40290c:	bf08      	it	eq
  40290e:	f020 0001 	biceq.w	r0, r0, #1
  402912:	4770      	bx	lr
  402914:	f102 0220 	add.w	r2, r2, #32
  402918:	fa01 fc02 	lsl.w	ip, r1, r2
  40291c:	f1c2 0220 	rsb	r2, r2, #32
  402920:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  402924:	fa21 f202 	lsr.w	r2, r1, r2
  402928:	eb43 0002 	adc.w	r0, r3, r2
  40292c:	bf08      	it	eq
  40292e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402932:	4770      	bx	lr

00402934 <__libc_init_array>:
  402934:	b570      	push	{r4, r5, r6, lr}
  402936:	4e0f      	ldr	r6, [pc, #60]	; (402974 <__libc_init_array+0x40>)
  402938:	4d0f      	ldr	r5, [pc, #60]	; (402978 <__libc_init_array+0x44>)
  40293a:	1b76      	subs	r6, r6, r5
  40293c:	10b6      	asrs	r6, r6, #2
  40293e:	bf18      	it	ne
  402940:	2400      	movne	r4, #0
  402942:	d005      	beq.n	402950 <__libc_init_array+0x1c>
  402944:	3401      	adds	r4, #1
  402946:	f855 3b04 	ldr.w	r3, [r5], #4
  40294a:	4798      	blx	r3
  40294c:	42a6      	cmp	r6, r4
  40294e:	d1f9      	bne.n	402944 <__libc_init_array+0x10>
  402950:	4e0a      	ldr	r6, [pc, #40]	; (40297c <__libc_init_array+0x48>)
  402952:	4d0b      	ldr	r5, [pc, #44]	; (402980 <__libc_init_array+0x4c>)
  402954:	1b76      	subs	r6, r6, r5
  402956:	f000 f995 	bl	402c84 <_init>
  40295a:	10b6      	asrs	r6, r6, #2
  40295c:	bf18      	it	ne
  40295e:	2400      	movne	r4, #0
  402960:	d006      	beq.n	402970 <__libc_init_array+0x3c>
  402962:	3401      	adds	r4, #1
  402964:	f855 3b04 	ldr.w	r3, [r5], #4
  402968:	4798      	blx	r3
  40296a:	42a6      	cmp	r6, r4
  40296c:	d1f9      	bne.n	402962 <__libc_init_array+0x2e>
  40296e:	bd70      	pop	{r4, r5, r6, pc}
  402970:	bd70      	pop	{r4, r5, r6, pc}
  402972:	bf00      	nop
  402974:	00402c90 	.word	0x00402c90
  402978:	00402c90 	.word	0x00402c90
  40297c:	00402c98 	.word	0x00402c98
  402980:	00402c90 	.word	0x00402c90

00402984 <register_fini>:
  402984:	4b02      	ldr	r3, [pc, #8]	; (402990 <register_fini+0xc>)
  402986:	b113      	cbz	r3, 40298e <register_fini+0xa>
  402988:	4802      	ldr	r0, [pc, #8]	; (402994 <register_fini+0x10>)
  40298a:	f000 b805 	b.w	402998 <atexit>
  40298e:	4770      	bx	lr
  402990:	00000000 	.word	0x00000000
  402994:	004029a5 	.word	0x004029a5

00402998 <atexit>:
  402998:	2300      	movs	r3, #0
  40299a:	4601      	mov	r1, r0
  40299c:	461a      	mov	r2, r3
  40299e:	4618      	mov	r0, r3
  4029a0:	f000 b81e 	b.w	4029e0 <__register_exitproc>

004029a4 <__libc_fini_array>:
  4029a4:	b538      	push	{r3, r4, r5, lr}
  4029a6:	4c0a      	ldr	r4, [pc, #40]	; (4029d0 <__libc_fini_array+0x2c>)
  4029a8:	4d0a      	ldr	r5, [pc, #40]	; (4029d4 <__libc_fini_array+0x30>)
  4029aa:	1b64      	subs	r4, r4, r5
  4029ac:	10a4      	asrs	r4, r4, #2
  4029ae:	d00a      	beq.n	4029c6 <__libc_fini_array+0x22>
  4029b0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4029b4:	3b01      	subs	r3, #1
  4029b6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4029ba:	3c01      	subs	r4, #1
  4029bc:	f855 3904 	ldr.w	r3, [r5], #-4
  4029c0:	4798      	blx	r3
  4029c2:	2c00      	cmp	r4, #0
  4029c4:	d1f9      	bne.n	4029ba <__libc_fini_array+0x16>
  4029c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4029ca:	f000 b965 	b.w	402c98 <_fini>
  4029ce:	bf00      	nop
  4029d0:	00402ca8 	.word	0x00402ca8
  4029d4:	00402ca4 	.word	0x00402ca4

004029d8 <__retarget_lock_acquire_recursive>:
  4029d8:	4770      	bx	lr
  4029da:	bf00      	nop

004029dc <__retarget_lock_release_recursive>:
  4029dc:	4770      	bx	lr
  4029de:	bf00      	nop

004029e0 <__register_exitproc>:
  4029e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4029e4:	4d2c      	ldr	r5, [pc, #176]	; (402a98 <__register_exitproc+0xb8>)
  4029e6:	4606      	mov	r6, r0
  4029e8:	6828      	ldr	r0, [r5, #0]
  4029ea:	4698      	mov	r8, r3
  4029ec:	460f      	mov	r7, r1
  4029ee:	4691      	mov	r9, r2
  4029f0:	f7ff fff2 	bl	4029d8 <__retarget_lock_acquire_recursive>
  4029f4:	4b29      	ldr	r3, [pc, #164]	; (402a9c <__register_exitproc+0xbc>)
  4029f6:	681c      	ldr	r4, [r3, #0]
  4029f8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4029fc:	2b00      	cmp	r3, #0
  4029fe:	d03e      	beq.n	402a7e <__register_exitproc+0x9e>
  402a00:	685a      	ldr	r2, [r3, #4]
  402a02:	2a1f      	cmp	r2, #31
  402a04:	dc1c      	bgt.n	402a40 <__register_exitproc+0x60>
  402a06:	f102 0e01 	add.w	lr, r2, #1
  402a0a:	b176      	cbz	r6, 402a2a <__register_exitproc+0x4a>
  402a0c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  402a10:	2401      	movs	r4, #1
  402a12:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  402a16:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  402a1a:	4094      	lsls	r4, r2
  402a1c:	4320      	orrs	r0, r4
  402a1e:	2e02      	cmp	r6, #2
  402a20:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  402a24:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  402a28:	d023      	beq.n	402a72 <__register_exitproc+0x92>
  402a2a:	3202      	adds	r2, #2
  402a2c:	f8c3 e004 	str.w	lr, [r3, #4]
  402a30:	6828      	ldr	r0, [r5, #0]
  402a32:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  402a36:	f7ff ffd1 	bl	4029dc <__retarget_lock_release_recursive>
  402a3a:	2000      	movs	r0, #0
  402a3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402a40:	4b17      	ldr	r3, [pc, #92]	; (402aa0 <__register_exitproc+0xc0>)
  402a42:	b30b      	cbz	r3, 402a88 <__register_exitproc+0xa8>
  402a44:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402a48:	f3af 8000 	nop.w
  402a4c:	4603      	mov	r3, r0
  402a4e:	b1d8      	cbz	r0, 402a88 <__register_exitproc+0xa8>
  402a50:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  402a54:	6002      	str	r2, [r0, #0]
  402a56:	2100      	movs	r1, #0
  402a58:	6041      	str	r1, [r0, #4]
  402a5a:	460a      	mov	r2, r1
  402a5c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  402a60:	f04f 0e01 	mov.w	lr, #1
  402a64:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  402a68:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  402a6c:	2e00      	cmp	r6, #0
  402a6e:	d0dc      	beq.n	402a2a <__register_exitproc+0x4a>
  402a70:	e7cc      	b.n	402a0c <__register_exitproc+0x2c>
  402a72:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  402a76:	430c      	orrs	r4, r1
  402a78:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  402a7c:	e7d5      	b.n	402a2a <__register_exitproc+0x4a>
  402a7e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  402a82:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  402a86:	e7bb      	b.n	402a00 <__register_exitproc+0x20>
  402a88:	6828      	ldr	r0, [r5, #0]
  402a8a:	f7ff ffa7 	bl	4029dc <__retarget_lock_release_recursive>
  402a8e:	f04f 30ff 	mov.w	r0, #4294967295
  402a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402a96:	bf00      	nop
  402a98:	20000428 	.word	0x20000428
  402a9c:	00402c80 	.word	0x00402c80
  402aa0:	00000000 	.word	0x00000000

00402aa4 <npio2_hw>:
  402aa4:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
  402ab4:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
  402ac4:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
  402ad4:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
  402ae4:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
  402af4:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
  402b04:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
  402b14:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

00402b24 <two_over_pi>:
  402b24:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
  402b34:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
  402b44:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
  402b54:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
  402b64:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
  402b74:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
  402b84:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
  402b94:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
  402ba4:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
  402bb4:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
  402bc4:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
  402bd4:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
  402be4:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
  402bf4:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
  402c04:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
  402c14:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
  402c24:	0060e27b 00c08c6b 00000000              {.`.k.......

00402c30 <PIo2>:
  402c30:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
  402c40:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
  402c50:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
  402c60:	80000000 36e38222 00000000 3569f31d     ...."..6......i5

00402c70 <init_jk>:
  402c70:	00000002 00000003 00000004 00000006     ................

00402c80 <_global_impure_ptr>:
  402c80:	20000000                                ... 

00402c84 <_init>:
  402c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402c86:	bf00      	nop
  402c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402c8a:	bc08      	pop	{r3}
  402c8c:	469e      	mov	lr, r3
  402c8e:	4770      	bx	lr

00402c90 <__init_array_start>:
  402c90:	00402985 	.word	0x00402985

00402c94 <__frame_dummy_init_array_entry>:
  402c94:	0040011d                                ..@.

00402c98 <_fini>:
  402c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402c9a:	bf00      	nop
  402c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402c9e:	bc08      	pop	{r3}
  402ca0:	469e      	mov	lr, r3
  402ca2:	4770      	bx	lr

00402ca4 <__fini_array_start>:
  402ca4:	004000f9 	.word	0x004000f9
