Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jul  7 16:04:07 2025
| Host         : GiridharKING running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_singletoneFFT_wrapper_timing_summary_routed.rpt -pb design_singletoneFFT_wrapper_timing_summary_routed.pb -rpx design_singletoneFFT_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_singletoneFFT_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5649)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12429)
5. checking no_input_delay (1)
6. checking no_output_delay (76)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5649)
---------------------------
 There are 5648 register/latch pins with no clock driven by root clock pin: aclk_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_singletoneFFT_i/signal_delay_0/inst/shift_reg_reg[3][0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12429)
----------------------------------------------------
 There are 12429 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (76)
--------------------------------
 There are 76 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                12505          inf        0.000                      0                12505           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         12505 Endpoints
Min Delay         12505 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.614ns  (logic 6.659ns (40.081%)  route 9.955ns (59.919%))
  Logic Levels:           24  (CARRY4=18 FDRE=1 LUT2=4 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=109, routed)         5.285     5.803    <hidden>
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.124     5.927 r  <hidden>
                         net (fo=1, routed)           0.000     5.927    <hidden>
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.567 r  <hidden>
                         net (fo=2, routed)           1.234     7.801    <hidden>
    SLICE_X11Y68         LUT2 (Prop_lut2_I0_O)        0.306     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.657 r  <hidden>
                         net (fo=1, routed)           0.000     8.657    <hidden>
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.970 r  <hidden>
                         net (fo=2, routed)           0.974     9.944    <hidden>
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.306    10.250 r  <hidden>
                         net (fo=1, routed)           0.000    10.250    <hidden>
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.800 r  <hidden>
                         net (fo=1, routed)           0.000    10.800    <hidden>
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.039 r  <hidden>
                         net (fo=2, routed)           1.261    12.300    <hidden>
    SLICE_X15Y72         LUT2 (Prop_lut2_I0_O)        0.302    12.602 r  <hidden>
                         net (fo=1, routed)           0.000    12.602    <hidden>
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.000 r  <hidden>
                         net (fo=1, routed)           0.000    13.000    <hidden>
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  <hidden>
                         net (fo=1, routed)           0.000    13.114    <hidden>
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  <hidden>
                         net (fo=1, routed)           0.009    13.237    <hidden>
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.459 r  <hidden>
                         net (fo=2, routed)           1.192    14.651    <hidden>
    SLICE_X17Y77         LUT2 (Prop_lut2_I0_O)        0.299    14.950 r  <hidden>
                         net (fo=1, routed)           0.000    14.950    <hidden>
    SLICE_X17Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.482 r  <hidden>
                         net (fo=1, routed)           0.000    15.482    <hidden>
    SLICE_X17Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.596 r  <hidden>
                         net (fo=1, routed)           0.000    15.596    <hidden>
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.710 r  <hidden>
                         net (fo=1, routed)           0.000    15.710    <hidden>
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.824 r  <hidden>
                         net (fo=1, routed)           0.000    15.824    <hidden>
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.938 r  <hidden>
                         net (fo=1, routed)           0.000    15.938    <hidden>
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.052 r  <hidden>
                         net (fo=1, routed)           0.000    16.052    <hidden>
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.166 r  <hidden>
                         net (fo=1, routed)           0.000    16.166    <hidden>
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.280 r  <hidden>
                         net (fo=1, routed)           0.000    16.280    <hidden>
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.614 r  <hidden>
                         net (fo=1, routed)           0.000    16.614    <hidden>
    SLICE_X17Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.593ns  (logic 6.638ns (40.006%)  route 9.955ns (59.995%))
  Logic Levels:           24  (CARRY4=18 FDRE=1 LUT2=4 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=109, routed)         5.285     5.803    <hidden>
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.124     5.927 r  <hidden>
                         net (fo=1, routed)           0.000     5.927    <hidden>
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.567 r  <hidden>
                         net (fo=2, routed)           1.234     7.801    <hidden>
    SLICE_X11Y68         LUT2 (Prop_lut2_I0_O)        0.306     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.657 r  <hidden>
                         net (fo=1, routed)           0.000     8.657    <hidden>
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.970 r  <hidden>
                         net (fo=2, routed)           0.974     9.944    <hidden>
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.306    10.250 r  <hidden>
                         net (fo=1, routed)           0.000    10.250    <hidden>
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.800 r  <hidden>
                         net (fo=1, routed)           0.000    10.800    <hidden>
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.039 r  <hidden>
                         net (fo=2, routed)           1.261    12.300    <hidden>
    SLICE_X15Y72         LUT2 (Prop_lut2_I0_O)        0.302    12.602 r  <hidden>
                         net (fo=1, routed)           0.000    12.602    <hidden>
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.000 r  <hidden>
                         net (fo=1, routed)           0.000    13.000    <hidden>
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  <hidden>
                         net (fo=1, routed)           0.000    13.114    <hidden>
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  <hidden>
                         net (fo=1, routed)           0.009    13.237    <hidden>
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.459 r  <hidden>
                         net (fo=2, routed)           1.192    14.651    <hidden>
    SLICE_X17Y77         LUT2 (Prop_lut2_I0_O)        0.299    14.950 r  <hidden>
                         net (fo=1, routed)           0.000    14.950    <hidden>
    SLICE_X17Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.482 r  <hidden>
                         net (fo=1, routed)           0.000    15.482    <hidden>
    SLICE_X17Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.596 r  <hidden>
                         net (fo=1, routed)           0.000    15.596    <hidden>
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.710 r  <hidden>
                         net (fo=1, routed)           0.000    15.710    <hidden>
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.824 r  <hidden>
                         net (fo=1, routed)           0.000    15.824    <hidden>
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.938 r  <hidden>
                         net (fo=1, routed)           0.000    15.938    <hidden>
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.052 r  <hidden>
                         net (fo=1, routed)           0.000    16.052    <hidden>
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.166 r  <hidden>
                         net (fo=1, routed)           0.000    16.166    <hidden>
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.280 r  <hidden>
                         net (fo=1, routed)           0.000    16.280    <hidden>
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.593 r  <hidden>
                         net (fo=1, routed)           0.000    16.593    <hidden>
    SLICE_X17Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.519ns  (logic 6.564ns (39.737%)  route 9.955ns (60.263%))
  Logic Levels:           24  (CARRY4=18 FDRE=1 LUT2=4 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=109, routed)         5.285     5.803    <hidden>
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.124     5.927 r  <hidden>
                         net (fo=1, routed)           0.000     5.927    <hidden>
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.567 r  <hidden>
                         net (fo=2, routed)           1.234     7.801    <hidden>
    SLICE_X11Y68         LUT2 (Prop_lut2_I0_O)        0.306     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.657 r  <hidden>
                         net (fo=1, routed)           0.000     8.657    <hidden>
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.970 r  <hidden>
                         net (fo=2, routed)           0.974     9.944    <hidden>
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.306    10.250 r  <hidden>
                         net (fo=1, routed)           0.000    10.250    <hidden>
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.800 r  <hidden>
                         net (fo=1, routed)           0.000    10.800    <hidden>
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.039 r  <hidden>
                         net (fo=2, routed)           1.261    12.300    <hidden>
    SLICE_X15Y72         LUT2 (Prop_lut2_I0_O)        0.302    12.602 r  <hidden>
                         net (fo=1, routed)           0.000    12.602    <hidden>
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.000 r  <hidden>
                         net (fo=1, routed)           0.000    13.000    <hidden>
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  <hidden>
                         net (fo=1, routed)           0.000    13.114    <hidden>
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  <hidden>
                         net (fo=1, routed)           0.009    13.237    <hidden>
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.459 r  <hidden>
                         net (fo=2, routed)           1.192    14.651    <hidden>
    SLICE_X17Y77         LUT2 (Prop_lut2_I0_O)        0.299    14.950 r  <hidden>
                         net (fo=1, routed)           0.000    14.950    <hidden>
    SLICE_X17Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.482 r  <hidden>
                         net (fo=1, routed)           0.000    15.482    <hidden>
    SLICE_X17Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.596 r  <hidden>
                         net (fo=1, routed)           0.000    15.596    <hidden>
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.710 r  <hidden>
                         net (fo=1, routed)           0.000    15.710    <hidden>
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.824 r  <hidden>
                         net (fo=1, routed)           0.000    15.824    <hidden>
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.938 r  <hidden>
                         net (fo=1, routed)           0.000    15.938    <hidden>
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.052 r  <hidden>
                         net (fo=1, routed)           0.000    16.052    <hidden>
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.166 r  <hidden>
                         net (fo=1, routed)           0.000    16.166    <hidden>
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.280 r  <hidden>
                         net (fo=1, routed)           0.000    16.280    <hidden>
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.519 r  <hidden>
                         net (fo=1, routed)           0.000    16.519    <hidden>
    SLICE_X17Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.503ns  (logic 6.548ns (39.678%)  route 9.955ns (60.322%))
  Logic Levels:           24  (CARRY4=18 FDRE=1 LUT2=4 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=109, routed)         5.285     5.803    <hidden>
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.124     5.927 r  <hidden>
                         net (fo=1, routed)           0.000     5.927    <hidden>
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.567 r  <hidden>
                         net (fo=2, routed)           1.234     7.801    <hidden>
    SLICE_X11Y68         LUT2 (Prop_lut2_I0_O)        0.306     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.657 r  <hidden>
                         net (fo=1, routed)           0.000     8.657    <hidden>
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.970 r  <hidden>
                         net (fo=2, routed)           0.974     9.944    <hidden>
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.306    10.250 r  <hidden>
                         net (fo=1, routed)           0.000    10.250    <hidden>
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.800 r  <hidden>
                         net (fo=1, routed)           0.000    10.800    <hidden>
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.039 r  <hidden>
                         net (fo=2, routed)           1.261    12.300    <hidden>
    SLICE_X15Y72         LUT2 (Prop_lut2_I0_O)        0.302    12.602 r  <hidden>
                         net (fo=1, routed)           0.000    12.602    <hidden>
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.000 r  <hidden>
                         net (fo=1, routed)           0.000    13.000    <hidden>
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  <hidden>
                         net (fo=1, routed)           0.000    13.114    <hidden>
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  <hidden>
                         net (fo=1, routed)           0.009    13.237    <hidden>
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.459 r  <hidden>
                         net (fo=2, routed)           1.192    14.651    <hidden>
    SLICE_X17Y77         LUT2 (Prop_lut2_I0_O)        0.299    14.950 r  <hidden>
                         net (fo=1, routed)           0.000    14.950    <hidden>
    SLICE_X17Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.482 r  <hidden>
                         net (fo=1, routed)           0.000    15.482    <hidden>
    SLICE_X17Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.596 r  <hidden>
                         net (fo=1, routed)           0.000    15.596    <hidden>
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.710 r  <hidden>
                         net (fo=1, routed)           0.000    15.710    <hidden>
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.824 r  <hidden>
                         net (fo=1, routed)           0.000    15.824    <hidden>
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.938 r  <hidden>
                         net (fo=1, routed)           0.000    15.938    <hidden>
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.052 r  <hidden>
                         net (fo=1, routed)           0.000    16.052    <hidden>
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.166 r  <hidden>
                         net (fo=1, routed)           0.000    16.166    <hidden>
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.280 r  <hidden>
                         net (fo=1, routed)           0.000    16.280    <hidden>
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.503 r  <hidden>
                         net (fo=1, routed)           0.000    16.503    <hidden>
    SLICE_X17Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.500ns  (logic 6.545ns (39.667%)  route 9.955ns (60.333%))
  Logic Levels:           23  (CARRY4=17 FDRE=1 LUT2=4 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=109, routed)         5.285     5.803    <hidden>
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.124     5.927 r  <hidden>
                         net (fo=1, routed)           0.000     5.927    <hidden>
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.567 r  <hidden>
                         net (fo=2, routed)           1.234     7.801    <hidden>
    SLICE_X11Y68         LUT2 (Prop_lut2_I0_O)        0.306     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.657 r  <hidden>
                         net (fo=1, routed)           0.000     8.657    <hidden>
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.970 r  <hidden>
                         net (fo=2, routed)           0.974     9.944    <hidden>
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.306    10.250 r  <hidden>
                         net (fo=1, routed)           0.000    10.250    <hidden>
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.800 r  <hidden>
                         net (fo=1, routed)           0.000    10.800    <hidden>
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.039 r  <hidden>
                         net (fo=2, routed)           1.261    12.300    <hidden>
    SLICE_X15Y72         LUT2 (Prop_lut2_I0_O)        0.302    12.602 r  <hidden>
                         net (fo=1, routed)           0.000    12.602    <hidden>
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.000 r  <hidden>
                         net (fo=1, routed)           0.000    13.000    <hidden>
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  <hidden>
                         net (fo=1, routed)           0.000    13.114    <hidden>
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  <hidden>
                         net (fo=1, routed)           0.009    13.237    <hidden>
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.459 r  <hidden>
                         net (fo=2, routed)           1.192    14.651    <hidden>
    SLICE_X17Y77         LUT2 (Prop_lut2_I0_O)        0.299    14.950 r  <hidden>
                         net (fo=1, routed)           0.000    14.950    <hidden>
    SLICE_X17Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.482 r  <hidden>
                         net (fo=1, routed)           0.000    15.482    <hidden>
    SLICE_X17Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.596 r  <hidden>
                         net (fo=1, routed)           0.000    15.596    <hidden>
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.710 r  <hidden>
                         net (fo=1, routed)           0.000    15.710    <hidden>
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.824 r  <hidden>
                         net (fo=1, routed)           0.000    15.824    <hidden>
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.938 r  <hidden>
                         net (fo=1, routed)           0.000    15.938    <hidden>
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.052 r  <hidden>
                         net (fo=1, routed)           0.000    16.052    <hidden>
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.166 r  <hidden>
                         net (fo=1, routed)           0.000    16.166    <hidden>
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.500 r  <hidden>
                         net (fo=1, routed)           0.000    16.500    <hidden>
    SLICE_X17Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.479ns  (logic 6.524ns (39.590%)  route 9.955ns (60.410%))
  Logic Levels:           23  (CARRY4=17 FDRE=1 LUT2=4 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=109, routed)         5.285     5.803    <hidden>
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.124     5.927 r  <hidden>
                         net (fo=1, routed)           0.000     5.927    <hidden>
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.567 r  <hidden>
                         net (fo=2, routed)           1.234     7.801    <hidden>
    SLICE_X11Y68         LUT2 (Prop_lut2_I0_O)        0.306     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.657 r  <hidden>
                         net (fo=1, routed)           0.000     8.657    <hidden>
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.970 r  <hidden>
                         net (fo=2, routed)           0.974     9.944    <hidden>
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.306    10.250 r  <hidden>
                         net (fo=1, routed)           0.000    10.250    <hidden>
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.800 r  <hidden>
                         net (fo=1, routed)           0.000    10.800    <hidden>
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.039 r  <hidden>
                         net (fo=2, routed)           1.261    12.300    <hidden>
    SLICE_X15Y72         LUT2 (Prop_lut2_I0_O)        0.302    12.602 r  <hidden>
                         net (fo=1, routed)           0.000    12.602    <hidden>
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.000 r  <hidden>
                         net (fo=1, routed)           0.000    13.000    <hidden>
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  <hidden>
                         net (fo=1, routed)           0.000    13.114    <hidden>
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  <hidden>
                         net (fo=1, routed)           0.009    13.237    <hidden>
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.459 r  <hidden>
                         net (fo=2, routed)           1.192    14.651    <hidden>
    SLICE_X17Y77         LUT2 (Prop_lut2_I0_O)        0.299    14.950 r  <hidden>
                         net (fo=1, routed)           0.000    14.950    <hidden>
    SLICE_X17Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.482 r  <hidden>
                         net (fo=1, routed)           0.000    15.482    <hidden>
    SLICE_X17Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.596 r  <hidden>
                         net (fo=1, routed)           0.000    15.596    <hidden>
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.710 r  <hidden>
                         net (fo=1, routed)           0.000    15.710    <hidden>
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.824 r  <hidden>
                         net (fo=1, routed)           0.000    15.824    <hidden>
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.938 r  <hidden>
                         net (fo=1, routed)           0.000    15.938    <hidden>
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.052 r  <hidden>
                         net (fo=1, routed)           0.000    16.052    <hidden>
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.166 r  <hidden>
                         net (fo=1, routed)           0.000    16.166    <hidden>
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.479 r  <hidden>
                         net (fo=1, routed)           0.000    16.479    <hidden>
    SLICE_X17Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.405ns  (logic 6.450ns (39.318%)  route 9.955ns (60.682%))
  Logic Levels:           23  (CARRY4=17 FDRE=1 LUT2=4 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=109, routed)         5.285     5.803    <hidden>
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.124     5.927 r  <hidden>
                         net (fo=1, routed)           0.000     5.927    <hidden>
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.567 r  <hidden>
                         net (fo=2, routed)           1.234     7.801    <hidden>
    SLICE_X11Y68         LUT2 (Prop_lut2_I0_O)        0.306     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.657 r  <hidden>
                         net (fo=1, routed)           0.000     8.657    <hidden>
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.970 r  <hidden>
                         net (fo=2, routed)           0.974     9.944    <hidden>
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.306    10.250 r  <hidden>
                         net (fo=1, routed)           0.000    10.250    <hidden>
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.800 r  <hidden>
                         net (fo=1, routed)           0.000    10.800    <hidden>
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.039 r  <hidden>
                         net (fo=2, routed)           1.261    12.300    <hidden>
    SLICE_X15Y72         LUT2 (Prop_lut2_I0_O)        0.302    12.602 r  <hidden>
                         net (fo=1, routed)           0.000    12.602    <hidden>
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.000 r  <hidden>
                         net (fo=1, routed)           0.000    13.000    <hidden>
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  <hidden>
                         net (fo=1, routed)           0.000    13.114    <hidden>
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  <hidden>
                         net (fo=1, routed)           0.009    13.237    <hidden>
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.459 r  <hidden>
                         net (fo=2, routed)           1.192    14.651    <hidden>
    SLICE_X17Y77         LUT2 (Prop_lut2_I0_O)        0.299    14.950 r  <hidden>
                         net (fo=1, routed)           0.000    14.950    <hidden>
    SLICE_X17Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.482 r  <hidden>
                         net (fo=1, routed)           0.000    15.482    <hidden>
    SLICE_X17Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.596 r  <hidden>
                         net (fo=1, routed)           0.000    15.596    <hidden>
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.710 r  <hidden>
                         net (fo=1, routed)           0.000    15.710    <hidden>
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.824 r  <hidden>
                         net (fo=1, routed)           0.000    15.824    <hidden>
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.938 r  <hidden>
                         net (fo=1, routed)           0.000    15.938    <hidden>
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.052 r  <hidden>
                         net (fo=1, routed)           0.000    16.052    <hidden>
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.166 r  <hidden>
                         net (fo=1, routed)           0.000    16.166    <hidden>
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.405 r  <hidden>
                         net (fo=1, routed)           0.000    16.405    <hidden>
    SLICE_X17Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.389ns  (logic 6.434ns (39.259%)  route 9.955ns (60.741%))
  Logic Levels:           23  (CARRY4=17 FDRE=1 LUT2=4 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=109, routed)         5.285     5.803    <hidden>
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.124     5.927 r  <hidden>
                         net (fo=1, routed)           0.000     5.927    <hidden>
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.567 r  <hidden>
                         net (fo=2, routed)           1.234     7.801    <hidden>
    SLICE_X11Y68         LUT2 (Prop_lut2_I0_O)        0.306     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.657 r  <hidden>
                         net (fo=1, routed)           0.000     8.657    <hidden>
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.970 r  <hidden>
                         net (fo=2, routed)           0.974     9.944    <hidden>
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.306    10.250 r  <hidden>
                         net (fo=1, routed)           0.000    10.250    <hidden>
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.800 r  <hidden>
                         net (fo=1, routed)           0.000    10.800    <hidden>
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.039 r  <hidden>
                         net (fo=2, routed)           1.261    12.300    <hidden>
    SLICE_X15Y72         LUT2 (Prop_lut2_I0_O)        0.302    12.602 r  <hidden>
                         net (fo=1, routed)           0.000    12.602    <hidden>
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.000 r  <hidden>
                         net (fo=1, routed)           0.000    13.000    <hidden>
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  <hidden>
                         net (fo=1, routed)           0.000    13.114    <hidden>
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  <hidden>
                         net (fo=1, routed)           0.009    13.237    <hidden>
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.459 r  <hidden>
                         net (fo=2, routed)           1.192    14.651    <hidden>
    SLICE_X17Y77         LUT2 (Prop_lut2_I0_O)        0.299    14.950 r  <hidden>
                         net (fo=1, routed)           0.000    14.950    <hidden>
    SLICE_X17Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.482 r  <hidden>
                         net (fo=1, routed)           0.000    15.482    <hidden>
    SLICE_X17Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.596 r  <hidden>
                         net (fo=1, routed)           0.000    15.596    <hidden>
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.710 r  <hidden>
                         net (fo=1, routed)           0.000    15.710    <hidden>
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.824 r  <hidden>
                         net (fo=1, routed)           0.000    15.824    <hidden>
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.938 r  <hidden>
                         net (fo=1, routed)           0.000    15.938    <hidden>
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.052 r  <hidden>
                         net (fo=1, routed)           0.000    16.052    <hidden>
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.166 r  <hidden>
                         net (fo=1, routed)           0.000    16.166    <hidden>
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.389 r  <hidden>
                         net (fo=1, routed)           0.000    16.389    <hidden>
    SLICE_X17Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.386ns  (logic 6.431ns (39.248%)  route 9.955ns (60.752%))
  Logic Levels:           22  (CARRY4=16 FDRE=1 LUT2=4 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=109, routed)         5.285     5.803    <hidden>
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.124     5.927 r  <hidden>
                         net (fo=1, routed)           0.000     5.927    <hidden>
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.567 r  <hidden>
                         net (fo=2, routed)           1.234     7.801    <hidden>
    SLICE_X11Y68         LUT2 (Prop_lut2_I0_O)        0.306     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.657 r  <hidden>
                         net (fo=1, routed)           0.000     8.657    <hidden>
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.970 r  <hidden>
                         net (fo=2, routed)           0.974     9.944    <hidden>
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.306    10.250 r  <hidden>
                         net (fo=1, routed)           0.000    10.250    <hidden>
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.800 r  <hidden>
                         net (fo=1, routed)           0.000    10.800    <hidden>
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.039 r  <hidden>
                         net (fo=2, routed)           1.261    12.300    <hidden>
    SLICE_X15Y72         LUT2 (Prop_lut2_I0_O)        0.302    12.602 r  <hidden>
                         net (fo=1, routed)           0.000    12.602    <hidden>
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.000 r  <hidden>
                         net (fo=1, routed)           0.000    13.000    <hidden>
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  <hidden>
                         net (fo=1, routed)           0.000    13.114    <hidden>
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  <hidden>
                         net (fo=1, routed)           0.009    13.237    <hidden>
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.459 r  <hidden>
                         net (fo=2, routed)           1.192    14.651    <hidden>
    SLICE_X17Y77         LUT2 (Prop_lut2_I0_O)        0.299    14.950 r  <hidden>
                         net (fo=1, routed)           0.000    14.950    <hidden>
    SLICE_X17Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.482 r  <hidden>
                         net (fo=1, routed)           0.000    15.482    <hidden>
    SLICE_X17Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.596 r  <hidden>
                         net (fo=1, routed)           0.000    15.596    <hidden>
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.710 r  <hidden>
                         net (fo=1, routed)           0.000    15.710    <hidden>
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.824 r  <hidden>
                         net (fo=1, routed)           0.000    15.824    <hidden>
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.938 r  <hidden>
                         net (fo=1, routed)           0.000    15.938    <hidden>
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.052 r  <hidden>
                         net (fo=1, routed)           0.000    16.052    <hidden>
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.386 r  <hidden>
                         net (fo=1, routed)           0.000    16.386    <hidden>
    SLICE_X17Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.365ns  (logic 6.410ns (39.170%)  route 9.955ns (60.830%))
  Logic Levels:           22  (CARRY4=16 FDRE=1 LUT2=4 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  <hidden>
                         net (fo=109, routed)         5.285     5.803    <hidden>
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.124     5.927 r  <hidden>
                         net (fo=1, routed)           0.000     5.927    <hidden>
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.567 r  <hidden>
                         net (fo=2, routed)           1.234     7.801    <hidden>
    SLICE_X11Y68         LUT2 (Prop_lut2_I0_O)        0.306     8.107 r  <hidden>
                         net (fo=1, routed)           0.000     8.107    <hidden>
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.657 r  <hidden>
                         net (fo=1, routed)           0.000     8.657    <hidden>
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.970 r  <hidden>
                         net (fo=2, routed)           0.974     9.944    <hidden>
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.306    10.250 r  <hidden>
                         net (fo=1, routed)           0.000    10.250    <hidden>
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.800 r  <hidden>
                         net (fo=1, routed)           0.000    10.800    <hidden>
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.039 r  <hidden>
                         net (fo=2, routed)           1.261    12.300    <hidden>
    SLICE_X15Y72         LUT2 (Prop_lut2_I0_O)        0.302    12.602 r  <hidden>
                         net (fo=1, routed)           0.000    12.602    <hidden>
    SLICE_X15Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.000 r  <hidden>
                         net (fo=1, routed)           0.000    13.000    <hidden>
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  <hidden>
                         net (fo=1, routed)           0.000    13.114    <hidden>
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  <hidden>
                         net (fo=1, routed)           0.009    13.237    <hidden>
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.459 r  <hidden>
                         net (fo=2, routed)           1.192    14.651    <hidden>
    SLICE_X17Y77         LUT2 (Prop_lut2_I0_O)        0.299    14.950 r  <hidden>
                         net (fo=1, routed)           0.000    14.950    <hidden>
    SLICE_X17Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.482 r  <hidden>
                         net (fo=1, routed)           0.000    15.482    <hidden>
    SLICE_X17Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.596 r  <hidden>
                         net (fo=1, routed)           0.000    15.596    <hidden>
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.710 r  <hidden>
                         net (fo=1, routed)           0.000    15.710    <hidden>
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.824 r  <hidden>
                         net (fo=1, routed)           0.000    15.824    <hidden>
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.938 r  <hidden>
                         net (fo=1, routed)           0.000    15.938    <hidden>
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.052 r  <hidden>
                         net (fo=1, routed)           0.000    16.052    <hidden>
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.365 r  <hidden>
                         net (fo=1, routed)           0.000    16.365    <hidden>
    SLICE_X17Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y67         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X21Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X20Y67         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X1Y72          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X1Y98          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X3Y92          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X13Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y90         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X19Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X19Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X31Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X3Y86          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X11Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X38Y86         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------





