# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/VMU_FIFOs/ip/VMU_FIFOs_fifo_generator_0_0/VMU_FIFOs_fifo_generator_0_0_sim_netlist.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/VMU_FIFOs/ip/VMU_FIFOs_WriteBuffer_0/VMU_FIFOs_WriteBuffer_0_sim_netlist.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/VMU_FIFOs/sim/VMU_FIFOs.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/PE_IPs/ip/PE_IPs_blk_mem_gen_0_0/sim/PE_IPs_blk_mem_gen_0_0.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/PE_IPs/ip/PE_IPs_blk_mem_gen_0_1/sim/PE_IPs_blk_mem_gen_0_1.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/PE_IPs/ip/PE_IPs_blk_mem_gen_0_2/sim/PE_IPs_blk_mem_gen_0_2.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/PE_IPs/ip/PE_IPs_fifo_generator_0_0/PE_IPs_fifo_generator_0_0_sim_netlist.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/PE_IPs/ip/PE_IPs_Msg_FIFO_Out_0/PE_IPs_Msg_FIFO_Out_0_sim_netlist.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/PE_IPs/ip/PE_IPs_Msg_FIFO_In_0/PE_IPs_Msg_FIFO_In_0_sim_netlist.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/PE_IPs/ip/PE_IPs_Msg_FIFO_In_1/PE_IPs_Msg_FIFO_In_1_sim_netlist.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/PE_IPs/sim/PE_IPs.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_axi_vip_0_0/sim/MemoryInterfacesVIP_axi_vip_0_0_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_axi_vip_0_0/sim/MemoryInterfacesVIP_axi_vip_0_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_0/sim/MemoryInterfacesVIP_HBMVIP_0_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_0/sim/MemoryInterfacesVIP_HBMVIP_0.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ipshared/33b0/rd_engine.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ipshared/33b0/wr_engine.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ipshared/33b0/axi_engine.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_0/sim/MemoryInterfacesVIP_DDR_00_AXI_Engine_0.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_0/sim/MemoryInterfacesVIP_HBM_00_AXI_Engine_0.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_2/sim/MemoryInterfacesVIP_HBMVIP_2_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_2/sim/MemoryInterfacesVIP_HBMVIP_2.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_2/sim/MemoryInterfacesVIP_HBM_00_AXI_Engine_2.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_3/sim/MemoryInterfacesVIP_HBMVIP_3_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_3/sim/MemoryInterfacesVIP_HBMVIP_3.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_3/sim/MemoryInterfacesVIP_HBM_00_AXI_Engine_3.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_4/sim/MemoryInterfacesVIP_HBMVIP_4_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_4/sim/MemoryInterfacesVIP_HBMVIP_4.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_4/sim/MemoryInterfacesVIP_HBM_00_AXI_Engine_4.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_5/sim/MemoryInterfacesVIP_HBMVIP_5_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_5/sim/MemoryInterfacesVIP_HBMVIP_5.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_5/sim/MemoryInterfacesVIP_HBM_00_AXI_Engine_5.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_6/sim/MemoryInterfacesVIP_HBMVIP_6_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_6/sim/MemoryInterfacesVIP_HBMVIP_6.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_6/sim/MemoryInterfacesVIP_HBM_00_AXI_Engine_6.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_7/sim/MemoryInterfacesVIP_HBMVIP_7_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_7/sim/MemoryInterfacesVIP_HBMVIP_7.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_7/sim/MemoryInterfacesVIP_HBM_00_AXI_Engine_7.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_8/sim/MemoryInterfacesVIP_HBMVIP_8_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_8/sim/MemoryInterfacesVIP_HBMVIP_8.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_8/sim/MemoryInterfacesVIP_HBM_00_AXI_Engine_8.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_9/sim/MemoryInterfacesVIP_HBMVIP_9_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_9/sim/MemoryInterfacesVIP_HBMVIP_9.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_9/sim/MemoryInterfacesVIP_HBM_00_AXI_Engine_9.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_10/sim/MemoryInterfacesVIP_HBMVIP_10_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_10/sim/MemoryInterfacesVIP_HBMVIP_10.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_10/sim/MemoryInterfacesVIP_HBM_00_AXI_Engine_10.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_11/sim/MemoryInterfacesVIP_HBMVIP_11_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_11/sim/MemoryInterfacesVIP_HBMVIP_11.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_11/sim/MemoryInterfacesVIP_HBM_00_AXI_Engine_11.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_12/sim/MemoryInterfacesVIP_HBMVIP_12_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP_12/sim/MemoryInterfacesVIP_HBMVIP_12.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_12/sim/MemoryInterfacesVIP_HBM_00_AXI_Engine_12.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP0_0/sim/MemoryInterfacesVIP_HBMVIP0_0_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP0_0/sim/MemoryInterfacesVIP_HBMVIP0_0.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_13/sim/MemoryInterfacesVIP_HBM_00_AXI_Engine_13.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP0_1/sim/MemoryInterfacesVIP_HBMVIP0_1_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP0_1/sim/MemoryInterfacesVIP_HBMVIP0_1.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_14/sim/MemoryInterfacesVIP_HBM_00_AXI_Engine_14.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP0_2/sim/MemoryInterfacesVIP_HBMVIP0_2_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP0_2/sim/MemoryInterfacesVIP_HBMVIP0_2.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_15/sim/MemoryInterfacesVIP_HBM_00_AXI_Engine_15.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP0_3/sim/MemoryInterfacesVIP_HBMVIP0_3_pkg.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBMVIP0_3/sim/MemoryInterfacesVIP_HBMVIP0_3.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_HBM_00_AXI_Engine_16/sim/MemoryInterfacesVIP_HBM_00_AXI_Engine_16.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_1/sim/MemoryInterfacesVIP_DDR_00_AXI_Engine_1.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_2/sim/MemoryInterfacesVIP_DDR_00_AXI_Engine_2.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_3/sim/MemoryInterfacesVIP_DDR_00_AXI_Engine_3.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_4/sim/MemoryInterfacesVIP_DDR_00_AXI_Engine_4.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_5/sim/MemoryInterfacesVIP_DDR_00_AXI_Engine_5.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_6/sim/MemoryInterfacesVIP_DDR_00_AXI_Engine_6.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_7/sim/MemoryInterfacesVIP_DDR_00_AXI_Engine_7.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_8/sim/MemoryInterfacesVIP_DDR_00_AXI_Engine_8.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_9/sim/MemoryInterfacesVIP_DDR_00_AXI_Engine_9.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_10/sim/MemoryInterfacesVIP_DDR_00_AXI_Engine_10.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_11/sim/MemoryInterfacesVIP_DDR_00_AXI_Engine_11.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_12/sim/MemoryInterfacesVIP_DDR_00_AXI_Engine_12.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_13/sim/MemoryInterfacesVIP_DDR_00_AXI_Engine_13.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_14/sim/MemoryInterfacesVIP_DDR_00_AXI_Engine_14.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_DDR_00_AXI_Engine_15/sim/MemoryInterfacesVIP_DDR_00_AXI_Engine_15.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_d1ca_one_0.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_d1ca_arsw_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_d1ca_rsw_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_d1ca_awsw_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_d1ca_wsw_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_d1ca_bsw_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_d1ca_s00mmu_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_d1ca_s00tr_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_d1ca_s00sic_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_d1ca_s00a2s_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_d1ca_sarn_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_d1ca_srn_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_d1ca_sawn_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_d1ca_swn_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_d1ca_sbn_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_d1ca_s01mmu_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_d1ca_s01tr_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_d1ca_s01sic_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_d1ca_s01a2s_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_d1ca_sarn_1.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_d1ca_srn_1.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_d1ca_sawn_1.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_d1ca_swn_1.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_d1ca_sbn_1.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_d1ca_s02mmu_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_d1ca_s02tr_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_d1ca_s02sic_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_d1ca_s02a2s_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_d1ca_sarn_2.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_d1ca_srn_2.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_d1ca_sawn_2.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_d1ca_swn_2.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_d1ca_sbn_2.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_d1ca_s03mmu_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_d1ca_s03tr_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_d1ca_s03sic_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_d1ca_s03a2s_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_d1ca_sarn_3.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_d1ca_srn_3.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_40/sim/bd_d1ca_sawn_3.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_41/sim/bd_d1ca_swn_3.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_42/sim/bd_d1ca_sbn_3.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_43/sim/bd_d1ca_s04mmu_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_44/sim/bd_d1ca_s04tr_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_45/sim/bd_d1ca_s04sic_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_46/sim/bd_d1ca_s04a2s_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_47/sim/bd_d1ca_sarn_4.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_48/sim/bd_d1ca_srn_4.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_49/sim/bd_d1ca_sawn_4.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_50/sim/bd_d1ca_swn_4.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_51/sim/bd_d1ca_sbn_4.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_52/sim/bd_d1ca_s05mmu_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_53/sim/bd_d1ca_s05tr_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_54/sim/bd_d1ca_s05sic_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_55/sim/bd_d1ca_s05a2s_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_56/sim/bd_d1ca_sarn_5.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_57/sim/bd_d1ca_srn_5.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_58/sim/bd_d1ca_sawn_5.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_59/sim/bd_d1ca_swn_5.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_60/sim/bd_d1ca_sbn_5.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_61/sim/bd_d1ca_s06mmu_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_62/sim/bd_d1ca_s06tr_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_63/sim/bd_d1ca_s06sic_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_64/sim/bd_d1ca_s06a2s_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_65/sim/bd_d1ca_sarn_6.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_66/sim/bd_d1ca_srn_6.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_67/sim/bd_d1ca_sawn_6.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_68/sim/bd_d1ca_swn_6.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_69/sim/bd_d1ca_sbn_6.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_70/sim/bd_d1ca_s07mmu_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_71/sim/bd_d1ca_s07tr_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_72/sim/bd_d1ca_s07sic_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_73/sim/bd_d1ca_s07a2s_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_74/sim/bd_d1ca_sarn_7.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_75/sim/bd_d1ca_srn_7.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_76/sim/bd_d1ca_sawn_7.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_77/sim/bd_d1ca_swn_7.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_78/sim/bd_d1ca_sbn_7.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_79/sim/bd_d1ca_s08mmu_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_80/sim/bd_d1ca_s08tr_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_81/sim/bd_d1ca_s08sic_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_82/sim/bd_d1ca_s08a2s_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_83/sim/bd_d1ca_sarn_8.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_84/sim/bd_d1ca_srn_8.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_85/sim/bd_d1ca_sawn_8.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_86/sim/bd_d1ca_swn_8.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_87/sim/bd_d1ca_sbn_8.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_88/sim/bd_d1ca_s09mmu_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_89/sim/bd_d1ca_s09tr_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_90/sim/bd_d1ca_s09sic_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_91/sim/bd_d1ca_s09a2s_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_92/sim/bd_d1ca_sarn_9.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_93/sim/bd_d1ca_srn_9.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_94/sim/bd_d1ca_sawn_9.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_95/sim/bd_d1ca_swn_9.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_96/sim/bd_d1ca_sbn_9.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_97/sim/bd_d1ca_s10mmu_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_98/sim/bd_d1ca_s10tr_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_99/sim/bd_d1ca_s10sic_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_100/sim/bd_d1ca_s10a2s_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_101/sim/bd_d1ca_sarn_10.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_102/sim/bd_d1ca_srn_10.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_103/sim/bd_d1ca_sawn_10.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_104/sim/bd_d1ca_swn_10.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_105/sim/bd_d1ca_sbn_10.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_106/sim/bd_d1ca_s11mmu_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_107/sim/bd_d1ca_s11tr_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_108/sim/bd_d1ca_s11sic_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_109/sim/bd_d1ca_s11a2s_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_110/sim/bd_d1ca_sarn_11.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_111/sim/bd_d1ca_srn_11.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_112/sim/bd_d1ca_sawn_11.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_113/sim/bd_d1ca_swn_11.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_114/sim/bd_d1ca_sbn_11.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_115/sim/bd_d1ca_s12mmu_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_116/sim/bd_d1ca_s12tr_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_117/sim/bd_d1ca_s12sic_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_118/sim/bd_d1ca_s12a2s_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_119/sim/bd_d1ca_sarn_12.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_120/sim/bd_d1ca_srn_12.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_121/sim/bd_d1ca_sawn_12.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_122/sim/bd_d1ca_swn_12.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_123/sim/bd_d1ca_sbn_12.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_124/sim/bd_d1ca_s13mmu_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_125/sim/bd_d1ca_s13tr_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_126/sim/bd_d1ca_s13sic_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_127/sim/bd_d1ca_s13a2s_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_128/sim/bd_d1ca_sarn_13.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_129/sim/bd_d1ca_srn_13.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_130/sim/bd_d1ca_sawn_13.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_131/sim/bd_d1ca_swn_13.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_132/sim/bd_d1ca_sbn_13.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_133/sim/bd_d1ca_s14mmu_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_134/sim/bd_d1ca_s14tr_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_135/sim/bd_d1ca_s14sic_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_136/sim/bd_d1ca_s14a2s_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_137/sim/bd_d1ca_sarn_14.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_138/sim/bd_d1ca_srn_14.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_139/sim/bd_d1ca_sawn_14.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_140/sim/bd_d1ca_swn_14.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_141/sim/bd_d1ca_sbn_14.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_142/sim/bd_d1ca_s15mmu_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_143/sim/bd_d1ca_s15tr_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_144/sim/bd_d1ca_s15sic_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_145/sim/bd_d1ca_s15a2s_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_146/sim/bd_d1ca_sarn_15.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_147/sim/bd_d1ca_srn_15.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_148/sim/bd_d1ca_sawn_15.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_149/sim/bd_d1ca_swn_15.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_150/sim/bd_d1ca_sbn_15.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_151/sim/bd_d1ca_m00s2a_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_152/sim/bd_d1ca_m00arn_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_153/sim/bd_d1ca_m00rn_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_154/sim/bd_d1ca_m00awn_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_155/sim/bd_d1ca_m00wn_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_156/sim/bd_d1ca_m00bn_0.sv" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/ip/ip_157/sim/bd_d1ca_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/bd_0/sim/bd_d1ca.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/ip/MemoryInterfacesVIP_smartconnect_0_0/sim/MemoryInterfacesVIP_smartconnect_0_0.v" \
"../../../../rtl_kernel_wizard_0_ex.ip_user_files/bd/MemoryInterfacesVIP/sim/MemoryInterfacesVIP.v" \
"../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/ResultsFIFO/ResultsFIFO_sim_netlist.v" \
"../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/LoadEdgesFIFO/LoadEdgesFIFO_sim_netlist.v" \
"../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/LoadVerticesFIFO/LoadVerticesFIFO_sim_netlist.v" \
"../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" \
"../../../../GPN.v" \
"../../../../MGU.v" \
"../../../../MPU.v" \
"../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/hdl/MemoryInterfacesVIP_wrapper.v" \
"../../../../PE.v" \
"../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/PE_IPs/hdl/PE_IPs_wrapper.v" \
"../../../../VMU.v" \
"../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/VMU_FIFOs/hdl/VMU_FIFOs_wrapper.v" \
"../../../../imports/rtl_kernel_wizard_0_control_s_axi.v" \

sv xil_defaultlib  --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/ip/clk_wiz_0" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ip/MemoryInterfaces_hbm_0_0_1/hdl/rtl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/MemoryInterfaces/ipshared/4810/verif/model" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/ec67/hdl" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/f0b6/hdl/verilog" --include "../../../../rtl_kernel_wizard_0_ex.gen/sim_1/bd/MemoryInterfacesVIP/ipshared/66be/hdl/verilog" --include "/home/austin01/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../data_results_kernel.sv" \
"../../../../kernel.sv" \
"../../../../tb_top_kernel.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
