# Chiptop
A complete Physical Design flow implemented from floorplanning to routing, featuring 4 macros and 6,157 standard cells. The design operates with a single 250 MHz clock (4 ns period) and achieves 0.70 core utilization. The flow successfully met timing closure and completed with zero LVS and DRC violations, ensuring a verified, manufacturable layout.
