{
  "children": [
    {
      "html": "<img alt=\"ARM logo\" src=\"2dfa6ac3edfe874f68aa0cbccaa42322_img.jpg\"/><div class=\"img-description\" style=\"border: 1px solid #ccc; padding: 10px;\"><div class=\"img-alt\">ARM logo</div></div><h1>Arm Neon IntrinsicsReference forACLE Q3 2020</h1><p>Non-Confidential</p><p>Copyright \u00a9 2014 - 2020 Arm Limited (or its affiliates).<br/>All rights reserved.</p><p>Issue G</p><p>IHI 0073G</p>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/0/Page/0",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/0/Picture/0",
          "block_type": "Picture",
          "html": "<img alt=\"ARM logo\" src=\"2dfa6ac3edfe874f68aa0cbccaa42322_img.jpg\"/><div class=\"img-description\" style=\"border: 1px solid #ccc; padding: 10px;\"><div class=\"img-alt\">ARM logo</div></div>",
          "page": 0,
          "polygon": [
            [
              59.0,
              57.0
            ],
            [
              195.0,
              57.0
            ],
            [
              195.0,
              108.0
            ],
            [
              59.0,
              108.0
            ]
          ],
          "bbox": [
            59.0,
            57.0,
            195.0,
            108.0
          ],
          "section_hierarchy": {},
          "images": {
            "2dfa6ac3edfe874f68aa0cbccaa42322_img.jpg": "/9j/4AAQSkZJRgABAQAAAQABAAD/2wBDAAgGBgcGBQgHBwcJCQgKDBQNDAsLDBkSEw8UHRofHh0aHBwgJC4nICIsIxwcKDcpLDAxNDQ0Hyc5PTgyPC4zNDL/2wBDAQkJCQwLDBgNDRgyIRwhMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjL/wAARCAAzAIgDASIAAhEBAxEB/8QAHwAAAQUBAQEBAQEAAAAAAAAAAAECAwQFBgcICQoL/8QAtRAAAgEDAwIEAwUFBAQAAAF9AQIDAAQRBRIhMUEGE1FhByJxFDKBkaEII0KxwRVS0fAkM2JyggkKFhcYGRolJicoKSo0NTY3ODk6Q0RFRkdISUpTVFVWV1hZWmNkZWZnaGlqc3R1dnd4eXqDhIWGh4iJipKTlJWWl5iZmqKjpKWmp6ipqrKztLW2t7i5usLDxMXGx8jJytLT1NXW19jZ2uHi4+Tl5ufo6erx8vP09fb3+Pn6/8QAHwEAAwEBAQEBAQEBAQAAAAAAAAECAwQFBgcICQoL/8QAtREAAgECBAQDBAcFBAQAAQJ3AAECAxEEBSExBhJBUQdhcRMiMoEIFEKRobHBCSMzUvAVYnLRChYkNOEl8RcYGRomJygpKjU2Nzg5OkNERUZHSElKU1RVVldYWVpjZGVmZ2hpanN0dXZ3eHl6goOEhYaHiImKkpOUlZaXmJmaoqOkpaanqKmqsrO0tba3uLm6wsPExcbHyMnK0tPU1dbX2Nna4uPk5ebn6Onq8vP09fb3+Pn6/9oADAMBAAIRAxEAPwD3+iis/WNZs9DsGu72Tag4VR95z6AU0nJ2RMpKCcpOyRoUV5DqfxN1e4lYWCRWkX8OVDt+OeP0qvZfEjxBbzBriaK6TPKvEq/qoFdqy+ta+h5bznDKVtfW39M9morzTVvibIIrSXS4ov3iHzo5gSUYHpx2rf8ABHia88SQ3jXaRIYWUL5YI65/wrGeFqQhzyWh008woVKvsoO7/pnWUVg+L9auNB0I3tqsbSCRUw4yMGuK074oXn2onUIIfICMcRKQxbHA6+tFPC1KkOeIVsfRoVFTqOzPU6K8Xu/iP4hnnZ4LiO2jzxGkStgfVga7rwHr2q69Z3EuoCMxxsESRV2lj39vSrq4OpShzysZ4fM6Nep7OCd/Q66ivNfEfj/VNJ1+7sYIbZooWAUupz0B9ar3XxQu/wCy4Et4IvtzAmWQj5U5OAB3OKFgqzSaW4SzXDRlKLeqPUqK8Wt/iN4jinDy3Uc6Z5jeFQPzABrs2+JOnDQFvRGTeMdn2XdyG9Sf7vvRUwNaFtL37Co5rhqibva3c7aivFrn4jeIppS0VzFbpnhEhUj82Brd8OfEqZ7qO11pYyjnaLhBt2n/AGh0xVSwFaMeYmnnGGnPl1Xm9j0yigHIyOlFcR6gV4j461p9W8RTRhz9mtSYo1zxkfeP4mvbq+bZXaSZ3f7zMSfrXpZbBObk+h4WeVXGnGC6/od34L8CxatarqWpl/s7H91EpwXHqT6V1158PfD1zbmOK1a3fHEkbnI/Mmt3SYUt9HsoowNiQIBj/dFXK56uKqym2nY7cPl9CFJRcU31PnzXdFuNB1WWxnO7byjgcOp6Gu9+E/8Ax7an/vp/I1X+LESCfS5gBvZZFPuAVI/masfCf/j21P8A30/ka761R1MHzP8ArU8jDUVQzL2cdlf8rmt8S/8AkUW/67p/WvJdM0+bVNSgsYMeZM4UE9B6mvWviX/yKLf9d0/rXCfDpQ3jK1yM4SQj/vk0sJJww0pLpceZU1Ux8IPZ2/M7mD4aaFHaiOUTyy45l3459hXR6NpNvoemRWFtkxx5O5urEnOTV+ivMnWqTVpO579LC0aTvCKTPCvG/wDyOOo/74/9BFb3gTwbaavavqWpKzw7ykUQOA2OpJFYPjf/AJHHUf8AfH/oIr0/wAAPBtljvvJ/76NepiKkqeGjyve35Hz2DoQrY+amrpXf4nJ+PfB9hpWnx6jpsZhUOEkj3EjnoRmuH0ywk1TU7axiOHnkCAnt6mvYPiL/AMibc/78f/oQrzjwEAfGVjnsWP8A46arC1pPDuTd2rk4/DU1jY04qylb87Ho0Xw78PpYfZ3t3eXbgzlyGz69cV5Fq2ntpWrXVizbjBIU3eo7H8q+iK8L8cjHjPUsf31/9AWscvrTnNqTvodOcYalTpRlCKWtj1nwhdvfeE9OnckuYtpJ77SV/pRVX4f/APIkad/20/8ARjUV59ZWqSS7s9rCtyoQb7L8jpa+fvEenNpfiC9tGXAWQlfdTyP0NfQNcj428If8JBbrdWm1b+EYAPAkX0Pv6Vvgq6pVPe2Zx5rhJYijeG6H+BfEMGraJDavIovLZBG6E8so4DD8K6p3WNC7sFUDJJOAK+dZYL7SrzbKk1rcIe+VYVNLqur6kFtpb27uA3AjMjNn8K6qmXqcuaMtGefRzl06ahUheS0Nrx7r8Wt64Ftm321spjRx0Y9yPb/Cul+E/wDx7an/AL6fyNcNqXh3UdKitWuoHD3CFxGFJKAHv7+1d38K4pIrfUvMjZMumNwx2NaYhQjheWD0/wCCY4KVSeYKdRWbv+RqfEv/AJFFv+u6f1rhfhz/AMjlb/8AXOT/ANBNd58SEeTwmyorMfPThRn1rh/h5BNH4wt2eKRV8uTkqR/Cayw7/wBkl8zfGp/2jT+X5ns1FFFeUfRHhXjf/kcdR/3x/wCgivUPAP8AyJlj/wAD/wDQjXmnjW3nfxfqDLDIylxghSf4RXpngNGTwdYq6lWG/gjB+8a9XFv/AGaHy/I+ey5P69U+f5kPxE/5E26/34//AEIV5z4B/wCRysf+B/8AoJr0j4hI0ng+5VFLNvTgDJ+8K878B28yeMLJnhkVRu5KkD7powr/ANln8/yDHp/2hT+X5ntleGeOv+R01L/fX/0Ba9zrxDxxbzv4y1FlhkZSy4IUkfcWsst/iv0/yOjPE3Qjbv8Aoz0r4f8A/Ikad/20/wDRjUUvgJGTwVp6upVh5mQRg/6xqK5K/wDFl6v8z0cJ/u9P0X5HSUUUVkdBDcWdtdrtubeGZfSRA386jt9NsLNt1tZW0B9YolX+Qoop8ztYnlje9tSyVB6gGgADoAKKKRQpAPUZpAqg5AA/CiigBaKKKAEKqTkqPypQABgCiigAIBGCM0gVQchR+VFFAC0hVSclR+VFFACgADAGKKKKAP/Z"
          }
        },
        {
          "id": "/page/0/SectionHeader/1",
          "block_type": "SectionHeader",
          "html": "<h1>Arm Neon IntrinsicsReference forACLE Q3 2020</h1>",
          "page": 0,
          "polygon": [
            [
              308.0,
              100.0
            ],
            [
              801.0,
              100.0
            ],
            [
              801.0,
              213.0
            ],
            [
              308.0,
              213.0
            ]
          ],
          "bbox": [
            308.0,
            100.0,
            801.0,
            213.0
          ],
          "section_hierarchy": {},
          "images": {}
        },
        {
          "id": "/page/0/Text/2",
          "block_type": "Text",
          "html": "<p>Non-Confidential</p>",
          "page": 0,
          "polygon": [
            [
              308.0,
              341.0
            ],
            [
              471.0,
              341.0
            ],
            [
              471.0,
              369.0
            ],
            [
              308.0,
              369.0
            ]
          ],
          "bbox": [
            308.0,
            341.0,
            471.0,
            369.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1"
          },
          "images": {}
        },
        {
          "id": "/page/0/Text/3",
          "block_type": "Text",
          "html": "<p>Copyright \u00a9 2014 - 2020 Arm Limited (or its affiliates).<br/>All rights reserved.</p>",
          "page": 0,
          "polygon": [
            [
              308.0,
              366.0
            ],
            [
              714.0,
              366.0
            ],
            [
              714.0,
              409.0
            ],
            [
              308.0,
              409.0
            ]
          ],
          "bbox": [
            308.0,
            366.0,
            714.0,
            409.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1"
          },
          "images": {}
        },
        {
          "id": "/page/0/Text/4",
          "block_type": "Text",
          "html": "<p>Issue G</p>",
          "page": 0,
          "polygon": [
            [
              719.0,
              341.0
            ],
            [
              789.0,
              341.0
            ],
            [
              789.0,
              365.0
            ],
            [
              719.0,
              365.0
            ]
          ],
          "bbox": [
            719.0,
            341.0,
            789.0,
            365.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1"
          },
          "images": {}
        },
        {
          "id": "/page/0/Text/5",
          "block_type": "Text",
          "html": "<p>IHI 0073G</p>",
          "page": 0,
          "polygon": [
            [
              719.0,
              366.0
            ],
            [
              807.0,
              366.0
            ],
            [
              807.0,
              390.0
            ],
            [
              719.0,
              390.0
            ]
          ],
          "bbox": [
            719.0,
            366.0,
            807.0,
            390.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {}
    },
    {
      "html": "<h2>Arm Neon Intrinsics</h2><h2>Reference</h2><p>Copyright \u00a9 2014 - 2020 Arm Limited (or its affiliates). All rights reserved.</p><h2>Release information</h2><h2>Document history</h2><table><thead><tr><th>Issue</th><th>Date</th><th>Confidentiality</th><th>Change</th></tr></thead><tbody><tr><td>A</td><td>09 May 2014</td><td>Non-Confidential</td><td>First release</td></tr><tr><td>B</td><td>24 March 2016</td><td>Non-Confidential</td><td>Updated for ARMv8.1</td></tr><tr><td>C</td><td>30 March 2019</td><td>Non-Confidential</td><td>VersionACLE Q1 2019.</td></tr><tr><td>D</td><td>30 June 2019</td><td>Non-Confidential</td><td>VersionACLE Q2 2019.</td></tr><tr><td>E</td><td>30 September 2019</td><td>Non-Confidential</td><td>VersionACLE Q3 2019</td></tr><tr><td>F</td><td>30 May 2020</td><td>Non-Confidential</td><td>VersionACLE Q2 2020</td></tr><tr><td>G</td><td>30 October 2020</td><td>Non-Confidential</td><td>VersionACLE Q3 2020</td></tr></tbody></table><h2>Non-Confidential Proprietary Notice</h2><p>This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.</p><p>Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.</p><p>THIS DOCUMENT IS PROVIDED \"AS IS\". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.</p><p>This document may include technical inaccuracies or typographical errors.</p><p>TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND</p>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/1/Page/1",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/1/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 1,
          "polygon": [
            [
              165.0,
              37.0
            ],
            [
              393.0,
              37.0
            ],
            [
              393.0,
              59.0
            ],
            [
              165.0,
              59.0
            ]
          ],
          "bbox": [
            165.0,
            37.0,
            393.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1"
          },
          "images": {}
        },
        {
          "id": "/page/1/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 1,
          "polygon": [
            [
              902.0,
              37.0
            ],
            [
              980.0,
              37.0
            ],
            [
              980.0,
              57.0
            ],
            [
              902.0,
              57.0
            ]
          ],
          "bbox": [
            902.0,
            37.0,
            980.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1"
          },
          "images": {}
        },
        {
          "id": "/page/1/SectionHeader/2",
          "block_type": "SectionHeader",
          "html": "<h2>Arm Neon Intrinsics</h2>",
          "page": 1,
          "polygon": [
            [
              165.0,
              96.0
            ],
            [
              396.0,
              96.0
            ],
            [
              396.0,
              127.0
            ],
            [
              165.0,
              127.0
            ]
          ],
          "bbox": [
            165.0,
            96.0,
            396.0,
            127.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1"
          },
          "images": {}
        },
        {
          "id": "/page/1/SectionHeader/3",
          "block_type": "SectionHeader",
          "html": "<h2>Reference</h2>",
          "page": 1,
          "polygon": [
            [
              165.0,
              151.0
            ],
            [
              270.0,
              151.0
            ],
            [
              270.0,
              176.0
            ],
            [
              165.0,
              176.0
            ]
          ],
          "bbox": [
            165.0,
            151.0,
            270.0,
            176.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/1/Text/4",
          "block_type": "Text",
          "html": "<p>Copyright \u00a9 2014 - 2020 Arm Limited (or its affiliates). All rights reserved.</p>",
          "page": 1,
          "polygon": [
            [
              165.0,
              198.0
            ],
            [
              755.0,
              198.0
            ],
            [
              755.0,
              221.0
            ],
            [
              165.0,
              221.0
            ]
          ],
          "bbox": [
            165.0,
            198.0,
            755.0,
            221.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/3"
          },
          "images": {}
        },
        {
          "id": "/page/1/SectionHeader/5",
          "block_type": "SectionHeader",
          "html": "<h2>Release information</h2>",
          "page": 1,
          "polygon": [
            [
              165.0,
              243.0
            ],
            [
              331.0,
              243.0
            ],
            [
              331.0,
              267.0
            ],
            [
              165.0,
              267.0
            ]
          ],
          "bbox": [
            165.0,
            243.0,
            331.0,
            267.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/3"
          },
          "images": {}
        },
        {
          "id": "/page/1/SectionHeader/6",
          "block_type": "SectionHeader",
          "html": "<h2>Document history</h2>",
          "page": 1,
          "polygon": [
            [
              165.0,
              288.0
            ],
            [
              316.0,
              288.0
            ],
            [
              316.0,
              311.0
            ],
            [
              165.0,
              311.0
            ]
          ],
          "bbox": [
            165.0,
            288.0,
            316.0,
            311.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/5"
          },
          "images": {}
        },
        {
          "id": "/page/1/Table/7",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Issue</th><th>Date</th><th>Confidentiality</th><th>Change</th></tr></thead><tbody><tr><td>A</td><td>09 May 2014</td><td>Non-Confidential</td><td>First release</td></tr><tr><td>B</td><td>24 March 2016</td><td>Non-Confidential</td><td>Updated for ARMv8.1</td></tr><tr><td>C</td><td>30 March 2019</td><td>Non-Confidential</td><td>VersionACLE Q1 2019.</td></tr><tr><td>D</td><td>30 June 2019</td><td>Non-Confidential</td><td>VersionACLE Q2 2019.</td></tr><tr><td>E</td><td>30 September 2019</td><td>Non-Confidential</td><td>VersionACLE Q3 2019</td></tr><tr><td>F</td><td>30 May 2020</td><td>Non-Confidential</td><td>VersionACLE Q2 2020</td></tr><tr><td>G</td><td>30 October 2020</td><td>Non-Confidential</td><td>VersionACLE Q3 2020</td></tr></tbody></table>",
          "page": 1,
          "polygon": [
            [
              165.0,
              331.0
            ],
            [
              974.0,
              331.0
            ],
            [
              974.0,
              727.0
            ],
            [
              165.0,
              727.0
            ]
          ],
          "bbox": [
            165.0,
            331.0,
            974.0,
            727.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/6"
          },
          "images": {}
        },
        {
          "id": "/page/1/SectionHeader/8",
          "block_type": "SectionHeader",
          "html": "<h2>Non-Confidential Proprietary Notice</h2>",
          "page": 1,
          "polygon": [
            [
              165.0,
              752.0
            ],
            [
              583.0,
              752.0
            ],
            [
              583.0,
              782.0
            ],
            [
              165.0,
              782.0
            ]
          ],
          "bbox": [
            165.0,
            752.0,
            583.0,
            782.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/6"
          },
          "images": {}
        },
        {
          "id": "/page/1/Text/9",
          "block_type": "Text",
          "html": "<p>This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.</p>",
          "page": 1,
          "polygon": [
            [
              165.0,
              804.0
            ],
            [
              964.0,
              804.0
            ],
            [
              964.0,
              917.0
            ],
            [
              165.0,
              917.0
            ]
          ],
          "bbox": [
            165.0,
            804.0,
            964.0,
            917.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/1/Text/10",
          "block_type": "Text",
          "html": "<p>Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.</p>",
          "page": 1,
          "polygon": [
            [
              165.0,
              940.0
            ],
            [
              975.0,
              940.0
            ],
            [
              975.0,
              1008.0
            ],
            [
              165.0,
              1008.0
            ]
          ],
          "bbox": [
            165.0,
            940.0,
            975.0,
            1008.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/1/Text/11",
          "block_type": "Text",
          "html": "<p>THIS DOCUMENT IS PROVIDED \"AS IS\". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.</p>",
          "page": 1,
          "polygon": [
            [
              165.0,
              1029.0
            ],
            [
              964.0,
              1029.0
            ],
            [
              964.0,
              1188.0
            ],
            [
              165.0,
              1188.0
            ]
          ],
          "bbox": [
            165.0,
            1029.0,
            964.0,
            1188.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/1/Text/12",
          "block_type": "Text",
          "html": "<p>This document may include technical inaccuracies or typographical errors.</p>",
          "page": 1,
          "polygon": [
            [
              165.0,
              1208.0
            ],
            [
              754.0,
              1208.0
            ],
            [
              754.0,
              1232.0
            ],
            [
              165.0,
              1232.0
            ]
          ],
          "bbox": [
            165.0,
            1208.0,
            754.0,
            1232.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/1/Text/13",
          "block_type": "Text",
          "html": "<p>TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND</p>",
          "page": 1,
          "polygon": [
            [
              165.0,
              1256.0
            ],
            [
              927.0,
              1256.0
            ],
            [
              927.0,
              1323.0
            ],
            [
              165.0,
              1323.0
            ]
          ],
          "bbox": [
            165.0,
            1256.0,
            927.0,
            1323.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/1/PageFooter/14",
          "block_type": "PageFooter",
          "html": "",
          "page": 1,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            840.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/1/PageFooter/15",
          "block_type": "PageFooter",
          "html": "",
          "page": 1,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              639.0,
              1375.0
            ],
            [
              639.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            639.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/1/PageFooter/16",
          "block_type": "PageFooter",
          "html": "",
          "page": 1,
          "polygon": [
            [
              873.0,
              1394.0
            ],
            [
              980.0,
              1394.0
            ],
            [
              980.0,
              1415.0
            ],
            [
              873.0,
              1415.0
            ]
          ],
          "bbox": [
            873.0,
            1394.0,
            980.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1"
      }
    },
    {
      "html": "<p>REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.</p><p>This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word \"partner\" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.</p><p>If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.</p><p>The Arm corporate logo and words marked with \u00ae or \u2122 are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at <a href=\"http://www.arm.com/company/policies/trademarks\">http://www.arm.com/company/policies/trademarks</a>.</p><p>Copyright \u00a9 2014 - 2020 Arm Limited (or its affiliates). All rights reserved.</p><p>Arm Limited. Company 02557590 registered in England.</p><p>110 Fulbourn Road, Cambridge, England CB1 9NJ.</p><p>LES-PRE-20349</p><h2>Confidentiality Status</h2><p>This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.</p><p>Unrestricted Access is an Arm internal classification.</p><h3>Product Status</h3><p>The information in this document is final, that is for a developed product.</p><h3>Web Address</h3><p><a href=\"http://www.arm.com\">http://www.arm.com</a></p>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/2/Page/2",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/2/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 2,
          "polygon": [
            [
              165.0,
              38.0
            ],
            [
              392.0,
              38.0
            ],
            [
              392.0,
              59.0
            ],
            [
              165.0,
              59.0
            ]
          ],
          "bbox": [
            165.0,
            38.0,
            392.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/2/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 2,
          "polygon": [
            [
              897.0,
              38.0
            ],
            [
              979.0,
              38.0
            ],
            [
              979.0,
              59.0
            ],
            [
              897.0,
              59.0
            ]
          ],
          "bbox": [
            897.0,
            38.0,
            979.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/2/Text/2",
          "block_type": "Text",
          "html": "<p>REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.</p>",
          "page": 2,
          "polygon": [
            [
              165.0,
              96.0
            ],
            [
              972.0,
              96.0
            ],
            [
              972.0,
              141.0
            ],
            [
              165.0,
              141.0
            ]
          ],
          "bbox": [
            165.0,
            96.0,
            972.0,
            141.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/2/Text/3",
          "block_type": "Text",
          "html": "<p>This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word \"partner\" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.</p>",
          "page": 2,
          "polygon": [
            [
              165.0,
              163.0
            ],
            [
              976.0,
              163.0
            ],
            [
              976.0,
              299.0
            ],
            [
              165.0,
              299.0
            ]
          ],
          "bbox": [
            165.0,
            163.0,
            976.0,
            299.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/2/Text/4",
          "block_type": "Text",
          "html": "<p>If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.</p>",
          "page": 2,
          "polygon": [
            [
              165.0,
              322.0
            ],
            [
              976.0,
              322.0
            ],
            [
              976.0,
              457.0
            ],
            [
              165.0,
              457.0
            ]
          ],
          "bbox": [
            165.0,
            322.0,
            976.0,
            457.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/2/Text/5",
          "block_type": "Text",
          "html": "<p>The Arm corporate logo and words marked with \u00ae or \u2122 are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at <a href=\"http://www.arm.com/company/policies/trademarks\">http://www.arm.com/company/policies/trademarks</a>.</p>",
          "page": 2,
          "polygon": [
            [
              165.0,
              476.0
            ],
            [
              956.0,
              476.0
            ],
            [
              956.0,
              570.0
            ],
            [
              165.0,
              570.0
            ]
          ],
          "bbox": [
            165.0,
            476.0,
            956.0,
            570.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/2/Text/6",
          "block_type": "Text",
          "html": "<p>Copyright \u00a9 2014 - 2020 Arm Limited (or its affiliates). All rights reserved.</p>",
          "page": 2,
          "polygon": [
            [
              165.0,
              589.0
            ],
            [
              754.0,
              589.0
            ],
            [
              754.0,
              614.0
            ],
            [
              165.0,
              614.0
            ]
          ],
          "bbox": [
            165.0,
            589.0,
            754.0,
            614.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/2/Text/7",
          "block_type": "Text",
          "html": "<p>Arm Limited. Company 02557590 registered in England.</p>",
          "page": 2,
          "polygon": [
            [
              165.0,
              635.0
            ],
            [
              619.0,
              635.0
            ],
            [
              619.0,
              659.0
            ],
            [
              165.0,
              659.0
            ]
          ],
          "bbox": [
            165.0,
            635.0,
            619.0,
            659.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/2/Text/8",
          "block_type": "Text",
          "html": "<p>110 Fulbourn Road, Cambridge, England CB1 9NJ.</p>",
          "page": 2,
          "polygon": [
            [
              165.0,
              681.0
            ],
            [
              575.0,
              681.0
            ],
            [
              575.0,
              705.0
            ],
            [
              165.0,
              705.0
            ]
          ],
          "bbox": [
            165.0,
            681.0,
            575.0,
            705.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/2/Text/9",
          "block_type": "Text",
          "html": "<p>LES-PRE-20349</p>",
          "page": 2,
          "polygon": [
            [
              165.0,
              724.0
            ],
            [
              301.0,
              724.0
            ],
            [
              301.0,
              748.0
            ],
            [
              165.0,
              748.0
            ]
          ],
          "bbox": [
            165.0,
            724.0,
            301.0,
            748.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/2/SectionHeader/10",
          "block_type": "SectionHeader",
          "html": "<h2>Confidentiality Status</h2>",
          "page": 2,
          "polygon": [
            [
              165.0,
              773.0
            ],
            [
              414.0,
              773.0
            ],
            [
              414.0,
              803.0
            ],
            [
              165.0,
              803.0
            ]
          ],
          "bbox": [
            165.0,
            773.0,
            414.0,
            803.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/1/SectionHeader/8"
          },
          "images": {}
        },
        {
          "id": "/page/2/Text/11",
          "block_type": "Text",
          "html": "<p>This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.</p>",
          "page": 2,
          "polygon": [
            [
              165.0,
              825.0
            ],
            [
              964.0,
              825.0
            ],
            [
              964.0,
              893.0
            ],
            [
              165.0,
              893.0
            ]
          ],
          "bbox": [
            165.0,
            825.0,
            964.0,
            893.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/2/SectionHeader/10"
          },
          "images": {}
        },
        {
          "id": "/page/2/Text/12",
          "block_type": "Text",
          "html": "<p>Unrestricted Access is an Arm internal classification.</p>",
          "page": 2,
          "polygon": [
            [
              165.0,
              914.0
            ],
            [
              585.0,
              914.0
            ],
            [
              585.0,
              938.0
            ],
            [
              165.0,
              938.0
            ]
          ],
          "bbox": [
            165.0,
            914.0,
            585.0,
            938.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/2/SectionHeader/10"
          },
          "images": {}
        },
        {
          "id": "/page/2/SectionHeader/13",
          "block_type": "SectionHeader",
          "html": "<h3>Product Status</h3>",
          "page": 2,
          "polygon": [
            [
              165.0,
              960.0
            ],
            [
              337.0,
              960.0
            ],
            [
              337.0,
              990.0
            ],
            [
              165.0,
              990.0
            ]
          ],
          "bbox": [
            165.0,
            960.0,
            337.0,
            990.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/2/SectionHeader/10"
          },
          "images": {}
        },
        {
          "id": "/page/2/Text/14",
          "block_type": "Text",
          "html": "<p>The information in this document is final, that is for a developed product.</p>",
          "page": 2,
          "polygon": [
            [
              165.0,
              1014.0
            ],
            [
              741.0,
              1014.0
            ],
            [
              741.0,
              1038.0
            ],
            [
              165.0,
              1038.0
            ]
          ],
          "bbox": [
            165.0,
            1014.0,
            741.0,
            1038.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/2/SectionHeader/10",
            "3": "/page/2/SectionHeader/13"
          },
          "images": {}
        },
        {
          "id": "/page/2/SectionHeader/15",
          "block_type": "SectionHeader",
          "html": "<h3>Web Address</h3>",
          "page": 2,
          "polygon": [
            [
              165.0,
              1060.0
            ],
            [
              322.0,
              1060.0
            ],
            [
              322.0,
              1089.0
            ],
            [
              165.0,
              1089.0
            ]
          ],
          "bbox": [
            165.0,
            1060.0,
            322.0,
            1089.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/2/SectionHeader/10",
            "3": "/page/2/SectionHeader/13"
          },
          "images": {}
        },
        {
          "id": "/page/2/Text/16",
          "block_type": "Text",
          "html": "<p><a href=\"http://www.arm.com\">http://www.arm.com</a></p>",
          "page": 2,
          "polygon": [
            [
              165.0,
              1113.0
            ],
            [
              348.0,
              1113.0
            ],
            [
              348.0,
              1137.0
            ],
            [
              165.0,
              1137.0
            ]
          ],
          "bbox": [
            165.0,
            1113.0,
            348.0,
            1137.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/2/SectionHeader/10",
            "3": "/page/2/SectionHeader/15"
          },
          "images": {}
        },
        {
          "id": "/page/2/PageFooter/17",
          "block_type": "PageFooter",
          "html": "",
          "page": 2,
          "polygon": [
            [
              303.0,
              1351.0
            ],
            [
              841.0,
              1351.0
            ],
            [
              841.0,
              1394.0
            ],
            [
              303.0,
              1394.0
            ]
          ],
          "bbox": [
            303.0,
            1351.0,
            841.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/2/SectionHeader/10",
            "3": "/page/2/SectionHeader/15"
          },
          "images": {}
        },
        {
          "id": "/page/2/PageFooter/18",
          "block_type": "PageFooter",
          "html": "",
          "page": 2,
          "polygon": [
            [
              869.0,
              1392.0
            ],
            [
              979.0,
              1392.0
            ],
            [
              979.0,
              1415.0
            ],
            [
              869.0,
              1415.0
            ]
          ],
          "bbox": [
            869.0,
            1392.0,
            979.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/2/SectionHeader/10",
            "3": "/page/2/SectionHeader/15"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/1/SectionHeader/8"
      }
    },
    {
      "html": "<h2>About this document</h2><p>This document is complementary to the main Arm C Language Extensions (ACLE) specification, which can be found on <a href=\"#\">developer.arm.com</a>.</p>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/3/Page/3",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/3/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 3,
          "polygon": [
            [
              151.0,
              37.0
            ],
            [
              383.0,
              37.0
            ],
            [
              383.0,
              60.0
            ],
            [
              151.0,
              60.0
            ]
          ],
          "bbox": [
            151.0,
            37.0,
            383.0,
            60.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/2/SectionHeader/10",
            "3": "/page/2/SectionHeader/15"
          },
          "images": {}
        },
        {
          "id": "/page/3/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 3,
          "polygon": [
            [
              900.0,
              37.0
            ],
            [
              990.0,
              37.0
            ],
            [
              990.0,
              59.0
            ],
            [
              900.0,
              59.0
            ]
          ],
          "bbox": [
            900.0,
            37.0,
            990.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/2/SectionHeader/10",
            "3": "/page/2/SectionHeader/15"
          },
          "images": {}
        },
        {
          "id": "/page/3/SectionHeader/2",
          "block_type": "SectionHeader",
          "html": "<h2>About this document</h2>",
          "page": 3,
          "polygon": [
            [
              151.0,
              123.0
            ],
            [
              656.0,
              123.0
            ],
            [
              656.0,
              179.0
            ],
            [
              151.0,
              179.0
            ]
          ],
          "bbox": [
            151.0,
            123.0,
            656.0,
            179.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/2/SectionHeader/10",
            "3": "/page/2/SectionHeader/15"
          },
          "images": {}
        },
        {
          "id": "/page/3/Text/3",
          "block_type": "Text",
          "html": "<p>This document is complementary to the main Arm C Language Extensions (ACLE) specification, which can be found on <a href=\"#\">developer.arm.com</a>.</p>",
          "page": 3,
          "polygon": [
            [
              151.0,
              203.0
            ],
            [
              988.0,
              203.0
            ],
            [
              988.0,
              255.0
            ],
            [
              151.0,
              255.0
            ]
          ],
          "bbox": [
            151.0,
            203.0,
            988.0,
            255.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/3/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/2/SectionHeader/10",
        "3": "/page/2/SectionHeader/15"
      }
    },
    {
      "html": "<h2>List of Intrinsics</h2><table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x8_t vaddl_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ADD Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vaddq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ADD Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vaddq_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ADD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vaddq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ADD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vaddq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ADD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vaddq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ADD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vaddq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>ADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vaddq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ADD Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vaddq_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ADD Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vaddq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ADD Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vaddq_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ADD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vaddq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ADD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vaddq_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ADD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vaddq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ADD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vaddq_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>ADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vaddq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ADD Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vaddf_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FADD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vaddf_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FADD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vaddf_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vaddf_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FADD Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int64_t vaddl_s64(int64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>ADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vaddl_u64(uint64_t a, uint64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>ADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vaddl_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SADDL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vaddl_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SADDL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vaddl_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SADDL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vaddl_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UADDL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vaddl_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UADDL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vaddl_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UADDL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vaddl_high_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SADDL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vaddl_high_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SADDL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vaddl_high_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SADDL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vaddl_high_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UADDL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vaddl_high_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UADDL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vaddl_high_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UADDL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/4/Page/4",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/4/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 4,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/3/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/4/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 4,
          "polygon": [
            [
              891.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/3/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/4/SectionHeader/2",
          "block_type": "SectionHeader",
          "html": "<h2>List of Intrinsics</h2>",
          "page": 4,
          "polygon": [
            [
              154.0,
              121.0
            ],
            [
              531.0,
              121.0
            ],
            [
              531.0,
              172.0
            ],
            [
              154.0,
              172.0
            ]
          ],
          "bbox": [
            154.0,
            121.0,
            531.0,
            172.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/3/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/4/Table/3",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x8_t vaddl_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ADD Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vaddq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ADD Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vaddq_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ADD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vaddq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ADD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vaddq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ADD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vaddq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ADD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vaddq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>ADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vaddq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ADD Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vaddq_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ADD Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vaddq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ADD Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vaddq_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ADD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vaddq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ADD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vaddq_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ADD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vaddq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ADD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vaddq_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>ADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vaddq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ADD Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vaddf_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FADD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vaddf_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FADD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vaddf_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vaddf_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FADD Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int64_t vaddl_s64(int64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>ADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vaddl_u64(uint64_t a, uint64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>ADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vaddl_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SADDL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vaddl_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SADDL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vaddl_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SADDL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vaddl_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UADDL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vaddl_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UADDL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vaddl_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UADDL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vaddl_high_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SADDL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vaddl_high_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SADDL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vaddl_high_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SADDL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vaddl_high_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UADDL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vaddl_high_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UADDL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vaddl_high_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UADDL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 4,
          "polygon": [
            [
              154.0,
              197.0
            ],
            [
              994.0,
              197.0
            ],
            [
              994.0,
              1346.0
            ],
            [
              154.0,
              1346.0
            ]
          ],
          "bbox": [
            154.0,
            197.0,
            994.0,
            1346.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/4/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 4,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/4/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 4,
          "polygon": [
            [
              507.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              507.0,
              1395.0
            ]
          ],
          "bbox": [
            507.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/4/PageFooter/6",
          "block_type": "PageFooter",
          "html": "",
          "page": 4,
          "polygon": [
            [
              885.0,
              1395.0
            ],
            [
              988.0,
              1395.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              885.0,
              1416.0
            ]
          ],
          "bbox": [
            885.0,
            1395.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/3/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x8_t vaddw_s8(int16x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8B</td><td>SADDDW Vd.8H,Vn.8H,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vaddw_s16(int32x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4H</td><td>SADDDW Vd.4S,Vn.4S,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vaddw_s32(int64x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2S</td><td>SADDDW Vd.2D,Vn.2D,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vaddw_u8(uint16x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8B</td><td>UADDDW Vd.8H,Vn.8H,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vaddw_u16(uint32x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4H</td><td>UADDDW Vd.4S,Vn.4S,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vaddw_u32(uint64x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2S</td><td>UADDDW Vd.2D,Vn.2D,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vaddw_high_s8(int16x8_t a, int8x16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.16B</td><td>SADDDW2 Vd.8H,Vn.8H,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vaddw_high_s16(int32x4_t a, int16x8_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.8H</td><td>SADDDW2 Vd.4S,Vn.4S,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vaddw_high_s32(int64x2_t a, int32x4_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.4S</td><td>SADDDW2 Vd.2D,Vn.2D,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vaddw_high_u8(uint16x8_t a, uint8x16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.16B</td><td>UADDDW2 Vd.8H,Vn.8H,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vaddw_high_u16(uint32x4_t a, uint16x8_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.8H</td><td>UADDDW2 Vd.4S,Vn.4S,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vaddw_high_u32(uint64x2_t a, uint32x4_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.4S</td><td>UADDDW2 Vd.2D,Vn.2D,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vhadd_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SHADD Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vhaddq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SHADD Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vhadd_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SHADD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vhaddq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SHADD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vhadd_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SHADD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vhaddq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SHADD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vhadd_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UHADD Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vhaddq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UHADD Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vhadd_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UHADD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vhaddq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UHADD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vhadd_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UHADD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vhaddq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UHADD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vrhadd_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SRHADD Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vrhaddq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SRHADD Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vrhadd_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SRHADD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vrhaddq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SRHADD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vrhadd_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SRHADD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vrhaddq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SRHADD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vrhaddq_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>URHADD Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vrhaddq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>URHADD Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vrhaddq_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>URHADD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vrhaddq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>URHADD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vrhaddq_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>URHADD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vrhaddq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>URHADD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/5/Page/5",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/5/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 5,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/5/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 5,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/5/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x8_t vaddw_s8(int16x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8B</td><td>SADDDW Vd.8H,Vn.8H,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vaddw_s16(int32x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4H</td><td>SADDDW Vd.4S,Vn.4S,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vaddw_s32(int64x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2S</td><td>SADDDW Vd.2D,Vn.2D,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vaddw_u8(uint16x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8B</td><td>UADDDW Vd.8H,Vn.8H,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vaddw_u16(uint32x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4H</td><td>UADDDW Vd.4S,Vn.4S,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vaddw_u32(uint64x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2S</td><td>UADDDW Vd.2D,Vn.2D,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vaddw_high_s8(int16x8_t a, int8x16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.16B</td><td>SADDDW2 Vd.8H,Vn.8H,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vaddw_high_s16(int32x4_t a, int16x8_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.8H</td><td>SADDDW2 Vd.4S,Vn.4S,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vaddw_high_s32(int64x2_t a, int32x4_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.4S</td><td>SADDDW2 Vd.2D,Vn.2D,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vaddw_high_u8(uint16x8_t a, uint8x16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.16B</td><td>UADDDW2 Vd.8H,Vn.8H,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vaddw_high_u16(uint32x4_t a, uint16x8_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.8H</td><td>UADDDW2 Vd.4S,Vn.4S,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vaddw_high_u32(uint64x2_t a, uint32x4_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.4S</td><td>UADDDW2 Vd.2D,Vn.2D,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vhadd_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SHADD Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vhaddq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SHADD Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vhadd_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SHADD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vhaddq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SHADD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vhadd_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SHADD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vhaddq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SHADD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vhadd_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UHADD Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vhaddq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UHADD Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vhadd_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UHADD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vhaddq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UHADD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vhadd_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UHADD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vhaddq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UHADD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vrhadd_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SRHADD Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vrhaddq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SRHADD Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vrhadd_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SRHADD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vrhaddq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SRHADD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vrhadd_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SRHADD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vrhaddq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SRHADD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vrhaddq_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>URHADD Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vrhaddq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>URHADD Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vrhaddq_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>URHADD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vrhaddq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>URHADD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vrhaddq_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>URHADD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vrhaddq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>URHADD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 5,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1329.0
            ],
            [
              154.0,
              1329.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1329.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/5/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 5,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1395.0
            ],
            [
              304.0,
              1395.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/5/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 5,
          "polygon": [
            [
              885.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              885.0,
              1416.0
            ]
          ],
          "bbox": [
            885.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x8_t vqadd_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>SQADD Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vqaddq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>SQADD Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vqadd_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>SQADD Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqaddq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>SQADD Vd,8H,Vn,8H,Vm,8H</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqadd_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>SQADD Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqaddq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>SQADD Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vqadd_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SQADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqaddq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>SQADD Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vqadd_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>UQADD Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vqaddq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>UQADD Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vqadd_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>UQADD Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vqaddq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>UQADD Vd,8H,Vn,8H,Vm,8H</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vqaddq_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>UQADD Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vqaddq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>UQADD Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vqadd_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>UQADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vqaddq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>UQADD Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8_t vqaddb_s8(int8_t a, int8_t b)</td><td>a -&gt; Bn<br/>b -&gt; Bm</td><td>SQADD Bd,Bn,Bm</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqaddh_s16(int16_t a, int16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>SQADD Hd,Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqaddq_s32(int32_t a, int32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>SQADD Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqaddq_s64(int64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SQADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vqaddb_u8(uint8_t a, uint8_t b)</td><td>a -&gt; Bn<br/>b -&gt; Bm</td><td>UQADD Bd,Bn,Bm</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqaddh_u16(uint16_t a, uint16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>UQADD Hd,Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqaddq_u32(uint32_t a, uint32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>UQADD Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vqaddq_u64(uint64_t a, uint64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>UQADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqadd_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vd,8B<br/>b -&gt; Vn,8B</td><td>SUQADD Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vqaddq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vd,16B<br/>b -&gt; Vn,16B</td><td>SUQADD Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqaddq_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vd,4H<br/>b -&gt; Vn,4H</td><td>SUQADD Vd,4H,Vn,4H</td><td>Vd,4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vqaddq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vd,8H<br/>b -&gt; Vn,8H</td><td>SUQADD Vd,8H,Vn,8H</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vqaddq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vd,2S<br/>b -&gt; Vn,2S</td><td>SUQADD Vd,2S,Vn,2S</td><td>Vd,2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqaddq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vd,4S<br/>b -&gt; Vn,4S</td><td>SUQADD Vd,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>int64x1_t vqaddq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dd<br/>b -&gt; Dn</td><td>SUQADD Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqaddq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vd,2D<br/>b -&gt; Vn,2D</td><td>SUQADD Vd,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>int8_t vqaddqb_s8(int8_t a, uint8_t b)</td><td>a -&gt; Bd<br/>b -&gt; Bn</td><td>SUQADD Bd,Bn</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqaddqh_s16(int16_t a, uint16_t b)</td><td>a -&gt; Hd<br/>b -&gt; Hn</td><td>SUQADD Hd,Hn</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqaddqhs_s32(int32_t a, uint32_t b)</td><td>a -&gt; Sd<br/>b -&gt; Sn</td><td>SUQADD Sd,Sn</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqaddqd_s64(int64_t a, uint64_t b)</td><td>a -&gt; Dd<br/>b -&gt; Dn</td><td>SUQADD Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/6/Page/6",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/6/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 6,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/6/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 6,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/6/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x8_t vqadd_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>SQADD Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vqaddq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>SQADD Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vqadd_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>SQADD Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqaddq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>SQADD Vd,8H,Vn,8H,Vm,8H</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqadd_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>SQADD Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqaddq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>SQADD Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vqadd_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SQADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqaddq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>SQADD Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vqadd_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>UQADD Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vqaddq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>UQADD Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vqadd_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>UQADD Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vqaddq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>UQADD Vd,8H,Vn,8H,Vm,8H</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vqaddq_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>UQADD Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vqaddq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>UQADD Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vqadd_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>UQADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vqaddq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>UQADD Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8_t vqaddb_s8(int8_t a, int8_t b)</td><td>a -&gt; Bn<br/>b -&gt; Bm</td><td>SQADD Bd,Bn,Bm</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqaddh_s16(int16_t a, int16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>SQADD Hd,Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqaddq_s32(int32_t a, int32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>SQADD Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqaddq_s64(int64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SQADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vqaddb_u8(uint8_t a, uint8_t b)</td><td>a -&gt; Bn<br/>b -&gt; Bm</td><td>UQADD Bd,Bn,Bm</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqaddh_u16(uint16_t a, uint16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>UQADD Hd,Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqaddq_u32(uint32_t a, uint32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>UQADD Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vqaddq_u64(uint64_t a, uint64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>UQADD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqadd_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vd,8B<br/>b -&gt; Vn,8B</td><td>SUQADD Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vqaddq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vd,16B<br/>b -&gt; Vn,16B</td><td>SUQADD Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqaddq_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vd,4H<br/>b -&gt; Vn,4H</td><td>SUQADD Vd,4H,Vn,4H</td><td>Vd,4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vqaddq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vd,8H<br/>b -&gt; Vn,8H</td><td>SUQADD Vd,8H,Vn,8H</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vqaddq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vd,2S<br/>b -&gt; Vn,2S</td><td>SUQADD Vd,2S,Vn,2S</td><td>Vd,2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqaddq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vd,4S<br/>b -&gt; Vn,4S</td><td>SUQADD Vd,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>int64x1_t vqaddq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dd<br/>b -&gt; Dn</td><td>SUQADD Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqaddq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vd,2D<br/>b -&gt; Vn,2D</td><td>SUQADD Vd,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>int8_t vqaddqb_s8(int8_t a, uint8_t b)</td><td>a -&gt; Bd<br/>b -&gt; Bn</td><td>SUQADD Bd,Bn</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqaddqh_s16(int16_t a, uint16_t b)</td><td>a -&gt; Hd<br/>b -&gt; Hn</td><td>SUQADD Hd,Hn</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqaddqhs_s32(int32_t a, uint32_t b)</td><td>a -&gt; Sd<br/>b -&gt; Sn</td><td>SUQADD Sd,Sn</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqaddqd_s64(int64_t a, uint64_t b)</td><td>a -&gt; Dd<br/>b -&gt; Dn</td><td>SUQADD Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 6,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1327.0
            ],
            [
              154.0,
              1327.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1327.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/6/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 6,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1395.0
            ],
            [
              305.0,
              1395.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/6/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 6,
          "polygon": [
            [
              880.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              880.0,
              1416.0
            ]
          ],
          "bbox": [
            880.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x8_t vsqadd_u8(uint8x8_t a, int8x8_t b)</td><td>a-&gt;Vd,8B<br/>b-&gt;Vn,8B</td><td>USQADD Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vsqaddq_u8(uint8x16_t a, int8x16_t b)</td><td>a-&gt;Vd,16B<br/>b-&gt;Vn,16B</td><td>USQADD Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vsqadd_u16(uint16x4_t a, int16x4_t b)</td><td>a-&gt;Vd,4H<br/>b-&gt;Vn,4H</td><td>USQADD Vd,4H,Vn,4H</td><td>Vd,4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vsqaddq_u16(uint16x8_t a, int16x8_t b)</td><td>a-&gt;Vd,8H<br/>b-&gt;Vn,8H</td><td>USQADD Vd,8H,Vn,8H</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vsqaddq_u32(uint32x2_t a, int32x2_t b)</td><td>a-&gt;Vd,2S<br/>b-&gt;Vn,2S</td><td>USQADD Vd,2S,Vn,2S</td><td>Vd,2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsqaddq_u32(uint32x4_t a, int32x4_t b)</td><td>a-&gt;Vd,4S<br/>b-&gt;Vn,4S</td><td>USQADD Vd,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vsqaddq_u64(uint64x1_t a, int64x1_t b)</td><td>a-&gt;Dd<br/>b-&gt;Dn</td><td>USQADD Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vsqaddq_u64(uint64x2_t a, int64x2_t b)</td><td>a-&gt;Vd,2D<br/>b-&gt;Vn,2D</td><td>USQADD Vd,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint8_t tvsqaddb_u8(uint8_t a, int8_t b)</td><td>a-&gt;Bd<br/>b-&gt;Bn</td><td>USQADD Bd,Bn</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t tvsqaddh_u16(uint16_t a, int16_t b)</td><td>a-&gt;Hd<br/>b-&gt;Hn</td><td>USQADD Hd,Hn</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t tvsqaddq_u32(uint32_t a, int32_t b)</td><td>a-&gt;Sd<br/>b-&gt;Sn</td><td>USQADD Sd,Sn</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t tvsqaddq_u64(uint64_t a, int64_t b)</td><td>a-&gt;Dd<br/>b-&gt;Dn</td><td>USQADD Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t tvaddhn_s16(int16x8_t a, int16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>ADDHN Vd,8B,Vn,8H,Vm,8H</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t tvaddhn_s32(int32x4_t a, int32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>ADDHN Vd,4H,Vn,4S,Vm,4S</td><td>Vd,4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t tvaddhn_s64(int64x2_t a, int64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vm,2D</td><td>ADDHN Vd,2S,Vn,2D,Vm,2D</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t tvaddhn_u16(uint16x8_t a, int16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>ADDHN Vd,8B,Vn,8H,Vm,8H</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t tvaddhn_u32(uint32x4_t a, int32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>ADDHN Vd,4H,Vn,4S,Vm,4S</td><td>Vd,4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t tvaddhn_u64(uint64x2_t a, int64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vm,2D</td><td>ADDHN Vd,2S,Vn,2D,Vm,2D</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t tvaddhn_high_s16(int8x8_t r, int16x8_t a, int16x8_t b)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>ADDHN2 Vd,16B,Vn,8H,Vm,8H</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t tvaddhn_high_s32(int16x4_t r, int32x4_t a, int32x4_t b)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>ADDHN2 Vd,8H,Vn,4S,Vm,4S</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t tvaddhn_high_s64(int32x2_t r, int64x2_t a, int64x2_t b)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D<br/>b-&gt;Vm,2D</td><td>ADDHN2 Vd,4S,Vn,2D,Vm,2D</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t tvaddhn_high_u16(uint8x8_t r, uint16x8_t a, uint16x8_t b)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>ADDHN2 Vd,16B,Vn,8H,Vm,8H</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t tvaddhn_high_u32(uint16x4_t r, uint32x4_t a, uint32x4_t b)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>ADDHN2 Vd,8H,Vn,4S,Vm,4S</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t tvaddhn_high_u64(uint32x2_t r, uint64x2_t a, uint64x2_t b)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D<br/>b-&gt;Vm,2D</td><td>ADDHN2 Vd,4S,Vn,2D,Vm,2D</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t tvaddhn_s16(int16x8_t a, int16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>RADDHN Vd,8B,Vn,8H,Vm,8H</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t tvaddhn_s32(int32x4_t a, int32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>RADDHN Vd,4H,Vn,4S,Vm,4S</td><td>Vd,4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t tvaddhn_s64(int64x2_t a, int64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vm,2D</td><td>RADDHN Vd,2S,Vn,2D,Vm,2D</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t tvaddhn_u16(uint16x8_t a, uint16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>RADDHN Vd,8B,Vn,8H,Vm,8H</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t tvaddhn_u32(uint32x4_t a, uint32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>RADDHN Vd,4H,Vn,4S,Vm,4S</td><td>Vd,4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t tvaddhn_u64(uint64x2_t a, uint64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vm,2D</td><td>RADDHN Vd,2S,Vn,2D,Vm,2D</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t tvaddhn_high_s16(int8x8_t r, int16x8_t a, int16x8_t b)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>RADDHN2 Vd,16B,Vn,8H,Vm,8H</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t tvaddhn_high_s32(int16x4_t r, int32x4_t a, int32x4_t b)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>RADDHN2 Vd,8H,Vn,4S,Vm,4S</td><td>Vd,8H -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/7/Page/7",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/7/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 7,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/7/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 7,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/7/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x8_t vsqadd_u8(uint8x8_t a, int8x8_t b)</td><td>a-&gt;Vd,8B<br/>b-&gt;Vn,8B</td><td>USQADD Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vsqaddq_u8(uint8x16_t a, int8x16_t b)</td><td>a-&gt;Vd,16B<br/>b-&gt;Vn,16B</td><td>USQADD Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vsqadd_u16(uint16x4_t a, int16x4_t b)</td><td>a-&gt;Vd,4H<br/>b-&gt;Vn,4H</td><td>USQADD Vd,4H,Vn,4H</td><td>Vd,4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vsqaddq_u16(uint16x8_t a, int16x8_t b)</td><td>a-&gt;Vd,8H<br/>b-&gt;Vn,8H</td><td>USQADD Vd,8H,Vn,8H</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vsqaddq_u32(uint32x2_t a, int32x2_t b)</td><td>a-&gt;Vd,2S<br/>b-&gt;Vn,2S</td><td>USQADD Vd,2S,Vn,2S</td><td>Vd,2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsqaddq_u32(uint32x4_t a, int32x4_t b)</td><td>a-&gt;Vd,4S<br/>b-&gt;Vn,4S</td><td>USQADD Vd,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vsqaddq_u64(uint64x1_t a, int64x1_t b)</td><td>a-&gt;Dd<br/>b-&gt;Dn</td><td>USQADD Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vsqaddq_u64(uint64x2_t a, int64x2_t b)</td><td>a-&gt;Vd,2D<br/>b-&gt;Vn,2D</td><td>USQADD Vd,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint8_t tvsqaddb_u8(uint8_t a, int8_t b)</td><td>a-&gt;Bd<br/>b-&gt;Bn</td><td>USQADD Bd,Bn</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t tvsqaddh_u16(uint16_t a, int16_t b)</td><td>a-&gt;Hd<br/>b-&gt;Hn</td><td>USQADD Hd,Hn</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t tvsqaddq_u32(uint32_t a, int32_t b)</td><td>a-&gt;Sd<br/>b-&gt;Sn</td><td>USQADD Sd,Sn</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t tvsqaddq_u64(uint64_t a, int64_t b)</td><td>a-&gt;Dd<br/>b-&gt;Dn</td><td>USQADD Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t tvaddhn_s16(int16x8_t a, int16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>ADDHN Vd,8B,Vn,8H,Vm,8H</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t tvaddhn_s32(int32x4_t a, int32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>ADDHN Vd,4H,Vn,4S,Vm,4S</td><td>Vd,4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t tvaddhn_s64(int64x2_t a, int64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vm,2D</td><td>ADDHN Vd,2S,Vn,2D,Vm,2D</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t tvaddhn_u16(uint16x8_t a, int16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>ADDHN Vd,8B,Vn,8H,Vm,8H</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t tvaddhn_u32(uint32x4_t a, int32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>ADDHN Vd,4H,Vn,4S,Vm,4S</td><td>Vd,4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t tvaddhn_u64(uint64x2_t a, int64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vm,2D</td><td>ADDHN Vd,2S,Vn,2D,Vm,2D</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t tvaddhn_high_s16(int8x8_t r, int16x8_t a, int16x8_t b)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>ADDHN2 Vd,16B,Vn,8H,Vm,8H</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t tvaddhn_high_s32(int16x4_t r, int32x4_t a, int32x4_t b)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>ADDHN2 Vd,8H,Vn,4S,Vm,4S</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t tvaddhn_high_s64(int32x2_t r, int64x2_t a, int64x2_t b)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D<br/>b-&gt;Vm,2D</td><td>ADDHN2 Vd,4S,Vn,2D,Vm,2D</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t tvaddhn_high_u16(uint8x8_t r, uint16x8_t a, uint16x8_t b)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>ADDHN2 Vd,16B,Vn,8H,Vm,8H</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t tvaddhn_high_u32(uint16x4_t r, uint32x4_t a, uint32x4_t b)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>ADDHN2 Vd,8H,Vn,4S,Vm,4S</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t tvaddhn_high_u64(uint32x2_t r, uint64x2_t a, uint64x2_t b)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D<br/>b-&gt;Vm,2D</td><td>ADDHN2 Vd,4S,Vn,2D,Vm,2D</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t tvaddhn_s16(int16x8_t a, int16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>RADDHN Vd,8B,Vn,8H,Vm,8H</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t tvaddhn_s32(int32x4_t a, int32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>RADDHN Vd,4H,Vn,4S,Vm,4S</td><td>Vd,4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t tvaddhn_s64(int64x2_t a, int64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vm,2D</td><td>RADDHN Vd,2S,Vn,2D,Vm,2D</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t tvaddhn_u16(uint16x8_t a, uint16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>RADDHN Vd,8B,Vn,8H,Vm,8H</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t tvaddhn_u32(uint32x4_t a, uint32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>RADDHN Vd,4H,Vn,4S,Vm,4S</td><td>Vd,4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t tvaddhn_u64(uint64x2_t a, uint64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vm,2D</td><td>RADDHN Vd,2S,Vn,2D,Vm,2D</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t tvaddhn_high_s16(int8x8_t r, int16x8_t a, int16x8_t b)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>RADDHN2 Vd,16B,Vn,8H,Vm,8H</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t tvaddhn_high_s32(int16x4_t r, int32x4_t a, int32x4_t b)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>RADDHN2 Vd,8H,Vn,4S,Vm,4S</td><td>Vd,8H -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 7,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1323.0
            ],
            [
              154.0,
              1323.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1323.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/7/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 7,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/7/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 7,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/7/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 7,
          "polygon": [
            [
              881.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              881.0,
              1416.0
            ]
          ],
          "bbox": [
            881.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vraddhn_high_s64(int32x2_t r, int64x2_t a, int64x2_t b)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>RADDHN2 Vd.4S,Vn.2D,Vm.2D</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vraddhn_high_u16(uint8x8_t r, uint16x8_t a, uint16x8_t b)</td><td>r -&gt; Vd.8B<br/>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>RADDHN2 Vd.16B,Vn.8H,Vm.8H</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vraddhn_high_u32(uint16x4_t r, uint32x4_t a, uint32x4_t b)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>RADDHN2 Vd.8H,Vn.4S,Vm.4S</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vraddhn_high_u64(uint32x2_t r, uint64x2_t a, uint64x2_t b)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>RADDHN2 Vd.4S,Vn.2D,Vm.2D</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vmul_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>MUL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vmul_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>MUL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vmul_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>MUL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vmul_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>MUL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vmul_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>MUL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vmul_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>MUL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vmul_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>MUL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x16_t vmul_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>MUL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vmul_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>MUL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vmul_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>MUL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vmul_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>MUL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vmul_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>MUL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vmul_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMUL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x4_t vmul_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMUL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>poly8x8_t vmul_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>PMUL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>poly8x16_t vmul_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>PMUL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float64x1_t vmul_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FMUL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmul_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMUL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmulx_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMULX Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmulx_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMULX Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vmulx_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FMULX Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmulx_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMULX Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32_t vmulxs_f32(float32_t a, float32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>FMULX Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vmulxd_f64(float64_t a, float64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FMULX Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmulx_lane_f32(float32x2_t a, float32x2_t v, const int lane)</td><td>a -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMULX Vd.2S,Vn.2S,Vm.$[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmulxq_lane_f32(float32x4_t a, float32x2_t v, const int lane)</td><td>a -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMULX Vd.4S,Vn.4S,Vm.$[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vmulx_lane_f64(float64x1_t a, float64x1_t v, const int lane)</td><td>a -&gt; Dn<br/>v -&gt; Vm.1D<br/>lane == 0</td><td>FMULX Dd,Dn,Vm.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/8/Page/8",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/8/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 8,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/8/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 8,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/8/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vraddhn_high_s64(int32x2_t r, int64x2_t a, int64x2_t b)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>RADDHN2 Vd.4S,Vn.2D,Vm.2D</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vraddhn_high_u16(uint8x8_t r, uint16x8_t a, uint16x8_t b)</td><td>r -&gt; Vd.8B<br/>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>RADDHN2 Vd.16B,Vn.8H,Vm.8H</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vraddhn_high_u32(uint16x4_t r, uint32x4_t a, uint32x4_t b)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>RADDHN2 Vd.8H,Vn.4S,Vm.4S</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vraddhn_high_u64(uint32x2_t r, uint64x2_t a, uint64x2_t b)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>RADDHN2 Vd.4S,Vn.2D,Vm.2D</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vmul_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>MUL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vmul_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>MUL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vmul_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>MUL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vmul_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>MUL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vmul_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>MUL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vmul_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>MUL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vmul_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>MUL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x16_t vmul_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>MUL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vmul_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>MUL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vmul_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>MUL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vmul_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>MUL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vmul_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>MUL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vmul_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMUL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x4_t vmul_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMUL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>poly8x8_t vmul_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>PMUL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>poly8x16_t vmul_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>PMUL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float64x1_t vmul_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FMUL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmul_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMUL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmulx_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMULX Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmulx_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMULX Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vmulx_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FMULX Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmulx_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMULX Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32_t vmulxs_f32(float32_t a, float32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>FMULX Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vmulxd_f64(float64_t a, float64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FMULX Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmulx_lane_f32(float32x2_t a, float32x2_t v, const int lane)</td><td>a -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMULX Vd.2S,Vn.2S,Vm.$[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmulxq_lane_f32(float32x4_t a, float32x2_t v, const int lane)</td><td>a -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMULX Vd.4S,Vn.4S,Vm.$[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vmulx_lane_f64(float64x1_t a, float64x1_t v, const int lane)</td><td>a -&gt; Dn<br/>v -&gt; Vm.1D<br/>lane == 0</td><td>FMULX Dd,Dn,Vm.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 8,
          "polygon": [
            [
              156.0,
              112.0
            ],
            [
              989.0,
              112.0
            ],
            [
              989.0,
              1306.0
            ],
            [
              156.0,
              1306.0
            ]
          ],
          "bbox": [
            156.0,
            112.0,
            989.0,
            1306.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/8/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 8,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/8/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 8,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/8/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 8,
          "polygon": [
            [
              881.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              881.0,
              1416.0
            ]
          ],
          "bbox": [
            881.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x2_t vmulq_lane_f64(float64x2_t a, float64x1_t v, const int lane)</td><td>a-&gt;Vn.2D<br/>v-&gt;Vm.1D<br/>lane==0</td><td>FMULX Vd.2D,Vn.2D,Vm.D[lane]</td><td>Vd.2D-&gt;result</td><td>A64</td></tr><tr><td>float32_t vmulxs_lane_f32(float32_t a, float32x2_t v, const int lane)</td><td>a-&gt;Sn<br/>v-&gt;Vm.2S<br/>0&lt;=lane&lt;=1</td><td>FMULX Sd,Sn,Vm.S[lane]</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vmulxd_lane_f64(float64_t a, float64x1_t v, const int lane)</td><td>a-&gt;Dn<br/>v-&gt;Vm.1D<br/>lane==0</td><td>FMULX Dd,Dn,Vm.D[lane]</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vmulx_laneq_f32(float32x2_t a, float32x4_t v, const int lane)</td><td>a-&gt;Vn.2S<br/>v-&gt;Vm.4S<br/>0&lt;=lane&lt;=3</td><td>FMULX Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vmulxq_laneq_f32(float32x4_t a, float32x4_t v, const int lane)</td><td>a-&gt;Vn.4S<br/>v-&gt;Vm.4S<br/>0&lt;=lane&lt;=3</td><td>FMULX Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vmulx_laneq_f64(float64x1_t a, float64x2_t v, const int lane)</td><td>a-&gt;Dn<br/>v-&gt;Vm.2D<br/>0&lt;=lane&lt;=1</td><td>FMULX Dd,Dn,Vm.D[lane]</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vmulxq_laneq_f64(float64x2_t a, float64x2_t v, const int lane)</td><td>a-&gt;Vn.2D<br/>v-&gt;Vm.2D<br/>0&lt;=lane&lt;=1</td><td>FMULX Vd.2D,Vn.2D,Vm.D[lane]</td><td>Vd.2D-&gt;result</td><td>A64</td></tr><tr><td>float32_t vmulxs_laneq_f32(float32_t a, float32x4_t v, const int lane)</td><td>a-&gt;Sn<br/>v-&gt;Vm.4S<br/>0&lt;=lane&lt;=3</td><td>FMULX Sd,Sn,Vm.S[lane]</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vmulxd_laneq_f64(float64_t a, float64x2_t v, const int lane)</td><td>a-&gt;Dn<br/>v-&gt;Vm.2D<br/>0&lt;=lane&lt;=1</td><td>FMULX Dd,Dn,Vm.D[lane]</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vdiv_f32(float32x2_t a, float32x2_t b)</td><td>a-&gt;Vn.2S<br/>b-&gt;Vm.2S</td><td>FDIV Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vdivq_f32(float32x4_t a, float32x4_t b)</td><td>a-&gt;Vn.4S<br/>b-&gt;Vm.4S</td><td>FDIV Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vdiv_f64(float64x1_t a, float64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FDIV Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vdivq_f64(float64x2_t a, float64x2_t b)</td><td>a-&gt;Vn.2D<br/>b-&gt;Vm.2D</td><td>FDIV Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D-&gt;result</td><td>A64</td></tr><tr><td>int8x8_t vmla_s8(int8x8_t a, int8x8_t b, int8x8_t c)</td><td>a-&gt;Vd.8B<br/>b-&gt;Vn.8B<br/>c-&gt;Vm.8B</td><td>MLA Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vmlaq_s8(int8x16_t a, int8x16_t b, int8x16_t c)</td><td>a-&gt;Vd.16B<br/>b-&gt;Vn.16B<br/>c-&gt;Vm.16B</td><td>MLA Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vmla_s16(int16x4_t a, int16x4_t b, int16x4_t c)</td><td>a-&gt;Vd.4H<br/>b-&gt;Vn.4H<br/>c-&gt;Vm.4H</td><td>MLA Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmlaq_s16(int16x8_t a, int16x8_t b, int16x8_t c)</td><td>a-&gt;Vd.8H<br/>b-&gt;Vn.8H<br/>c-&gt;Vm.8H</td><td>MLA Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmla_s32(int32x2_t a, int32x2_t b, int32x2_t c)</td><td>a-&gt;Vd.2S<br/>b-&gt;Vn.2S<br/>c-&gt;Vm.2S</td><td>MLA Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmlaq_s32(int32x4_t a, int32x4_t b, int32x4_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4S<br/>c-&gt;Vm.4S</td><td>MLA Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vmla_u8(uint8x8_t a, uint8x8_t b, uint8x8_t c)</td><td>a-&gt;Vd.8B<br/>b-&gt;Vn.8B<br/>c-&gt;Vm.8B</td><td>MLA Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vmlaq_u8(uint8x16_t a, uint8x16_t b, uint8x16_t c)</td><td>a-&gt;Vd.16B<br/>b-&gt;Vn.16B<br/>c-&gt;Vm.16B</td><td>MLA Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmla_u16(uint16x4_t a, uint16x4_t b, uint16x4_t c)</td><td>a-&gt;Vd.4H<br/>b-&gt;Vn.4H<br/>c-&gt;Vm.4H</td><td>MLA Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmlaq_u16(uint16x8_t a, uint16x8_t b, uint16x8_t c)</td><td>a-&gt;Vd.8H<br/>b-&gt;Vn.8H<br/>c-&gt;Vm.8H</td><td>MLA Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H-&gt;result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/9/Page/9",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/9/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 9,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              381.0,
              38.0
            ],
            [
              381.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            381.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/9/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 9,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/9/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x2_t vmulq_lane_f64(float64x2_t a, float64x1_t v, const int lane)</td><td>a-&gt;Vn.2D<br/>v-&gt;Vm.1D<br/>lane==0</td><td>FMULX Vd.2D,Vn.2D,Vm.D[lane]</td><td>Vd.2D-&gt;result</td><td>A64</td></tr><tr><td>float32_t vmulxs_lane_f32(float32_t a, float32x2_t v, const int lane)</td><td>a-&gt;Sn<br/>v-&gt;Vm.2S<br/>0&lt;=lane&lt;=1</td><td>FMULX Sd,Sn,Vm.S[lane]</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vmulxd_lane_f64(float64_t a, float64x1_t v, const int lane)</td><td>a-&gt;Dn<br/>v-&gt;Vm.1D<br/>lane==0</td><td>FMULX Dd,Dn,Vm.D[lane]</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vmulx_laneq_f32(float32x2_t a, float32x4_t v, const int lane)</td><td>a-&gt;Vn.2S<br/>v-&gt;Vm.4S<br/>0&lt;=lane&lt;=3</td><td>FMULX Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vmulxq_laneq_f32(float32x4_t a, float32x4_t v, const int lane)</td><td>a-&gt;Vn.4S<br/>v-&gt;Vm.4S<br/>0&lt;=lane&lt;=3</td><td>FMULX Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vmulx_laneq_f64(float64x1_t a, float64x2_t v, const int lane)</td><td>a-&gt;Dn<br/>v-&gt;Vm.2D<br/>0&lt;=lane&lt;=1</td><td>FMULX Dd,Dn,Vm.D[lane]</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vmulxq_laneq_f64(float64x2_t a, float64x2_t v, const int lane)</td><td>a-&gt;Vn.2D<br/>v-&gt;Vm.2D<br/>0&lt;=lane&lt;=1</td><td>FMULX Vd.2D,Vn.2D,Vm.D[lane]</td><td>Vd.2D-&gt;result</td><td>A64</td></tr><tr><td>float32_t vmulxs_laneq_f32(float32_t a, float32x4_t v, const int lane)</td><td>a-&gt;Sn<br/>v-&gt;Vm.4S<br/>0&lt;=lane&lt;=3</td><td>FMULX Sd,Sn,Vm.S[lane]</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vmulxd_laneq_f64(float64_t a, float64x2_t v, const int lane)</td><td>a-&gt;Dn<br/>v-&gt;Vm.2D<br/>0&lt;=lane&lt;=1</td><td>FMULX Dd,Dn,Vm.D[lane]</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vdiv_f32(float32x2_t a, float32x2_t b)</td><td>a-&gt;Vn.2S<br/>b-&gt;Vm.2S</td><td>FDIV Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vdivq_f32(float32x4_t a, float32x4_t b)</td><td>a-&gt;Vn.4S<br/>b-&gt;Vm.4S</td><td>FDIV Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vdiv_f64(float64x1_t a, float64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FDIV Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vdivq_f64(float64x2_t a, float64x2_t b)</td><td>a-&gt;Vn.2D<br/>b-&gt;Vm.2D</td><td>FDIV Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D-&gt;result</td><td>A64</td></tr><tr><td>int8x8_t vmla_s8(int8x8_t a, int8x8_t b, int8x8_t c)</td><td>a-&gt;Vd.8B<br/>b-&gt;Vn.8B<br/>c-&gt;Vm.8B</td><td>MLA Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vmlaq_s8(int8x16_t a, int8x16_t b, int8x16_t c)</td><td>a-&gt;Vd.16B<br/>b-&gt;Vn.16B<br/>c-&gt;Vm.16B</td><td>MLA Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vmla_s16(int16x4_t a, int16x4_t b, int16x4_t c)</td><td>a-&gt;Vd.4H<br/>b-&gt;Vn.4H<br/>c-&gt;Vm.4H</td><td>MLA Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmlaq_s16(int16x8_t a, int16x8_t b, int16x8_t c)</td><td>a-&gt;Vd.8H<br/>b-&gt;Vn.8H<br/>c-&gt;Vm.8H</td><td>MLA Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmla_s32(int32x2_t a, int32x2_t b, int32x2_t c)</td><td>a-&gt;Vd.2S<br/>b-&gt;Vn.2S<br/>c-&gt;Vm.2S</td><td>MLA Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmlaq_s32(int32x4_t a, int32x4_t b, int32x4_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4S<br/>c-&gt;Vm.4S</td><td>MLA Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vmla_u8(uint8x8_t a, uint8x8_t b, uint8x8_t c)</td><td>a-&gt;Vd.8B<br/>b-&gt;Vn.8B<br/>c-&gt;Vm.8B</td><td>MLA Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vmlaq_u8(uint8x16_t a, uint8x16_t b, uint8x16_t c)</td><td>a-&gt;Vd.16B<br/>b-&gt;Vn.16B<br/>c-&gt;Vm.16B</td><td>MLA Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmla_u16(uint16x4_t a, uint16x4_t b, uint16x4_t c)</td><td>a-&gt;Vd.4H<br/>b-&gt;Vn.4H<br/>c-&gt;Vm.4H</td><td>MLA Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmlaq_u16(uint16x8_t a, uint16x8_t b, uint16x8_t c)</td><td>a-&gt;Vd.8H<br/>b-&gt;Vn.8H<br/>c-&gt;Vm.8H</td><td>MLA Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H-&gt;result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 9,
          "polygon": [
            [
              156.0,
              112.0
            ],
            [
              989.0,
              112.0
            ],
            [
              989.0,
              1315.0
            ],
            [
              156.0,
              1315.0
            ]
          ],
          "bbox": [
            156.0,
            112.0,
            989.0,
            1315.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/9/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 9,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/9/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 9,
          "polygon": [
            [
              507.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              507.0,
              1394.0
            ]
          ],
          "bbox": [
            507.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/9/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 9,
          "polygon": [
            [
              871.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              871.0,
              1416.0
            ]
          ],
          "bbox": [
            871.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x2_t vmla_u32(uint32x2_t a, uint32x2_t b, uint32x2_t c)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>MLA Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmlaq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>MLA Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vmla_f32(float32x2_t a, float32x2_t b, float32x2_t c)</td><td>a -&gt; N/A<br/>b -&gt; N/A<br/>c -&gt; N/A</td><td>RESULT[i] = a[i] + [b[i] * c[i]] for i = 0 to 1</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmlaq_f32(float32x4_t a, float32x4_t b, float32x4_t c)</td><td>a -&gt; N/A<br/>b -&gt; N/A<br/>c -&gt; N/A</td><td>RESULT[i] = a[i] + [b[i] * c[i]] for i = 0 to 3</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vmla_f64(float64x1_t a, float64x1_t b, float64x1_t c)</td><td>a -&gt; N/A<br/>b -&gt; N/A<br/>c -&gt; N/A</td><td>RESULT[i] = a[i] + [b[i] * c[i]] for i = 0</td><td>N/A -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlaq_f64(float64x2_t a, float64x2_t b, float64x2_t c)</td><td>a -&gt; N/A<br/>b -&gt; N/A<br/>c -&gt; N/A</td><td>RESULT[i] = a[i] + [b[i] * c[i]] for i = 0 to 1</td><td>N/A -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vmlal_s8(int16x8_t a, int8x8_t b, int8x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>SMLAL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmlal_s16(int32x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>SMLAL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmlal_s32(int64x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>SMLAL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmlal_u8(uint16x8_t a, uint8x8_t b, uint8x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>UMLAL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmlal_u16(uint32x4_t a, uint16x4_t b, uint16x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>UMLAL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmlal_u32(uint64x2_t a, uint32x2_t b, uint32x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>UMLAL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmlal_high_s8(int16x8_t a, int8x16_t b, int8x16_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>SMLAL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmlal_high_s16(int32x4_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>SMLAL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmlal_high_s32(int64x2_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>SMLAL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vmlal_high_u8(uint16x8_t a, uint8x16_t b, uint8x16_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>UMLAL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmlal_high_u16(uint32x4_t a, uint16x8_t b, uint16x8_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>UMLAL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmlal_high_u32(uint64x2_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>UMLAL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vmls_s8(int8x8_t a, int8x8_t b, int8x8_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>MLS Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vmlsq_s8(int8x16_t a, int8x16_t b, int8x16_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>MLS Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vmls_s16(int16x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>MLS Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmlsq_s16(int16x8_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>MLS Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmls_s32(int32x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>MLS Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmlsq_s32(int32x4_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>MLS Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/10/Page/10",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/10/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 10,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/10/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 10,
          "polygon": [
            [
              893.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              893.0,
              59.0
            ]
          ],
          "bbox": [
            893.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/10/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x2_t vmla_u32(uint32x2_t a, uint32x2_t b, uint32x2_t c)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>MLA Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmlaq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>MLA Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vmla_f32(float32x2_t a, float32x2_t b, float32x2_t c)</td><td>a -&gt; N/A<br/>b -&gt; N/A<br/>c -&gt; N/A</td><td>RESULT[i] = a[i] + [b[i] * c[i]] for i = 0 to 1</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmlaq_f32(float32x4_t a, float32x4_t b, float32x4_t c)</td><td>a -&gt; N/A<br/>b -&gt; N/A<br/>c -&gt; N/A</td><td>RESULT[i] = a[i] + [b[i] * c[i]] for i = 0 to 3</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vmla_f64(float64x1_t a, float64x1_t b, float64x1_t c)</td><td>a -&gt; N/A<br/>b -&gt; N/A<br/>c -&gt; N/A</td><td>RESULT[i] = a[i] + [b[i] * c[i]] for i = 0</td><td>N/A -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlaq_f64(float64x2_t a, float64x2_t b, float64x2_t c)</td><td>a -&gt; N/A<br/>b -&gt; N/A<br/>c -&gt; N/A</td><td>RESULT[i] = a[i] + [b[i] * c[i]] for i = 0 to 1</td><td>N/A -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vmlal_s8(int16x8_t a, int8x8_t b, int8x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>SMLAL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmlal_s16(int32x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>SMLAL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmlal_s32(int64x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>SMLAL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmlal_u8(uint16x8_t a, uint8x8_t b, uint8x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>UMLAL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmlal_u16(uint32x4_t a, uint16x4_t b, uint16x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>UMLAL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmlal_u32(uint64x2_t a, uint32x2_t b, uint32x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>UMLAL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmlal_high_s8(int16x8_t a, int8x16_t b, int8x16_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>SMLAL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmlal_high_s16(int32x4_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>SMLAL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmlal_high_s32(int64x2_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>SMLAL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vmlal_high_u8(uint16x8_t a, uint8x16_t b, uint8x16_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>UMLAL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmlal_high_u16(uint32x4_t a, uint16x8_t b, uint16x8_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>UMLAL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmlal_high_u32(uint64x2_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>UMLAL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vmls_s8(int8x8_t a, int8x8_t b, int8x8_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>MLS Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vmlsq_s8(int8x16_t a, int8x16_t b, int8x16_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>MLS Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vmls_s16(int16x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>MLS Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmlsq_s16(int16x8_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>MLS Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmls_s32(int32x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>MLS Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmlsq_s32(int32x4_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>MLS Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 10,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1317.0
            ],
            [
              154.0,
              1317.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1317.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/10/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 10,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            840.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/10/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 10,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/10/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 10,
          "polygon": [
            [
              875.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              875.0,
              1416.0
            ]
          ],
          "bbox": [
            875.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x8_t vmuls_u8(uint8x8_t a, uint8x8_t b, uint8x8_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>MLS Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vmulsq_u8(uint8x16_t a, uint8x16_t b, uint8x16_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>MLS Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmuls_u16(uint16x4_t a, uint16x4_t b, uint16x4_t c)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>MLS Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmulsq_u16(uint16x8_t a, uint16x8_t b, uint16x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>MLS Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmuls_u32(uint32x2_t a, uint32x2_t b, uint32x2_t c)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>MLS Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmulsq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>MLS Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vmuls_f32(float32x2_t a, float32x2_t b, float32x2_t c)</td><td>a -&gt; N/A<br/>b -&gt; N/A<br/>c -&gt; N/A</td><td>RESULT[i] = a[i] - [b[i] * c[i]] for i = 0 to 1</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmulsq_f32(float32x4_t a, float32x4_t b, float32x4_t c)</td><td>a -&gt; N/A<br/>b -&gt; N/A<br/>c -&gt; N/A</td><td>RESULT[i] = a[i] - [b[i] * c[i]] for i = 0 to 3</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vmuls_f64(float64x1_t a, float64x1_t b, float64x1_t c)</td><td>a -&gt; N/A<br/>b -&gt; N/A<br/>c -&gt; N/A</td><td>RESULT[i] = a[i] - [b[i] * c[i]] for i = 0</td><td>N/A -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmulsq_f64(float64x2_t a, float64x2_t b, float64x2_t c)</td><td>a -&gt; N/A<br/>b -&gt; N/A<br/>c -&gt; N/A</td><td>RESULT[i] = a[i] - [b[i] * c[i]] for i = 0 to 1</td><td>N/A -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vmvsl_s8(int16x8_t a, int8x8_t b, int8x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>SMLSL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmvsl_s16(int32x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>SMLSL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmvsl_s32(int64x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>SMLSL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmvsl_u8(uint16x8_t a, uint8x8_t b, uint8x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>UMLSL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmvsl_u16(uint32x4_t a, uint16x4_t b, uint16x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>UMLSL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmvsl_u32(uint64x2_t a, uint32x2_t b, uint32x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>UMLSL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmvsl_high_s8(int16x8_t a, int8x16_t b, int8x16_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>SMLSL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmvsl_high_s16(int32x4_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>SMLSL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmvsl_high_s32(int64x2_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>SMLSL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vmvsl_high_u8(uint16x8_t a, uint8x16_t b, uint8x16_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>UMLSL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmvsl_high_u16(uint32x4_t a, uint16x8_t b, uint16x8_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>UMLSL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmvsl_high_u32(uint64x2_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>UMLSL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vfma_f32(float32x2_t a, float32x2_t b, float32x2_t c)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>FMLA Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vfmaq_f32(float32x4_t a, float32x4_t b, float32x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>FMLA Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/11/Page/11",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/11/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 11,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/11/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 11,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/11/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x8_t vmuls_u8(uint8x8_t a, uint8x8_t b, uint8x8_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>MLS Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vmulsq_u8(uint8x16_t a, uint8x16_t b, uint8x16_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>MLS Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmuls_u16(uint16x4_t a, uint16x4_t b, uint16x4_t c)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>MLS Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmulsq_u16(uint16x8_t a, uint16x8_t b, uint16x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>MLS Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmuls_u32(uint32x2_t a, uint32x2_t b, uint32x2_t c)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>MLS Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmulsq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>MLS Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vmuls_f32(float32x2_t a, float32x2_t b, float32x2_t c)</td><td>a -&gt; N/A<br/>b -&gt; N/A<br/>c -&gt; N/A</td><td>RESULT[i] = a[i] - [b[i] * c[i]] for i = 0 to 1</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmulsq_f32(float32x4_t a, float32x4_t b, float32x4_t c)</td><td>a -&gt; N/A<br/>b -&gt; N/A<br/>c -&gt; N/A</td><td>RESULT[i] = a[i] - [b[i] * c[i]] for i = 0 to 3</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vmuls_f64(float64x1_t a, float64x1_t b, float64x1_t c)</td><td>a -&gt; N/A<br/>b -&gt; N/A<br/>c -&gt; N/A</td><td>RESULT[i] = a[i] - [b[i] * c[i]] for i = 0</td><td>N/A -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmulsq_f64(float64x2_t a, float64x2_t b, float64x2_t c)</td><td>a -&gt; N/A<br/>b -&gt; N/A<br/>c -&gt; N/A</td><td>RESULT[i] = a[i] - [b[i] * c[i]] for i = 0 to 1</td><td>N/A -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vmvsl_s8(int16x8_t a, int8x8_t b, int8x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>SMLSL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmvsl_s16(int32x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>SMLSL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmvsl_s32(int64x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>SMLSL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmvsl_u8(uint16x8_t a, uint8x8_t b, uint8x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>UMLSL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmvsl_u16(uint32x4_t a, uint16x4_t b, uint16x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>UMLSL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmvsl_u32(uint64x2_t a, uint32x2_t b, uint32x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>UMLSL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmvsl_high_s8(int16x8_t a, int8x16_t b, int8x16_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>SMLSL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmvsl_high_s16(int32x4_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>SMLSL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmvsl_high_s32(int64x2_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>SMLSL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vmvsl_high_u8(uint16x8_t a, uint8x16_t b, uint8x16_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>UMLSL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmvsl_high_u16(uint32x4_t a, uint16x8_t b, uint16x8_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>UMLSL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmvsl_high_u32(uint64x2_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>UMLSL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vfma_f32(float32x2_t a, float32x2_t b, float32x2_t c)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>FMLA Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vfmaq_f32(float32x4_t a, float32x4_t b, float32x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>FMLA Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 11,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1317.0
            ],
            [
              154.0,
              1317.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1317.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/11/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 11,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/11/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 11,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/11/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 11,
          "polygon": [
            [
              873.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              873.0,
              1416.0
            ]
          ],
          "bbox": [
            873.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x1_t vfmq_f64(float64x1_t a, float64x1_t b, float64x1_t c)</td><td>a-&gt;Da<br/>b-&gt;Dn<br/>c-&gt;Dm</td><td>FMAADD Dd,Dn,Dm,Da</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vfmq_f64(float64x2_t a, float64x2_t b, float64x2_t c)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2D<br/>c-&gt;Vm.2D</td><td>FMLA Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vfmq_lane_f32(float32x2_t a, float32x2_t b, float32x2_t v, const int lane)</td><td>a-&gt;Vd.2S<br/>b-&gt;Vn.2S<br/>v-&gt;Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMLA Vd.2S,Vn.2S,Vm.$[lane]</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vfmq_lane_f32(float32x4_t a, float32x4_t b, float32x4_t v, const int lane)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4S<br/>v-&gt;Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMLA Vd.4S,Vn.4S,Vm.$[lane]</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vfmq_lane_f64(float64x1_t a, float64x1_t b, float64x1_t v, const int lane)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>v-&gt;Vm.1D<br/>lane == 0</td><td>FMLA Dd,Dn,Vm.D[lane]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vfmq_lane_f64(float64x2_t a, float64x2_t b, float64x2_t v, const int lane)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2D<br/>v-&gt;Vm.1D<br/>lane == 0</td><td>FMLA Vd.2D,Vn.2D,Vm.D[lane]</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>float32_t vfmq_lane_f32(float32_t a, float32_t b, float32x2_t v, const int lane)</td><td>a-&gt;Sd<br/>b-&gt;Sn<br/>v-&gt;Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMLA Sd,Sn,Vm.$[lane]</td><td>Sd-&gt; result</td><td>A64</td></tr><tr><td>float64_t vfmad_lane_f64(float64_t a, float64_t b, float64x1_t v, const int lane)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>v-&gt;Vm.1D<br/>lane == 0</td><td>FMLA Dd,Dn,Vm.D[lane]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vfmq_laneq_f32(float32x2_t a, float32x2_t b, float32x4_t v, const int lane)</td><td>a-&gt;Vd.2S<br/>b-&gt;Vn.2S<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLA Vd.2S,Vn.2S,Vm.$[lane]</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vfmq_laneq_f32(float32x4_t a, float32x4_t b, float32x4_t v, const int lane)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4S<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLA Vd.4S,Vn.4S,Vm.$[lane]</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vfmq_laneq_f64(float64x1_t a, float64x1_t b, float64x2_t v, const int lane)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>v-&gt;Vm.2D<br/>0 &lt;= lane &lt;= 1</td><td>FMLA Dd,Dn,Vm.D[lane]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vfmq_laneq_f64(float64x2_t a, float64x2_t b, float64x2_t v, const int lane)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2D<br/>v-&gt;Vm.2D<br/>0 &lt;= lane &lt;= 1</td><td>FMLA Vd.2D,Vn.2D,Vm.D[lane]</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>float32_t vfmq_laneq_f32(float32_t a, float32_t b, float32x4_t v, const int lane)</td><td>a-&gt;Sd<br/>b-&gt;Sn<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLA Sd,Sn,Vm.$[lane]</td><td>Sd-&gt; result</td><td>A64</td></tr><tr><td>float64_t vfmad_laneq_f64(float64_t a, float64_t b, float64x2_t v, const int lane)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>v-&gt;Vm.2D<br/>0 &lt;= lane &lt;= 1</td><td>FMLA Dd,Dn,Vm.D[lane]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vfmq_f32(float32x2_t a, float32x2_t b, float32x2_t c)</td><td>a-&gt;Vd.2S<br/>b-&gt;Vn.2S<br/>c-&gt;Vm.2S</td><td>FMLA Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vfmq_f32(float32x4_t a, float32x4_t b, float32x4_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4S<br/>c-&gt;Vm.4S</td><td>FMLA Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vfmq_f64(float64x1_t a, float64x1_t b, float64x1_t c)</td><td>a-&gt;Da<br/>b-&gt;Dn<br/>c-&gt;Dm</td><td>FMSUB Dd,Dn,Dm,Da</td><td>Dd-&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/12/Page/12",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/12/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 12,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/12/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 12,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/12/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x1_t vfmq_f64(float64x1_t a, float64x1_t b, float64x1_t c)</td><td>a-&gt;Da<br/>b-&gt;Dn<br/>c-&gt;Dm</td><td>FMAADD Dd,Dn,Dm,Da</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vfmq_f64(float64x2_t a, float64x2_t b, float64x2_t c)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2D<br/>c-&gt;Vm.2D</td><td>FMLA Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vfmq_lane_f32(float32x2_t a, float32x2_t b, float32x2_t v, const int lane)</td><td>a-&gt;Vd.2S<br/>b-&gt;Vn.2S<br/>v-&gt;Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMLA Vd.2S,Vn.2S,Vm.$[lane]</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vfmq_lane_f32(float32x4_t a, float32x4_t b, float32x4_t v, const int lane)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4S<br/>v-&gt;Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMLA Vd.4S,Vn.4S,Vm.$[lane]</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vfmq_lane_f64(float64x1_t a, float64x1_t b, float64x1_t v, const int lane)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>v-&gt;Vm.1D<br/>lane == 0</td><td>FMLA Dd,Dn,Vm.D[lane]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vfmq_lane_f64(float64x2_t a, float64x2_t b, float64x2_t v, const int lane)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2D<br/>v-&gt;Vm.1D<br/>lane == 0</td><td>FMLA Vd.2D,Vn.2D,Vm.D[lane]</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>float32_t vfmq_lane_f32(float32_t a, float32_t b, float32x2_t v, const int lane)</td><td>a-&gt;Sd<br/>b-&gt;Sn<br/>v-&gt;Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMLA Sd,Sn,Vm.$[lane]</td><td>Sd-&gt; result</td><td>A64</td></tr><tr><td>float64_t vfmad_lane_f64(float64_t a, float64_t b, float64x1_t v, const int lane)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>v-&gt;Vm.1D<br/>lane == 0</td><td>FMLA Dd,Dn,Vm.D[lane]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vfmq_laneq_f32(float32x2_t a, float32x2_t b, float32x4_t v, const int lane)</td><td>a-&gt;Vd.2S<br/>b-&gt;Vn.2S<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLA Vd.2S,Vn.2S,Vm.$[lane]</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vfmq_laneq_f32(float32x4_t a, float32x4_t b, float32x4_t v, const int lane)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4S<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLA Vd.4S,Vn.4S,Vm.$[lane]</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vfmq_laneq_f64(float64x1_t a, float64x1_t b, float64x2_t v, const int lane)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>v-&gt;Vm.2D<br/>0 &lt;= lane &lt;= 1</td><td>FMLA Dd,Dn,Vm.D[lane]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vfmq_laneq_f64(float64x2_t a, float64x2_t b, float64x2_t v, const int lane)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2D<br/>v-&gt;Vm.2D<br/>0 &lt;= lane &lt;= 1</td><td>FMLA Vd.2D,Vn.2D,Vm.D[lane]</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>float32_t vfmq_laneq_f32(float32_t a, float32_t b, float32x4_t v, const int lane)</td><td>a-&gt;Sd<br/>b-&gt;Sn<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLA Sd,Sn,Vm.$[lane]</td><td>Sd-&gt; result</td><td>A64</td></tr><tr><td>float64_t vfmad_laneq_f64(float64_t a, float64_t b, float64x2_t v, const int lane)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>v-&gt;Vm.2D<br/>0 &lt;= lane &lt;= 1</td><td>FMLA Dd,Dn,Vm.D[lane]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vfmq_f32(float32x2_t a, float32x2_t b, float32x2_t c)</td><td>a-&gt;Vd.2S<br/>b-&gt;Vn.2S<br/>c-&gt;Vm.2S</td><td>FMLA Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vfmq_f32(float32x4_t a, float32x4_t b, float32x4_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4S<br/>c-&gt;Vm.4S</td><td>FMLA Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vfmq_f64(float64x1_t a, float64x1_t b, float64x1_t c)</td><td>a-&gt;Da<br/>b-&gt;Dn<br/>c-&gt;Dm</td><td>FMSUB Dd,Dn,Dm,Da</td><td>Dd-&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 12,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1309.0
            ],
            [
              154.0,
              1309.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1309.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/12/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 12,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/12/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 12,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/12/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 12,
          "polygon": [
            [
              870.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x2_t vfmsq_f64(float64x2_t a, float64x2_t b, float64x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2D<br/>c -&gt; Vm.2D</td><td>FMLS Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vfms_lane_f32(float32x2_t a, float32x2_t b, float32x2_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMLS Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vfmsq_lane_f32(float32x4_t a, float32x4_t b, float32x2_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMLS Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vfms_lane_f64(float64x1_t a, float64x1_t b, float64x1_t v, const int lane)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>v -&gt; Vm.1D<br/>lane == 0</td><td>FMLS Dd,Dn,Vm.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vfmsq_lane_f64(float64x2_t a, float64x2_t b, float64x1_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2D<br/>v -&gt; Vm.1D<br/>lane == 0</td><td>FMLS Vd.2D,Vn.2D,Vm.D[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32_t vfmsq_lane_f32(float32_t a, float32_t b, float32x2_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Sn<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMLS Sd,Sn,Vm.S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vfmsq_lane_f64(float64_t a, float64_t b, float64x1_t v, const int lane)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>v -&gt; Vm.1D<br/>lane == 0</td><td>FMLS Dd,Dn,Vm.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vfms_lane_f32(float32x2_t a, float32x2_t b, float32x4_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLS Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vfmsq_lane_f32(float32x4_t a, float32x4_t b, float32x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLS Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vfms_lane_f64(float64x1_t a, float64x1_t b, float64x2_t v, const int lane)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>v -&gt; Vm.2D<br/>0 &lt;= lane &lt;= 1</td><td>FMLS Dd,Dn,Vm.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vfmsq_lane_f64(float64x2_t a, float64x2_t b, float64x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2D<br/>v -&gt; Vm.2D<br/>0 &lt;= lane &lt;= 1</td><td>FMLS Vd.2D,Vn.2D,Vm.D[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32_t vfmsq_lane_f32(float32_t a, float32_t b, float32x4_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Sn<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLS Sd,Sn,Vm.S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vfmsq_lane_f64(float64_t a, float64_t b, float64x2_t v, const int lane)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>v -&gt; Vm.2D<br/>0 &lt;= lane &lt;= 1</td><td>FMLS Dd,Dn,Vm.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqdmulh_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SQDMULH Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqdmulhq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SQDMULH Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqdmulh_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SQDMULH Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqdmulhq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SQDMULH Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16_t vqdmulhq_s16(int16_t a, int16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>SQDMULH Hd,Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqdmulhs_s32(int32_t a, int32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>SQDMULH Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqrdmulh_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SQRDMULH Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/13/Page/13",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/13/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 13,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/13/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 13,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/13/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x2_t vfmsq_f64(float64x2_t a, float64x2_t b, float64x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2D<br/>c -&gt; Vm.2D</td><td>FMLS Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vfms_lane_f32(float32x2_t a, float32x2_t b, float32x2_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMLS Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vfmsq_lane_f32(float32x4_t a, float32x4_t b, float32x2_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMLS Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vfms_lane_f64(float64x1_t a, float64x1_t b, float64x1_t v, const int lane)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>v -&gt; Vm.1D<br/>lane == 0</td><td>FMLS Dd,Dn,Vm.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vfmsq_lane_f64(float64x2_t a, float64x2_t b, float64x1_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2D<br/>v -&gt; Vm.1D<br/>lane == 0</td><td>FMLS Vd.2D,Vn.2D,Vm.D[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32_t vfmsq_lane_f32(float32_t a, float32_t b, float32x2_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Sn<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMLS Sd,Sn,Vm.S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vfmsq_lane_f64(float64_t a, float64_t b, float64x1_t v, const int lane)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>v -&gt; Vm.1D<br/>lane == 0</td><td>FMLS Dd,Dn,Vm.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vfms_lane_f32(float32x2_t a, float32x2_t b, float32x4_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLS Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vfmsq_lane_f32(float32x4_t a, float32x4_t b, float32x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLS Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vfms_lane_f64(float64x1_t a, float64x1_t b, float64x2_t v, const int lane)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>v -&gt; Vm.2D<br/>0 &lt;= lane &lt;= 1</td><td>FMLS Dd,Dn,Vm.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vfmsq_lane_f64(float64x2_t a, float64x2_t b, float64x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2D<br/>v -&gt; Vm.2D<br/>0 &lt;= lane &lt;= 1</td><td>FMLS Vd.2D,Vn.2D,Vm.D[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32_t vfmsq_lane_f32(float32_t a, float32_t b, float32x4_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Sn<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLS Sd,Sn,Vm.S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vfmsq_lane_f64(float64_t a, float64_t b, float64x2_t v, const int lane)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>v -&gt; Vm.2D<br/>0 &lt;= lane &lt;= 1</td><td>FMLS Dd,Dn,Vm.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqdmulh_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SQDMULH Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqdmulhq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SQDMULH Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqdmulh_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SQDMULH Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqdmulhq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SQDMULH Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16_t vqdmulhq_s16(int16_t a, int16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>SQDMULH Hd,Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqdmulhs_s32(int32_t a, int32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>SQDMULH Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqrdmulh_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SQRDMULH Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 13,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              990.0,
              111.0
            ],
            [
              990.0,
              1343.0
            ],
            [
              154.0,
              1343.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            990.0,
            1343.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/13/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 13,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/13/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 13,
          "polygon": [
            [
              507.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              507.0,
              1395.0
            ]
          ],
          "bbox": [
            507.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/13/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 13,
          "polygon": [
            [
              872.0,
              1395.0
            ],
            [
              988.0,
              1395.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              872.0,
              1416.0
            ]
          ],
          "bbox": [
            872.0,
            1395.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x8_t vqrdmulhq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SQRDMULH Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqrdmulh_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SQRDMULH Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqrdmulhq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SQRDMULH Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16_t vqrdmulh_s16(int16_t a, int16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>SQRDMULH Hd,Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqrdmulh_s32(int32_t a, int32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>SQRDMULH Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmllal_s16(int32x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>SQDMLLAL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmllal_s32(int64x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>SQDMLLAL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vqdmllah_s16(int32_t a, int16_t b, int16_t c)</td><td>a -&gt; Sd<br/>b -&gt; Hn<br/>c -&gt; Hm</td><td>SQDMLLAL Sd,Hn,Hm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmllas_s32(int64_t a, int32_t b, int32_t c)</td><td>a -&gt; Dd<br/>b -&gt; Sn<br/>c -&gt; Sm</td><td>SQDMLLAL Dd,Sn,Sm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmllal_high_s16(int32x4_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>SQDMLLAL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmllal_high_s32(int64x2_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>SQDMLLAL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmlls_s16(int32x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>SQDMLLS Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmlls_s32(int64x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>SQDMLLS Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vqdmllsh_s16(int32_t a, int16_t b, int16_t c)</td><td>a -&gt; Sd<br/>b -&gt; Hn<br/>c -&gt; Hm</td><td>SQDMLLS Sd,Hn,Hm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmllsh_s32(int64_t a, int32_t b, int32_t c)</td><td>a -&gt; Dd<br/>b -&gt; Sn<br/>c -&gt; Sm</td><td>SQDMLLS Dd,Sn,Sm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmlls_high_s16(int32x4_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>SQDMLLS2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmlls_high_s32(int64x2_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>SQDMLLS2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vmull_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SMULL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmull_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SMULL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmull_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SMULL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmull_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UMULL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmull_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UMULL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmull_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UMULL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vmull_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>PMULL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmull_high_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SMULL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmull_high_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SMULL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmull_high_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SMULL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vmull_high_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UMULL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmull_high_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UMULL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmull_high_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UMULL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/14/Page/14",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/14/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 14,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/14/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 14,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/14/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x8_t vqrdmulhq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SQRDMULH Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqrdmulh_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SQRDMULH Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqrdmulhq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SQRDMULH Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16_t vqrdmulh_s16(int16_t a, int16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>SQRDMULH Hd,Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqrdmulh_s32(int32_t a, int32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>SQRDMULH Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmllal_s16(int32x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>SQDMLLAL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmllal_s32(int64x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>SQDMLLAL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vqdmllah_s16(int32_t a, int16_t b, int16_t c)</td><td>a -&gt; Sd<br/>b -&gt; Hn<br/>c -&gt; Hm</td><td>SQDMLLAL Sd,Hn,Hm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmllas_s32(int64_t a, int32_t b, int32_t c)</td><td>a -&gt; Dd<br/>b -&gt; Sn<br/>c -&gt; Sm</td><td>SQDMLLAL Dd,Sn,Sm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmllal_high_s16(int32x4_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>SQDMLLAL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmllal_high_s32(int64x2_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>SQDMLLAL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmlls_s16(int32x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>SQDMLLS Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmlls_s32(int64x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>SQDMLLS Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vqdmllsh_s16(int32_t a, int16_t b, int16_t c)</td><td>a -&gt; Sd<br/>b -&gt; Hn<br/>c -&gt; Hm</td><td>SQDMLLS Sd,Hn,Hm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmllsh_s32(int64_t a, int32_t b, int32_t c)</td><td>a -&gt; Dd<br/>b -&gt; Sn<br/>c -&gt; Sm</td><td>SQDMLLS Dd,Sn,Sm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmlls_high_s16(int32x4_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>SQDMLLS2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmlls_high_s32(int64x2_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>SQDMLLS2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vmull_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SMULL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmull_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SMULL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmull_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SMULL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmull_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UMULL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmull_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UMULL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmull_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UMULL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vmull_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>PMULL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmull_high_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SMULL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmull_high_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SMULL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmull_high_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SMULL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vmull_high_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UMULL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmull_high_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UMULL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmull_high_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UMULL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 14,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              990.0,
              111.0
            ],
            [
              990.0,
              1323.0
            ],
            [
              154.0,
              1323.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            990.0,
            1323.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/14/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 14,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/14/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 14,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/14/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 14,
          "polygon": [
            [
              872.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              872.0,
              1416.0
            ]
          ],
          "bbox": [
            872.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly16x8_t vmull_high_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>PMULL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmull_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SQDMULL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmull_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SQDMULL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vqdmulls_s16(int16_t a, int16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>SQDMULL Sd,Hn,Hm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmulls_s32(int32_t a, int32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>SQDMULL Dd,Sn,Sm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmull_high_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SQDMULL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmull_high_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SQDMULL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vsub_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SUB Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vsubq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SUB Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vsub_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SUB Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vsubq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SUB Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vsub_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SUB Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vsubq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SUB Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vsubq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SUB Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vsubq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>SUB Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vsub_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SUB Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vsubq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SUB Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vsubq_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SUB Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vsubq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SUB Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vsubq_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SUB Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vsubq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SUB Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vsubq_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SUB Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vsubq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>SUB Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vsub_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FSUB Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vsubq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FSUB Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vsubq_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FSUB Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vsubq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FSUB Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int64_t vsubd_s64(int64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SUB Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vsubd_u64(uint64_t a, uint64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SUB Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vsubl_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SSUBL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vsubl_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SSUBL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vsubl_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SSUBL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vsubl_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>USUBL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vsubl_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>USUBL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vsubl_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>USUBL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vsubl_high_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SSUBL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/15/Page/15",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/15/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 15,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              154.0,
              57.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/15/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 15,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/15/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly16x8_t vmull_high_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>PMULL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmull_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SQDMULL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmull_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SQDMULL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vqdmulls_s16(int16_t a, int16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>SQDMULL Sd,Hn,Hm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmulls_s32(int32_t a, int32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>SQDMULL Dd,Sn,Sm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmull_high_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SQDMULL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmull_high_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SQDMULL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vsub_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SUB Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vsubq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SUB Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vsub_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SUB Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vsubq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SUB Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vsub_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SUB Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vsubq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SUB Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vsubq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SUB Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vsubq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>SUB Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vsub_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SUB Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vsubq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SUB Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vsubq_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SUB Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vsubq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SUB Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vsubq_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SUB Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vsubq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SUB Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vsubq_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SUB Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vsubq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>SUB Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vsub_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FSUB Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vsubq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FSUB Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vsubq_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FSUB Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vsubq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FSUB Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int64_t vsubd_s64(int64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SUB Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vsubd_u64(uint64_t a, uint64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SUB Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vsubl_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SSUBL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vsubl_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SSUBL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vsubl_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SSUBL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vsubl_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>USUBL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vsubl_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>USUBL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vsubl_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>USUBL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vsubl_high_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SSUBL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 15,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1329.0
            ],
            [
              154.0,
              1329.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1329.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/15/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 15,
          "polygon": [
            [
              304.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1395.0
            ],
            [
              304.0,
              1395.0
            ]
          ],
          "bbox": [
            304.0,
            1354.0,
            839.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/15/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 15,
          "polygon": [
            [
              874.0,
              1395.0
            ],
            [
              988.0,
              1395.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1395.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vsubl_high_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SSUBL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vsubl_high_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SSUBL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vsubl_high_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>USUBL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsubl_high_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>USUBL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vsubl_high_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>USUBL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vsubw_s8(int16x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8B</td><td>SSUBW Vd.8H,Vn.8H,Vm.8B</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vsubw_s16(int32x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4H</td><td>SSUBW Vd.4S,Vn.4S,Vm.4H</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int64x2_t vsubw_s32(int64x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2S</td><td>SSUBW Vd.2D,Vn.2D,Vm.2S</td><td>Vd.2D -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vsubw_u8(uint16x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8B</td><td>USUBW Vd.8H,Vn.8H,Vm.8B</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vsubw_u16(uint32x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4H</td><td>USUBW Vd.4S,Vn.4S,Vm.4H</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint64x2_t vsubw_u32(uint64x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2S</td><td>USUBW Vd.2D,Vn.2D,Vm.2S</td><td>Vd.2D -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vsubw_high_s8(int16x8_t a, int8x16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.16B</td><td>SSUBW2 Vd.8H,Vn.8H,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vsubw_high_s16(int32x4_t a, int16x8_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.8H</td><td>SSUBW2 Vd.4S,Vn.4S,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vsubw_high_s32(int64x2_t a, int32x4_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.4S</td><td>SSUBW2 Vd.2D,Vn.2D,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vsubw_high_u8(uint16x8_t a, uint8x16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.16B</td><td>USUBW2 Vd.8H,Vn.8H,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsubw_high_u16(uint32x4_t a, uint16x8_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.8H</td><td>USUBW2 Vd.4S,Vn.4S,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vsubw_high_u32(uint64x2_t a, uint32x4_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.4S</td><td>USUBW2 Vd.2D,Vn.2D,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vsubq_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SHSUB Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vsubq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SHSUB Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vsubq_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SHSUB Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vsubq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SHSUB Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vsubq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SHSUB Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vsubq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SHSUB Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vsubq_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UHSUB Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x16_t vsubq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UHSUB Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vsubq_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UHSUB Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vsubq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UHSUB Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vsubq_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UHSUB Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vsubq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UHSUB Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x8_t vqsqb_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SQSUB Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vqsqb_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SQSUB Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vqsqb_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SQSUB Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vqsqb_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SQSUB Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vqsqb_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SQSUB Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vqsqb_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SQSUB Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int64x1_t vqsqb_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SQSUB Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>V7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/16/Page/16",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/16/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 16,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              154.0,
              57.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/16/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 16,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/16/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vsubl_high_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SSUBL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vsubl_high_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SSUBL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vsubl_high_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>USUBL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsubl_high_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>USUBL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vsubl_high_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>USUBL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vsubw_s8(int16x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8B</td><td>SSUBW Vd.8H,Vn.8H,Vm.8B</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vsubw_s16(int32x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4H</td><td>SSUBW Vd.4S,Vn.4S,Vm.4H</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int64x2_t vsubw_s32(int64x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2S</td><td>SSUBW Vd.2D,Vn.2D,Vm.2S</td><td>Vd.2D -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vsubw_u8(uint16x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8B</td><td>USUBW Vd.8H,Vn.8H,Vm.8B</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vsubw_u16(uint32x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4H</td><td>USUBW Vd.4S,Vn.4S,Vm.4H</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint64x2_t vsubw_u32(uint64x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2S</td><td>USUBW Vd.2D,Vn.2D,Vm.2S</td><td>Vd.2D -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vsubw_high_s8(int16x8_t a, int8x16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.16B</td><td>SSUBW2 Vd.8H,Vn.8H,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vsubw_high_s16(int32x4_t a, int16x8_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.8H</td><td>SSUBW2 Vd.4S,Vn.4S,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vsubw_high_s32(int64x2_t a, int32x4_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.4S</td><td>SSUBW2 Vd.2D,Vn.2D,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vsubw_high_u8(uint16x8_t a, uint8x16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.16B</td><td>USUBW2 Vd.8H,Vn.8H,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsubw_high_u16(uint32x4_t a, uint16x8_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.8H</td><td>USUBW2 Vd.4S,Vn.4S,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vsubw_high_u32(uint64x2_t a, uint32x4_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.4S</td><td>USUBW2 Vd.2D,Vn.2D,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vsubq_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SHSUB Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vsubq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SHSUB Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vsubq_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SHSUB Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vsubq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SHSUB Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vsubq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SHSUB Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vsubq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SHSUB Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vsubq_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UHSUB Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x16_t vsubq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UHSUB Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vsubq_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UHSUB Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vsubq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UHSUB Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vsubq_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UHSUB Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vsubq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UHSUB Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x8_t vqsqb_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SQSUB Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vqsqb_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SQSUB Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vqsqb_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SQSUB Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vqsqb_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SQSUB Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vqsqb_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SQSUB Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vqsqb_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SQSUB Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int64x1_t vqsqb_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SQSUB Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>V7/A32/A64</td></tr></tbody></table>",
          "page": 16,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1329.0
            ],
            [
              154.0,
              1329.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1329.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/16/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 16,
          "polygon": [
            [
              304.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1395.0
            ],
            [
              304.0,
              1395.0
            ]
          ],
          "bbox": [
            304.0,
            1354.0,
            839.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/16/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 16,
          "polygon": [
            [
              874.0,
              1395.0
            ],
            [
              988.0,
              1395.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1395.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64x2_1 vqsqub_64(uint64x2_1 a, int64x2_1 b)</td><td>a -&gt; Vn.ZD<br/>b -&gt; Vm.ZD</td><td>SQSUB Vd.ZD,Vn.ZD,Vm.ZD</td><td>Vd.ZD -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_1 vqsqub_8(uint8x8_1 a, uint8x8_1 b)</td><td>a -&gt; Vn.BB<br/>b -&gt; Vm.BB</td><td>UQSUB Vd.BB,Vn.BB,Vm.BB</td><td>Vd.BB -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_1 vqsqub_8(uint8x16_1 a, uint8x16_1 b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UQSUB Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_1 vqsqub_16(uint16x4_1 a, uint16x4_1 b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UQSUB Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_1 vqsqub_16(uint16x8_1 a, uint16x8_1 b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UQSUB Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_1 vqsqub_32(uint32x2_1 a, uint32x2_1 b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UQSUB Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_1 vqsqub_32(uint32x4_1 a, uint32x4_1 b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UQSUB Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_1 vqsqub_64(uint64x1_1 a, uint64x1_1 b)</td><td>a -&gt; Vn.ZD<br/>b -&gt; Vm.ZD</td><td>UQSUB Vd.ZD,Vn.ZD,Vm.ZD</td><td>Vd.ZD -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_1 vqsqub_64(uint64x2_1 a, uint64x2_1 b)</td><td>a -&gt; Vn.ZD<br/>b -&gt; Vm.ZD</td><td>UQSUB Vd.ZD,Vn.ZD,Vm.ZD</td><td>Vd.ZD -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8_1 vqsqsb_8(int8_1 a, int8_1 b)</td><td>a -&gt; Bn<br/>b -&gt; Bm</td><td>SQSUB Bd.Bn,Bm</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_1 vqsqsb_16(int16_1 a, int16_1 b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>SQSUB Hd.Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_1 vqsqsb_32(int32_1 a, int32_1 b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>SQSUB Sd.Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_1 vqsqsb_64(int64_1 a, int64_1 b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SQSUB Dd.Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8_1 vqsqub_8(uint8_1 a, uint8_1 b)</td><td>a -&gt; Bn<br/>b -&gt; Bm</td><td>UQSUB Bd.Bn,Bm</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_1 vqsqub_16(uint16_1 a, uint16_1 b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>UQSUB Hd.Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_1 vqsqub_32(uint32_1 a, uint32_1 b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>UQSUB Sd.Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_1 vqsqub_64(uint64_1 a, uint64_1 b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>UQSUB Dd.Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_1 vsubhn_8(int8x8_1 a, int16x8_1 b)</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>SUBHN Vd.BB,Vn.BH,Vm.BH</td><td>Vd.BB -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_1 vsubhn_32(int32x4_1 a, int32x4_1 b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SUBHN Vd.4H,Vn.4S,Vm.4S</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_1 vsubhn_64(int64x2_1 a, int64x2_1 b)</td><td>a -&gt; Vn.ZD<br/>b -&gt; Vm.ZD</td><td>SUBHN Vd.2S,Vn.ZD,Vm.ZD</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_1 vsubhn_8(uint8x8_1 a, uint16x8_1 b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SUBHN Vd.BB,Vn.8H,Vm.8H</td><td>Vd.BB -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_1 vsubhn_32(uint32x4_1 a, uint32x4_1 b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SUBHN Vd.4H,Vn.4S,Vm.4S</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_1 vsubhn_64(uint64x2_1 a, uint64x2_1 b)</td><td>a -&gt; Vn.ZD<br/>b -&gt; Vm.ZD</td><td>SUBHN Vd.2S,Vn.ZD,Vm.ZD</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_1 vsubhn_high_8(int8x8_1 r, int16x8_1 a, int16x8_1 b)</td><td>r -&gt; Vd.BB<br/>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>SUBHNZ Vd.16B,Vn.BH,Vm.BH</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_1 vsubhn_high_32(int32x4_1 r, int32x4_1 a, int32x4_1 b)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SUBHNZ Vd.4H,Vn.4S,Vm.4S</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_1 vsubhn_high_64(int64x2_1 r, int64x2_1 a, int64x2_1 b)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.ZD<br/>b -&gt; Vm.ZD</td><td>SUBHNZ Vd.2S,Vn.ZD,Vm.ZD</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_1 vsubhn_high_8(uint8x8_1 r, uint16x8_1 a, uint16x8_1 b)</td><td>r -&gt; Vd.BB<br/>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>SUBHNZ Vd.16B,Vn.BH,Vm.BH</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_1 vsubhn_high_32(uint32x4_1 r, uint32x4_1 a, uint32x4_1 b)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SUBHNZ Vd.4H,Vn.4S,Vm.4S</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_1 vsubhn_high_64(uint64x2_1 r, uint64x2_1 a, uint64x2_1 b)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.ZD<br/>b -&gt; Vm.ZD</td><td>SUBHNZ Vd.2S,Vn.ZD,Vm.ZD</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int8x8_1 vsubhn_8(uint8x8_1 a, uint16x8_1 b)</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>RSUBHN Vd.BB,Vn.BH,Vm.BH</td><td>Vd.BB -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_1 vsubhn_32(int32x4_1 a, int32x4_1 b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>RSUBHN Vd.4H,Vn.4S,Vm.4S</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_1 vsubhn_64(int64x2_1 a, int64x2_1 b)</td><td>a -&gt; Vn.ZD<br/>b -&gt; Vm.ZD</td><td>RSUBHN Vd.2S,Vn.ZD,Vm.ZD</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_1 vsubhn_8(uint8x8_1 a, uint16x8_1 b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>RSUBHN Vd.BB,Vn.8H,Vm.8H</td><td>Vd.BB -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/17/Page/17",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/17/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 17,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/17/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 17,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              688.0,
              26.0
            ],
            [
              688.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            688.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/17/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64x2_1 vqsqub_64(uint64x2_1 a, int64x2_1 b)</td><td>a -&gt; Vn.ZD<br/>b -&gt; Vm.ZD</td><td>SQSUB Vd.ZD,Vn.ZD,Vm.ZD</td><td>Vd.ZD -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_1 vqsqub_8(uint8x8_1 a, uint8x8_1 b)</td><td>a -&gt; Vn.BB<br/>b -&gt; Vm.BB</td><td>UQSUB Vd.BB,Vn.BB,Vm.BB</td><td>Vd.BB -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_1 vqsqub_8(uint8x16_1 a, uint8x16_1 b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UQSUB Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_1 vqsqub_16(uint16x4_1 a, uint16x4_1 b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UQSUB Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_1 vqsqub_16(uint16x8_1 a, uint16x8_1 b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UQSUB Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_1 vqsqub_32(uint32x2_1 a, uint32x2_1 b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UQSUB Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_1 vqsqub_32(uint32x4_1 a, uint32x4_1 b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UQSUB Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_1 vqsqub_64(uint64x1_1 a, uint64x1_1 b)</td><td>a -&gt; Vn.ZD<br/>b -&gt; Vm.ZD</td><td>UQSUB Vd.ZD,Vn.ZD,Vm.ZD</td><td>Vd.ZD -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_1 vqsqub_64(uint64x2_1 a, uint64x2_1 b)</td><td>a -&gt; Vn.ZD<br/>b -&gt; Vm.ZD</td><td>UQSUB Vd.ZD,Vn.ZD,Vm.ZD</td><td>Vd.ZD -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8_1 vqsqsb_8(int8_1 a, int8_1 b)</td><td>a -&gt; Bn<br/>b -&gt; Bm</td><td>SQSUB Bd.Bn,Bm</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_1 vqsqsb_16(int16_1 a, int16_1 b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>SQSUB Hd.Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_1 vqsqsb_32(int32_1 a, int32_1 b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>SQSUB Sd.Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_1 vqsqsb_64(int64_1 a, int64_1 b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SQSUB Dd.Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8_1 vqsqub_8(uint8_1 a, uint8_1 b)</td><td>a -&gt; Bn<br/>b -&gt; Bm</td><td>UQSUB Bd.Bn,Bm</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_1 vqsqub_16(uint16_1 a, uint16_1 b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>UQSUB Hd.Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_1 vqsqub_32(uint32_1 a, uint32_1 b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>UQSUB Sd.Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_1 vqsqub_64(uint64_1 a, uint64_1 b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>UQSUB Dd.Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_1 vsubhn_8(int8x8_1 a, int16x8_1 b)</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>SUBHN Vd.BB,Vn.BH,Vm.BH</td><td>Vd.BB -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_1 vsubhn_32(int32x4_1 a, int32x4_1 b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SUBHN Vd.4H,Vn.4S,Vm.4S</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_1 vsubhn_64(int64x2_1 a, int64x2_1 b)</td><td>a -&gt; Vn.ZD<br/>b -&gt; Vm.ZD</td><td>SUBHN Vd.2S,Vn.ZD,Vm.ZD</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_1 vsubhn_8(uint8x8_1 a, uint16x8_1 b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SUBHN Vd.BB,Vn.8H,Vm.8H</td><td>Vd.BB -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_1 vsubhn_32(uint32x4_1 a, uint32x4_1 b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SUBHN Vd.4H,Vn.4S,Vm.4S</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_1 vsubhn_64(uint64x2_1 a, uint64x2_1 b)</td><td>a -&gt; Vn.ZD<br/>b -&gt; Vm.ZD</td><td>SUBHN Vd.2S,Vn.ZD,Vm.ZD</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_1 vsubhn_high_8(int8x8_1 r, int16x8_1 a, int16x8_1 b)</td><td>r -&gt; Vd.BB<br/>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>SUBHNZ Vd.16B,Vn.BH,Vm.BH</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_1 vsubhn_high_32(int32x4_1 r, int32x4_1 a, int32x4_1 b)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SUBHNZ Vd.4H,Vn.4S,Vm.4S</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_1 vsubhn_high_64(int64x2_1 r, int64x2_1 a, int64x2_1 b)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.ZD<br/>b -&gt; Vm.ZD</td><td>SUBHNZ Vd.2S,Vn.ZD,Vm.ZD</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_1 vsubhn_high_8(uint8x8_1 r, uint16x8_1 a, uint16x8_1 b)</td><td>r -&gt; Vd.BB<br/>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>SUBHNZ Vd.16B,Vn.BH,Vm.BH</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_1 vsubhn_high_32(uint32x4_1 r, uint32x4_1 a, uint32x4_1 b)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SUBHNZ Vd.4H,Vn.4S,Vm.4S</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_1 vsubhn_high_64(uint64x2_1 r, uint64x2_1 a, uint64x2_1 b)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.ZD<br/>b -&gt; Vm.ZD</td><td>SUBHNZ Vd.2S,Vn.ZD,Vm.ZD</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int8x8_1 vsubhn_8(uint8x8_1 a, uint16x8_1 b)</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>RSUBHN Vd.BB,Vn.BH,Vm.BH</td><td>Vd.BB -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_1 vsubhn_32(int32x4_1 a, int32x4_1 b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>RSUBHN Vd.4H,Vn.4S,Vm.4S</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_1 vsubhn_64(int64x2_1 a, int64x2_1 b)</td><td>a -&gt; Vn.ZD<br/>b -&gt; Vm.ZD</td><td>RSUBHN Vd.2S,Vn.ZD,Vm.ZD</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_1 vsubhn_8(uint8x8_1 a, uint16x8_1 b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>RSUBHN Vd.BB,Vn.8H,Vm.8H</td><td>Vd.BB -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 17,
          "polygon": [
            [
              110.0,
              79.0
            ],
            [
              705.0,
              79.0
            ],
            [
              705.0,
              943.0
            ],
            [
              110.0,
              943.0
            ]
          ],
          "bbox": [
            110.0,
            79.0,
            705.0,
            943.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/17/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 17,
          "polygon": [
            [
              217.0,
              960.0
            ],
            [
              597.0,
              960.0
            ],
            [
              597.0,
              990.0
            ],
            [
              217.0,
              990.0
            ]
          ],
          "bbox": [
            217.0,
            960.0,
            597.0,
            990.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/17/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 17,
          "polygon": [
            [
              622.0,
              990.0
            ],
            [
              701.0,
              990.0
            ],
            [
              701.0,
              1006.0
            ],
            [
              622.0,
              1006.0
            ]
          ],
          "bbox": [
            622.0,
            990.0,
            701.0,
            1006.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x4_t vsubhn_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>RSUBHN Vd,4H,Vn,4S,Vm,4S</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vsubhn_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>RSUBHN Vd,2S,Vn,2D,Vm,2D</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vsubhn_high_s32(int8x8_t r, int16x8_t a, int16x8_t b)</td><td>r -&gt; Vd,8H<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>RSUBHNZ Vd,16B,Vn,8H,Vm,8H</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vsubhn_high_s32(int16x4_t r, int32x4_t a, int32x4_t b)</td><td>r -&gt; Vd,4H<br/>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>RSUBHNZ Vd,8H,Vn,4S,Vm,4S</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vsubhn_high_s64(int32x2_t r, int64x2_t a, int64x2_t b)</td><td>r -&gt; Vd,2S<br/>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>RSUBHNZ Vd,4S,Vn,2D,Vm,2D</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vsubhn_high_u16(uint8x8_t r, uint16x8_t a, uint16x8_t b)</td><td>r -&gt; Vd,8H<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>RSUBHNZ Vd,16B,Vn,8H,Vm,8H</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vsubhn_high_u32(uint16x4_t r, uint32x4_t a, uint32x4_t b)</td><td>r -&gt; Vd,4H<br/>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>RSUBHNZ Vd,8H,Vn,4S,Vm,4S</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vsubhn_high_u64(uint32x2_t r, uint64x2_t a, uint64x2_t b)</td><td>r -&gt; Vd,2S<br/>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>RSUBHNZ Vd,4S,Vn,2D,Vm,2D</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vceqq_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>CMEQ Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vceqq_s16(int16x8_t a, int8x16_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>CMEQ Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vceqq_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>CMEQ Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vceqq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>CMEQ Vd,8H,Vn,8H,Vm,8H</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vceqq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>CMEQ Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vceqq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>CMEQ Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vceqq_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>CMEQ Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vceqq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>CMEQ Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vceqq_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>CMEQ Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vceqq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>CMEQ Vd,8H,Vn,8H,Vm,8H</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vceqq_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>CMEQ Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vceqq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>CMEQ Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vceqq_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>FCEQ Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vceqq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>FCEQ Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vceqq_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>CMEQ Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vceqq_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>CMEQ Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vceqq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>CMEQ Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vceqq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>CMEQ Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x4_t vceqq_s64(int64x4_t a, int64x4_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>CMEQ Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vceqq_p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>CMEQ Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint64x2_t vceqq_p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>CMEQ Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D -&gt; result</td><td>A32/A64</td></tr><tr><td>uint64x4_t vceqq_f64(float64x4_t a, float64x4_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FCEQ Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vceqq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>FCEQ Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vceqq_s64(int64_t a, int64_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>CMEQ Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/18/Page/18",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/18/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 18,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/18/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 18,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            687.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/18/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x4_t vsubhn_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>RSUBHN Vd,4H,Vn,4S,Vm,4S</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vsubhn_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>RSUBHN Vd,2S,Vn,2D,Vm,2D</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vsubhn_high_s32(int8x8_t r, int16x8_t a, int16x8_t b)</td><td>r -&gt; Vd,8H<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>RSUBHNZ Vd,16B,Vn,8H,Vm,8H</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vsubhn_high_s32(int16x4_t r, int32x4_t a, int32x4_t b)</td><td>r -&gt; Vd,4H<br/>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>RSUBHNZ Vd,8H,Vn,4S,Vm,4S</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vsubhn_high_s64(int32x2_t r, int64x2_t a, int64x2_t b)</td><td>r -&gt; Vd,2S<br/>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>RSUBHNZ Vd,4S,Vn,2D,Vm,2D</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vsubhn_high_u16(uint8x8_t r, uint16x8_t a, uint16x8_t b)</td><td>r -&gt; Vd,8H<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>RSUBHNZ Vd,16B,Vn,8H,Vm,8H</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vsubhn_high_u32(uint16x4_t r, uint32x4_t a, uint32x4_t b)</td><td>r -&gt; Vd,4H<br/>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>RSUBHNZ Vd,8H,Vn,4S,Vm,4S</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vsubhn_high_u64(uint32x2_t r, uint64x2_t a, uint64x2_t b)</td><td>r -&gt; Vd,2S<br/>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>RSUBHNZ Vd,4S,Vn,2D,Vm,2D</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vceqq_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>CMEQ Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vceqq_s16(int16x8_t a, int8x16_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>CMEQ Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vceqq_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>CMEQ Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vceqq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>CMEQ Vd,8H,Vn,8H,Vm,8H</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vceqq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>CMEQ Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vceqq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>CMEQ Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vceqq_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>CMEQ Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vceqq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>CMEQ Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vceqq_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>CMEQ Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vceqq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>CMEQ Vd,8H,Vn,8H,Vm,8H</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vceqq_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>CMEQ Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vceqq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>CMEQ Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vceqq_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>FCEQ Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vceqq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>FCEQ Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vceqq_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>CMEQ Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vceqq_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>CMEQ Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vceqq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>CMEQ Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vceqq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>CMEQ Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x4_t vceqq_s64(int64x4_t a, int64x4_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>CMEQ Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vceqq_p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>CMEQ Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint64x2_t vceqq_p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>CMEQ Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D -&gt; result</td><td>A32/A64</td></tr><tr><td>uint64x4_t vceqq_f64(float64x4_t a, float64x4_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FCEQ Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vceqq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>FCEQ Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vceqq_s64(int64_t a, int64_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>CMEQ Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 18,
          "polygon": [
            [
              110.0,
              79.0
            ],
            [
              705.0,
              79.0
            ],
            [
              705.0,
              943.0
            ],
            [
              110.0,
              943.0
            ]
          ],
          "bbox": [
            110.0,
            79.0,
            705.0,
            943.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/18/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 18,
          "polygon": [
            [
              217.0,
              960.0
            ],
            [
              597.0,
              960.0
            ],
            [
              597.0,
              990.0
            ],
            [
              217.0,
              990.0
            ]
          ],
          "bbox": [
            217.0,
            960.0,
            597.0,
            990.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/18/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 18,
          "polygon": [
            [
              621.0,
              990.0
            ],
            [
              703.0,
              990.0
            ],
            [
              703.0,
              1007.0
            ],
            [
              621.0,
              1007.0
            ]
          ],
          "bbox": [
            621.0,
            990.0,
            703.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64_t vceqd_u64(uint64_t a, uint64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>CMEQ Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vceqs_f32(float32_t a, float32_t b)</td><td>a-&gt;Sn<br/>b-&gt;Sm</td><td>FCMEQ Sd,Sn,Sm</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vceqd_f64(float64_t a, float64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FCMEQ Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vceqz_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CMEQ Vd,8B,Vn,8B,#0</td><td>Vd,8B-&gt;result</td><td>A64</td></tr><tr><td>uint8x16_t vceqz_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CMEQ Vd,16B,Vn,16B,#0</td><td>Vd,16B-&gt;result</td><td>A64</td></tr><tr><td>uint16x4_t vceqz_s16(int16x4_t a)</td><td>a-&gt;Vn,4H</td><td>CMEQ Vd,4H,Vn,4H,#0</td><td>Vd,4H-&gt;result</td><td>A64</td></tr><tr><td>uint16x8_t vceqz_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>CMEQ Vd,8H,Vn,8H,#0</td><td>Vd,8H-&gt;result</td><td>A64</td></tr><tr><td>uint32x2_t vceqz_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>CMEQ Vd,2S,Vn,2S,#0</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>uint32x4_t vceqz_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>CMEQ Vd,4S,Vn,4S,#0</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vceqz_u8(uint8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CMEQ Vd,8B,Vn,8B,#0</td><td>Vd,8B-&gt;result</td><td>A64</td></tr><tr><td>uint8x16_t vceqz_u8(uint8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CMEQ Vd,16B,Vn,16B,#0</td><td>Vd,16B-&gt;result</td><td>A64</td></tr><tr><td>uint16x4_t vceqz_u16(uint16x4_t a)</td><td>a-&gt;Vn,4H</td><td>CMEQ Vd,4H,Vn,4H,#0</td><td>Vd,4H-&gt;result</td><td>A64</td></tr><tr><td>uint16x8_t vceqz_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>CMEQ Vd,8H,Vn,8H,#0</td><td>Vd,8H-&gt;result</td><td>A64</td></tr><tr><td>uint32x2_t vceqz_u32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>CMEQ Vd,2S,Vn,2S,#0</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>uint32x4_t vceqz_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>CMEQ Vd,4S,Vn,4S,#0</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>uint32x2_t vceqz_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FCMEQ Vd,2S,Vn,2S,#0</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>uint32x4_t vceqz_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FCMEQ Vd,4S,Vn,4S,#0</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vceqz_p8(poly8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CMEQ Vd,8B,Vn,8B,#0</td><td>Vd,8B-&gt;result</td><td>A64</td></tr><tr><td>uint8x16_t vceqz_p8(poly8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CMEQ Vd,16B,Vn,16B,#0</td><td>Vd,16B-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vceqz_s64(int64x1_t a)</td><td>a-&gt;Dn</td><td>CMEQ Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vceqz_s64(int64x2_t a)</td><td>a-&gt;Vn,2D</td><td>CMEQ Vd,2D,Vn,2D,#0</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vceqz_u64(uint64x1_t a)</td><td>a-&gt;Dn</td><td>CMEQ Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vceqz_u64(uint64x2_t a)</td><td>a-&gt;Vn,2D</td><td>CMEQ Vd,2D,Vn,2D,#0</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vceqz_p64(poly64x1_t a)</td><td>a-&gt;Dn</td><td>CMEQ Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint64x2_t vceqz_p64(poly64x2_t a)</td><td>a-&gt;Vn,2D</td><td>CMEQ Vd,2D,Vn,2D,#0</td><td>Vd,2D-&gt;result</td><td>A32/A64</td></tr><tr><td>uint64x1_t vceqz_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCMEQ Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vceqz_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCMEQ Vd,2D,Vn,2D,#0</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vceqzd_s64(int64_t a)</td><td>a-&gt;Dn</td><td>CMEQ Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vceqzd_u64(uint64_t a)</td><td>a-&gt;Dn</td><td>CMEQ Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vceqzs_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCMEQ Sd,Sn,#0</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vceqzd_f64(float64_t a)</td><td>a-&gt;Dn</td><td>FCMEQ Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vceq_s8(int8x8_t a, int8x8_t b)</td><td>a-&gt;Vn,8B<br/>b-&gt;Vm,8B</td><td>CMGE Vd,8B,Vm,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vceqz_s8(int8x16_t a, int8x16_t b)</td><td>a-&gt;Vn,16B<br/>b-&gt;Vm,16B</td><td>CMGE Vd,16B,Vm,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vceqz_s16(int16x4_t a, int16x4_t b)</td><td>a-&gt;Vn,4H<br/>b-&gt;Vm,4H</td><td>CMGE Vd,4H,Vm,4H,Vn,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vceqz_s16(int16x8_t a, int16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>CMGE Vd,8H,Vm,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vceqz_s32(int32x2_t a, int32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vm,2S</td><td>CMGE Vd,2S,Vm,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vceqz_s32(int32x4_t a, int32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>CMGE Vd,4S,Vm,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vceqz_u8(uint8x8_t a, uint8x8_t b)</td><td>a-&gt;Vn,8B<br/>b-&gt;Vm,8B</td><td>CMHS Vd,8B,Vm,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vceqz_u8(uint8x16_t a, uint8x16_t b)</td><td>a-&gt;Vn,16B<br/>b-&gt;Vm,16B</td><td>CMHS Vd,16B,Vm,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vceqz_u16(uint16x4_t a, uint16x4_t b)</td><td>a-&gt;Vn,4H<br/>b-&gt;Vm,4H</td><td>CMHS Vd,4H,Vm,4H,Vn,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vceqz_u16(uint16x8_t a, uint16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>CMHS Vd,8H,Vm,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vceqz_u32(uint32x2_t a, uint32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vm,2S</td><td>CMHS Vd,2S,Vm,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vceqz_u32(uint32x4_t a, uint32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>CMHS Vd,4S,Vm,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vceqz_f32(float32x2_t a, float32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vm,2S</td><td>FCMGE Vd,2S,Vm,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vceqz_f32(float32x4_t a, float32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>FCMGE Vd,4S,Vm,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vceqz_s64(int64x1_t a, int64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>CMGE Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vceqz_s64(int64x2_t a, int64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vm,2D</td><td>CMGE Vd,2D,Vm,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vceqz_u64(uint64x1_t a, uint64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>CMHS Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/19/Page/19",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/19/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 19,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/19/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 19,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/19/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64_t vceqd_u64(uint64_t a, uint64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>CMEQ Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vceqs_f32(float32_t a, float32_t b)</td><td>a-&gt;Sn<br/>b-&gt;Sm</td><td>FCMEQ Sd,Sn,Sm</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vceqd_f64(float64_t a, float64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FCMEQ Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vceqz_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CMEQ Vd,8B,Vn,8B,#0</td><td>Vd,8B-&gt;result</td><td>A64</td></tr><tr><td>uint8x16_t vceqz_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CMEQ Vd,16B,Vn,16B,#0</td><td>Vd,16B-&gt;result</td><td>A64</td></tr><tr><td>uint16x4_t vceqz_s16(int16x4_t a)</td><td>a-&gt;Vn,4H</td><td>CMEQ Vd,4H,Vn,4H,#0</td><td>Vd,4H-&gt;result</td><td>A64</td></tr><tr><td>uint16x8_t vceqz_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>CMEQ Vd,8H,Vn,8H,#0</td><td>Vd,8H-&gt;result</td><td>A64</td></tr><tr><td>uint32x2_t vceqz_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>CMEQ Vd,2S,Vn,2S,#0</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>uint32x4_t vceqz_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>CMEQ Vd,4S,Vn,4S,#0</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vceqz_u8(uint8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CMEQ Vd,8B,Vn,8B,#0</td><td>Vd,8B-&gt;result</td><td>A64</td></tr><tr><td>uint8x16_t vceqz_u8(uint8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CMEQ Vd,16B,Vn,16B,#0</td><td>Vd,16B-&gt;result</td><td>A64</td></tr><tr><td>uint16x4_t vceqz_u16(uint16x4_t a)</td><td>a-&gt;Vn,4H</td><td>CMEQ Vd,4H,Vn,4H,#0</td><td>Vd,4H-&gt;result</td><td>A64</td></tr><tr><td>uint16x8_t vceqz_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>CMEQ Vd,8H,Vn,8H,#0</td><td>Vd,8H-&gt;result</td><td>A64</td></tr><tr><td>uint32x2_t vceqz_u32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>CMEQ Vd,2S,Vn,2S,#0</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>uint32x4_t vceqz_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>CMEQ Vd,4S,Vn,4S,#0</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>uint32x2_t vceqz_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FCMEQ Vd,2S,Vn,2S,#0</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>uint32x4_t vceqz_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FCMEQ Vd,4S,Vn,4S,#0</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vceqz_p8(poly8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CMEQ Vd,8B,Vn,8B,#0</td><td>Vd,8B-&gt;result</td><td>A64</td></tr><tr><td>uint8x16_t vceqz_p8(poly8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CMEQ Vd,16B,Vn,16B,#0</td><td>Vd,16B-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vceqz_s64(int64x1_t a)</td><td>a-&gt;Dn</td><td>CMEQ Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vceqz_s64(int64x2_t a)</td><td>a-&gt;Vn,2D</td><td>CMEQ Vd,2D,Vn,2D,#0</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vceqz_u64(uint64x1_t a)</td><td>a-&gt;Dn</td><td>CMEQ Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vceqz_u64(uint64x2_t a)</td><td>a-&gt;Vn,2D</td><td>CMEQ Vd,2D,Vn,2D,#0</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vceqz_p64(poly64x1_t a)</td><td>a-&gt;Dn</td><td>CMEQ Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint64x2_t vceqz_p64(poly64x2_t a)</td><td>a-&gt;Vn,2D</td><td>CMEQ Vd,2D,Vn,2D,#0</td><td>Vd,2D-&gt;result</td><td>A32/A64</td></tr><tr><td>uint64x1_t vceqz_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCMEQ Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vceqz_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCMEQ Vd,2D,Vn,2D,#0</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vceqzd_s64(int64_t a)</td><td>a-&gt;Dn</td><td>CMEQ Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vceqzd_u64(uint64_t a)</td><td>a-&gt;Dn</td><td>CMEQ Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vceqzs_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCMEQ Sd,Sn,#0</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vceqzd_f64(float64_t a)</td><td>a-&gt;Dn</td><td>FCMEQ Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vceq_s8(int8x8_t a, int8x8_t b)</td><td>a-&gt;Vn,8B<br/>b-&gt;Vm,8B</td><td>CMGE Vd,8B,Vm,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vceqz_s8(int8x16_t a, int8x16_t b)</td><td>a-&gt;Vn,16B<br/>b-&gt;Vm,16B</td><td>CMGE Vd,16B,Vm,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vceqz_s16(int16x4_t a, int16x4_t b)</td><td>a-&gt;Vn,4H<br/>b-&gt;Vm,4H</td><td>CMGE Vd,4H,Vm,4H,Vn,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vceqz_s16(int16x8_t a, int16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>CMGE Vd,8H,Vm,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vceqz_s32(int32x2_t a, int32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vm,2S</td><td>CMGE Vd,2S,Vm,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vceqz_s32(int32x4_t a, int32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>CMGE Vd,4S,Vm,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vceqz_u8(uint8x8_t a, uint8x8_t b)</td><td>a-&gt;Vn,8B<br/>b-&gt;Vm,8B</td><td>CMHS Vd,8B,Vm,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vceqz_u8(uint8x16_t a, uint8x16_t b)</td><td>a-&gt;Vn,16B<br/>b-&gt;Vm,16B</td><td>CMHS Vd,16B,Vm,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vceqz_u16(uint16x4_t a, uint16x4_t b)</td><td>a-&gt;Vn,4H<br/>b-&gt;Vm,4H</td><td>CMHS Vd,4H,Vm,4H,Vn,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vceqz_u16(uint16x8_t a, uint16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vm,8H</td><td>CMHS Vd,8H,Vm,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vceqz_u32(uint32x2_t a, uint32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vm,2S</td><td>CMHS Vd,2S,Vm,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vceqz_u32(uint32x4_t a, uint32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>CMHS Vd,4S,Vm,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vceqz_f32(float32x2_t a, float32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vm,2S</td><td>FCMGE Vd,2S,Vm,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vceqz_f32(float32x4_t a, float32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vm,4S</td><td>FCMGE Vd,4S,Vm,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vceqz_s64(int64x1_t a, int64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>CMGE Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vceqz_s64(int64x2_t a, int64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vm,2D</td><td>CMGE Vd,2D,Vm,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vceqz_u64(uint64x1_t a, uint64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>CMHS Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr></tbody></table>",
          "page": 19,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1323.0
            ],
            [
              154.0,
              1323.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1323.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/19/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 19,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/19/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 19,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/19/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 19,
          "polygon": [
            [
              869.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              869.0,
              1416.0
            ]
          ],
          "bbox": [
            869.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64x2_t vceqz_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>CMHS Vd,2D,Vm,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vceqz_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>FCMGE Vd,Dm,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vceqz_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>FCMGE Vd,2D,Vm,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vceqz_s64(int64_t a, int64_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>CMGE Vd,Dm,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vceqz_u64(uint64_t a, uint64_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>CMHS Vd,Dm,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vceqz_f32(float32_t a, float32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>FCMGE Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vceqz_f64(float64_t a, float64_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>FCMGE Vd,Dm,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vceqz_s8(int8x8_t a)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vn,16B</td><td>CMGE Vd,BB,Vn,BB,#0</td><td>Vd,BB -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vceqz_s8(int8x16_t a)</td><td>a -&gt; Vn,4B</td><td>CMGE Vd,16B,Vn,16B,#0</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vceqz_s16(int16x8_t a)</td><td>a -&gt; Vn,4H</td><td>CMGE Vd,4H,Vn,4H,#0</td><td>Vd,4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vceqz_s16(int16x8_t a)</td><td>a -&gt; Vn,8H</td><td>CMGE Vd,8H,Vn,8H,#0</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vceqz_s32(int32x2_t a)</td><td>a -&gt; Vn,2S</td><td>CMGE Vd,2S,Vn,2S,#0</td><td>Vd,2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vceqz_s32(int32x4_t a)</td><td>a -&gt; Vn,4S</td><td>CMGE Vd,4S,Vn,4S,#0</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vceqz_s64(int64x1_t a)</td><td>a -&gt; Dm</td><td>CMGE Vd,Dm,#0</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vceqz_s64(int64x2_t a)</td><td>a -&gt; Vn,2D</td><td>CMGE Vd,2D,Vn,2D,#0</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vceqz_f32(float32x2_t a)</td><td>a -&gt; Vn,2S</td><td>FCMGE Vd,2S,Vn,2S,#0</td><td>Vd,2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vceqz_f32(float32x4_t a)</td><td>a -&gt; Vn,4S</td><td>FCMGE Vd,4S,Vn,4S,#0</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vceqz_f64(float64x1_t a)</td><td>a -&gt; Dm</td><td>FCMGE Vd,Dm,#0</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vceqz_f64(float64x2_t a)</td><td>a -&gt; Vn,2D</td><td>FCMGE Vd,2D,Vn,2D,#0</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vceqz_f32(float32_t a)</td><td>a -&gt; Sn</td><td>FCMGE Sd,Sn,#0</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vceqz_f64(float64_t a)</td><td>a -&gt; Dm</td><td>FCMGE Vd,Dm,#0</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vcleq_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vn,16B</td><td>CMGE Vd,BB,Vm,BB,Vn,BB</td><td>Vd,BB -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint8x8_t vcleq_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vn,16B</td><td>CMGE Vd,16B,Vm,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint16x8_t vcleq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vn,4H</td><td>CMGE Vd,4H,Vm,4H,Vn,4H</td><td>Vd,4H -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint16x8_t vcleq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn,8H<br/>b -&gt; Vn,8H</td><td>CMGE Vd,8H,Vm,8H,Vn,8H</td><td>Vd,8H -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint32x2_t vcleq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vn,2S</td><td>CMGE Vd,2S,Vm,2S,Vn,2S</td><td>Vd,2S -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint32x4_t vcleq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vn,4S</td><td>CMGE Vd,4S,Vm,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint8x8_t vcleq_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vn,BB</td><td>CMHS Vd,BB,Vm,BB,Vn,BB</td><td>Vd,BB -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint8x16_t vcleq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vn,16B</td><td>CMHS Vd,16B,Vm,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint16x8_t vcleq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vn,4H</td><td>CMHS Vd,4H,Vm,4H,Vn,4H</td><td>Vd,4H -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint16x8_t vcleq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn,8H<br/>b -&gt; Vn,8H</td><td>CMHS Vd,8H,Vm,8H,Vn,8H</td><td>Vd,8H -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint32x2_t vcleq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vn,2S</td><td>CMHS Vd,2S,Vm,2S,Vn,2S</td><td>Vd,2S -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint32x4_t vcleq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vn,4S</td><td>CMHS Vd,4S,Vm,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint32x2_t vcleq_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vn,2S</td><td>FCMGE Vd,2S,Vm,2S,Vn,2S</td><td>Vd,2S -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint32x4_t vcleq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vn,4S</td><td>FCMGE Vd,4S,Vm,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint64x1_t vcleq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>CMGE Vd,Dm,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcleq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vn,2D</td><td>CMGE Vd,2D,Vm,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vcleq_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>CMHS Vd,Dm,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcleq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vn,2D</td><td>CMHS Vd,2D,Vm,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vcleq_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>FCMGE Vd,Dm,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcleq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vn,2D</td><td>FCMGE Vd,2D,Vm,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vcleq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>CMGE Vd,Dm,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/20/Page/20",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/20/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 20,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/20/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 20,
          "polygon": [
            [
              635.0,
              26.0
            ],
            [
              688.0,
              26.0
            ],
            [
              688.0,
              42.0
            ],
            [
              635.0,
              42.0
            ]
          ],
          "bbox": [
            635.0,
            26.0,
            688.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/20/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64x2_t vceqz_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>CMHS Vd,2D,Vm,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vceqz_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>FCMGE Vd,Dm,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vceqz_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>FCMGE Vd,2D,Vm,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vceqz_s64(int64_t a, int64_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>CMGE Vd,Dm,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vceqz_u64(uint64_t a, uint64_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>CMHS Vd,Dm,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vceqz_f32(float32_t a, float32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>FCMGE Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vceqz_f64(float64_t a, float64_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>FCMGE Vd,Dm,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vceqz_s8(int8x8_t a)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vn,16B</td><td>CMGE Vd,BB,Vn,BB,#0</td><td>Vd,BB -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vceqz_s8(int8x16_t a)</td><td>a -&gt; Vn,4B</td><td>CMGE Vd,16B,Vn,16B,#0</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vceqz_s16(int16x8_t a)</td><td>a -&gt; Vn,4H</td><td>CMGE Vd,4H,Vn,4H,#0</td><td>Vd,4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vceqz_s16(int16x8_t a)</td><td>a -&gt; Vn,8H</td><td>CMGE Vd,8H,Vn,8H,#0</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vceqz_s32(int32x2_t a)</td><td>a -&gt; Vn,2S</td><td>CMGE Vd,2S,Vn,2S,#0</td><td>Vd,2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vceqz_s32(int32x4_t a)</td><td>a -&gt; Vn,4S</td><td>CMGE Vd,4S,Vn,4S,#0</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vceqz_s64(int64x1_t a)</td><td>a -&gt; Dm</td><td>CMGE Vd,Dm,#0</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vceqz_s64(int64x2_t a)</td><td>a -&gt; Vn,2D</td><td>CMGE Vd,2D,Vn,2D,#0</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vceqz_f32(float32x2_t a)</td><td>a -&gt; Vn,2S</td><td>FCMGE Vd,2S,Vn,2S,#0</td><td>Vd,2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vceqz_f32(float32x4_t a)</td><td>a -&gt; Vn,4S</td><td>FCMGE Vd,4S,Vn,4S,#0</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vceqz_f64(float64x1_t a)</td><td>a -&gt; Dm</td><td>FCMGE Vd,Dm,#0</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vceqz_f64(float64x2_t a)</td><td>a -&gt; Vn,2D</td><td>FCMGE Vd,2D,Vn,2D,#0</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vceqz_f32(float32_t a)</td><td>a -&gt; Sn</td><td>FCMGE Sd,Sn,#0</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vceqz_f64(float64_t a)</td><td>a -&gt; Dm</td><td>FCMGE Vd,Dm,#0</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vcleq_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vn,16B</td><td>CMGE Vd,BB,Vm,BB,Vn,BB</td><td>Vd,BB -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint8x8_t vcleq_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vn,16B</td><td>CMGE Vd,16B,Vm,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint16x8_t vcleq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vn,4H</td><td>CMGE Vd,4H,Vm,4H,Vn,4H</td><td>Vd,4H -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint16x8_t vcleq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn,8H<br/>b -&gt; Vn,8H</td><td>CMGE Vd,8H,Vm,8H,Vn,8H</td><td>Vd,8H -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint32x2_t vcleq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vn,2S</td><td>CMGE Vd,2S,Vm,2S,Vn,2S</td><td>Vd,2S -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint32x4_t vcleq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vn,4S</td><td>CMGE Vd,4S,Vm,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint8x8_t vcleq_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vn,BB</td><td>CMHS Vd,BB,Vm,BB,Vn,BB</td><td>Vd,BB -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint8x16_t vcleq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vn,16B</td><td>CMHS Vd,16B,Vm,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint16x8_t vcleq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vn,4H</td><td>CMHS Vd,4H,Vm,4H,Vn,4H</td><td>Vd,4H -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint16x8_t vcleq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn,8H<br/>b -&gt; Vn,8H</td><td>CMHS Vd,8H,Vm,8H,Vn,8H</td><td>Vd,8H -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint32x2_t vcleq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vn,2S</td><td>CMHS Vd,2S,Vm,2S,Vn,2S</td><td>Vd,2S -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint32x4_t vcleq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vn,4S</td><td>CMHS Vd,4S,Vm,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint32x2_t vcleq_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vn,2S</td><td>FCMGE Vd,2S,Vm,2S,Vn,2S</td><td>Vd,2S -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint32x4_t vcleq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vn,4S</td><td>FCMGE Vd,4S,Vm,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>v7.1A3/AA64</td></tr><tr><td>uint64x1_t vcleq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>CMGE Vd,Dm,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcleq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vn,2D</td><td>CMGE Vd,2D,Vm,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vcleq_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>CMHS Vd,Dm,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcleq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vn,2D</td><td>CMHS Vd,2D,Vm,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vcleq_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>FCMGE Vd,Dm,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcleq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vn,2D</td><td>FCMGE Vd,2D,Vm,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vcleq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>CMGE Vd,Dm,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 20,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              706.0,
              78.0
            ],
            [
              706.0,
              948.0
            ],
            [
              110.0,
              948.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            706.0,
            948.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/20/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 20,
          "polygon": [
            [
              216.0,
              960.0
            ],
            [
              597.0,
              960.0
            ],
            [
              597.0,
              990.0
            ],
            [
              216.0,
              990.0
            ]
          ],
          "bbox": [
            216.0,
            960.0,
            597.0,
            990.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/20/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 20,
          "polygon": [
            [
              624.0,
              990.0
            ],
            [
              703.0,
              990.0
            ],
            [
              703.0,
              1006.0
            ],
            [
              624.0,
              1006.0
            ]
          ],
          "bbox": [
            624.0,
            990.0,
            703.0,
            1006.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64_t vcleld_u64(uint64_t a, uint64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>CMHS Dd,Dm,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcles_f32(float32_t a, float32_t b)</td><td>a-&gt;Sn<br/>b-&gt;Sm</td><td>FCMGE Sd,Sm,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vcleld_f64(float64_t a, float64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FCMGE Dd,Dm,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vclez_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CMLE Vd,8B,Vn,8B,#0</td><td>Vd,8B-&gt;result</td><td>A64</td></tr><tr><td>uint8x16_t vclezq_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CMLE Vd,16B,Vn,16B,#0</td><td>Vd,16B-&gt;result</td><td>A64</td></tr><tr><td>uint16x4_t vclez_s16(int16x4_t a)</td><td>a-&gt;Vn,4H</td><td>CMLE Vd,4H,Vn,4H,#0</td><td>Vd,4H-&gt;result</td><td>A64</td></tr><tr><td>uint16x8_t vclezq_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>CMLE Vd,8H,Vn,8H,#0</td><td>Vd,8H-&gt;result</td><td>A64</td></tr><tr><td>uint32x2_t vclez_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>CMLE Vd,2S,Vn,2S,#0</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>uint32x4_t vclezq_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>CMLE Vd,4S,Vn,4S,#0</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vclez_s64(int64x1_t a)</td><td>a-&gt;Dn</td><td>CMLE Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vclezq_s64(int64x2_t a)</td><td>a-&gt;Vn,2D</td><td>CMLE Vd,2D,Vn,2D,#0</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint32x2_t vclez_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>CMLE Vd,2S,Vn,2S,#0</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>uint32x4_t vclezq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FCMLE Vd,4S,Vn,4S,#0</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vclez_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCMLE Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vclezq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCMLE Vd,2D,Vn,2D,#0</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vclezd_s64(int64_t a)</td><td>a-&gt;Dn</td><td>CMLE Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vclezs_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCMLE Sd,Sn,#0</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vclezd_f64(float64_t a)</td><td>a-&gt;Dn</td><td>FCMLE Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vcgt_s8(int8x8_t a, int8x8_t b)</td><td>a-&gt;Vn,8B<br/>b-&gt;Vn,8B</td><td>FCMGTE Dd,Dn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vcgtq_s8(int8x16_t a, int8x16_t b)</td><td>a-&gt;Vn,16B<br/>b-&gt;Vn,16B</td><td>CMGT Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vcgt_s16(int16x4_t a, int16x4_t b)</td><td>a-&gt;Vn,4H<br/>b-&gt;Vn,4H</td><td>CMGT Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vcgtq_s16(int16x8_t a, int16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vn,8H</td><td>CMGT Vd,8H,Vn,8H,Vm,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vcgt_s32(int32x2_t a, int32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>CMGT Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcgtq_s32(int32x4_t a, int32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>CMGT Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vcgt_u8(uint8x8_t a, uint8x8_t b)</td><td>a-&gt;Vn,8B<br/>b-&gt;Vn,8B</td><td>CMHI Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vcgtq_u8(uint8x16_t a, uint8x16_t b)</td><td>a-&gt;Vn,16B<br/>b-&gt;Vn,16B</td><td>CMHI Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vcgt_u16(uint16x4_t a, uint16x4_t b)</td><td>a-&gt;Vn,4H<br/>b-&gt;Vn,4H</td><td>CMHI Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vcgtq_u16(uint16x8_t a, uint16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vn,8H</td><td>CMHI Vd,8H,Vn,8H,Vm,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vcgt_u32(uint32x2_t a, uint32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>CMHI Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcgtq_u32(uint32x4_t a, uint32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>CMHI Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vcgt_f32(float32x2_t a, float32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>FCMGT Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcgtq_f32(float32x4_t a, float32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>FCMGT Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vcgt_s64(int64x1_t a, int64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>CMGT Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcgtq_s64(int64x2_t a, int64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vn,2D</td><td>CMGT Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vcgt_u64(uint64x1_t a, uint64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>CMHI Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcgtq_u64(uint64x2_t a, uint64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vn,2D</td><td>CMHI Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vcgt_f64(float64x1_t a, float64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FCMGT Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcgtq_f64(float64x2_t a, float64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vn,2D</td><td>FCMGT Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vcgtld_s64(int64_t a, int64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>CMGT Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vcgtld_u64(uint64_t a, uint64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>CMHI Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcgts_f32(float32_t a, float32_t b)</td><td>a-&gt;Sn<br/>b-&gt;Sm</td><td>FCMGTE Sd,Sn,Sm</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vcgtld_f64(float64_t a, float64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FCMGT Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vcgtz_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CMGT Vd,8B,Vn,8B,#0</td><td>Vd,8B-&gt;result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/21/Page/21",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/21/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 21,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/21/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 21,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/21/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64_t vcleld_u64(uint64_t a, uint64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>CMHS Dd,Dm,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcles_f32(float32_t a, float32_t b)</td><td>a-&gt;Sn<br/>b-&gt;Sm</td><td>FCMGE Sd,Sm,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vcleld_f64(float64_t a, float64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FCMGE Dd,Dm,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vclez_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CMLE Vd,8B,Vn,8B,#0</td><td>Vd,8B-&gt;result</td><td>A64</td></tr><tr><td>uint8x16_t vclezq_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CMLE Vd,16B,Vn,16B,#0</td><td>Vd,16B-&gt;result</td><td>A64</td></tr><tr><td>uint16x4_t vclez_s16(int16x4_t a)</td><td>a-&gt;Vn,4H</td><td>CMLE Vd,4H,Vn,4H,#0</td><td>Vd,4H-&gt;result</td><td>A64</td></tr><tr><td>uint16x8_t vclezq_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>CMLE Vd,8H,Vn,8H,#0</td><td>Vd,8H-&gt;result</td><td>A64</td></tr><tr><td>uint32x2_t vclez_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>CMLE Vd,2S,Vn,2S,#0</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>uint32x4_t vclezq_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>CMLE Vd,4S,Vn,4S,#0</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vclez_s64(int64x1_t a)</td><td>a-&gt;Dn</td><td>CMLE Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vclezq_s64(int64x2_t a)</td><td>a-&gt;Vn,2D</td><td>CMLE Vd,2D,Vn,2D,#0</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint32x2_t vclez_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>CMLE Vd,2S,Vn,2S,#0</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>uint32x4_t vclezq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FCMLE Vd,4S,Vn,4S,#0</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vclez_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCMLE Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vclezq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCMLE Vd,2D,Vn,2D,#0</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vclezd_s64(int64_t a)</td><td>a-&gt;Dn</td><td>CMLE Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vclezs_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCMLE Sd,Sn,#0</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vclezd_f64(float64_t a)</td><td>a-&gt;Dn</td><td>FCMLE Dd,Dn,#0</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vcgt_s8(int8x8_t a, int8x8_t b)</td><td>a-&gt;Vn,8B<br/>b-&gt;Vn,8B</td><td>FCMGTE Dd,Dn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vcgtq_s8(int8x16_t a, int8x16_t b)</td><td>a-&gt;Vn,16B<br/>b-&gt;Vn,16B</td><td>CMGT Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vcgt_s16(int16x4_t a, int16x4_t b)</td><td>a-&gt;Vn,4H<br/>b-&gt;Vn,4H</td><td>CMGT Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vcgtq_s16(int16x8_t a, int16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vn,8H</td><td>CMGT Vd,8H,Vn,8H,Vm,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vcgt_s32(int32x2_t a, int32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>CMGT Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcgtq_s32(int32x4_t a, int32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>CMGT Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vcgt_u8(uint8x8_t a, uint8x8_t b)</td><td>a-&gt;Vn,8B<br/>b-&gt;Vn,8B</td><td>CMHI Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vcgtq_u8(uint8x16_t a, uint8x16_t b)</td><td>a-&gt;Vn,16B<br/>b-&gt;Vn,16B</td><td>CMHI Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vcgt_u16(uint16x4_t a, uint16x4_t b)</td><td>a-&gt;Vn,4H<br/>b-&gt;Vn,4H</td><td>CMHI Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vcgtq_u16(uint16x8_t a, uint16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vn,8H</td><td>CMHI Vd,8H,Vn,8H,Vm,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vcgt_u32(uint32x2_t a, uint32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>CMHI Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcgtq_u32(uint32x4_t a, uint32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>CMHI Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vcgt_f32(float32x2_t a, float32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>FCMGT Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcgtq_f32(float32x4_t a, float32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>FCMGT Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vcgt_s64(int64x1_t a, int64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>CMGT Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcgtq_s64(int64x2_t a, int64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vn,2D</td><td>CMGT Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vcgt_u64(uint64x1_t a, uint64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>CMHI Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcgtq_u64(uint64x2_t a, uint64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vn,2D</td><td>CMHI Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vcgt_f64(float64x1_t a, float64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FCMGT Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcgtq_f64(float64x2_t a, float64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vn,2D</td><td>FCMGT Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vcgtld_s64(int64_t a, int64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>CMGT Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vcgtld_u64(uint64_t a, uint64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>CMHI Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcgts_f32(float32_t a, float32_t b)</td><td>a-&gt;Sn<br/>b-&gt;Sm</td><td>FCMGTE Sd,Sn,Sm</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vcgtld_f64(float64_t a, float64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FCMGT Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vcgtz_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CMGT Vd,8B,Vn,8B,#0</td><td>Vd,8B-&gt;result</td><td>A64</td></tr></tbody></table>",
          "page": 21,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1318.0
            ],
            [
              154.0,
              1318.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1318.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/21/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 21,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/21/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 21,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/21/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 21,
          "polygon": [
            [
              870.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x16_vqgtzq_s8(int8x16_t a)</td><td>a -&gt; Vn.16B</td><td>CMGT Vd.16B.Vn.16B.#0</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_vqgtzq_s16(int16x8_t a)</td><td>a -&gt; Vn.4H</td><td>CMGT Vd.8H.Vn.4H.#0</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_vqgtzq_s16(int16x8_t a)</td><td>a -&gt; Vn.8H</td><td>CMGT Vd.8H.Vn.8H.#0</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_vqgtzq_s32(int32x2_t a)</td><td>a -&gt; Vn.2S</td><td>CMGT Vd.2S.Vn.2S.#0</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_vqgtzq_s32(int32x2_t a)</td><td>a -&gt; Vn.4S</td><td>CMGT Vd.4S.Vn.4S.#0</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqgtzq_s64(int64x1_t a)</td><td>a -&gt; Vn.8B</td><td>CMGT Vd.8B.Vn.8B.#0</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_vqgtzq_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>CMGT Vd.2D.Vn.2D.#0</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_vqgtzq_s32(float32x2_t a)</td><td>a -&gt; Vn.2S</td><td>FCMGT Vd.2S.Vn.2S.#0</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_vqgtzq_s32(float32x2_t a)</td><td>a -&gt; Vn.4S</td><td>FCMGT Vd.4S.Vn.4S.#0</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqgtzq_s64(float64x1_t a)</td><td>a -&gt; Vn.8B</td><td>FCMGT Vd.8B.Vn.8B.#0</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_vqgtzq_s64(float64x2_t a)</td><td>a -&gt; Vn.2D</td><td>FCMGT Vd.2D.Vn.2D.#0</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqgtzq_s64(int64x1_t a)</td><td>a -&gt; Vn.8B</td><td>FCMGT Dd.Dn.#0</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_vqgtzq_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>FCMGT Dd.Dn.#0</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqgtzq_s64(float64x1_t a)</td><td>a -&gt; Vn.8B</td><td>FCMGT Dd.Dn.#0</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_vqgtq_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>FCMGT Dd.Dn.#0</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_vqthq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vn.16B</td><td>CMGT Vd.16B.Vm.16B.Vn.16B result</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_vqthq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vn.4H</td><td>CMGT Vd.4H.Vm.4H.Vn.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_vqthq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vn.8H</td><td>CMGT Vd.8H.Vm.8H.Vn.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_vqthq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vn.2S</td><td>CMGT Vd.2S.Vm.2S.Vn.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_vqthq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vn.4S</td><td>CMGT Vd.4S.Vm.4S.Vn.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint64x1_vqthq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vn.8B</td><td>CMHI Vd.8B.Vm.8B.Vn.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x16_vqthq_s8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vn.16B</td><td>CMHI Vd.16B.Vm.16B.Vn.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_vqthq_s16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vn.4H</td><td>CMHI Vd.4H.Vm.4H.Vn.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_vqthq_s16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vn.8H</td><td>CMHI Vd.8H.Vm.8H.Vn.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_vqthq_s32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vn.2S</td><td>CMHI Vd.2S.Vm.2S.Vn.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_vqthq_s32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vn.4S</td><td>CMHI Vd.4S.Vm.4S.Vn.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_vqthq_s32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vn.2S</td><td>FCMGT Vd.2S.Vm.2S.Vn.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_vqthq_s32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vn.4S</td><td>FCMGT Vd.4S.Vm.4S.Vn.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint64x1_vqthq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vn.8B</td><td>CMGT Dd.Dm.Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqthq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vn.2D</td><td>CMGT Vd.2D.Vm.2D.Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqthq_s64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vn.8B</td><td>CMHI Dd.Dm.Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_vqthq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vn.2D</td><td>CMHI Vd.2D.Vm.2D.Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqthq_s64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vn.8B</td><td>FCMGT Dd.Dm.Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_vqthq_s64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vn.2D</td><td>FCMGT Vd.2D.Vm.2D.Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqthq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vn.8B</td><td>CMGT Dd.Dm.Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqthq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vn.2D</td><td>CMGT Vd.2D.Vm.2D.Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_vqthq_s32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vn.2S</td><td>FCMGT Sd.Sm.Sn</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqthq_s64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vn.8B</td><td>FCMGT Dd.Dm.Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_vqthq_s64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vn.2D</td><td>FCMGT Vd.2D.Vm.2D.Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_vqthq_s8(uint8x16_t a)</td><td>a -&gt; Vn.16B</td><td>CMGT Vd.16B.Vn.16B.#0</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_vqthq_s16(uint16x8_t a)</td><td>a -&gt; Vn.4H</td><td>CMGT Vd.4H.Vn.4H.#0</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_vqthq_s16(uint16x8_t a)</td><td>a -&gt; Vn.8H</td><td>CMGT Vd.8H.Vn.8H.#0</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_vqthq_s32(uint32x2_t a)</td><td>a -&gt; Vn.2S</td><td>CMGT Vd.2S.Vn.2S.#0</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_vqthq_s32(uint32x2_t a)</td><td>a -&gt; Vn.4S</td><td>CMGT Vd.4S.Vn.4S.#0</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqthq_s64(int64x1_t a)</td><td>a -&gt; Vn.8B</td><td>CMGT Dd.Dn.#0</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_vqthq_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>CMGT Vd.2D.Vn.2D.#0</td><td>Vd.2D -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/22/Page/22",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/22/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 22,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              270.0,
              26.0
            ],
            [
              270.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            270.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/22/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 22,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            687.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/22/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x16_vqgtzq_s8(int8x16_t a)</td><td>a -&gt; Vn.16B</td><td>CMGT Vd.16B.Vn.16B.#0</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_vqgtzq_s16(int16x8_t a)</td><td>a -&gt; Vn.4H</td><td>CMGT Vd.8H.Vn.4H.#0</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_vqgtzq_s16(int16x8_t a)</td><td>a -&gt; Vn.8H</td><td>CMGT Vd.8H.Vn.8H.#0</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_vqgtzq_s32(int32x2_t a)</td><td>a -&gt; Vn.2S</td><td>CMGT Vd.2S.Vn.2S.#0</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_vqgtzq_s32(int32x2_t a)</td><td>a -&gt; Vn.4S</td><td>CMGT Vd.4S.Vn.4S.#0</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqgtzq_s64(int64x1_t a)</td><td>a -&gt; Vn.8B</td><td>CMGT Vd.8B.Vn.8B.#0</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_vqgtzq_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>CMGT Vd.2D.Vn.2D.#0</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_vqgtzq_s32(float32x2_t a)</td><td>a -&gt; Vn.2S</td><td>FCMGT Vd.2S.Vn.2S.#0</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_vqgtzq_s32(float32x2_t a)</td><td>a -&gt; Vn.4S</td><td>FCMGT Vd.4S.Vn.4S.#0</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqgtzq_s64(float64x1_t a)</td><td>a -&gt; Vn.8B</td><td>FCMGT Vd.8B.Vn.8B.#0</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_vqgtzq_s64(float64x2_t a)</td><td>a -&gt; Vn.2D</td><td>FCMGT Vd.2D.Vn.2D.#0</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqgtzq_s64(int64x1_t a)</td><td>a -&gt; Vn.8B</td><td>FCMGT Dd.Dn.#0</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_vqgtzq_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>FCMGT Dd.Dn.#0</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqgtzq_s64(float64x1_t a)</td><td>a -&gt; Vn.8B</td><td>FCMGT Dd.Dn.#0</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_vqgtq_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>FCMGT Dd.Dn.#0</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_vqthq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vn.16B</td><td>CMGT Vd.16B.Vm.16B.Vn.16B result</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_vqthq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vn.4H</td><td>CMGT Vd.4H.Vm.4H.Vn.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_vqthq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vn.8H</td><td>CMGT Vd.8H.Vm.8H.Vn.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_vqthq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vn.2S</td><td>CMGT Vd.2S.Vm.2S.Vn.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_vqthq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vn.4S</td><td>CMGT Vd.4S.Vm.4S.Vn.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint64x1_vqthq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vn.8B</td><td>CMHI Vd.8B.Vm.8B.Vn.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x16_vqthq_s8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vn.16B</td><td>CMHI Vd.16B.Vm.16B.Vn.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_vqthq_s16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vn.4H</td><td>CMHI Vd.4H.Vm.4H.Vn.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_vqthq_s16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vn.8H</td><td>CMHI Vd.8H.Vm.8H.Vn.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_vqthq_s32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vn.2S</td><td>CMHI Vd.2S.Vm.2S.Vn.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_vqthq_s32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vn.4S</td><td>CMHI Vd.4S.Vm.4S.Vn.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_vqthq_s32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vn.2S</td><td>FCMGT Vd.2S.Vm.2S.Vn.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_vqthq_s32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vn.4S</td><td>FCMGT Vd.4S.Vm.4S.Vn.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint64x1_vqthq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vn.8B</td><td>CMGT Dd.Dm.Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqthq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vn.2D</td><td>CMGT Vd.2D.Vm.2D.Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqthq_s64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vn.8B</td><td>CMHI Dd.Dm.Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_vqthq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vn.2D</td><td>CMHI Vd.2D.Vm.2D.Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqthq_s64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vn.8B</td><td>FCMGT Dd.Dm.Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_vqthq_s64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vn.2D</td><td>FCMGT Vd.2D.Vm.2D.Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqthq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vn.8B</td><td>CMGT Dd.Dm.Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqthq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vn.2D</td><td>CMGT Vd.2D.Vm.2D.Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_vqthq_s32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vn.2S</td><td>FCMGT Sd.Sm.Sn</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqthq_s64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vn.8B</td><td>FCMGT Dd.Dm.Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_vqthq_s64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vn.2D</td><td>FCMGT Vd.2D.Vm.2D.Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_vqthq_s8(uint8x16_t a)</td><td>a -&gt; Vn.16B</td><td>CMGT Vd.16B.Vn.16B.#0</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_vqthq_s16(uint16x8_t a)</td><td>a -&gt; Vn.4H</td><td>CMGT Vd.4H.Vn.4H.#0</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_vqthq_s16(uint16x8_t a)</td><td>a -&gt; Vn.8H</td><td>CMGT Vd.8H.Vn.8H.#0</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_vqthq_s32(uint32x2_t a)</td><td>a -&gt; Vn.2S</td><td>CMGT Vd.2S.Vn.2S.#0</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_vqthq_s32(uint32x2_t a)</td><td>a -&gt; Vn.4S</td><td>CMGT Vd.4S.Vn.4S.#0</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_vqthq_s64(int64x1_t a)</td><td>a -&gt; Vn.8B</td><td>CMGT Dd.Dn.#0</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_vqthq_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>CMGT Vd.2D.Vn.2D.#0</td><td>Vd.2D -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 22,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              706.0,
              78.0
            ],
            [
              706.0,
              950.0
            ],
            [
              110.0,
              950.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            706.0,
            950.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/22/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 22,
          "polygon": [
            [
              216.0,
              960.0
            ],
            [
              595.0,
              960.0
            ],
            [
              595.0,
              990.0
            ],
            [
              216.0,
              990.0
            ]
          ],
          "bbox": [
            216.0,
            960.0,
            595.0,
            990.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/22/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 22,
          "polygon": [
            [
              621.0,
              990.0
            ],
            [
              701.0,
              990.0
            ],
            [
              701.0,
              1006.0
            ],
            [
              621.0,
              1006.0
            ]
          ],
          "bbox": [
            621.0,
            990.0,
            701.0,
            1006.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x2_t vcltz_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FCMLT Vd,2S,Vn,2S,#0</td><td>Vd,2S-&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vcltzq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FCMLT Vd,4S,Vn,4S,#0</td><td>Vd,4S-&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vcltz_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCMLT Dd,Dn,#0</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcltzq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCMLT Vd,2D,Vn,2D,#0</td><td>Vd,2D-&gt; result</td><td>A64</td></tr><tr><td>uint64_t vcltzd_s64(int64_t a)</td><td>a-&gt;Dn</td><td>CMULT Dd,Dn,#0</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint32_t vcltzs_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCMLT Sd,Sn,#0</td><td>Sd-&gt; result</td><td>A64</td></tr><tr><td>uint64_t vcltzd_f64(float64_t a)</td><td>a-&gt;Dn</td><td>FCMLT Dd,Dn,#0</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vcage_f32(float32x2_t a, float32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>FACGE Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcageq_f32(float32x4_t a, float32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>FACGE Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vcage_f64(float64x1_t a, float64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FACGE Dd,Dn,Dm</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcageq_f64(float64x2_t a, float64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vn,2D</td><td>FACGE Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D-&gt; result</td><td>A64</td></tr><tr><td>uint32_t vcages_f32(float32_t a, float32_t b)</td><td>a-&gt;Sn<br/>b-&gt;Sm</td><td>FACGE Sd,Sn,Sm</td><td>Sd-&gt; result</td><td>A64</td></tr><tr><td>uint64_t vcages_f64(float64_t a, float64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FACGE Dd,Dn,Dm</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vcale_f32(float32x2_t a, float32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>FACGE Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcaleq_f32(float32x4_t a, float32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>FACGE Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vcale_f64(float64x1_t a, float64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FACGE Dd,Dn,Dm</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcaleq_f64(float64x2_t a, float64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vn,2D</td><td>FACGE Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D-&gt; result</td><td>A64</td></tr><tr><td>uint32_t vcales_f32(float32_t a, float32_t b)</td><td>a-&gt;Sn<br/>b-&gt;Sm</td><td>FACGE Sd,Sn,Sm</td><td>Sd-&gt; result</td><td>A64</td></tr><tr><td>uint64_t vcaled_f64(float64_t a, float64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FACGE Dd,Dn,Dm</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vcagt_f32(float32x2_t a, float32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>FACGT Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcagtg_f32(float32x4_t a, float32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>FACGT Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vcagt_f64(float64x1_t a, float64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FACGT Dd,Dn,Dm</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcagtg_f64(float64x2_t a, float64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vn,2D</td><td>FACGT Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D-&gt; result</td><td>A64</td></tr><tr><td>uint32_t vcagts_f32(float32_t a, float32_t b)</td><td>a-&gt;Sn<br/>b-&gt;Sm</td><td>FACGT Sd,Sn,Sm</td><td>Sd-&gt; result</td><td>A64</td></tr><tr><td>uint64_t vcagtd_f64(float64_t a, float64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FACGT Dd,Dn,Dm</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vcallt_f32(float32x2_t a, float32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>FACGT Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcallq_f32(float32x4_t a, float32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>FACGT Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vcallt_f64(float64x1_t a, float64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FACGT Dd,Dn,Dm</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcallq_f64(float64x2_t a, float64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vn,2D</td><td>FACGT Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D-&gt; result</td><td>A64</td></tr><tr><td>uint32_t vcallts_f32(float32_t a, float32_t b)</td><td>a-&gt;Sn<br/>b-&gt;Sm</td><td>FACGT Sd,Sn,Sm</td><td>Sd-&gt; result</td><td>A64</td></tr><tr><td>uint64_t vcalltd_f64(float64_t a, float64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FACGT Dd,Dn,Dm</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vstl_s8(int8x8_t a, int8x8_t b)</td><td>a-&gt;Vn,8B<br/>b-&gt;Vn,8B</td><td>CMTST Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vstsq_s8(int8x16_t a, int8x16_t b)</td><td>a-&gt;Vn,16B<br/>b-&gt;Vn,16B</td><td>CMTST Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vstst_s16(int16x4_t a, int16x4_t b)</td><td>a-&gt;Vn,4H<br/>b-&gt;Vn,4H</td><td>CMTST Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vstsq_s16(int16x8_t a, int16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vn,8H</td><td>CMTST Vd,8H,Vn,8H,Vm,8H</td><td>Vd,8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vstst_s32(int32x2_t a, int32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>CMTST Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vstsq_s32(int32x4_t a, int32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>CMTST Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vstl_u8(uint8x8_t a, uint8x8_t b)</td><td>a-&gt;Vn,8B<br/>b-&gt;Vn,8B</td><td>CMTST Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vstsq_u8(uint8x16_t a, uint8x16_t b)</td><td>a-&gt;Vn,16B<br/>b-&gt;Vn,16B</td><td>CMTST Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vstst_u16(uint16x4_t a, uint16x4_t b)</td><td>a-&gt;Vn,4H<br/>b-&gt;Vn,4H</td><td>CMTST Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H-&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/23/Page/23",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/23/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 23,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/23/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 23,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/23/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x2_t vcltz_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FCMLT Vd,2S,Vn,2S,#0</td><td>Vd,2S-&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vcltzq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FCMLT Vd,4S,Vn,4S,#0</td><td>Vd,4S-&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vcltz_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCMLT Dd,Dn,#0</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcltzq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCMLT Vd,2D,Vn,2D,#0</td><td>Vd,2D-&gt; result</td><td>A64</td></tr><tr><td>uint64_t vcltzd_s64(int64_t a)</td><td>a-&gt;Dn</td><td>CMULT Dd,Dn,#0</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint32_t vcltzs_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCMLT Sd,Sn,#0</td><td>Sd-&gt; result</td><td>A64</td></tr><tr><td>uint64_t vcltzd_f64(float64_t a)</td><td>a-&gt;Dn</td><td>FCMLT Dd,Dn,#0</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vcage_f32(float32x2_t a, float32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>FACGE Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcageq_f32(float32x4_t a, float32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>FACGE Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vcage_f64(float64x1_t a, float64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FACGE Dd,Dn,Dm</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcageq_f64(float64x2_t a, float64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vn,2D</td><td>FACGE Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D-&gt; result</td><td>A64</td></tr><tr><td>uint32_t vcages_f32(float32_t a, float32_t b)</td><td>a-&gt;Sn<br/>b-&gt;Sm</td><td>FACGE Sd,Sn,Sm</td><td>Sd-&gt; result</td><td>A64</td></tr><tr><td>uint64_t vcages_f64(float64_t a, float64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FACGE Dd,Dn,Dm</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vcale_f32(float32x2_t a, float32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>FACGE Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcaleq_f32(float32x4_t a, float32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>FACGE Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vcale_f64(float64x1_t a, float64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FACGE Dd,Dn,Dm</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcaleq_f64(float64x2_t a, float64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vn,2D</td><td>FACGE Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D-&gt; result</td><td>A64</td></tr><tr><td>uint32_t vcales_f32(float32_t a, float32_t b)</td><td>a-&gt;Sn<br/>b-&gt;Sm</td><td>FACGE Sd,Sn,Sm</td><td>Sd-&gt; result</td><td>A64</td></tr><tr><td>uint64_t vcaled_f64(float64_t a, float64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FACGE Dd,Dn,Dm</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vcagt_f32(float32x2_t a, float32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>FACGT Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcagtg_f32(float32x4_t a, float32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>FACGT Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vcagt_f64(float64x1_t a, float64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FACGT Dd,Dn,Dm</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcagtg_f64(float64x2_t a, float64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vn,2D</td><td>FACGT Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D-&gt; result</td><td>A64</td></tr><tr><td>uint32_t vcagts_f32(float32_t a, float32_t b)</td><td>a-&gt;Sn<br/>b-&gt;Sm</td><td>FACGT Sd,Sn,Sm</td><td>Sd-&gt; result</td><td>A64</td></tr><tr><td>uint64_t vcagtd_f64(float64_t a, float64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FACGT Dd,Dn,Dm</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vcallt_f32(float32x2_t a, float32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>FACGT Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcallq_f32(float32x4_t a, float32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>FACGT Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vcallt_f64(float64x1_t a, float64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FACGT Dd,Dn,Dm</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcallq_f64(float64x2_t a, float64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vn,2D</td><td>FACGT Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D-&gt; result</td><td>A64</td></tr><tr><td>uint32_t vcallts_f32(float32_t a, float32_t b)</td><td>a-&gt;Sn<br/>b-&gt;Sm</td><td>FACGT Sd,Sn,Sm</td><td>Sd-&gt; result</td><td>A64</td></tr><tr><td>uint64_t vcalltd_f64(float64_t a, float64_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>FACGT Dd,Dn,Dm</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vstl_s8(int8x8_t a, int8x8_t b)</td><td>a-&gt;Vn,8B<br/>b-&gt;Vn,8B</td><td>CMTST Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vstsq_s8(int8x16_t a, int8x16_t b)</td><td>a-&gt;Vn,16B<br/>b-&gt;Vn,16B</td><td>CMTST Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vstst_s16(int16x4_t a, int16x4_t b)</td><td>a-&gt;Vn,4H<br/>b-&gt;Vn,4H</td><td>CMTST Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vstsq_s16(int16x8_t a, int16x8_t b)</td><td>a-&gt;Vn,8H<br/>b-&gt;Vn,8H</td><td>CMTST Vd,8H,Vn,8H,Vm,8H</td><td>Vd,8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vstst_s32(int32x2_t a, int32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>CMTST Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vstsq_s32(int32x4_t a, int32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>CMTST Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vstl_u8(uint8x8_t a, uint8x8_t b)</td><td>a-&gt;Vn,8B<br/>b-&gt;Vn,8B</td><td>CMTST Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vstsq_u8(uint8x16_t a, uint8x16_t b)</td><td>a-&gt;Vn,16B<br/>b-&gt;Vn,16B</td><td>CMTST Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vstst_u16(uint16x4_t a, uint16x4_t b)</td><td>a-&gt;Vn,4H<br/>b-&gt;Vn,4H</td><td>CMTST Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H-&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 23,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1345.0
            ],
            [
              154.0,
              1345.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1345.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/23/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 23,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              303.0,
              1375.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/23/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 23,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/23/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 23,
          "polygon": [
            [
              870.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x8_t vtsq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>CMTST Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vtsq_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>CMTST Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vtsq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>CMTST Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vstl_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>CMTST Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vstq_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>CMTST Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vstl_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>CMTST Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vstq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>CMTST Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vstl_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>CMTST Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vstq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>CMTST Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vstl_p64(poly64x1_t a, poly64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>CMTST Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint64x2_t vstq_p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>CMTST Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A32/A64</td></tr><tr><td>uint64_t vstd_s64(int64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>CMTST Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vstd_u64(uint64_t a, uint64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>CMTST Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vabd_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SABD Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vabdq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SABD Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vabd_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SABD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vabdq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SABD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vabd_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SABD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vabdq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SABD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vabd_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UABD Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vabdq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UABD Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vabd_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UABD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vabdq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UABD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vabd_s32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UABD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vabdq_s32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UABD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vabd_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FABD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vabdq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FABD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vabd_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FABD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vabdq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FABD Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32_t vabds_f32(float32_t a, float32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>FABD Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vabdd_f64(float64_t a, float64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FABD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vabdl_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SABDL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vabdl_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SABDL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vabdl_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SABDL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vabdl_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UABDL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vabdl_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UABDL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/24/Page/24",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/24/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 24,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              153.0,
              57.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/24/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 24,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/24/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x8_t vtsq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>CMTST Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vtsq_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>CMTST Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vtsq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>CMTST Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vstl_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>CMTST Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vstq_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>CMTST Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vstl_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>CMTST Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vstq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>CMTST Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vstl_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>CMTST Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vstq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>CMTST Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vstl_p64(poly64x1_t a, poly64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>CMTST Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint64x2_t vstq_p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>CMTST Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A32/A64</td></tr><tr><td>uint64_t vstd_s64(int64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>CMTST Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vstd_u64(uint64_t a, uint64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>CMTST Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vabd_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SABD Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vabdq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SABD Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vabd_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SABD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vabdq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SABD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vabd_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SABD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vabdq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SABD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vabd_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UABD Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vabdq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UABD Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vabd_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UABD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vabdq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UABD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vabd_s32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UABD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vabdq_s32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UABD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vabd_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FABD Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vabdq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FABD Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vabd_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FABD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vabdq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FABD Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32_t vabds_f32(float32_t a, float32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>FABD Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vabdd_f64(float64_t a, float64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FABD Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vabdl_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SABDL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vabdl_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SABDL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vabdl_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SABDL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vabdl_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UABDL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vabdl_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UABDL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 24,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1329.0
            ],
            [
              153.0,
              1329.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1329.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/24/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 24,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              303.0,
              1375.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/24/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 24,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              505.0,
              1394.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/24/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 24,
          "polygon": [
            [
              875.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              875.0,
              1416.0
            ]
          ],
          "bbox": [
            875.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64x2_t vabdl_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UABDL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vabdl_high_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SABDL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vabdl_high_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SABDL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vabdl_high_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SABDL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vabdl_high_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UABDL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vabdl_high_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UABDL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vabdl_high_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UABDL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vaba_s8(int8x8_t a, int8x8_t b, int8x8_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>SABA Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vabaq_s8(int8x16_t a, int8x16_t b, int8x16_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>SABA Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vaba_s16(int16x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>SABA Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vabaq_s16(int16x8_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>SABA Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vaba_s32(int32x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>SABA Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vabaq_s32(int32x4_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>SABA Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vaba_u8(uint8x8_t a, uint8x8_t b, uint8x8_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>UABA Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vabaq_u8(uint8x16_t a, uint8x16_t b, uint8x16_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>UABA Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vaba_u16(uint16x4_t a, uint16x4_t b, uint16x4_t c)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>UABA Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vabaq_u16(uint16x8_t a, uint16x8_t b, uint16x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>UABA Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vaba_u32(uint32x2_t a, uint32x2_t b, uint32x2_t c)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>UABA Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vabaq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>UABA Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vabal_s8(int16x8_t a, int8x8_t b, int8x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>SABAL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vabal_s16(int32x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>SABAL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vabal_s32(int64x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>SABAL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vabal_u8(uint16x8_t a, uint8x8_t b, uint8x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>UABAL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vabal_u16(uint32x4_t a, uint16x4_t b, uint16x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>UABAL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vabal_u32(uint64x2_t a, uint32x2_t b, uint32x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>UABAL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vabal_high_s8(int16x8_t a, int8x16_t b, int8x16_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>SABAL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/25/Page/25",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/25/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 25,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              154.0,
              57.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/25/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 25,
          "polygon": [
            [
              893.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              893.0,
              57.0
            ]
          ],
          "bbox": [
            893.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/25/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64x2_t vabdl_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UABDL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vabdl_high_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SABDL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vabdl_high_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SABDL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vabdl_high_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SABDL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vabdl_high_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UABDL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vabdl_high_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UABDL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vabdl_high_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UABDL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vaba_s8(int8x8_t a, int8x8_t b, int8x8_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>SABA Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vabaq_s8(int8x16_t a, int8x16_t b, int8x16_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>SABA Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vaba_s16(int16x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>SABA Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vabaq_s16(int16x8_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>SABA Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vaba_s32(int32x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>SABA Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vabaq_s32(int32x4_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>SABA Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vaba_u8(uint8x8_t a, uint8x8_t b, uint8x8_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>UABA Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vabaq_u8(uint8x16_t a, uint8x16_t b, uint8x16_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>UABA Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vaba_u16(uint16x4_t a, uint16x4_t b, uint16x4_t c)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>UABA Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vabaq_u16(uint16x8_t a, uint16x8_t b, uint16x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>UABA Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vaba_u32(uint32x2_t a, uint32x2_t b, uint32x2_t c)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>UABA Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vabaq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>UABA Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vabal_s8(int16x8_t a, int8x8_t b, int8x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>SABAL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vabal_s16(int32x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>SABAL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vabal_s32(int64x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>SABAL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vabal_u8(uint16x8_t a, uint8x8_t b, uint8x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>UABAL Vd.8H,Vn.8B,Vm.8B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vabal_u16(uint32x4_t a, uint16x4_t b, uint16x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>UABAL Vd.4S,Vn.4H,Vm.4H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vabal_u32(uint64x2_t a, uint32x2_t b, uint32x2_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>UABAL Vd.2D,Vn.2S,Vm.2S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vabal_high_s8(int16x8_t a, int8x16_t b, int8x16_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>SABAL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 25,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1302.0
            ],
            [
              154.0,
              1302.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1302.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/25/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 25,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1395.0
            ],
            [
              305.0,
              1395.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/25/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 25,
          "polygon": [
            [
              875.0,
              1395.0
            ],
            [
              988.0,
              1395.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              875.0,
              1416.0
            ]
          ],
          "bbox": [
            875.0,
            1395.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vabal_high_s16(int32x4_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>SABAL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vabal_high_s32(int64x2_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>SABAL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vabal_high_u8(uint16x8_t a, uint8x16_t b, uint8x16_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>UABAL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vabal_high_u16(uint32x4_t a, uint16x8_t b, uint16x8_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>UABAL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vabal_high_u32(uint64x2_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>UABAL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vmax_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SMAX Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vmaxq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SMAX Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vmax_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SMAX Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vmaxq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SMAX Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vmax_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SMAX Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vmaxq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SMAX Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vmax_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UMAX Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x16_t vmaxq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UMAX Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vmax_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UMAX Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vmaxq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UMAX Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vmax_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UMAX Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vmaxq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UMAX Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vmax_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMAX Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x4_t vmaxq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMAX Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float64x1_t vmax_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FMAX Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmaxq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMAX Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vmin_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SMIN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vminq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SMIN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vmin_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SMIN Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vminq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SMIN Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vmin_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SMIN Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vminq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SMIN Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vmin_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UMIN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x16_t vminq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UMIN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vmin_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UMIN Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vminq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UMIN Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vmin_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UMIN Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vminq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UMIN Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vmin_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMIN Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/26/Page/26",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/26/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 26,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              153.0,
              57.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/26/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 26,
          "polygon": [
            [
              893.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              893.0,
              57.0
            ]
          ],
          "bbox": [
            893.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/26/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vabal_high_s16(int32x4_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>SABAL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vabal_high_s32(int64x2_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>SABAL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vabal_high_u8(uint16x8_t a, uint8x16_t b, uint8x16_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>UABAL2 Vd.8H,Vn.16B,Vm.16B</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vabal_high_u16(uint32x4_t a, uint16x8_t b, uint16x8_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>UABAL2 Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vabal_high_u32(uint64x2_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>UABAL2 Vd.2D,Vn.4S,Vm.4S</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vmax_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SMAX Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vmaxq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SMAX Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vmax_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SMAX Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vmaxq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SMAX Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vmax_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SMAX Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vmaxq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SMAX Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vmax_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UMAX Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x16_t vmaxq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UMAX Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vmax_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UMAX Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vmaxq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UMAX Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vmax_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UMAX Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vmaxq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UMAX Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vmax_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMAX Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x4_t vmaxq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMAX Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float64x1_t vmax_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FMAX Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmaxq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMAX Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vmin_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SMIN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vminq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SMIN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vmin_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SMIN Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vminq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SMIN Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vmin_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SMIN Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vminq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SMIN Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vmin_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UMIN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x16_t vminq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UMIN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vmin_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UMIN Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vminq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UMIN Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vmin_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UMIN Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vminq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UMIN Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vmin_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMIN Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr></tbody></table>",
          "page": 26,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1340.0
            ],
            [
              153.0,
              1340.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1340.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/26/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 26,
          "polygon": [
            [
              303.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              303.0,
              1375.0
            ]
          ],
          "bbox": [
            303.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/26/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 26,
          "polygon": [
            [
              506.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/26/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 26,
          "polygon": [
            [
              875.0,
              1395.0
            ],
            [
              988.0,
              1395.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              875.0,
              1416.0
            ]
          ],
          "bbox": [
            875.0,
            1395.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32x4_t vminq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMIN Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vmin_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FMIN Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vminq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMIN Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmaxm_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMAXNM Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vmaxm_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMAXNM Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float64x1_t vmaxm_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FMAXNM Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmaxm_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMAXNM Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vminm_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMINNM Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vminm_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMINNM Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float64x1_t vminm_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FMINNM Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vminm_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMINNM Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vshl_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SSHL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vshlq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SSHL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vshl_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SSHL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vshlq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SSHL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vshl_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SSHL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vshlq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SSHL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vshl_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vshlq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>SSHL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vshl_u8(uint8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>USHL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vshlq_u8(uint8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>USHL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vshl_u16(uint16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>USHL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vshlq_u16(uint16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>USHL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vshl_u32(uint32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>USHL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vshlq_u32(uint32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>USHL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vshl_u64(uint64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>USHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vshlq_u64(uint64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>USHL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vshld_s64(int64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vshld_u64(uint64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>USHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqshl_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SQSHL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vqshlq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SQSHL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vqshl_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SQSHL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqshlq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SQSHL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqshl_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SQSHL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqshlq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SQSHL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vqshlq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SQSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/27/Page/27",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/27/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 27,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              381.0,
              38.0
            ],
            [
              381.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            381.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/27/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 27,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              964.0,
              38.0
            ],
            [
              964.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            964.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/27/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32x4_t vminq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMIN Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vmin_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FMIN Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vminq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMIN Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmaxm_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMAXNM Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vmaxm_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMAXNM Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float64x1_t vmaxm_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FMAXNM Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmaxm_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMAXNM Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vminm_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMINNM Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vminm_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMINNM Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float64x1_t vminm_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FMINNM Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vminm_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMINNM Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vshl_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SSHL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vshlq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SSHL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vshl_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SSHL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vshlq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SSHL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vshl_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SSHL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vshlq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SSHL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vshl_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vshlq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>SSHL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vshl_u8(uint8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>USHL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vshlq_u8(uint8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>USHL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vshl_u16(uint16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>USHL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vshlq_u16(uint16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>USHL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vshl_u32(uint32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>USHL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vshlq_u32(uint32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>USHL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vshl_u64(uint64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>USHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vshlq_u64(uint64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>USHL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vshld_s64(int64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vshld_u64(uint64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>USHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqshl_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SQSHL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vqshlq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SQSHL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vqshl_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SQSHL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqshlq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SQSHL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqshl_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SQSHL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqshlq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SQSHL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vqshlq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SQSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 27,
          "polygon": [
            [
              156.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1327.0
            ],
            [
              156.0,
              1327.0
            ]
          ],
          "bbox": [
            156.0,
            111.0,
            989.0,
            1327.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/27/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 27,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              836.0,
              1352.0
            ],
            [
              836.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            836.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/27/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 27,
          "polygon": [
            [
              507.0,
              1375.0
            ],
            [
              635.0,
              1375.0
            ],
            [
              635.0,
              1394.0
            ],
            [
              507.0,
              1394.0
            ]
          ],
          "bbox": [
            507.0,
            1375.0,
            635.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/27/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 27,
          "polygon": [
            [
              870.0,
              1394.0
            ],
            [
              980.0,
              1394.0
            ],
            [
              980.0,
              1415.0
            ],
            [
              870.0,
              1415.0
            ]
          ],
          "bbox": [
            870.0,
            1394.0,
            980.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int64x2_t vqshlq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>SQSHL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vqshl_u8(uint8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UQSHL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vqshlq_u8(uint8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UQSHL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vqshl_u16(uint16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UQSHL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vqshlq_u16(uint16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UQSHL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vqshl_u32(uint32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UQSHL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vqshlq_u32(uint32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UQSHL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vqshlq_u64(uint64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>UQSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vqshlq_u64(uint64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UQSHL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8_t vqshlb_s8(int8_t a, int8_t b)</td><td>a -&gt; Bn<br/>b -&gt; Bm</td><td>SQSHL Bd,Bn,Bm</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqshl_s16(int16_t a, int16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>SQSHL Hd,Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqshls_s32(int32_t a, int32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>SQSHL Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqshld_s64(int64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SQSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vqshlb_u8(uint8_t a, int8_t b)</td><td>a -&gt; Bn<br/>b -&gt; Bm</td><td>UQSHL Bd,Bn,Bm</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqshlq_u16(uint16_t a, int16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>UQSHL Hd,Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqshls_u32(uint32_t a, int32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>UQSHL Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vqshld_u64(uint64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>UQSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vrshl_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SRSHL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vrshlq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SRSHL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vrshl_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SRSHL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vrshlq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SRSHL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vrshl_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SRSHL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vrshlq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SRSHL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vrshlq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SRSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vrshlq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>SRSHL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vrshl_u8(uint8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>URSHL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vrshlq_u8(uint8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>URSHL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vrshlq_u16(uint16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>URSHL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vrshlq_u16(uint16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>URSHL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vrshlq_u32(uint32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>URSHL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vrshlq_u32(uint32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>URSHL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vrshlq_u64(uint64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>URSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vrshlq_u64(uint64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>URSHL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vrshld_s64(int64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SRSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vrshld_u64(uint64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>URSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqrshl_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SQRSHL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/28/Page/28",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/28/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 28,
          "polygon": [
            [
              153.0,
              35.0
            ],
            [
              382.0,
              35.0
            ],
            [
              382.0,
              57.0
            ],
            [
              153.0,
              57.0
            ]
          ],
          "bbox": [
            153.0,
            35.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/28/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 28,
          "polygon": [
            [
              891.0,
              35.0
            ],
            [
              968.0,
              35.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            35.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/28/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int64x2_t vqshlq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>SQSHL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vqshl_u8(uint8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UQSHL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vqshlq_u8(uint8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UQSHL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vqshl_u16(uint16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UQSHL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vqshlq_u16(uint16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UQSHL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vqshl_u32(uint32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UQSHL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vqshlq_u32(uint32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UQSHL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vqshlq_u64(uint64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>UQSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vqshlq_u64(uint64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UQSHL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8_t vqshlb_s8(int8_t a, int8_t b)</td><td>a -&gt; Bn<br/>b -&gt; Bm</td><td>SQSHL Bd,Bn,Bm</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqshl_s16(int16_t a, int16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>SQSHL Hd,Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqshls_s32(int32_t a, int32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>SQSHL Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqshld_s64(int64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SQSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vqshlb_u8(uint8_t a, int8_t b)</td><td>a -&gt; Bn<br/>b -&gt; Bm</td><td>UQSHL Bd,Bn,Bm</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqshlq_u16(uint16_t a, int16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>UQSHL Hd,Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqshls_u32(uint32_t a, int32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>UQSHL Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vqshld_u64(uint64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>UQSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vrshl_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SRSHL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vrshlq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SRSHL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vrshl_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SRSHL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vrshlq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SRSHL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vrshl_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SRSHL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vrshlq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SRSHL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vrshlq_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SRSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vrshlq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>SRSHL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vrshl_u8(uint8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>URSHL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vrshlq_u8(uint8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>URSHL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vrshlq_u16(uint16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>URSHL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vrshlq_u16(uint16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>URSHL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vrshlq_u32(uint32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>URSHL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vrshlq_u32(uint32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>URSHL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vrshlq_u64(uint64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>URSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vrshlq_u64(uint64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>URSHL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vrshld_s64(int64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SRSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vrshld_u64(uint64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>URSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqrshl_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SQRSHL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 28,
          "polygon": [
            [
              153.0,
              108.0
            ],
            [
              994.0,
              108.0
            ],
            [
              994.0,
              1329.0
            ],
            [
              153.0,
              1329.0
            ]
          ],
          "bbox": [
            153.0,
            108.0,
            994.0,
            1329.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/28/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 28,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              303.0,
              1375.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/28/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 28,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              505.0,
              1394.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/28/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 28,
          "polygon": [
            [
              874.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x16_t vqrshl_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SQRSHL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vqrshl_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SQRSHL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqrshlq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SQRSHL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqrshl_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SQRSHL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqrshlq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SQRSHL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vqrshl_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SQRSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqrshlq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>SQRSHL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vqrshl_u8(uint8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UQRSHL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vqrshlq_u8(uint8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UQRSHL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vqrshl_u16(uint16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UQRSHL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vqrshlq_u16(uint16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UQRSHL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vqrshl_u32(uint32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UQRSHL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vqrshlq_u32(uint32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UQRSHL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vqrshl_u64(uint64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>UQRSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vqrshlq_u64(uint64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UQRSHL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8_t vqrshlb_s8(int8_t a, int8_t b)</td><td>a -&gt; Bn<br/>b -&gt; Bm</td><td>SQRSHL Bd,Bn,Bm</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqrshlb_s16(int16_t a, int16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>SQRSHL Hd,Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqrshlb_s32(int32_t a, int32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>SQRSHL Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqrshld_s64(int64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SQRSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vqrshlb_u8(uint8_t a, int8_t b)</td><td>a -&gt; Bn<br/>b -&gt; Bm</td><td>UQRSHL Bd,Bn,Bm</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqrshlb_u16(uint16_t a, int16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>UQRSHL Hd,Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqrshlb_u32(uint32_t a, int32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>UQRSHL Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vqrshld_u64(uint64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>UQRSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vshrn_s8(int8x8_t a, const int n)</td><td>a -&gt; Vn.8B<br/>1 &lt;= n &lt;= 8</td><td>SSHR Vd.8B,Vn.8B,#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vshrq_n_s8(int8x16_t a, const int n)</td><td>a -&gt; Vn.16B<br/>1 &lt;= n &lt;= 8</td><td>SSHR Vd.16B,Vn.16B,#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vshrn_s16(int16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>1 &lt;= n &lt;= 16</td><td>SSHR Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vshrq_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 16</td><td>SSHR Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vshrn_s32(int32x2_t a, const int n)</td><td>a -&gt; Vn.2S<br/>1 &lt;= n &lt;= 32</td><td>SSHR Vd.2S,Vn.2S,#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vshrq_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 32</td><td>SSHR Vd.4S,Vn.4S,#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vshrn_s64(int64x1_t a, const int n)</td><td>a -&gt; Dn<br/>1 &lt;= n &lt;= 64</td><td>SSHR Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vshrq_n_s64(int64x2_t a, const int n)</td><td>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 64</td><td>SSHR Vd.2D,Vn.2D,#n</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vshrn_u8(uint8x8_t a, const int n)</td><td>a -&gt; Vn.8B<br/>1 &lt;= n &lt;= 8</td><td>USHR Vd.8B,Vn.8B,#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vshrq_n_u8(uint8x16_t a, const int n)</td><td>a -&gt; Vn.16B<br/>1 &lt;= n &lt;= 8</td><td>USHR Vd.16B,Vn.16B,#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vshrn_u16(uint16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>1 &lt;= n &lt;= 16</td><td>USHR Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vshrq_n_u16(uint16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 16</td><td>USHR Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vshrn_u32(uint32x2_t a, const int n)</td><td>a -&gt; Vn.2S<br/>1 &lt;= n &lt;= 32</td><td>USHR Vd.2S,Vn.2S,#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/29/Page/29",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/29/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 29,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              153.0,
              57.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/29/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 29,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/29/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x16_t vqrshl_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SQRSHL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vqrshl_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SQRSHL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqrshlq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SQRSHL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqrshl_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SQRSHL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqrshlq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SQRSHL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vqrshl_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SQRSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqrshlq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>SQRSHL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vqrshl_u8(uint8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UQRSHL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vqrshlq_u8(uint8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UQRSHL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vqrshl_u16(uint16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UQRSHL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vqrshlq_u16(uint16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UQRSHL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vqrshl_u32(uint32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UQRSHL Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vqrshlq_u32(uint32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UQRSHL Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vqrshl_u64(uint64x1_t a, int64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>UQRSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vqrshlq_u64(uint64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UQRSHL Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8_t vqrshlb_s8(int8_t a, int8_t b)</td><td>a -&gt; Bn<br/>b -&gt; Bm</td><td>SQRSHL Bd,Bn,Bm</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqrshlb_s16(int16_t a, int16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>SQRSHL Hd,Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqrshlb_s32(int32_t a, int32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>SQRSHL Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqrshld_s64(int64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>SQRSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vqrshlb_u8(uint8_t a, int8_t b)</td><td>a -&gt; Bn<br/>b -&gt; Bm</td><td>UQRSHL Bd,Bn,Bm</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqrshlb_u16(uint16_t a, int16_t b)</td><td>a -&gt; Hn<br/>b -&gt; Hm</td><td>UQRSHL Hd,Hn,Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqrshlb_u32(uint32_t a, int32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>UQRSHL Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vqrshld_u64(uint64_t a, int64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>UQRSHL Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vshrn_s8(int8x8_t a, const int n)</td><td>a -&gt; Vn.8B<br/>1 &lt;= n &lt;= 8</td><td>SSHR Vd.8B,Vn.8B,#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vshrq_n_s8(int8x16_t a, const int n)</td><td>a -&gt; Vn.16B<br/>1 &lt;= n &lt;= 8</td><td>SSHR Vd.16B,Vn.16B,#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vshrn_s16(int16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>1 &lt;= n &lt;= 16</td><td>SSHR Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vshrq_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 16</td><td>SSHR Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vshrn_s32(int32x2_t a, const int n)</td><td>a -&gt; Vn.2S<br/>1 &lt;= n &lt;= 32</td><td>SSHR Vd.2S,Vn.2S,#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vshrq_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 32</td><td>SSHR Vd.4S,Vn.4S,#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vshrn_s64(int64x1_t a, const int n)</td><td>a -&gt; Dn<br/>1 &lt;= n &lt;= 64</td><td>SSHR Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vshrq_n_s64(int64x2_t a, const int n)</td><td>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 64</td><td>SSHR Vd.2D,Vn.2D,#n</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vshrn_u8(uint8x8_t a, const int n)</td><td>a -&gt; Vn.8B<br/>1 &lt;= n &lt;= 8</td><td>USHR Vd.8B,Vn.8B,#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vshrq_n_u8(uint8x16_t a, const int n)</td><td>a -&gt; Vn.16B<br/>1 &lt;= n &lt;= 8</td><td>USHR Vd.16B,Vn.16B,#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vshrn_u16(uint16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>1 &lt;= n &lt;= 16</td><td>USHR Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vshrq_n_u16(uint16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 16</td><td>USHR Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vshrn_u32(uint32x2_t a, const int n)</td><td>a -&gt; Vn.2S<br/>1 &lt;= n &lt;= 32</td><td>USHR Vd.2S,Vn.2S,#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 29,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1329.0
            ],
            [
              153.0,
              1329.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1329.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/29/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 29,
          "polygon": [
            [
              303.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              303.0,
              1375.0
            ]
          ],
          "bbox": [
            303.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/29/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 29,
          "polygon": [
            [
              505.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              505.0,
              1395.0
            ]
          ],
          "bbox": [
            505.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/29/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 29,
          "polygon": [
            [
              874.0,
              1395.0
            ],
            [
              988.0,
              1395.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1395.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4_t vshrq_n_u32(uint32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 32</td><td>USHR Vd,4S,Vn,4S,#n</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vshrq_n_u64(uint64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>USHR Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vshrq_n_u64(uint64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1 &lt;= n &lt;= 64</td><td>USHR Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vshrd_n_s64(int64_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>SSHR Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vshrd_n_u64(uint64_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>USHR Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vshl_n_s8(int8x8_t a, const int n)</td><td>a-&gt;Vn,8B<br/>0 &lt;= n &lt;= 7</td><td>SHL Vd,8B,Vn,8B,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vshlq_n_s8(int8x16_t a, const int n)</td><td>a-&gt;Vn,16B<br/>0 &lt;= n &lt;= 7</td><td>SHL Vd,16B,Vn,16B,#n</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vshlq_n_s16(int16x4_t a, const int n)</td><td>a-&gt;Vn,4H<br/>0 &lt;= n &lt;= 15</td><td>SHL Vd,4H,Vn,4H,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vshlq_n_s16(int16x8_t a, const int n)</td><td>a-&gt;Vn,8H<br/>0 &lt;= n &lt;= 15</td><td>SHL Vd,8H,Vn,8H,#n</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vshlq_n_s32(int32x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>0 &lt;= n &lt;= 31</td><td>SHL Vd,2S,Vn,2S,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vshlq_n_s32(int32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>0 &lt;= n &lt;= 31</td><td>SHL Vd,4S,Vn,4S,#n</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vshlq_n_s64(int64x1_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>SHL Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vshlq_n_s64(int64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>0 &lt;= n &lt;= 63</td><td>SHL Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vshlq_n_u8(uint8x8_t a, const int n)</td><td>a-&gt;Vn,8B<br/>0 &lt;= n &lt;= 7</td><td>SHL Vd,8B,Vn,8B,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vshlq_n_u8(uint8x16_t a, const int n)</td><td>a-&gt;Vn,16B<br/>0 &lt;= n &lt;= 7</td><td>SHL Vd,16B,Vn,16B,#n</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vshlq_n_u16(uint16x4_t a, const int n)</td><td>a-&gt;Vn,4H<br/>0 &lt;= n &lt;= 15</td><td>SHL Vd,4H,Vn,4H,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vshlq_n_u16(uint16x8_t a, const int n)</td><td>a-&gt;Vn,8H<br/>0 &lt;= n &lt;= 15</td><td>SHL Vd,8H,Vn,8H,#n</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vshlq_n_u32(uint32x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>0 &lt;= n &lt;= 31</td><td>SHL Vd,2S,Vn,2S,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vshlq_n_u32(uint32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>0 &lt;= n &lt;= 31</td><td>SHL Vd,4S,Vn,4S,#n</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vshlq_n_u64(uint64x1_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>SHL Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vshlq_n_u64(uint64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>0 &lt;= n &lt;= 63</td><td>SHL Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vshld_n_s64(int64_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>SHL Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vshld_n_u64(uint64_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>SHL Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vshrq_n_s8(int8x8_t a, const int n)</td><td>a-&gt;Vn,8B<br/>1 &lt;= n &lt;= 8</td><td>SRSHR Vd,8B,Vn,8B,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vshrq_n_s8(int8x16_t a, const int n)</td><td>a-&gt;Vn,16B<br/>1 &lt;= n &lt;= 8</td><td>SRSHR Vd,16B,Vn,16B,#n</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vshrq_n_s16(int16x4_t a, const int n)</td><td>a-&gt;Vn,4H<br/>1 &lt;= n &lt;= 16</td><td>SRSHR Vd,4H,Vn,4H,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vshrq_n_s16(int16x8_t a, const int n)</td><td>a-&gt;Vn,8H<br/>1 &lt;= n &lt;= 16</td><td>SRSHR Vd,8H,Vn,8H,#n</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vshrq_n_s32(int32x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>1 &lt;= n &lt;= 32</td><td>SRSHR Vd,2S,Vn,2S,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vshrq_n_s32(int32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 32</td><td>SRSHR Vd,4S,Vn,4S,#n</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vshrq_n_s64(int64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>SRSHR Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vshrq_n_s64(int64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1 &lt;= n &lt;= 64</td><td>SRSHR Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vshrq_n_u8(uint8x8_t a, const int n)</td><td>a-&gt;Vn,8B<br/>1 &lt;= n &lt;= 8</td><td>URSHR Vd,8B,Vn,8B,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vshrq_n_u8(uint8x16_t a, const int n)</td><td>a-&gt;Vn,16B<br/>1 &lt;= n &lt;= 8</td><td>URSHR Vd,16B,Vn,16B,#n</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vshrq_n_u16(uint16x4_t a, const int n)</td><td>a-&gt;Vn,4H<br/>1 &lt;= n &lt;= 16</td><td>URSHR Vd,4H,Vn,4H,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vshrq_n_u16(uint16x8_t a, const int n)</td><td>a-&gt;Vn,8H<br/>1 &lt;= n &lt;= 16</td><td>URSHR Vd,8H,Vn,8H,#n</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vshrq_n_u32(uint32x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>1 &lt;= n &lt;= 32</td><td>URSHR Vd,2S,Vn,2S,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/30/Page/30",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/30/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 30,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              153.0,
              57.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/30/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 30,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/30/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4_t vshrq_n_u32(uint32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 32</td><td>USHR Vd,4S,Vn,4S,#n</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vshrq_n_u64(uint64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>USHR Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vshrq_n_u64(uint64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1 &lt;= n &lt;= 64</td><td>USHR Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vshrd_n_s64(int64_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>SSHR Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vshrd_n_u64(uint64_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>USHR Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vshl_n_s8(int8x8_t a, const int n)</td><td>a-&gt;Vn,8B<br/>0 &lt;= n &lt;= 7</td><td>SHL Vd,8B,Vn,8B,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vshlq_n_s8(int8x16_t a, const int n)</td><td>a-&gt;Vn,16B<br/>0 &lt;= n &lt;= 7</td><td>SHL Vd,16B,Vn,16B,#n</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vshlq_n_s16(int16x4_t a, const int n)</td><td>a-&gt;Vn,4H<br/>0 &lt;= n &lt;= 15</td><td>SHL Vd,4H,Vn,4H,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vshlq_n_s16(int16x8_t a, const int n)</td><td>a-&gt;Vn,8H<br/>0 &lt;= n &lt;= 15</td><td>SHL Vd,8H,Vn,8H,#n</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vshlq_n_s32(int32x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>0 &lt;= n &lt;= 31</td><td>SHL Vd,2S,Vn,2S,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vshlq_n_s32(int32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>0 &lt;= n &lt;= 31</td><td>SHL Vd,4S,Vn,4S,#n</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vshlq_n_s64(int64x1_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>SHL Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vshlq_n_s64(int64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>0 &lt;= n &lt;= 63</td><td>SHL Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vshlq_n_u8(uint8x8_t a, const int n)</td><td>a-&gt;Vn,8B<br/>0 &lt;= n &lt;= 7</td><td>SHL Vd,8B,Vn,8B,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vshlq_n_u8(uint8x16_t a, const int n)</td><td>a-&gt;Vn,16B<br/>0 &lt;= n &lt;= 7</td><td>SHL Vd,16B,Vn,16B,#n</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vshlq_n_u16(uint16x4_t a, const int n)</td><td>a-&gt;Vn,4H<br/>0 &lt;= n &lt;= 15</td><td>SHL Vd,4H,Vn,4H,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vshlq_n_u16(uint16x8_t a, const int n)</td><td>a-&gt;Vn,8H<br/>0 &lt;= n &lt;= 15</td><td>SHL Vd,8H,Vn,8H,#n</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vshlq_n_u32(uint32x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>0 &lt;= n &lt;= 31</td><td>SHL Vd,2S,Vn,2S,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vshlq_n_u32(uint32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>0 &lt;= n &lt;= 31</td><td>SHL Vd,4S,Vn,4S,#n</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vshlq_n_u64(uint64x1_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>SHL Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vshlq_n_u64(uint64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>0 &lt;= n &lt;= 63</td><td>SHL Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vshld_n_s64(int64_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>SHL Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vshld_n_u64(uint64_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>SHL Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vshrq_n_s8(int8x8_t a, const int n)</td><td>a-&gt;Vn,8B<br/>1 &lt;= n &lt;= 8</td><td>SRSHR Vd,8B,Vn,8B,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vshrq_n_s8(int8x16_t a, const int n)</td><td>a-&gt;Vn,16B<br/>1 &lt;= n &lt;= 8</td><td>SRSHR Vd,16B,Vn,16B,#n</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vshrq_n_s16(int16x4_t a, const int n)</td><td>a-&gt;Vn,4H<br/>1 &lt;= n &lt;= 16</td><td>SRSHR Vd,4H,Vn,4H,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vshrq_n_s16(int16x8_t a, const int n)</td><td>a-&gt;Vn,8H<br/>1 &lt;= n &lt;= 16</td><td>SRSHR Vd,8H,Vn,8H,#n</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vshrq_n_s32(int32x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>1 &lt;= n &lt;= 32</td><td>SRSHR Vd,2S,Vn,2S,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vshrq_n_s32(int32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 32</td><td>SRSHR Vd,4S,Vn,4S,#n</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vshrq_n_s64(int64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>SRSHR Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vshrq_n_s64(int64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1 &lt;= n &lt;= 64</td><td>SRSHR Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vshrq_n_u8(uint8x8_t a, const int n)</td><td>a-&gt;Vn,8B<br/>1 &lt;= n &lt;= 8</td><td>URSHR Vd,8B,Vn,8B,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vshrq_n_u8(uint8x16_t a, const int n)</td><td>a-&gt;Vn,16B<br/>1 &lt;= n &lt;= 8</td><td>URSHR Vd,16B,Vn,16B,#n</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vshrq_n_u16(uint16x4_t a, const int n)</td><td>a-&gt;Vn,4H<br/>1 &lt;= n &lt;= 16</td><td>URSHR Vd,4H,Vn,4H,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vshrq_n_u16(uint16x8_t a, const int n)</td><td>a-&gt;Vn,8H<br/>1 &lt;= n &lt;= 16</td><td>URSHR Vd,8H,Vn,8H,#n</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vshrq_n_u32(uint32x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>1 &lt;= n &lt;= 32</td><td>URSHR Vd,2S,Vn,2S,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 30,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1329.0
            ],
            [
              153.0,
              1329.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1329.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/30/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 30,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/30/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 30,
          "polygon": [
            [
              875.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              875.0,
              1416.0
            ]
          ],
          "bbox": [
            875.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4_t vshrq_n_u32(uint32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 32</td><td>URSHR Vd,4S,Vn,4S,#n</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vshrn_n_u64(uint64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>URSHR Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vshrq_n_u64(uint64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1 &lt;= n &lt;= 64</td><td>URSHR Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vshrd_n_s64(int64_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>SRSHR Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vshrd_n_u64(uint64_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>URSHR Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vsra_n_s8(int8x8_t a, int8x8_t b, const int n)</td><td>a-&gt;Vd,8B<br/>b-&gt;Vn,8B<br/>1 &lt;= n &lt;= 8</td><td>SSRA Vd,8B,Vn,8B,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vsraq_n_s8(int8x16_t a, int8x16_t b, const int n)</td><td>a-&gt;Vd,16B<br/>b-&gt;Vn,16B<br/>1 &lt;= n &lt;= 8</td><td>SSRA Vd,16B,Vn,16B,#n</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vsra_n_s16(int16x4_t a, int16x4_t b, const int n)</td><td>a-&gt;Vd,4H<br/>b-&gt;Vn,4H<br/>1 &lt;= n &lt;= 16</td><td>SSRA Vd,4H,Vn,4H,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vsraq_n_s16(int16x8_t a, int16x8_t b, const int n)</td><td>a-&gt;Vd,8H<br/>b-&gt;Vn,8H<br/>1 &lt;= n &lt;= 16</td><td>SSRA Vd,8H,Vn,8H,#n</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vsra_n_s32(int32x2_t a, int32x2_t b, const int n)</td><td>a-&gt;Vd,2S<br/>b-&gt;Vn,2S<br/>1 &lt;= n &lt;= 32</td><td>SSRA Vd,2S,Vn,2S,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vsraq_n_s32(int32x4_t a, int32x4_t b, const int n)</td><td>a-&gt;Vd,4S<br/>b-&gt;Vn,4S<br/>1 &lt;= n &lt;= 32</td><td>SSRA Vd,4S,Vn,4S,#n</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vsra_n_s64(int64x1_t a, int64x1_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>SSRA Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vsraq_n_s64(int64x2_t a, int64x2_t b, const int n)</td><td>a-&gt;Vd,2D<br/>b-&gt;Vn,2D<br/>1 &lt;= n &lt;= 64</td><td>SSRA Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vsra_n_u8(uint8x8_t a, uint8x8_t b, const int n)</td><td>a-&gt;Vd,8B<br/>b-&gt;Vn,8B<br/>1 &lt;= n &lt;= 8</td><td>USRA Vd,8B,Vn,8B,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vsraq_n_u8(uint8x16_t a, uint8x16_t b, const int n)</td><td>a-&gt;Vd,16B<br/>b-&gt;Vn,16B<br/>1 &lt;= n &lt;= 8</td><td>USRA Vd,16B,Vn,16B,#n</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vsra_n_u16(uint16x4_t a, uint16x4_t b, const int n)</td><td>a-&gt;Vd,4H<br/>b-&gt;Vn,4H<br/>1 &lt;= n &lt;= 16</td><td>USRA Vd,4H,Vn,4H,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vsraq_n_u16(uint16x8_t a, uint16x8_t b, const int n)</td><td>a-&gt;Vd,8H<br/>b-&gt;Vn,8H<br/>1 &lt;= n &lt;= 16</td><td>USRA Vd,8H,Vn,8H,#n</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vsra_n_u32(uint32x2_t a, uint32x2_t b, const int n)</td><td>a-&gt;Vd,2S<br/>b-&gt;Vn,2S<br/>1 &lt;= n &lt;= 32</td><td>USRA Vd,2S,Vn,2S,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vsraq_n_u32(uint32x4_t a, uint32x4_t b, const int n)</td><td>a-&gt;Vd,4S<br/>b-&gt;Vn,4S<br/>1 &lt;= n &lt;= 32</td><td>USRA Vd,4S,Vn,4S,#n</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vsra_n_u64(uint64x1_t a, uint64x1_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>USRA Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vsraq_n_u64(uint64x2_t a, uint64x2_t b, const int n)</td><td>a-&gt;Vd,2D<br/>b-&gt;Vn,2D<br/>1 &lt;= n &lt;= 64</td><td>USRA Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vsrad_n_s64(int64_t a, int64_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>SSRA Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vsrad_n_u64(uint64_t a, uint64_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>USRA Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vsra_n_s8(int8x8_t a, int8x8_t b, const int n)</td><td>a-&gt;Vd,8B<br/>b-&gt;Vn,8B<br/>1 &lt;= n &lt;= 8</td><td>SRSA Vd,8B,Vn,8B,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vsraq_n_s8(int8x16_t a, int8x16_t b, const int n)</td><td>a-&gt;Vd,16B<br/>b-&gt;Vn,16B<br/>1 &lt;= n &lt;= 8</td><td>SRSA Vd,16B,Vn,16B,#n</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vsra_n_s16(int16x4_t a, int16x4_t b, const int n)</td><td>a-&gt;Vd,4H<br/>b-&gt;Vn,4H<br/>1 &lt;= n &lt;= 16</td><td>SRSA Vd,4H,Vn,4H,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/31/Page/31",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/31/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 31,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/31/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 31,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/31/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4_t vshrq_n_u32(uint32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 32</td><td>URSHR Vd,4S,Vn,4S,#n</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vshrn_n_u64(uint64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>URSHR Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vshrq_n_u64(uint64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1 &lt;= n &lt;= 64</td><td>URSHR Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vshrd_n_s64(int64_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>SRSHR Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vshrd_n_u64(uint64_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>URSHR Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vsra_n_s8(int8x8_t a, int8x8_t b, const int n)</td><td>a-&gt;Vd,8B<br/>b-&gt;Vn,8B<br/>1 &lt;= n &lt;= 8</td><td>SSRA Vd,8B,Vn,8B,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vsraq_n_s8(int8x16_t a, int8x16_t b, const int n)</td><td>a-&gt;Vd,16B<br/>b-&gt;Vn,16B<br/>1 &lt;= n &lt;= 8</td><td>SSRA Vd,16B,Vn,16B,#n</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vsra_n_s16(int16x4_t a, int16x4_t b, const int n)</td><td>a-&gt;Vd,4H<br/>b-&gt;Vn,4H<br/>1 &lt;= n &lt;= 16</td><td>SSRA Vd,4H,Vn,4H,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vsraq_n_s16(int16x8_t a, int16x8_t b, const int n)</td><td>a-&gt;Vd,8H<br/>b-&gt;Vn,8H<br/>1 &lt;= n &lt;= 16</td><td>SSRA Vd,8H,Vn,8H,#n</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vsra_n_s32(int32x2_t a, int32x2_t b, const int n)</td><td>a-&gt;Vd,2S<br/>b-&gt;Vn,2S<br/>1 &lt;= n &lt;= 32</td><td>SSRA Vd,2S,Vn,2S,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vsraq_n_s32(int32x4_t a, int32x4_t b, const int n)</td><td>a-&gt;Vd,4S<br/>b-&gt;Vn,4S<br/>1 &lt;= n &lt;= 32</td><td>SSRA Vd,4S,Vn,4S,#n</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vsra_n_s64(int64x1_t a, int64x1_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>SSRA Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vsraq_n_s64(int64x2_t a, int64x2_t b, const int n)</td><td>a-&gt;Vd,2D<br/>b-&gt;Vn,2D<br/>1 &lt;= n &lt;= 64</td><td>SSRA Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vsra_n_u8(uint8x8_t a, uint8x8_t b, const int n)</td><td>a-&gt;Vd,8B<br/>b-&gt;Vn,8B<br/>1 &lt;= n &lt;= 8</td><td>USRA Vd,8B,Vn,8B,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vsraq_n_u8(uint8x16_t a, uint8x16_t b, const int n)</td><td>a-&gt;Vd,16B<br/>b-&gt;Vn,16B<br/>1 &lt;= n &lt;= 8</td><td>USRA Vd,16B,Vn,16B,#n</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vsra_n_u16(uint16x4_t a, uint16x4_t b, const int n)</td><td>a-&gt;Vd,4H<br/>b-&gt;Vn,4H<br/>1 &lt;= n &lt;= 16</td><td>USRA Vd,4H,Vn,4H,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vsraq_n_u16(uint16x8_t a, uint16x8_t b, const int n)</td><td>a-&gt;Vd,8H<br/>b-&gt;Vn,8H<br/>1 &lt;= n &lt;= 16</td><td>USRA Vd,8H,Vn,8H,#n</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vsra_n_u32(uint32x2_t a, uint32x2_t b, const int n)</td><td>a-&gt;Vd,2S<br/>b-&gt;Vn,2S<br/>1 &lt;= n &lt;= 32</td><td>USRA Vd,2S,Vn,2S,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vsraq_n_u32(uint32x4_t a, uint32x4_t b, const int n)</td><td>a-&gt;Vd,4S<br/>b-&gt;Vn,4S<br/>1 &lt;= n &lt;= 32</td><td>USRA Vd,4S,Vn,4S,#n</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vsra_n_u64(uint64x1_t a, uint64x1_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>USRA Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vsraq_n_u64(uint64x2_t a, uint64x2_t b, const int n)</td><td>a-&gt;Vd,2D<br/>b-&gt;Vn,2D<br/>1 &lt;= n &lt;= 64</td><td>USRA Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vsrad_n_s64(int64_t a, int64_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>SSRA Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vsrad_n_u64(uint64_t a, uint64_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>USRA Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vsra_n_s8(int8x8_t a, int8x8_t b, const int n)</td><td>a-&gt;Vd,8B<br/>b-&gt;Vn,8B<br/>1 &lt;= n &lt;= 8</td><td>SRSA Vd,8B,Vn,8B,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vsraq_n_s8(int8x16_t a, int8x16_t b, const int n)</td><td>a-&gt;Vd,16B<br/>b-&gt;Vn,16B<br/>1 &lt;= n &lt;= 8</td><td>SRSA Vd,16B,Vn,16B,#n</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vsra_n_s16(int16x4_t a, int16x4_t b, const int n)</td><td>a-&gt;Vd,4H<br/>b-&gt;Vn,4H<br/>1 &lt;= n &lt;= 16</td><td>SRSA Vd,4H,Vn,4H,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 31,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1332.0
            ],
            [
              154.0,
              1332.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1332.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/31/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 31,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/31/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 31,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/31/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 31,
          "polygon": [
            [
              870.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x8_t vrsraq_n_s16(int16x8_t a, int16x8_t b, const int n)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>1 &lt;= n &lt;= 16</td><td>SRSA Vd.8H.Vn.8H.#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vrsra_n_s32(int32x2_t a, int32x2_t b, const int n)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>1 &lt;= n &lt;= 32</td><td>SRSA Vd.2S.Vn.2S.#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vrsraq_n_s32(int32x4_t a, int32x4_t b, const int n)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>1 &lt;= n &lt;= 32</td><td>SRSA Vd.4S.Vn.4S.#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vrsra_n_s64(int64x1_t a, int64x1_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>1 &lt;= n &lt;= 64</td><td>SRSA Dd.Dn.#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vrsraq_n_s64(int64x2_t a, int64x2_t b, const int n)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2D<br/>1 &lt;= n &lt;= 64</td><td>SRSA Vd.2D.Vn.2D.#n</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vrsra_n_u8(uint8x8_t a, uint8x8_t b, const int n)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>1 &lt;= n &lt;= 8</td><td>URSA Vd.8B.Vn.8B.#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vrsraq_n_u8(uint8x16_t a, uint8x16_t b, const int n)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>1 &lt;= n &lt;= 8</td><td>URSA Vd.16B.Vn.16B.#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vrsra_n_u16(uint16x4_t a, uint16x4_t b, const int n)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>1 &lt;= n &lt;= 16</td><td>URSA Vd.4H.Vn.4H.#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vrsraq_n_u16(uint16x8_t a, uint16x8_t b, const int n)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>1 &lt;= n &lt;= 16</td><td>URSA Vd.8H.Vn.8H.#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vrsra_n_u32(uint32x2_t a, uint32x2_t b, const int n)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>1 &lt;= n &lt;= 32</td><td>URSA Vd.2S.Vn.2S.#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vrsraq_n_u32(uint32x4_t a, uint32x4_t b, const int n)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>1 &lt;= n &lt;= 32</td><td>URSA Vd.4S.Vn.4S.#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vrsra_n_u64(uint64x1_t a, uint64x1_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>1 &lt;= n &lt;= 64</td><td>URSA Dd.Dn.#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vrsraq_n_u64(uint64x2_t a, uint64x2_t b, const int n)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2D<br/>1 &lt;= n &lt;= 64</td><td>URSA Vd.2D.Vn.2D.#n</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vrsrad_n_s64(int64_t a, int64_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>1 &lt;= n &lt;= 64</td><td>SRSA Dd.Dn.#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vrsrad_n_u64(uint64_t a, uint64_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>1 &lt;= n &lt;= 64</td><td>URSA Dd.Dn.#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqshl_n_s8(int8x8_t a, const int n)</td><td>a -&gt; Vn.8B<br/>0 &lt;= n &lt;= 7</td><td>SQSHL Vd.8B.Vn.8B.#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vqshlq_n_s8(int8x16_t a, const int n)</td><td>a -&gt; Vn.16B<br/>0 &lt;= n &lt;= 7</td><td>SQSHL Vd.16B.Vn.16B.#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vqshl_n_s16(int16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>0 &lt;= n &lt;= 15</td><td>SQSHL Vd.4H.Vn.4H.#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqshlq_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>0 &lt;= n &lt;= 15</td><td>SQSHL Vd.8H.Vn.8H.#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqshlq_n_s32(int32x2_t a, const int n)</td><td>a -&gt; Vn.2S<br/>0 &lt;= n &lt;= 31</td><td>SQSHL Vd.2S.Vn.2S.#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqshlq_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>0 &lt;= n &lt;= 31</td><td>SQSHL Vd.4S.Vn.4S.#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vqshlq_n_s64(int64x1_t a, const int n)</td><td>a -&gt; Dn<br/>0 &lt;= n &lt;= 63</td><td>SQSHL Dd.Dn.#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqshlq_n_s64(int64x2_t a, const int n)</td><td>a -&gt; Vn.2D<br/>0 &lt;= n &lt;= 63</td><td>SQSHL Vd.2D.Vn.2D.#n</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vqshl_n_u8(uint8x8_t a, const int n)</td><td>a -&gt; Vn.8B<br/>0 &lt;= n &lt;= 7</td><td>UQSHL Vd.8B.Vn.8B.#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vqshlq_n_u8(uint8x16_t a, const int n)</td><td>a -&gt; Vn.16B<br/>0 &lt;= n &lt;= 7</td><td>UQSHL Vd.16B.Vn.16B.#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vqshlq_n_u16(uint16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>0 &lt;= n &lt;= 15</td><td>UQSHL Vd.4H.Vn.4H.#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vqshlq_n_u16(uint16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>0 &lt;= n &lt;= 15</td><td>UQSHL Vd.8H.Vn.8H.#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vqshlq_n_u32(uint32x2_t a, const int n)</td><td>a -&gt; Vn.2S<br/>0 &lt;= n &lt;= 31</td><td>UQSHL Vd.2S.Vn.2S.#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vqshlq_n_u32(uint32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>0 &lt;= n &lt;= 31</td><td>UQSHL Vd.4S.Vn.4S.#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/32/Page/32",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/32/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 32,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              154.0,
              57.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/32/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 32,
          "polygon": [
            [
              893.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              893.0,
              57.0
            ]
          ],
          "bbox": [
            893.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/32/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x8_t vrsraq_n_s16(int16x8_t a, int16x8_t b, const int n)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>1 &lt;= n &lt;= 16</td><td>SRSA Vd.8H.Vn.8H.#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vrsra_n_s32(int32x2_t a, int32x2_t b, const int n)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>1 &lt;= n &lt;= 32</td><td>SRSA Vd.2S.Vn.2S.#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vrsraq_n_s32(int32x4_t a, int32x4_t b, const int n)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>1 &lt;= n &lt;= 32</td><td>SRSA Vd.4S.Vn.4S.#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vrsra_n_s64(int64x1_t a, int64x1_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>1 &lt;= n &lt;= 64</td><td>SRSA Dd.Dn.#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vrsraq_n_s64(int64x2_t a, int64x2_t b, const int n)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2D<br/>1 &lt;= n &lt;= 64</td><td>SRSA Vd.2D.Vn.2D.#n</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vrsra_n_u8(uint8x8_t a, uint8x8_t b, const int n)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>1 &lt;= n &lt;= 8</td><td>URSA Vd.8B.Vn.8B.#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vrsraq_n_u8(uint8x16_t a, uint8x16_t b, const int n)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>1 &lt;= n &lt;= 8</td><td>URSA Vd.16B.Vn.16B.#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vrsra_n_u16(uint16x4_t a, uint16x4_t b, const int n)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>1 &lt;= n &lt;= 16</td><td>URSA Vd.4H.Vn.4H.#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vrsraq_n_u16(uint16x8_t a, uint16x8_t b, const int n)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>1 &lt;= n &lt;= 16</td><td>URSA Vd.8H.Vn.8H.#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vrsra_n_u32(uint32x2_t a, uint32x2_t b, const int n)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>1 &lt;= n &lt;= 32</td><td>URSA Vd.2S.Vn.2S.#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vrsraq_n_u32(uint32x4_t a, uint32x4_t b, const int n)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>1 &lt;= n &lt;= 32</td><td>URSA Vd.4S.Vn.4S.#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vrsra_n_u64(uint64x1_t a, uint64x1_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>1 &lt;= n &lt;= 64</td><td>URSA Dd.Dn.#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vrsraq_n_u64(uint64x2_t a, uint64x2_t b, const int n)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2D<br/>1 &lt;= n &lt;= 64</td><td>URSA Vd.2D.Vn.2D.#n</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vrsrad_n_s64(int64_t a, int64_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>1 &lt;= n &lt;= 64</td><td>SRSA Dd.Dn.#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vrsrad_n_u64(uint64_t a, uint64_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>1 &lt;= n &lt;= 64</td><td>URSA Dd.Dn.#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqshl_n_s8(int8x8_t a, const int n)</td><td>a -&gt; Vn.8B<br/>0 &lt;= n &lt;= 7</td><td>SQSHL Vd.8B.Vn.8B.#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vqshlq_n_s8(int8x16_t a, const int n)</td><td>a -&gt; Vn.16B<br/>0 &lt;= n &lt;= 7</td><td>SQSHL Vd.16B.Vn.16B.#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vqshl_n_s16(int16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>0 &lt;= n &lt;= 15</td><td>SQSHL Vd.4H.Vn.4H.#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqshlq_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>0 &lt;= n &lt;= 15</td><td>SQSHL Vd.8H.Vn.8H.#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqshlq_n_s32(int32x2_t a, const int n)</td><td>a -&gt; Vn.2S<br/>0 &lt;= n &lt;= 31</td><td>SQSHL Vd.2S.Vn.2S.#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqshlq_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>0 &lt;= n &lt;= 31</td><td>SQSHL Vd.4S.Vn.4S.#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vqshlq_n_s64(int64x1_t a, const int n)</td><td>a -&gt; Dn<br/>0 &lt;= n &lt;= 63</td><td>SQSHL Dd.Dn.#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqshlq_n_s64(int64x2_t a, const int n)</td><td>a -&gt; Vn.2D<br/>0 &lt;= n &lt;= 63</td><td>SQSHL Vd.2D.Vn.2D.#n</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vqshl_n_u8(uint8x8_t a, const int n)</td><td>a -&gt; Vn.8B<br/>0 &lt;= n &lt;= 7</td><td>UQSHL Vd.8B.Vn.8B.#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vqshlq_n_u8(uint8x16_t a, const int n)</td><td>a -&gt; Vn.16B<br/>0 &lt;= n &lt;= 7</td><td>UQSHL Vd.16B.Vn.16B.#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vqshlq_n_u16(uint16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>0 &lt;= n &lt;= 15</td><td>UQSHL Vd.4H.Vn.4H.#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vqshlq_n_u16(uint16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>0 &lt;= n &lt;= 15</td><td>UQSHL Vd.8H.Vn.8H.#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vqshlq_n_u32(uint32x2_t a, const int n)</td><td>a -&gt; Vn.2S<br/>0 &lt;= n &lt;= 31</td><td>UQSHL Vd.2S.Vn.2S.#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vqshlq_n_u32(uint32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>0 &lt;= n &lt;= 31</td><td>UQSHL Vd.4S.Vn.4S.#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 32,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1336.0
            ],
            [
              154.0,
              1336.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1336.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/32/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 32,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/32/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 32,
          "polygon": [
            [
              506.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1376.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/32/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 32,
          "polygon": [
            [
              875.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1415.0
            ],
            [
              875.0,
              1415.0
            ]
          ],
          "bbox": [
            875.0,
            1394.0,
            988.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64x1_t vqshl_n_u64(uint64x1_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>UQSHL Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vqshlq_n_u64(uint64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>0 &lt;= n &lt;= 63</td><td>UQSHL Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8_t vqshlb_n_s8(int8_t a, const int n)</td><td>a-&gt;Bn<br/>0 &lt;= n &lt;= 7</td><td>SQSHL Bd,Bn,#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqshlq_n_s16(int16_t a, const int n)</td><td>a-&gt;Hn<br/>0 &lt;= n &lt;= 15</td><td>SQSHL Hd,Hn,#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqshlq_n_s32(int32_t a, const int n)</td><td>a-&gt;Sn<br/>0 &lt;= n &lt;= 31</td><td>SQSHL Sd,Sn,#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqshld_n_s64(int64_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>SQSHL Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vqshlb_n_u8(uint8_t a, const int n)</td><td>a-&gt;Bn<br/>0 &lt;= n &lt;= 7</td><td>UQSHL Bd,Bn,#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqshlq_n_u16(uint16_t a, const int n)</td><td>a-&gt;Hn<br/>0 &lt;= n &lt;= 15</td><td>UQSHL Hd,Hn,#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqshlq_n_u32(uint32_t a, const int n)</td><td>a-&gt;Sn<br/>0 &lt;= n &lt;= 31</td><td>UQSHL Sd,Sn,#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vqshld_n_u64(uint64_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>UQSHL Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqshlu_n_s8(int8x8_t a, const int n)</td><td>a-&gt;Vn,8B<br/>0 &lt;= n &lt;= 7</td><td>SQSHLU Vd,8B,Vn,8B,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vqshluq_n_s8(int8x16_t a, const int n)</td><td>a-&gt;Vn,16B<br/>0 &lt;= n &lt;= 7</td><td>SQSHLU Vd,16B,Vn,16B,#n</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vqshluq_n_s16(int16x4_t a, const int n)</td><td>a-&gt;Vn,4H<br/>0 &lt;= n &lt;= 15</td><td>SQSHLU Vd,4H,Vn,4H,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vqshluq_n_s16(int16x8_t a, const int n)</td><td>a-&gt;Vn,8H<br/>0 &lt;= n &lt;= 15</td><td>SQSHLU Vd,8H,Vn,8H,#n</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vqshluq_n_s32(int32x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>0 &lt;= n &lt;= 31</td><td>SQSHLU Vd,2S,Vn,2S,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vqshluq_n_s32(int32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>0 &lt;= n &lt;= 31</td><td>SQSHLU Vd,4S,Vn,4S,#n</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vqshluq_n_s64(int64x1_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>SQSHLU Vd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vqshluq_n_s64(int64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>0 &lt;= n &lt;= 63</td><td>SQSHLU Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8_t vqshlub_n_s8(int8_t a, const int n)</td><td>a-&gt;Bn<br/>0 &lt;= n &lt;= 7</td><td>SQSHLU Bd,Bn,#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqshlubq_n_s16(uint16_t a, const int n)</td><td>a-&gt;Hn<br/>0 &lt;= n &lt;= 15</td><td>SQSHLU Hd,Hn,#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqshlubq_n_s32(int32_t a, const int n)</td><td>a-&gt;Sn<br/>0 &lt;= n &lt;= 31</td><td>SQSHLU Sd,Sn,#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vqshlubq_n_s64(int64_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>SQSHLU Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vshrn_n_s16(int8x8_t a, const int n)</td><td>a-&gt;Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>SHRN Vd,8B,Vn,8H,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vshrnq_n_s32(int16x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>SHRN Vd,4H,Vn,4S,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vshrnq_n_s64(int32x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>SHRN Vd,2S,Vn,2D,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vshrnq_n_u16(uint16x8_t a, const int n)</td><td>a-&gt;Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>SHRN Vd,8B,Vn,8H,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vshrnq_n_u32(uint32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>SHRN Vd,4H,Vn,4S,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vshrnq_n_u64(uint64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>SHRN Vd,2S,Vn,2D,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vshrn_high_n_s16(int8x8_t r, int16x8_t a, const int n)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>SHRN2 Vd,16B,Vn,8H,#n</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vshrn_high_n_s32(int16x4_t r, int32x4_t a, const int n)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>SHRN2 Vd,8H,Vn,4S,#n</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vshrn_high_n_s64(int32x2_t r, int64x2_t a, const int n)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>SHRN2 Vd,4S,Vn,2D,#n</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vshrn_high_n_u16(uint8x8_t r, uint16x8_t a, const int n)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>SHRN2 Vd,16B,Vn,8H,#n</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vshrn_high_n_u32(uint16x4_t r, uint32x4_t a, const int n)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>SHRN2 Vd,8H,Vn,4S,#n</td><td>Vd,8H -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/33/Page/33",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/33/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 33,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              381.0,
              38.0
            ],
            [
              381.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            381.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/33/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 33,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/33/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64x1_t vqshl_n_u64(uint64x1_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>UQSHL Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vqshlq_n_u64(uint64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>0 &lt;= n &lt;= 63</td><td>UQSHL Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8_t vqshlb_n_s8(int8_t a, const int n)</td><td>a-&gt;Bn<br/>0 &lt;= n &lt;= 7</td><td>SQSHL Bd,Bn,#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqshlq_n_s16(int16_t a, const int n)</td><td>a-&gt;Hn<br/>0 &lt;= n &lt;= 15</td><td>SQSHL Hd,Hn,#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqshlq_n_s32(int32_t a, const int n)</td><td>a-&gt;Sn<br/>0 &lt;= n &lt;= 31</td><td>SQSHL Sd,Sn,#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqshld_n_s64(int64_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>SQSHL Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vqshlb_n_u8(uint8_t a, const int n)</td><td>a-&gt;Bn<br/>0 &lt;= n &lt;= 7</td><td>UQSHL Bd,Bn,#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqshlq_n_u16(uint16_t a, const int n)</td><td>a-&gt;Hn<br/>0 &lt;= n &lt;= 15</td><td>UQSHL Hd,Hn,#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqshlq_n_u32(uint32_t a, const int n)</td><td>a-&gt;Sn<br/>0 &lt;= n &lt;= 31</td><td>UQSHL Sd,Sn,#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vqshld_n_u64(uint64_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>UQSHL Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqshlu_n_s8(int8x8_t a, const int n)</td><td>a-&gt;Vn,8B<br/>0 &lt;= n &lt;= 7</td><td>SQSHLU Vd,8B,Vn,8B,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vqshluq_n_s8(int8x16_t a, const int n)</td><td>a-&gt;Vn,16B<br/>0 &lt;= n &lt;= 7</td><td>SQSHLU Vd,16B,Vn,16B,#n</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vqshluq_n_s16(int16x4_t a, const int n)</td><td>a-&gt;Vn,4H<br/>0 &lt;= n &lt;= 15</td><td>SQSHLU Vd,4H,Vn,4H,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vqshluq_n_s16(int16x8_t a, const int n)</td><td>a-&gt;Vn,8H<br/>0 &lt;= n &lt;= 15</td><td>SQSHLU Vd,8H,Vn,8H,#n</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vqshluq_n_s32(int32x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>0 &lt;= n &lt;= 31</td><td>SQSHLU Vd,2S,Vn,2S,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vqshluq_n_s32(int32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>0 &lt;= n &lt;= 31</td><td>SQSHLU Vd,4S,Vn,4S,#n</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vqshluq_n_s64(int64x1_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>SQSHLU Vd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vqshluq_n_s64(int64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>0 &lt;= n &lt;= 63</td><td>SQSHLU Vd,2D,Vn,2D,#n</td><td>Vd,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8_t vqshlub_n_s8(int8_t a, const int n)</td><td>a-&gt;Bn<br/>0 &lt;= n &lt;= 7</td><td>SQSHLU Bd,Bn,#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqshlubq_n_s16(uint16_t a, const int n)</td><td>a-&gt;Hn<br/>0 &lt;= n &lt;= 15</td><td>SQSHLU Hd,Hn,#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqshlubq_n_s32(int32_t a, const int n)</td><td>a-&gt;Sn<br/>0 &lt;= n &lt;= 31</td><td>SQSHLU Sd,Sn,#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vqshlubq_n_s64(int64_t a, const int n)</td><td>a-&gt;Dn<br/>0 &lt;= n &lt;= 63</td><td>SQSHLU Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vshrn_n_s16(int8x8_t a, const int n)</td><td>a-&gt;Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>SHRN Vd,8B,Vn,8H,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vshrnq_n_s32(int16x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>SHRN Vd,4H,Vn,4S,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vshrnq_n_s64(int32x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>SHRN Vd,2S,Vn,2D,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vshrnq_n_u16(uint16x8_t a, const int n)</td><td>a-&gt;Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>SHRN Vd,8B,Vn,8H,#n</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vshrnq_n_u32(uint32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>SHRN Vd,4H,Vn,4S,#n</td><td>Vd,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vshrnq_n_u64(uint64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>SHRN Vd,2S,Vn,2D,#n</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vshrn_high_n_s16(int8x8_t r, int16x8_t a, const int n)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>SHRN2 Vd,16B,Vn,8H,#n</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vshrn_high_n_s32(int16x4_t r, int32x4_t a, const int n)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>SHRN2 Vd,8H,Vn,4S,#n</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vshrn_high_n_s64(int32x2_t r, int64x2_t a, const int n)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>SHRN2 Vd,4S,Vn,2D,#n</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vshrn_high_n_u16(uint8x8_t r, uint16x8_t a, const int n)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>SHRN2 Vd,16B,Vn,8H,#n</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vshrn_high_n_u32(uint16x4_t r, uint32x4_t a, const int n)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>SHRN2 Vd,8H,Vn,4S,#n</td><td>Vd,8H -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 33,
          "polygon": [
            [
              156.0,
              112.0
            ],
            [
              989.0,
              112.0
            ],
            [
              989.0,
              1309.0
            ],
            [
              156.0,
              1309.0
            ]
          ],
          "bbox": [
            156.0,
            112.0,
            989.0,
            1309.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/33/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 33,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1395.0
            ],
            [
              305.0,
              1395.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/33/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 33,
          "polygon": [
            [
              870.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4_t vshrn_high_n_u64(uint32x2_t r, uint64x2_t a, const int n)</td><td>r -&gt; Vd,2S<br/>a -&gt; Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>SHRN2 Vd,4S,Vn,2D,#n</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqshrun_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>SQSHRUN Vd,8B,Vn,8H,#n</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vqshrun_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>SQSHRUN Vd,4H,Vn,4S,#n</td><td>Vd,4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vqshrun_n_s64(int64x2_t a, const int n)</td><td>a -&gt; Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>SQSHRUN Vd,2S,Vn,2D,#n</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8_t vqshrunh_n_s16(int16_t a, const int n)</td><td>a -&gt; Hn<br/>1 &lt;= n &lt;= 8</td><td>SQSHRUN Bd,Hn,#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqshrun_n_s32(int32_t a, const int n)</td><td>a -&gt; Sn<br/>1 &lt;= n &lt;= 16</td><td>SQSHRUN Hd,Sn,#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqshrun_n_s64(int64_t a, const int n)</td><td>a -&gt; Dn<br/>1 &lt;= n &lt;= 32</td><td>SQSHRUN Sd,Dn,#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqshrun_high_n_s16(uint8x8_t r, int16x8_t a, const int n)</td><td>r -&gt; Vd,8B<br/>a -&gt; Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>SQSHRUN2 Vd,16B,Vn,8H,#n</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vqshrun_high_n_s32(uint16x4_t r, int32x2_t a, const int n)</td><td>r -&gt; Vd,4H<br/>a -&gt; Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>SQSHRUN2 Vd,8H,Vn,4S,#n</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vqshrun_high_n_s64(uint64x2_t r, int64x2_t a, const int n)</td><td>r -&gt; Vd,2S<br/>a -&gt; Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>SQSHRUN2 Vd,4S,Vn,2D,#n</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqshrun_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>QRSHRUN Vd,8B,Vn,8H,#n</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vqshrun_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>QRSHRUN Vd,4H,Vn,4S,#n</td><td>Vd,4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vqshrun_n_s64(int64x2_t a, const int n)</td><td>a -&gt; Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>QRSHRUN Vd,2S,Vn,2D,#n</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8_t vqrshrunh_n_s16(int16_t a, const int n)</td><td>a -&gt; Hn<br/>1 &lt;= n &lt;= 8</td><td>QRSHRUN Bd,Hn,#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqrshrun_n_s32(int32_t a, const int n)</td><td>a -&gt; Sn<br/>1 &lt;= n &lt;= 16</td><td>QRSHRUN Hd,Sn,#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqrshrun_n_s64(int64_t a, const int n)</td><td>a -&gt; Dn<br/>1 &lt;= n &lt;= 32</td><td>QRSHRUN Sd,Dn,#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqrshrun_high_n_s16(uint8x8_t r, int16x8_t a, const int n)</td><td>r -&gt; Vd,8B<br/>a -&gt; Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>QRSHRUN2 Vd,16B,Vn,8H,#n</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vqrshrun_high_n_s32(uint16x4_t r, int32x2_t a, const int n)</td><td>r -&gt; Vd,4H<br/>a -&gt; Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>QRSHRUN2 Vd,8H,Vn,4S,#n</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vqrshrun_high_n_s64(uint64x2_t r, int64x2_t a, const int n)</td><td>r -&gt; Vd,2S<br/>a -&gt; Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>QRSHRUN2 Vd,4S,Vn,2D,#n</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqshrn_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>SQSHRN Vd,8B,Vn,8H,#n</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vqshrn_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>SQSHRN Vd,4H,Vn,4S,#n</td><td>Vd,4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vqshrn_n_s64(int64x2_t a, const int n)</td><td>a -&gt; Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>SQSHRN Vd,2S,Vn,2D,#n</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vqshrn_n_u16(uint16x8_t a, const int n)</td><td>a -&gt; Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>UQSHRN Vd,8B,Vn,8H,#n</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vqshrn_n_u32(uint32x4_t a, const int n)</td><td>a -&gt; Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>UQSHRN Vd,4H,Vn,4S,#n</td><td>Vd,4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vqshrn_n_u64(uint64x2_t a, const int n)</td><td>a -&gt; Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>UQSHRN Vd,2S,Vn,2D,#n</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8_t vqshrnh_n_s16(int16_t a, const int n)</td><td>a -&gt; Hn<br/>1 &lt;= n &lt;= 8</td><td>SQSHRN Bd,Hn,#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqshrn_n_s32(int32_t a, const int n)</td><td>a -&gt; Sn<br/>1 &lt;= n &lt;= 16</td><td>SQSHRN Hd,Sn,#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqshrnd_n_s64(int64_t a, const int n)</td><td>a -&gt; Dn<br/>1 &lt;= n &lt;= 32</td><td>SQSHRN Sd,Dn,#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vqshrnh_n_u16(uint16_t a, const int n)</td><td>a -&gt; Hn<br/>1 &lt;= n &lt;= 8</td><td>UQSHRN Bd,Hn,#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqshrn_n_u32(uint32_t a, const int n)</td><td>a -&gt; Sn<br/>1 &lt;= n &lt;= 16</td><td>UQSHRN Hd,Sn,#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqshrnd_n_u64(uint64_t a, const int n)</td><td>a -&gt; Dn<br/>1 &lt;= n &lt;= 32</td><td>UQSHRN Sd,Dn,#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vqshrn_high_n_s16(int8x8_t r, int16x8_t a, const int n)</td><td>r -&gt; Vd,8B<br/>a -&gt; Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>SQSHRN2 Vd,16B,Vn,8H,#n</td><td>Vd,16B -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/34/Page/34",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/34/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 34,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              153.0,
              57.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/34/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 34,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/34/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4_t vshrn_high_n_u64(uint32x2_t r, uint64x2_t a, const int n)</td><td>r -&gt; Vd,2S<br/>a -&gt; Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>SHRN2 Vd,4S,Vn,2D,#n</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqshrun_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>SQSHRUN Vd,8B,Vn,8H,#n</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vqshrun_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>SQSHRUN Vd,4H,Vn,4S,#n</td><td>Vd,4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vqshrun_n_s64(int64x2_t a, const int n)</td><td>a -&gt; Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>SQSHRUN Vd,2S,Vn,2D,#n</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8_t vqshrunh_n_s16(int16_t a, const int n)</td><td>a -&gt; Hn<br/>1 &lt;= n &lt;= 8</td><td>SQSHRUN Bd,Hn,#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqshrun_n_s32(int32_t a, const int n)</td><td>a -&gt; Sn<br/>1 &lt;= n &lt;= 16</td><td>SQSHRUN Hd,Sn,#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqshrun_n_s64(int64_t a, const int n)</td><td>a -&gt; Dn<br/>1 &lt;= n &lt;= 32</td><td>SQSHRUN Sd,Dn,#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqshrun_high_n_s16(uint8x8_t r, int16x8_t a, const int n)</td><td>r -&gt; Vd,8B<br/>a -&gt; Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>SQSHRUN2 Vd,16B,Vn,8H,#n</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vqshrun_high_n_s32(uint16x4_t r, int32x2_t a, const int n)</td><td>r -&gt; Vd,4H<br/>a -&gt; Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>SQSHRUN2 Vd,8H,Vn,4S,#n</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vqshrun_high_n_s64(uint64x2_t r, int64x2_t a, const int n)</td><td>r -&gt; Vd,2S<br/>a -&gt; Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>SQSHRUN2 Vd,4S,Vn,2D,#n</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqshrun_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>QRSHRUN Vd,8B,Vn,8H,#n</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vqshrun_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>QRSHRUN Vd,4H,Vn,4S,#n</td><td>Vd,4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vqshrun_n_s64(int64x2_t a, const int n)</td><td>a -&gt; Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>QRSHRUN Vd,2S,Vn,2D,#n</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8_t vqrshrunh_n_s16(int16_t a, const int n)</td><td>a -&gt; Hn<br/>1 &lt;= n &lt;= 8</td><td>QRSHRUN Bd,Hn,#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqrshrun_n_s32(int32_t a, const int n)</td><td>a -&gt; Sn<br/>1 &lt;= n &lt;= 16</td><td>QRSHRUN Hd,Sn,#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqrshrun_n_s64(int64_t a, const int n)</td><td>a -&gt; Dn<br/>1 &lt;= n &lt;= 32</td><td>QRSHRUN Sd,Dn,#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqrshrun_high_n_s16(uint8x8_t r, int16x8_t a, const int n)</td><td>r -&gt; Vd,8B<br/>a -&gt; Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>QRSHRUN2 Vd,16B,Vn,8H,#n</td><td>Vd,16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vqrshrun_high_n_s32(uint16x4_t r, int32x2_t a, const int n)</td><td>r -&gt; Vd,4H<br/>a -&gt; Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>QRSHRUN2 Vd,8H,Vn,4S,#n</td><td>Vd,8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vqrshrun_high_n_s64(uint64x2_t r, int64x2_t a, const int n)</td><td>r -&gt; Vd,2S<br/>a -&gt; Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>QRSHRUN2 Vd,4S,Vn,2D,#n</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqshrn_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>SQSHRN Vd,8B,Vn,8H,#n</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vqshrn_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>SQSHRN Vd,4H,Vn,4S,#n</td><td>Vd,4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vqshrn_n_s64(int64x2_t a, const int n)</td><td>a -&gt; Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>SQSHRN Vd,2S,Vn,2D,#n</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vqshrn_n_u16(uint16x8_t a, const int n)</td><td>a -&gt; Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>UQSHRN Vd,8B,Vn,8H,#n</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vqshrn_n_u32(uint32x4_t a, const int n)</td><td>a -&gt; Vn,4S<br/>1 &lt;= n &lt;= 16</td><td>UQSHRN Vd,4H,Vn,4S,#n</td><td>Vd,4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vqshrn_n_u64(uint64x2_t a, const int n)</td><td>a -&gt; Vn,2D<br/>1 &lt;= n &lt;= 32</td><td>UQSHRN Vd,2S,Vn,2D,#n</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8_t vqshrnh_n_s16(int16_t a, const int n)</td><td>a -&gt; Hn<br/>1 &lt;= n &lt;= 8</td><td>SQSHRN Bd,Hn,#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqshrn_n_s32(int32_t a, const int n)</td><td>a -&gt; Sn<br/>1 &lt;= n &lt;= 16</td><td>SQSHRN Hd,Sn,#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqshrnd_n_s64(int64_t a, const int n)</td><td>a -&gt; Dn<br/>1 &lt;= n &lt;= 32</td><td>SQSHRN Sd,Dn,#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vqshrnh_n_u16(uint16_t a, const int n)</td><td>a -&gt; Hn<br/>1 &lt;= n &lt;= 8</td><td>UQSHRN Bd,Hn,#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqshrn_n_u32(uint32_t a, const int n)</td><td>a -&gt; Sn<br/>1 &lt;= n &lt;= 16</td><td>UQSHRN Hd,Sn,#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqshrnd_n_u64(uint64_t a, const int n)</td><td>a -&gt; Dn<br/>1 &lt;= n &lt;= 32</td><td>UQSHRN Sd,Dn,#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vqshrn_high_n_s16(int8x8_t r, int16x8_t a, const int n)</td><td>r -&gt; Vd,8B<br/>a -&gt; Vn,8H<br/>1 &lt;= n &lt;= 8</td><td>SQSHRN2 Vd,16B,Vn,8H,#n</td><td>Vd,16B -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 34,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1324.0
            ],
            [
              153.0,
              1324.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1324.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/34/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 34,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1375.0
            ],
            [
              303.0,
              1375.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/34/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 34,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              505.0,
              1394.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/34/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 34,
          "polygon": [
            [
              874.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1415.0
            ],
            [
              874.0,
              1415.0
            ]
          ],
          "bbox": [
            874.0,
            1394.0,
            988.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x8_t vqshrn_high_n_s32(int16x4_t r, int32x4_t a, const int n)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>SQSHRN2 Vd.8H.Vn.4S.#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqshrn_high_n_s64(int32x2_t r, int64x2_t a, const int n)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>SQSHRN2 Vd.4S.Vn.2D.#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqshrn_high_n_u16(uint8x8_t r, uint16x8_t a, const int n)</td><td>r -&gt; Vd.8B<br/>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>UQSHRN2 Vd.16B.Vn.8H.#n</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vqshrn_high_n_u32(uint16x4_t r, uint32x4_t a, const int n)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>UQSHRN2 Vd.8H.Vn.4S.#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vqshrn_high_n_u64(uint32x2_t r, uint64x2_t a, const int n)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>UQSHRN2 Vd.4S.Vn.2D.#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vrshrn_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>RSHRN Vd.8B.Vn.8H.#n</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vrshrn_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>RSHRN Vd.4H.Vn.4S.#n</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vrshrn_n_s64(int64x2_t a, const int n)</td><td>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>RSHRN Vd.2S.Vn.2D.#n</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vrshrn_n_u16(uint16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>RSHRN Vd.8B.Vn.8H.#n</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vrshrn_n_u32(uint32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>RSHRN Vd.4H.Vn.4S.#n</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vrshrn_n_u64(uint64x2_t a, const int n)</td><td>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>RSHRN Vd.2S.Vn.2D.#n</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vrshrn_high_n_s16(int8x8_t r, int16x8_t a, const int n)</td><td>r -&gt; Vd.8B<br/>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>RSHRN2 Vd.16B.Vn.8H.#n</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vrshrn_high_n_s32(int16x4_t r, int32x4_t a, const int n)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>RSHRN2 Vd.8H.Vn.4S.#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vrshrn_high_n_s64(int32x2_t r, int64x2_t a, const int n)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>RSHRN2 Vd.4S.Vn.2D.#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vrshrn_high_n_u16(uint8x8_t r, uint16x8_t a, const int n)</td><td>r -&gt; Vd.8B<br/>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>RSHRN2 Vd.16B.Vn.8H.#n</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vrshrn_high_n_u32(uint16x4_t r, uint32x4_t a, const int n)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>RSHRN2 Vd.8H.Vn.4S.#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vrshrn_high_n_u64(uint32x2_t r, uint64x2_t a, const int n)</td><td>r -&gt; Vd.2D<br/>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>RSHRN2 Vd.4S.Vn.2D.#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqrshrn_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>SQRSHRN Vd.8B.Vn.8H.#n</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vqrshrn_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>SQRSHRN Vd.4H.Vn.4S.#n</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vqrshrn_n_s64(int64x2_t a, const int n)</td><td>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>SQRSHRN Vd.2S.Vn.2D.#n</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vqrshrn_n_u16(uint16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>UQRSHRN Vd.8B.Vn.8H.#n</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vqrshrn_n_u32(uint32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>UQRSHRN Vd.4H.Vn.4S.#n</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vqrshrn_n_u64(uint64x2_t a, const int n)</td><td>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>UQRSHRN Vd.2S.Vn.2D.#n</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8_t vqrshrn_h_n_s16(int16_t a, const int n)</td><td>a -&gt; Hn<br/>1 &lt;= n &lt;= 8</td><td>SQRSHRN Bd.Hn.#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqrshrn_n_s32(int32_t a, const int n)</td><td>a -&gt; Sn<br/>1 &lt;= n &lt;= 16</td><td>SQRSHRN Hd.Sn.#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqrshrn_n_s64(int64_t a, const int n)</td><td>a -&gt; Dn<br/>1 &lt;= n &lt;= 32</td><td>SQRSHRN Sd.Dn.#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vqrshrn_n_u16(uint16_t a, const int n)</td><td>a -&gt; Hn<br/>1 &lt;= n &lt;= 8</td><td>UQRSHRN Bd.Hn.#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqrshrn_n_u32(uint32_t a, const int n)</td><td>a -&gt; Sn<br/>1 &lt;= n &lt;= 16</td><td>UQRSHRN Hd.Sn.#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqrshrn_n_u64(uint64_t a, const int n)</td><td>a -&gt; Dn<br/>1 &lt;= n &lt;= 32</td><td>UQRSHRN Sd.Dn.#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vqrshrn_high_n_s16(int8x8_t r, int16x8_t a, const int n)</td><td>r -&gt; Vd.8B<br/>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>SQRSHRN2 Vd.16B.Vn.8H.#n</td><td>Vd.16B -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/35/Page/35",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/35/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 35,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              154.0,
              57.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/35/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 35,
          "polygon": [
            [
              893.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              893.0,
              57.0
            ]
          ],
          "bbox": [
            893.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/35/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x8_t vqshrn_high_n_s32(int16x4_t r, int32x4_t a, const int n)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>SQSHRN2 Vd.8H.Vn.4S.#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqshrn_high_n_s64(int32x2_t r, int64x2_t a, const int n)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>SQSHRN2 Vd.4S.Vn.2D.#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqshrn_high_n_u16(uint8x8_t r, uint16x8_t a, const int n)</td><td>r -&gt; Vd.8B<br/>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>UQSHRN2 Vd.16B.Vn.8H.#n</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vqshrn_high_n_u32(uint16x4_t r, uint32x4_t a, const int n)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>UQSHRN2 Vd.8H.Vn.4S.#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vqshrn_high_n_u64(uint32x2_t r, uint64x2_t a, const int n)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>UQSHRN2 Vd.4S.Vn.2D.#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vrshrn_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>RSHRN Vd.8B.Vn.8H.#n</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vrshrn_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>RSHRN Vd.4H.Vn.4S.#n</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vrshrn_n_s64(int64x2_t a, const int n)</td><td>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>RSHRN Vd.2S.Vn.2D.#n</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vrshrn_n_u16(uint16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>RSHRN Vd.8B.Vn.8H.#n</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vrshrn_n_u32(uint32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>RSHRN Vd.4H.Vn.4S.#n</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vrshrn_n_u64(uint64x2_t a, const int n)</td><td>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>RSHRN Vd.2S.Vn.2D.#n</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vrshrn_high_n_s16(int8x8_t r, int16x8_t a, const int n)</td><td>r -&gt; Vd.8B<br/>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>RSHRN2 Vd.16B.Vn.8H.#n</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vrshrn_high_n_s32(int16x4_t r, int32x4_t a, const int n)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>RSHRN2 Vd.8H.Vn.4S.#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vrshrn_high_n_s64(int32x2_t r, int64x2_t a, const int n)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>RSHRN2 Vd.4S.Vn.2D.#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vrshrn_high_n_u16(uint8x8_t r, uint16x8_t a, const int n)</td><td>r -&gt; Vd.8B<br/>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>RSHRN2 Vd.16B.Vn.8H.#n</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vrshrn_high_n_u32(uint16x4_t r, uint32x4_t a, const int n)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>RSHRN2 Vd.8H.Vn.4S.#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vrshrn_high_n_u64(uint32x2_t r, uint64x2_t a, const int n)</td><td>r -&gt; Vd.2D<br/>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>RSHRN2 Vd.4S.Vn.2D.#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqrshrn_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>SQRSHRN Vd.8B.Vn.8H.#n</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vqrshrn_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>SQRSHRN Vd.4H.Vn.4S.#n</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vqrshrn_n_s64(int64x2_t a, const int n)</td><td>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>SQRSHRN Vd.2S.Vn.2D.#n</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vqrshrn_n_u16(uint16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>UQRSHRN Vd.8B.Vn.8H.#n</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vqrshrn_n_u32(uint32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>UQRSHRN Vd.4H.Vn.4S.#n</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vqrshrn_n_u64(uint64x2_t a, const int n)</td><td>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>UQRSHRN Vd.2S.Vn.2D.#n</td><td>Vd.2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8_t vqrshrn_h_n_s16(int16_t a, const int n)</td><td>a -&gt; Hn<br/>1 &lt;= n &lt;= 8</td><td>SQRSHRN Bd.Hn.#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqrshrn_n_s32(int32_t a, const int n)</td><td>a -&gt; Sn<br/>1 &lt;= n &lt;= 16</td><td>SQRSHRN Hd.Sn.#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqrshrn_n_s64(int64_t a, const int n)</td><td>a -&gt; Dn<br/>1 &lt;= n &lt;= 32</td><td>SQRSHRN Sd.Dn.#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vqrshrn_n_u16(uint16_t a, const int n)</td><td>a -&gt; Hn<br/>1 &lt;= n &lt;= 8</td><td>UQRSHRN Bd.Hn.#n</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vqrshrn_n_u32(uint32_t a, const int n)</td><td>a -&gt; Sn<br/>1 &lt;= n &lt;= 16</td><td>UQRSHRN Hd.Sn.#n</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vqrshrn_n_u64(uint64_t a, const int n)</td><td>a -&gt; Dn<br/>1 &lt;= n &lt;= 32</td><td>UQRSHRN Sd.Dn.#n</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vqrshrn_high_n_s16(int8x8_t r, int16x8_t a, const int n)</td><td>r -&gt; Vd.8B<br/>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>SQRSHRN2 Vd.16B.Vn.8H.#n</td><td>Vd.16B -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 35,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              995.0,
              111.0
            ],
            [
              995.0,
              1323.0
            ],
            [
              154.0,
              1323.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            995.0,
            1323.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/35/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 35,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/35/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 35,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/35/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 35,
          "polygon": [
            [
              875.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1415.0
            ],
            [
              875.0,
              1415.0
            ]
          ],
          "bbox": [
            875.0,
            1394.0,
            988.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x8_t vqrshrn_high_n_s32(int16x4_t r, int32x4_t a, const int n)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>SQRSHRN2 Vd.8H.Vn.4S,#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqrshrn_high_n_s64(int32x2_t r, int64x2_t a, const int n)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>SQRSHRN2 Vd.4S.Vn.2D,#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqrshrn_high_n_u16(uint8x8_t r, uint16x8_t a, const int n)</td><td>r -&gt; Vd.8B<br/>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>UQRSHRN2 Vd.16B.Vn.8H,#n</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vqrshrn_high_n_u32(uint16x4_t r, uint32x4_t a, const int n)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>UQRSHRN2 Vd.8H.Vn.4S,#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vqrshrn_high_n_u64(uint32x2_t r, uint64x2_t a, const int n)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>UQRSHRN2 Vd.4S.Vn.2D,#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vshll_n_s8(int8x8_t a, const int n)</td><td>a -&gt; Vn.8B<br/>0 &lt;= n &lt;= 7</td><td>SSHLL Vd.8H.Vn.8B,#n</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vshll_n_s16(int16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>0 &lt;= n &lt;= 15</td><td>SSHLL Vd.4S.Vn.4H,#n</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int64x2_t vshll_n_s32(int32x2_t a, const int n)</td><td>a -&gt; Vn.2S<br/>0 &lt;= n &lt;= 31</td><td>SSHLL Vd.2D.Vn.2S,#n</td><td>Vd.2D -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vshll_n_u8(uint8x8_t a, const int n)</td><td>a -&gt; Vn.8B<br/>0 &lt;= n &lt;= 7</td><td>USHLL Vd.8H.Vn.8B,#n</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vshll_n_u16(uint16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>0 &lt;= n &lt;= 15</td><td>USHLL Vd.4S.Vn.4H,#n</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint64x2_t vshll_n_u32(uint32x2_t a, const int n)</td><td>a -&gt; Vn.2S<br/>0 &lt;= n &lt;= 31</td><td>USHLL Vd.2D.Vn.2S,#n</td><td>Vd.2D -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vshll_high_n_s8(int8x16_t a, const int n)</td><td>a -&gt; Vn.16B<br/>0 &lt;= n &lt;= 7</td><td>SSHLL2 Vd.8H.Vn.16B,#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vshll_high_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>0 &lt;= n &lt;= 15</td><td>SSHLL2 Vd.4S.Vn.8H,#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vshll_high_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>0 &lt;= n &lt;= 31</td><td>SSHLL2 Vd.2D.Vn.4S,#n</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vshll_high_n_u8(uint8x16_t a, const int n)</td><td>a -&gt; Vn.16B<br/>0 &lt;= n &lt;= 7</td><td>USHLL2 Vd.8H.Vn.16B,#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vshll_high_n_u16(uint16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>0 &lt;= n &lt;= 15</td><td>USHLL2 Vd.4S.Vn.8H,#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vshll_high_n_u32(uint32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>0 &lt;= n &lt;= 31</td><td>USHLL2 Vd.2D.Vn.4S,#n</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vshll_n_s8(int8x8_t a, const int n)</td><td>a -&gt; Vn.8B<br/>n == 8</td><td>SHLL Vd.8H.Vn.8B,#n</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vshll_n_s16(int16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>n == 16</td><td>SHLL Vd.4S.Vn.4H,#n</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int64x2_t vshll_n_s32(int32x2_t a, const int n)</td><td>a -&gt; Vn.2S<br/>n == 32</td><td>SHLL Vd.2D.Vn.2S,#n</td><td>Vd.2D -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vshll_n_u8(uint8x8_t a, const int n)</td><td>a -&gt; Vn.8B<br/>n == 8</td><td>SHLL Vd.8H.Vn.8B,#n</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vshll_n_u16(uint16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>n == 16</td><td>SHLL Vd.4S.Vn.4H,#n</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint64x2_t vshll_n_u32(uint32x2_t a, const int n)</td><td>a -&gt; Vn.2S<br/>n == 32</td><td>SHLL Vd.2D.Vn.2S,#n</td><td>Vd.2D -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vshll_high_n_s8(int8x16_t a, const int n)</td><td>a -&gt; Vn.16B<br/>n == 8</td><td>SHLL2 Vd.8H.Vn.16B,#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vshll_high_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>n == 16</td><td>SHLL2 Vd.4S.Vn.8H,#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vshll_high_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>n == 32</td><td>SHLL2 Vd.2D.Vn.4S,#n</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vshll_high_n_u8(uint8x16_t a, const int n)</td><td>a -&gt; Vn.16B<br/>n == 8</td><td>SHLL2 Vd.8H.Vn.16B,#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vshll_high_n_u16(uint16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>n == 16</td><td>SHLL2 Vd.4S.Vn.8H,#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vshll_high_n_u32(uint32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>n == 32</td><td>SHLL2 Vd.2D.Vn.4S,#n</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vsri_n_s8(int8x8_t a, int8x8_t b, const int n)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>1 &lt;= n &lt;= 8</td><td>SRI Vd.8B.Vn.8B,#n</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vsriq_n_s8(int8x16_t a, int8x16_t b, const int n)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>1 &lt;= n &lt;= 8</td><td>SRI Vd.16B.Vn.16B,#n</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vsri_n_s16(int16x4_t a, int16x4_t b, const int n)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>1 &lt;= n &lt;= 16</td><td>SRI Vd.4H.Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/36/Page/36",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/36/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 36,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/36/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 36,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/36/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x8_t vqrshrn_high_n_s32(int16x4_t r, int32x4_t a, const int n)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>SQRSHRN2 Vd.8H.Vn.4S,#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqrshrn_high_n_s64(int32x2_t r, int64x2_t a, const int n)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>SQRSHRN2 Vd.4S.Vn.2D,#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqrshrn_high_n_u16(uint8x8_t r, uint16x8_t a, const int n)</td><td>r -&gt; Vd.8B<br/>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 8</td><td>UQRSHRN2 Vd.16B.Vn.8H,#n</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vqrshrn_high_n_u32(uint16x4_t r, uint32x4_t a, const int n)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S<br/>1 &lt;= n &lt;= 16</td><td>UQRSHRN2 Vd.8H.Vn.4S,#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vqrshrn_high_n_u64(uint32x2_t r, uint64x2_t a, const int n)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.2D<br/>1 &lt;= n &lt;= 32</td><td>UQRSHRN2 Vd.4S.Vn.2D,#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vshll_n_s8(int8x8_t a, const int n)</td><td>a -&gt; Vn.8B<br/>0 &lt;= n &lt;= 7</td><td>SSHLL Vd.8H.Vn.8B,#n</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vshll_n_s16(int16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>0 &lt;= n &lt;= 15</td><td>SSHLL Vd.4S.Vn.4H,#n</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int64x2_t vshll_n_s32(int32x2_t a, const int n)</td><td>a -&gt; Vn.2S<br/>0 &lt;= n &lt;= 31</td><td>SSHLL Vd.2D.Vn.2S,#n</td><td>Vd.2D -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vshll_n_u8(uint8x8_t a, const int n)</td><td>a -&gt; Vn.8B<br/>0 &lt;= n &lt;= 7</td><td>USHLL Vd.8H.Vn.8B,#n</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vshll_n_u16(uint16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>0 &lt;= n &lt;= 15</td><td>USHLL Vd.4S.Vn.4H,#n</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint64x2_t vshll_n_u32(uint32x2_t a, const int n)</td><td>a -&gt; Vn.2S<br/>0 &lt;= n &lt;= 31</td><td>USHLL Vd.2D.Vn.2S,#n</td><td>Vd.2D -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vshll_high_n_s8(int8x16_t a, const int n)</td><td>a -&gt; Vn.16B<br/>0 &lt;= n &lt;= 7</td><td>SSHLL2 Vd.8H.Vn.16B,#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vshll_high_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>0 &lt;= n &lt;= 15</td><td>SSHLL2 Vd.4S.Vn.8H,#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vshll_high_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>0 &lt;= n &lt;= 31</td><td>SSHLL2 Vd.2D.Vn.4S,#n</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vshll_high_n_u8(uint8x16_t a, const int n)</td><td>a -&gt; Vn.16B<br/>0 &lt;= n &lt;= 7</td><td>USHLL2 Vd.8H.Vn.16B,#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vshll_high_n_u16(uint16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>0 &lt;= n &lt;= 15</td><td>USHLL2 Vd.4S.Vn.8H,#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vshll_high_n_u32(uint32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>0 &lt;= n &lt;= 31</td><td>USHLL2 Vd.2D.Vn.4S,#n</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vshll_n_s8(int8x8_t a, const int n)</td><td>a -&gt; Vn.8B<br/>n == 8</td><td>SHLL Vd.8H.Vn.8B,#n</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vshll_n_s16(int16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>n == 16</td><td>SHLL Vd.4S.Vn.4H,#n</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int64x2_t vshll_n_s32(int32x2_t a, const int n)</td><td>a -&gt; Vn.2S<br/>n == 32</td><td>SHLL Vd.2D.Vn.2S,#n</td><td>Vd.2D -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vshll_n_u8(uint8x8_t a, const int n)</td><td>a -&gt; Vn.8B<br/>n == 8</td><td>SHLL Vd.8H.Vn.8B,#n</td><td>Vd.8H -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vshll_n_u16(uint16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>n == 16</td><td>SHLL Vd.4S.Vn.4H,#n</td><td>Vd.4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint64x2_t vshll_n_u32(uint32x2_t a, const int n)</td><td>a -&gt; Vn.2S<br/>n == 32</td><td>SHLL Vd.2D.Vn.2S,#n</td><td>Vd.2D -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vshll_high_n_s8(int8x16_t a, const int n)</td><td>a -&gt; Vn.16B<br/>n == 8</td><td>SHLL2 Vd.8H.Vn.16B,#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vshll_high_n_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>n == 16</td><td>SHLL2 Vd.4S.Vn.8H,#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vshll_high_n_s32(int32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>n == 32</td><td>SHLL2 Vd.2D.Vn.4S,#n</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vshll_high_n_u8(uint8x16_t a, const int n)</td><td>a -&gt; Vn.16B<br/>n == 8</td><td>SHLL2 Vd.8H.Vn.16B,#n</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vshll_high_n_u16(uint16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>n == 16</td><td>SHLL2 Vd.4S.Vn.8H,#n</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vshll_high_n_u32(uint32x4_t a, const int n)</td><td>a -&gt; Vn.4S<br/>n == 32</td><td>SHLL2 Vd.2D.Vn.4S,#n</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vsri_n_s8(int8x8_t a, int8x8_t b, const int n)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>1 &lt;= n &lt;= 8</td><td>SRI Vd.8B.Vn.8B,#n</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vsriq_n_s8(int8x16_t a, int8x16_t b, const int n)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>1 &lt;= n &lt;= 8</td><td>SRI Vd.16B.Vn.16B,#n</td><td>Vd.16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vsri_n_s16(int16x4_t a, int16x4_t b, const int n)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>1 &lt;= n &lt;= 16</td><td>SRI Vd.4H.Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>V7/A32/A64</td></tr></tbody></table>",
          "page": 36,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1323.0
            ],
            [
              154.0,
              1323.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1323.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/36/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 36,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/36/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 36,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/36/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 36,
          "polygon": [
            [
              870.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1415.0
            ],
            [
              870.0,
              1415.0
            ]
          ],
          "bbox": [
            870.0,
            1394.0,
            988.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x8_t vsriq_n_s16(int16x8_t a, int16x8_t b, const int n)</td><td>a-&gt;Vd.8H<br/>b-&gt;Vn.8H<br/>1&lt;=n&lt;=16</td><td>SRI Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vsri_n_s32(int32x2_t a, int32x2_t b, const int n)</td><td>a-&gt;Vd.2S<br/>b-&gt;Vn.2S<br/>1&lt;=n&lt;=32</td><td>SRI Vd.2S,Vn.2S,#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vsriq_n_s32(int32x4_t a, int32x4_t b, const int n)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4S<br/>1&lt;=n&lt;=32</td><td>SRI Vd.4S,Vn.4S,#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vsri_n_s64(int64x1_t a, int64x1_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1&lt;=n&lt;=64</td><td>SRI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vsriq_n_s64(int64x2_t a, int64x2_t b, const int n)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2D<br/>1&lt;=n&lt;=64</td><td>SRI Vd.2D,Vn.2D,#n</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vsri_n_u8(uint8x8_t a, uint8x8_t b, const int n)</td><td>a-&gt;Vd.8B<br/>b-&gt;Vn.8B<br/>1&lt;=n&lt;=8</td><td>SRI Vd.8B,Vn.8B,#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vsriq_n_u8(uint8x16_t a, uint8x16_t b, const int n)</td><td>a-&gt;Vd.16B<br/>b-&gt;Vn.16B<br/>1&lt;=n&lt;=8</td><td>SRI Vd.16B,Vn.16B,#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vsri_n_u16(uint16x4_t a, uint16x4_t b, const int n)</td><td>a-&gt;Vd.4H<br/>b-&gt;Vn.4H<br/>1&lt;=n&lt;=16</td><td>SRI Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vsriq_n_u16(uint16x8_t a, uint16x8_t b, const int n)</td><td>a-&gt;Vd.8H<br/>b-&gt;Vn.8H<br/>1&lt;=n&lt;=16</td><td>SRI Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vsri_n_u32(uint32x2_t a, uint32x2_t b, const int n)</td><td>a-&gt;Vd.2S<br/>b-&gt;Vn.2S<br/>1&lt;=n&lt;=32</td><td>SRI Vd.2S,Vn.2S,#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vsriq_n_u32(uint32x4_t a, uint32x4_t b, const int n)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4S<br/>1&lt;=n&lt;=32</td><td>SRI Vd.4S,Vn.4S,#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vsri_n_u64(uint64x1_t a, uint64x1_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1&lt;=n&lt;=64</td><td>SRI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vsriq_n_u64(uint64x2_t a, uint64x2_t b, const int n)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2D<br/>1&lt;=n&lt;=64</td><td>SRI Vd.2D,Vn.2D,#n</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vsri_n_p64(poly64x1_t a, poly64x1_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1&lt;=n&lt;=64</td><td>SRI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vsriq_n_p64(poly64x2_t a, poly64x2_t b, const int n)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2D<br/>1&lt;=n&lt;=64</td><td>SRI Vd.2D,Vn.2D,#n</td><td>Vd.2D -&gt; result</td><td>A32/A64</td></tr><tr><td>poly8x8_t vsri_n_p8(poly8x8_t a, poly8x8_t b, const int n)</td><td>a-&gt;Vd.8B<br/>b-&gt;Vn.8B<br/>1&lt;=n&lt;=8</td><td>SRI Vd.8B,Vn.8B,#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vsriq_n_p8(poly8x16_t a, poly8x16_t b, const int n)</td><td>a-&gt;Vd.16B<br/>b-&gt;Vn.16B<br/>1&lt;=n&lt;=8</td><td>SRI Vd.16B,Vn.16B,#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vsri_n_p16(poly16x4_t a, poly16x4_t b, const int n)</td><td>a-&gt;Vd.4H<br/>b-&gt;Vn.4H<br/>1&lt;=n&lt;=16</td><td>SRI Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vsriq_n_p16(poly16x8_t a, poly16x8_t b, const int n)</td><td>a-&gt;Vd.8H<br/>b-&gt;Vn.8H<br/>1&lt;=n&lt;=16</td><td>SRI Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vsrid_n_s64(int64_t a, int64_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1&lt;=n&lt;=64</td><td>SRI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vsrid_n_u64(uint64_t a, uint64_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1&lt;=n&lt;=64</td><td>SRI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vsl1_n_s8(int8x8_t a, int8x8_t b, const int n)</td><td>a-&gt;Vd.8B<br/>b-&gt;Vn.8B<br/>0&lt;=n&lt;=7</td><td>SLI Vd.8B,Vn.8B,#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vslq1_n_s8(int8x16_t a, int8x16_t b, const int n)</td><td>a-&gt;Vd.16B<br/>b-&gt;Vn.16B<br/>0&lt;=n&lt;=7</td><td>SLI Vd.16B,Vn.16B,#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vsl1_n_s16(int16x4_t a, int16x4_t b, const int n)</td><td>a-&gt;Vd.4H<br/>b-&gt;Vn.4H<br/>0&lt;=n&lt;=15</td><td>SLI Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/37/Page/37",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/37/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 37,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/37/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 37,
          "polygon": [
            [
              893.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              893.0,
              59.0
            ]
          ],
          "bbox": [
            893.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/37/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x8_t vsriq_n_s16(int16x8_t a, int16x8_t b, const int n)</td><td>a-&gt;Vd.8H<br/>b-&gt;Vn.8H<br/>1&lt;=n&lt;=16</td><td>SRI Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vsri_n_s32(int32x2_t a, int32x2_t b, const int n)</td><td>a-&gt;Vd.2S<br/>b-&gt;Vn.2S<br/>1&lt;=n&lt;=32</td><td>SRI Vd.2S,Vn.2S,#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vsriq_n_s32(int32x4_t a, int32x4_t b, const int n)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4S<br/>1&lt;=n&lt;=32</td><td>SRI Vd.4S,Vn.4S,#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vsri_n_s64(int64x1_t a, int64x1_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1&lt;=n&lt;=64</td><td>SRI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vsriq_n_s64(int64x2_t a, int64x2_t b, const int n)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2D<br/>1&lt;=n&lt;=64</td><td>SRI Vd.2D,Vn.2D,#n</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vsri_n_u8(uint8x8_t a, uint8x8_t b, const int n)</td><td>a-&gt;Vd.8B<br/>b-&gt;Vn.8B<br/>1&lt;=n&lt;=8</td><td>SRI Vd.8B,Vn.8B,#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vsriq_n_u8(uint8x16_t a, uint8x16_t b, const int n)</td><td>a-&gt;Vd.16B<br/>b-&gt;Vn.16B<br/>1&lt;=n&lt;=8</td><td>SRI Vd.16B,Vn.16B,#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vsri_n_u16(uint16x4_t a, uint16x4_t b, const int n)</td><td>a-&gt;Vd.4H<br/>b-&gt;Vn.4H<br/>1&lt;=n&lt;=16</td><td>SRI Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vsriq_n_u16(uint16x8_t a, uint16x8_t b, const int n)</td><td>a-&gt;Vd.8H<br/>b-&gt;Vn.8H<br/>1&lt;=n&lt;=16</td><td>SRI Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vsri_n_u32(uint32x2_t a, uint32x2_t b, const int n)</td><td>a-&gt;Vd.2S<br/>b-&gt;Vn.2S<br/>1&lt;=n&lt;=32</td><td>SRI Vd.2S,Vn.2S,#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vsriq_n_u32(uint32x4_t a, uint32x4_t b, const int n)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4S<br/>1&lt;=n&lt;=32</td><td>SRI Vd.4S,Vn.4S,#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vsri_n_u64(uint64x1_t a, uint64x1_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1&lt;=n&lt;=64</td><td>SRI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vsriq_n_u64(uint64x2_t a, uint64x2_t b, const int n)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2D<br/>1&lt;=n&lt;=64</td><td>SRI Vd.2D,Vn.2D,#n</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vsri_n_p64(poly64x1_t a, poly64x1_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1&lt;=n&lt;=64</td><td>SRI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vsriq_n_p64(poly64x2_t a, poly64x2_t b, const int n)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2D<br/>1&lt;=n&lt;=64</td><td>SRI Vd.2D,Vn.2D,#n</td><td>Vd.2D -&gt; result</td><td>A32/A64</td></tr><tr><td>poly8x8_t vsri_n_p8(poly8x8_t a, poly8x8_t b, const int n)</td><td>a-&gt;Vd.8B<br/>b-&gt;Vn.8B<br/>1&lt;=n&lt;=8</td><td>SRI Vd.8B,Vn.8B,#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vsriq_n_p8(poly8x16_t a, poly8x16_t b, const int n)</td><td>a-&gt;Vd.16B<br/>b-&gt;Vn.16B<br/>1&lt;=n&lt;=8</td><td>SRI Vd.16B,Vn.16B,#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vsri_n_p16(poly16x4_t a, poly16x4_t b, const int n)</td><td>a-&gt;Vd.4H<br/>b-&gt;Vn.4H<br/>1&lt;=n&lt;=16</td><td>SRI Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vsriq_n_p16(poly16x8_t a, poly16x8_t b, const int n)</td><td>a-&gt;Vd.8H<br/>b-&gt;Vn.8H<br/>1&lt;=n&lt;=16</td><td>SRI Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vsrid_n_s64(int64_t a, int64_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1&lt;=n&lt;=64</td><td>SRI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vsrid_n_u64(uint64_t a, uint64_t b, const int n)</td><td>a-&gt;Dd<br/>b-&gt;Dn<br/>1&lt;=n&lt;=64</td><td>SRI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vsl1_n_s8(int8x8_t a, int8x8_t b, const int n)</td><td>a-&gt;Vd.8B<br/>b-&gt;Vn.8B<br/>0&lt;=n&lt;=7</td><td>SLI Vd.8B,Vn.8B,#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vslq1_n_s8(int8x16_t a, int8x16_t b, const int n)</td><td>a-&gt;Vd.16B<br/>b-&gt;Vn.16B<br/>0&lt;=n&lt;=7</td><td>SLI Vd.16B,Vn.16B,#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vsl1_n_s16(int16x4_t a, int16x4_t b, const int n)</td><td>a-&gt;Vd.4H<br/>b-&gt;Vn.4H<br/>0&lt;=n&lt;=15</td><td>SLI Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 37,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1317.0
            ],
            [
              154.0,
              1317.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1317.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/37/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 37,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1395.0
            ],
            [
              305.0,
              1395.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/37/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 37,
          "polygon": [
            [
              875.0,
              1395.0
            ],
            [
              988.0,
              1395.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              875.0,
              1416.0
            ]
          ],
          "bbox": [
            875.0,
            1395.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x8_t vslqi_n_s16(int16x8_t a, int16x8_t b, const int n)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>0 &lt;= n &lt;= 15</td><td>SLI Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vslj_n_s32(int32x2_t a, int32x2_t b, const int n)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>0 &lt;= n &lt;= 31</td><td>SLI Vd.2S,Vn.2S,#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vslqj_n_s32(int32x4_t a, int32x4_t b, const int n)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>0 &lt;= n &lt;= 31</td><td>SLI Vd.4S,Vn.4S,#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vslj_n_s64(int64x1_t a, int64x1_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>0 &lt;= n &lt;= 63</td><td>SLI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vslqj_n_s64(int64x2_t a, int64x2_t b, const int n)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2D<br/>0 &lt;= n &lt;= 63</td><td>SLI Vd.2D,Vn.2D,#n</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vslj_n_u8(uint8x8_t a, uint8x8_t b, const int n)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>0 &lt;= n &lt;= 7</td><td>SLI Vd.8B,Vn.8B,#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vslqj_n_u8(uint8x16_t a, uint8x16_t b, const int n)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>0 &lt;= n &lt;= 7</td><td>SLI Vd.16B,Vn.16B,#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vslj_n_u16(uint16x4_t a, uint16x4_t b, const int n)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>0 &lt;= n &lt;= 15</td><td>SLI Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vslqj_n_u16(uint16x8_t a, uint16x8_t b, const int n)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>0 &lt;= n &lt;= 15</td><td>SLI Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vslj_n_u32(uint32x2_t a, uint32x2_t b, const int n)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>0 &lt;= n &lt;= 31</td><td>SLI Vd.2S,Vn.2S,#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vslqj_n_u32(uint32x4_t a, uint32x4_t b, const int n)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>0 &lt;= n &lt;= 31</td><td>SLI Vd.4S,Vn.4S,#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vslj_n_u64(uint64x1_t a, uint64x1_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>0 &lt;= n &lt;= 63</td><td>SLI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vslqj_n_u64(uint64x2_t a, uint64x2_t b, const int n)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2D<br/>0 &lt;= n &lt;= 63</td><td>SLI Vd.2D,Vn.2D,#n</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vslj_n_p64(poly64x1_t a, poly64x1_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>0 &lt;= n &lt;= 63</td><td>SLI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vslqj_n_p64(poly64x2_t a, poly64x2_t b, const int n)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2D<br/>0 &lt;= n &lt;= 63</td><td>SLI Vd.2D,Vn.2D,#n</td><td>Vd.2D -&gt; result</td><td>A32/A64</td></tr><tr><td>poly8x8_t vslj_n_p8(poly8x8_t a, poly8x8_t b, const int n)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>0 &lt;= n &lt;= 7</td><td>SLI Vd.8B,Vn.8B,#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vslqj_n_p8(poly8x16_t a, poly8x16_t b, const int n)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>0 &lt;= n &lt;= 7</td><td>SLI Vd.16B,Vn.16B,#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vslj_n_p16(poly16x4_t a, poly16x4_t b, const int n)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>0 &lt;= n &lt;= 15</td><td>SLI Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vslqj_n_p16(poly16x8_t a, poly16x8_t b, const int n)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>0 &lt;= n &lt;= 15</td><td>SLI Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vslid_n_s64(int64_t a, int64_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>0 &lt;= n &lt;= 63</td><td>SLI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vslid_n_u64(uint64_t a, uint64_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>0 &lt;= n &lt;= 63</td><td>SLI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t fcvtf_s32(f32(float32x2_t a))</td><td>a -&gt; Vn.2S</td><td>FCVTZS Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t fcvtfq_s32(f32(float32x4_t a))</td><td>a -&gt; Vn.4S</td><td>FCVTZS Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t fcvtf_u32(f32(float32x2_t a))</td><td>a -&gt; Vn.2S</td><td>FCVTZU Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t fcvtfq_u32(f32(float32x4_t a))</td><td>a -&gt; Vn.4S</td><td>FCVTZU Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t fcvtn_s32(f32(float32x2_t a))</td><td>a -&gt; Vn.2S</td><td>FCVTNS Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x4_t fcvtnq_s32(f32(float32x4_t a))</td><td>a -&gt; Vn.4S</td><td>FCVTNS Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x2_t fcvtn_u32(f32(float32x2_t a))</td><td>a -&gt; Vn.2S</td><td>FCVTNU Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x4_t fcvtnq_u32(f32(float32x4_t a))</td><td>a -&gt; Vn.4S</td><td>FCVTNU Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x2_t fcvtnq_s32(f32(float32x2_t a))</td><td>a -&gt; Vn.2S</td><td>FCVTMS Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x4_t fcvtnmq_s32(f32(float32x4_t a))</td><td>a -&gt; Vn.4S</td><td>FCVTMS Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/38/Page/38",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/38/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 38,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/38/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 38,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/38/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x8_t vslqi_n_s16(int16x8_t a, int16x8_t b, const int n)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>0 &lt;= n &lt;= 15</td><td>SLI Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vslj_n_s32(int32x2_t a, int32x2_t b, const int n)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>0 &lt;= n &lt;= 31</td><td>SLI Vd.2S,Vn.2S,#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vslqj_n_s32(int32x4_t a, int32x4_t b, const int n)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>0 &lt;= n &lt;= 31</td><td>SLI Vd.4S,Vn.4S,#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vslj_n_s64(int64x1_t a, int64x1_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>0 &lt;= n &lt;= 63</td><td>SLI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vslqj_n_s64(int64x2_t a, int64x2_t b, const int n)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2D<br/>0 &lt;= n &lt;= 63</td><td>SLI Vd.2D,Vn.2D,#n</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vslj_n_u8(uint8x8_t a, uint8x8_t b, const int n)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>0 &lt;= n &lt;= 7</td><td>SLI Vd.8B,Vn.8B,#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vslqj_n_u8(uint8x16_t a, uint8x16_t b, const int n)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>0 &lt;= n &lt;= 7</td><td>SLI Vd.16B,Vn.16B,#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vslj_n_u16(uint16x4_t a, uint16x4_t b, const int n)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>0 &lt;= n &lt;= 15</td><td>SLI Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vslqj_n_u16(uint16x8_t a, uint16x8_t b, const int n)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>0 &lt;= n &lt;= 15</td><td>SLI Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vslj_n_u32(uint32x2_t a, uint32x2_t b, const int n)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>0 &lt;= n &lt;= 31</td><td>SLI Vd.2S,Vn.2S,#n</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vslqj_n_u32(uint32x4_t a, uint32x4_t b, const int n)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>0 &lt;= n &lt;= 31</td><td>SLI Vd.4S,Vn.4S,#n</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vslj_n_u64(uint64x1_t a, uint64x1_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>0 &lt;= n &lt;= 63</td><td>SLI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vslqj_n_u64(uint64x2_t a, uint64x2_t b, const int n)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2D<br/>0 &lt;= n &lt;= 63</td><td>SLI Vd.2D,Vn.2D,#n</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vslj_n_p64(poly64x1_t a, poly64x1_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>0 &lt;= n &lt;= 63</td><td>SLI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vslqj_n_p64(poly64x2_t a, poly64x2_t b, const int n)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2D<br/>0 &lt;= n &lt;= 63</td><td>SLI Vd.2D,Vn.2D,#n</td><td>Vd.2D -&gt; result</td><td>A32/A64</td></tr><tr><td>poly8x8_t vslj_n_p8(poly8x8_t a, poly8x8_t b, const int n)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>0 &lt;= n &lt;= 7</td><td>SLI Vd.8B,Vn.8B,#n</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vslqj_n_p8(poly8x16_t a, poly8x16_t b, const int n)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>0 &lt;= n &lt;= 7</td><td>SLI Vd.16B,Vn.16B,#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vslj_n_p16(poly16x4_t a, poly16x4_t b, const int n)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>0 &lt;= n &lt;= 15</td><td>SLI Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vslqj_n_p16(poly16x8_t a, poly16x8_t b, const int n)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>0 &lt;= n &lt;= 15</td><td>SLI Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vslid_n_s64(int64_t a, int64_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>0 &lt;= n &lt;= 63</td><td>SLI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vslid_n_u64(uint64_t a, uint64_t b, const int n)</td><td>a -&gt; Dd<br/>b -&gt; Dn<br/>0 &lt;= n &lt;= 63</td><td>SLI Dd,Dn,#n</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t fcvtf_s32(f32(float32x2_t a))</td><td>a -&gt; Vn.2S</td><td>FCVTZS Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t fcvtfq_s32(f32(float32x4_t a))</td><td>a -&gt; Vn.4S</td><td>FCVTZS Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t fcvtf_u32(f32(float32x2_t a))</td><td>a -&gt; Vn.2S</td><td>FCVTZU Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t fcvtfq_u32(f32(float32x4_t a))</td><td>a -&gt; Vn.4S</td><td>FCVTZU Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t fcvtn_s32(f32(float32x2_t a))</td><td>a -&gt; Vn.2S</td><td>FCVTNS Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x4_t fcvtnq_s32(f32(float32x4_t a))</td><td>a -&gt; Vn.4S</td><td>FCVTNS Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x2_t fcvtn_u32(f32(float32x2_t a))</td><td>a -&gt; Vn.2S</td><td>FCVTNU Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x4_t fcvtnq_u32(f32(float32x4_t a))</td><td>a -&gt; Vn.4S</td><td>FCVTNU Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x2_t fcvtnq_s32(f32(float32x2_t a))</td><td>a -&gt; Vn.2S</td><td>FCVTMS Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x4_t fcvtnmq_s32(f32(float32x4_t a))</td><td>a -&gt; Vn.4S</td><td>FCVTMS Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
          "page": 38,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1339.0
            ],
            [
              154.0,
              1339.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1339.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/38/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 38,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/38/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 38,
          "polygon": [
            [
              506.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/38/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 38,
          "polygon": [
            [
              870.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x2_t vcvtm_u32_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FCVTMU Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vcvtmq_u32_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FCVTMU Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>A32/A64</td></tr><tr><td>int32x2_t vcvtp_s32_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FCVTPS Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>A32/A64</td></tr><tr><td>int32x4_t vcvtpq_s32_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FCVTPS Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x2_t vcvtp_u32_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FCVTPU Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vcvtpq_u32_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FCVTPU Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>A32/A64</td></tr><tr><td>int32x2_t vcvta_s32_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FCVTAS Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>A32/A64</td></tr><tr><td>int32x4_t vcvtaq_s32_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FCVTAS Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x2_t vcvta_u32_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FCVTAU Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vcvtaq_u32_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FCVTAU Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>A32/A64</td></tr><tr><td>int32_t vcvts_s32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTZS Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvts_u32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTZU Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvtns_s32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTNS Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvtns_u32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTNU Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvtns_s32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTMS Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvtns_u32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTMU Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvtp_s32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTPS Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvtp_u32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTPU Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvtns_s32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTZS Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvtns_u32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTZU Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvta_s64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTAU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int64x2_t vcvtaq_s64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTZS Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vcvta_u64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTZU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtaq_u64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTZU Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtn_s64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTNS Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int64x2_t vcvtnq_s64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTNS Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vcvtn_u64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTNU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtnq_u64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTNU Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtp_s64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTPS Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtpq_s64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTPS Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtp_u64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTPU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtpq_u64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTPU Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvta_s64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTAS Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtaq_s64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTAS Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvta_u64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTAU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtaq_u64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTAU Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtd_s64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTZS Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtdq_s64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTZS Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtd_u64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTZU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtdq_u64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTZU Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtn_s64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTNS Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtnq_s64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTNS Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtn_u64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTNU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtnq_u64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTNU Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtp_s64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTPS Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtpq_s64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTPS Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtp_u64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTPU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtpq_u64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTPU Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvta_s64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTAS Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtaq_s64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTAS Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvta_u64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTAU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtaq_u64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTAU Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int32x2_t vcvta_n_s32_f32(float32x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>1 &lt;= n &lt;= 32</td><td>FCVTZS Vd,2S,Vn,2S,#n</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vcvtaq_n_s32_f32(float32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 32</td><td>FCVTZS Vd,4S,Vn,4S,#n</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vcvta_n_u32_f32(float32x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>1 &lt;= n &lt;= 32</td><td>FCVTZU Vd,2S,Vn,2S,#n</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcvtaq_n_u32_f32(float32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 32</td><td>FCVTZU Vd,4S,Vn,4S,#n</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vcvtns_n_s32_f32(float32_t a, const int n)</td><td>a-&gt;Sn<br/>1 &lt;= n &lt;= 32</td><td>FCVTZS Sd,Sn,#n</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvtns_n_u32_f32(float32_t a, const int n)</td><td>a-&gt;Sn<br/>1 &lt;= n &lt;= 32</td><td>FCVTZU Sd,Sn,#n</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvta_n_s64_f64(float64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>FCVTZS Dd,Dn,#n</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int64x2_t vcvtaq_n_s64_f64(float64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1 &lt;= n &lt;= 64</td><td>FCVTZS Vd,2D,Vn,2D,#n</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vcvta_n_u64_f64(float64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>FCVTZU Dd,Dn,#n</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtaq_n_u64_f64(float64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1 &lt;= n &lt;= 64</td><td>FCVTZU Vd,2D,Vn,2D,#n</td><td>Vd,2D-&gt;result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/39/Page/39",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/39/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 39,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              57.0
            ],
            [
              154.0,
              57.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/39/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 39,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              57.0
            ],
            [
              888.0,
              57.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/39/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x2_t vcvtm_u32_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FCVTMU Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vcvtmq_u32_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FCVTMU Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>A32/A64</td></tr><tr><td>int32x2_t vcvtp_s32_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FCVTPS Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>A32/A64</td></tr><tr><td>int32x4_t vcvtpq_s32_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FCVTPS Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x2_t vcvtp_u32_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FCVTPU Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vcvtpq_u32_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FCVTPU Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>A32/A64</td></tr><tr><td>int32x2_t vcvta_s32_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FCVTAS Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>A32/A64</td></tr><tr><td>int32x4_t vcvtaq_s32_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FCVTAS Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x2_t vcvta_u32_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FCVTAU Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vcvtaq_u32_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FCVTAU Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>A32/A64</td></tr><tr><td>int32_t vcvts_s32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTZS Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvts_u32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTZU Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvtns_s32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTNS Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvtns_u32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTNU Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvtns_s32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTMS Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvtns_u32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTMU Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvtp_s32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTPS Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvtp_u32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTPU Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvtns_s32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTZS Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvtns_u32_f32(float32_t a)</td><td>a-&gt;Sn</td><td>FCVTZU Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvta_s64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTAU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int64x2_t vcvtaq_s64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTZS Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vcvta_u64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTZU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtaq_u64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTZU Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtn_s64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTNS Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int64x2_t vcvtnq_s64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTNS Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vcvtn_u64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTNU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtnq_u64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTNU Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtp_s64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTPS Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtpq_s64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTPS Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtp_u64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTPU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtpq_u64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTPU Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvta_s64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTAS Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtaq_s64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTAS Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvta_u64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTAU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtaq_u64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTAU Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtd_s64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTZS Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtdq_s64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTZS Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtd_u64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTZU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtdq_u64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTZU Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtn_s64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTNS Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtnq_s64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTNS Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtn_u64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTNU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtnq_u64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTNU Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtp_s64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTPS Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtpq_s64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTPS Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvtp_u64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTPU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtpq_u64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTPU Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvta_s64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTAS Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtaq_s64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTAS Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvta_u64_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FCVTAU Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtaq_u64_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTAU Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int32x2_t vcvta_n_s32_f32(float32x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>1 &lt;= n &lt;= 32</td><td>FCVTZS Vd,2S,Vn,2S,#n</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vcvtaq_n_s32_f32(float32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 32</td><td>FCVTZS Vd,4S,Vn,4S,#n</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vcvta_n_u32_f32(float32x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>1 &lt;= n &lt;= 32</td><td>FCVTZU Vd,2S,Vn,2S,#n</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcvtaq_n_u32_f32(float32x4_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1 &lt;= n &lt;= 32</td><td>FCVTZU Vd,4S,Vn,4S,#n</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vcvtns_n_s32_f32(float32_t a, const int n)</td><td>a-&gt;Sn<br/>1 &lt;= n &lt;= 32</td><td>FCVTZS Sd,Sn,#n</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvtns_n_u32_f32(float32_t a, const int n)</td><td>a-&gt;Sn<br/>1 &lt;= n &lt;= 32</td><td>FCVTZU Sd,Sn,#n</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int64x1_t vcvta_n_s64_f64(float64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>FCVTZS Dd,Dn,#n</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int64x2_t vcvtaq_n_s64_f64(float64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1 &lt;= n &lt;= 64</td><td>FCVTZS Vd,2D,Vn,2D,#n</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint64x1_t vcvta_n_u64_f64(float64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1 &lt;= n &lt;= 64</td><td>FCVTZU Dd,Dn,#n</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vcvtaq_n_u64_f64(float64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1 &lt;= n &lt;= 64</td><td>FCVTZU Vd,2D,Vn,2D,#n</td><td>Vd,2D-&gt;result</td><td>A64</td></tr></tbody></table>",
          "page": 39,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1318.0
            ],
            [
              154.0,
              1318.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1318.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/39/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 39,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1373.0
            ],
            [
              304.0,
              1373.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1373.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/39/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 39,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/39/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 39,
          "polygon": [
            [
              870.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1415.0
            ],
            [
              870.0,
              1415.0
            ]
          ],
          "bbox": [
            870.0,
            1394.0,
            988.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int64_t vcvtd_n_s64_f64(float64_t a, const int n)</td><td>a-&gt;Dn<br/>1&lt;n&lt;=64</td><td>FCVIZS Dd,Dn,#n</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vcvtd_n_u64_f64(float64_t a, const int n)</td><td>a-&gt;Dn<br/>1&lt;n&lt;=64</td><td>FCVIZU Dd,Dn,#n</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>SCVTF Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vcvtf_f32_s32(int32x2_t a)</td><td>a-&gt;Vn,4S</td><td>SCVTF Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vcvtf_f32_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>SCVTF Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vcvtf_f32_u32(uint32x2_t a)</td><td>a-&gt;Vn,4S</td><td>UCVTF Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32_t vcvts_f32_s32(int32_t a)</td><td>a-&gt;Sn</td><td>SCVTF Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vcvtf_f64_s32(uint32x1_t a)</td><td>a-&gt;Sn</td><td>UCVTF Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vcvtf_f64_s32(uint32x2_t a)</td><td>a-&gt;Vn,2D</td><td>SCVTF Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vcvtf_f64_u32(uint32x1_t a)</td><td>a-&gt;Dn</td><td>UCVTF Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vcvtf_f64_u32(uint32x2_t a)</td><td>a-&gt;Vn,2D</td><td>UCVTF Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vcvtf_f64_u64(uint64x2_t a)</td><td>a-&gt;Vn,2D</td><td>UCVTF Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vcvtf_f64_u64(uint64x1_t a)</td><td>a-&gt;Dn</td><td>UCVTF Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vcvtf_f64_u64(uint64x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>1&lt;n&lt;=32</td><td>SCVTF Vd,2S,Vn,2S,#n</td><td>Vd,2S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vcvtf_n_f32_s32(int32x2_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1&lt;n&lt;=32</td><td>SCVTF Vd,4S,Vn,4S,#n</td><td>Vd,4S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vcvtf_n_f32_u32(uint32x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>1&lt;n&lt;=32</td><td>UCVTF Vd,2S,Vn,2S,#n</td><td>Vd,2S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vcvtf_n_f32_u32(uint32x2_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1&lt;n&lt;=32</td><td>UCVTF Vd,4S,Vn,4S,#n</td><td>Vd,4S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32_t vcvts_n_f32_s32(int32_t a, const int n)</td><td>a-&gt;Sn<br/>1&lt;n&lt;=32</td><td>SCVTF Sd,Sn,#n</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvts_n_f32_u32(uint32x2_t a, const int n)</td><td>a-&gt;Sn<br/>1&lt;n&lt;=32</td><td>UCVTF Sd,Sn,#n</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vcvtf_n_f64_s64(int64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1&lt;n&lt;=64</td><td>SCVTF Dd,Dn,#n</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vcvtf_n_f64_s64(int64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1&lt;n&lt;=64</td><td>SCVTF Vd,2D,Vn,2D,#n</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vcvtf_n_f64_u64(uint64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1&lt;n&lt;=64</td><td>UCVTF Dd,Dn,#n</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vcvtf_n_f64_u64(uint64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1&lt;n&lt;=64</td><td>UCVTF Vd,2D,Vn,2D,#n</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vcvtd_n_f64_s64(int64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1&lt;n&lt;=64</td><td>SCVTF Dd,Dn,#n</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vcvtd_n_f64_u64(uint64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1&lt;n&lt;=64</td><td>UCVTF Vd,2D,Vn,2D,#n</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vcvtd_n_f64_u64(uint64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1&lt;n&lt;=64</td><td>UCVTF Dd,Dn,#n</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vcvtd_f64_f32(float32x2_t a)</td><td>a-&gt;Vn,4S</td><td>FCVTN Vd,4H,Vn,4S</td><td>Vd,4H-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float16x8_t vcvtf_f16_f32(float32x1_t r, float32x1_t a)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S</td><td>FCVTN2 Vd,8H,Vn,4S</td><td>Vd,8H-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/40/Page/40",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/40/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 40,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              270.0,
              26.0
            ],
            [
              270.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            270.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/40/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 40,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            687.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/40/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int64_t vcvtd_n_s64_f64(float64_t a, const int n)</td><td>a-&gt;Dn<br/>1&lt;n&lt;=64</td><td>FCVIZS Dd,Dn,#n</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vcvtd_n_u64_f64(float64_t a, const int n)</td><td>a-&gt;Dn<br/>1&lt;n&lt;=64</td><td>FCVIZU Dd,Dn,#n</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>SCVTF Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vcvtf_f32_s32(int32x2_t a)</td><td>a-&gt;Vn,4S</td><td>SCVTF Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vcvtf_f32_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>SCVTF Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vcvtf_f32_u32(uint32x2_t a)</td><td>a-&gt;Vn,4S</td><td>UCVTF Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32_t vcvts_f32_s32(int32_t a)</td><td>a-&gt;Sn</td><td>SCVTF Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vcvtf_f64_s32(uint32x1_t a)</td><td>a-&gt;Sn</td><td>UCVTF Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vcvtf_f64_s32(uint32x2_t a)</td><td>a-&gt;Vn,2D</td><td>SCVTF Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vcvtf_f64_u32(uint32x1_t a)</td><td>a-&gt;Dn</td><td>UCVTF Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vcvtf_f64_u32(uint32x2_t a)</td><td>a-&gt;Vn,2D</td><td>UCVTF Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vcvtf_f64_u64(uint64x2_t a)</td><td>a-&gt;Vn,2D</td><td>UCVTF Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vcvtf_f64_u64(uint64x1_t a)</td><td>a-&gt;Dn</td><td>UCVTF Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vcvtf_f64_u64(uint64x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>1&lt;n&lt;=32</td><td>SCVTF Vd,2S,Vn,2S,#n</td><td>Vd,2S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vcvtf_n_f32_s32(int32x2_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1&lt;n&lt;=32</td><td>SCVTF Vd,4S,Vn,4S,#n</td><td>Vd,4S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vcvtf_n_f32_u32(uint32x2_t a, const int n)</td><td>a-&gt;Vn,2S<br/>1&lt;n&lt;=32</td><td>UCVTF Vd,2S,Vn,2S,#n</td><td>Vd,2S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vcvtf_n_f32_u32(uint32x2_t a, const int n)</td><td>a-&gt;Vn,4S<br/>1&lt;n&lt;=32</td><td>UCVTF Vd,4S,Vn,4S,#n</td><td>Vd,4S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32_t vcvts_n_f32_s32(int32_t a, const int n)</td><td>a-&gt;Sn<br/>1&lt;n&lt;=32</td><td>SCVTF Sd,Sn,#n</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvts_n_f32_u32(uint32x2_t a, const int n)</td><td>a-&gt;Sn<br/>1&lt;n&lt;=32</td><td>UCVTF Sd,Sn,#n</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vcvtf_n_f64_s64(int64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1&lt;n&lt;=64</td><td>SCVTF Dd,Dn,#n</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vcvtf_n_f64_s64(int64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1&lt;n&lt;=64</td><td>SCVTF Vd,2D,Vn,2D,#n</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vcvtf_n_f64_u64(uint64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1&lt;n&lt;=64</td><td>UCVTF Dd,Dn,#n</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vcvtf_n_f64_u64(uint64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1&lt;n&lt;=64</td><td>UCVTF Vd,2D,Vn,2D,#n</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vcvtd_n_f64_s64(int64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1&lt;n&lt;=64</td><td>SCVTF Dd,Dn,#n</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vcvtd_n_f64_u64(uint64x2_t a, const int n)</td><td>a-&gt;Vn,2D<br/>1&lt;n&lt;=64</td><td>UCVTF Vd,2D,Vn,2D,#n</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vcvtd_n_f64_u64(uint64x1_t a, const int n)</td><td>a-&gt;Dn<br/>1&lt;n&lt;=64</td><td>UCVTF Dd,Dn,#n</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vcvtd_f64_f32(float32x2_t a)</td><td>a-&gt;Vn,4S</td><td>FCVTN Vd,4H,Vn,4S</td><td>Vd,4H-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float16x8_t vcvtf_f16_f32(float32x1_t r, float32x1_t a)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S</td><td>FCVTN2 Vd,8H,Vn,4S</td><td>Vd,8H-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FCVTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>A64</td></tr><tr><td>float32x4_t vcvtf_f32_f64(float64x2_t r, float64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>FCVTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vcvtf_f32_f64(float64x2_t a)</td><td>a-&gt;</td></tr></tbody></table>",
          "page": 40,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              706.0,
              78.0
            ],
            [
              706.0,
              956.0
            ],
            [
              110.0,
              956.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            706.0,
            956.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32x4_t vrdmaq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FRINTA Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>A32/A64</td></tr><tr><td>float64x1_t vrdma_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FRINTA Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vrdmaq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FRINTA Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vrdmi_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FRINTI Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t vrdmiq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FRINTI Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>A32/A64</td></tr><tr><td>float64x1_t vrdmi_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FRINTI Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vrdmiq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FRINTI Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vrdmx_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FRINTX Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t vrdmxq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FRINTX Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>A32/A64</td></tr><tr><td>float64x1_t vrdmx_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FRINTX Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vrdmxq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FRINTX Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int8x8_t vmovn_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>XTN Vd,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vmovn_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>XTN Vd,4H,Vn,4S</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmovn_u64(int64x2_t a)</td><td>a-&gt;Vn,2D</td><td>XTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vmovn_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>XTN Vd,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmovn_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>XTN Vd,4H,Vn,4S</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmovn_u64(uint64x2_t a)</td><td>a-&gt;Vn,2D</td><td>XTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vmovn_high_s16(int8x8_t, int16x8_t a)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H</td><td>XTN2 Vd,16B,Vn,8H</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmovn_high_s32(int16x4_t, int32x4_t a)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S</td><td>XTN2 Vd,8H,Vn,4S</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmovn_high_s64(int32x2_t, int64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>XTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vmovn_high_u16(uint8x8_t, uint16x8_t a)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H</td><td>XTN2 Vd,16B,Vn,8H</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmovn_high_u32(uint16x4_t, uint32x4_t a)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S</td><td>XTN2 Vd,8H,Vn,4S</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmovn_high_u64(uint32x2_t, uint64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>XTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmovl_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>SSHLL Vd,8H,Vn,8B,#0</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmovl_s16(int16x4_t a)</td><td>a-&gt;Vn,4H</td><td>SSHLL Vd,4S,Vn,4H,#0</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmovl_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>SSHLL Vd,2D,Vn,2S,#0</td><td>Vd,2D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmovl_u8(uint8x8_t a)</td><td>a-&gt;Vn,8B</td><td>USHLL Vd,8H,Vn,8B,#0</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmovl_u16(uint16x4_t a)</td><td>a-&gt;Vn,4H</td><td>USHLL Vd,4S,Vn,4H,#0</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmovl_u32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>USHLL Vd,2D,Vn,2S,#0</td><td>Vd,2D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmovl_high_s8(int8x8_t a)</td><td>a-&gt;Vn,16B</td><td>SSHLL2 Vd,8H,Vn,16B,#0</td><td>Vd,8H-&gt;result</td><td>A64</td></tr><tr><td>int32x4_t vmovl_high_s16(int16x4_t a)</td><td>a-&gt;Vn,8H</td><td>SSHLL2 Vd,4S,Vn,8H,#0</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>int64x2_t vmovl_high_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>SSHLL2 Vd,2D,Vn,4S,#0</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint16x8_t vmovl_high_u8(uint8x16_t a)</td><td>a-&gt;Vn,16B</td><td>USHLL2 Vd,8H,Vn,16B,#0</td><td>Vd,8H-&gt;result</td><td>A64</td></tr><tr><td>uint32x4_t vmovl_high_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>USHLL2 Vd,4S,Vn,8H,#0</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vmovl_high_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>USHLL2 Vd,2D,Vn,4S,#0</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int8x8_t vqmovn_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>SQXTN Vd,8B,Vn,8H</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vqmovn_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>SQXTN Vd,4H,Vn,4S</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqmovn_s64(int64x2_t a)</td><td>a-&gt;Vn,2D</td><td>SQXTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vqmovn_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>UQXTN Vd,8B,Vn,8H</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vqmovn_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>UQXTN Vd,4H,Vn,4S</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vqmovn_u64(uint64x2_t a)</td><td>a-&gt;Vn,2D</td><td>UQXTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8_t vqmovnh_s16(int16_t a)</td><td>a-&gt;Hn</td><td>SQXTN Bd,Hn</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vqmovns_s32(int32_t a)</td><td>a-&gt;Sn</td><td>SQXTN Hd,Sn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vqmovnd_s64(int64_t a)</td><td>a-&gt;Dn</td><td>SQXTN Sd,Dn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint8_t vqmovnh_u16(uint16_t a)</td><td>a-&gt;Hn</td><td>UQXTN Bd,Hn</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vqmovns_u32(uint32_t a)</td><td>a-&gt;Sn</td><td>UQXTN Hd,Sn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vqmovnd_u64(uint64_t a)</td><td>a-&gt;Dn</td><td>UQXTN Sd,Dn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int8x16_t vqmovn_high_s16(int8x8_t, int16x8_t a)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H</td><td>SQXTN2 Vd,16B,Vn,8H</td><td>Vd,16B-&gt;result</td><td>A64</td></tr><tr><td>int16x8_t vqmovn_high_s32(int16x4_t, int32x4_t a)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S</td><td>SQXTN2 Vd,8H,Vn,4S</td><td>Vd,8H-&gt;result</td><td>A64</td></tr><tr><td>int32x4_t vqmovn_high_s64(int32x2_t, int64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>SQXTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>uint8x16_t vqmovn_high_u16(uint8x8_t, uint16x8_t a)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H</td><td>UQXTN2 Vd,16B,Vn,8H</td><td>Vd,16B-&gt;result</td><td>A64</td></tr><tr><td>uint16x8_t vqmovn_high_u32(uint16x4_t, uint32x4_t a)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S</td><td>UQXTN2 Vd,8H,Vn,4S</td><td>Vd,8H-&gt;result</td><td>A64</td></tr><tr><td>uint32x4_t vqmovn_high_u64(uint32x2_t, uint64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>UQXTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vqmovun_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>SQXTUN Vd,8B,Vn,8H</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vqmovun_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>SQXTUN Vd,4H,Vn,4S</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vqmovun_s64(int64x2_t a)</td><td>a-&gt;Vn,2D</td><td>SQXTUN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8_t vqmovunh_s16(int16_t a)</td><td>a-&gt;Hn</td><td>SQXTUN Bd,Hn</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vqmovunns_s32(int32_t a)</td><td>a-&gt;Sn</td><td>SQXTUN Hd,Sn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vqmovunnd_s64(int64_t a)</td><td>a-&gt;Dn</td><td>SQXTUN Sd,Dn</td><td>Sd-&gt;result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/41/Page/41",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/41/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 41,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              381.0,
              38.0
            ],
            [
              381.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            381.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/41/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 41,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/41/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32x4_t vrdmaq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FRINTA Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>A32/A64</td></tr><tr><td>float64x1_t vrdma_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FRINTA Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vrdmaq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FRINTA Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vrdmi_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FRINTI Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t vrdmiq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FRINTI Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>A32/A64</td></tr><tr><td>float64x1_t vrdmi_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FRINTI Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vrdmiq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FRINTI Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vrdmx_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FRINTX Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t vrdmxq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FRINTX Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>A32/A64</td></tr><tr><td>float64x1_t vrdmx_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FRINTX Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vrdmxq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FRINTX Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int8x8_t vmovn_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>XTN Vd,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vmovn_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>XTN Vd,4H,Vn,4S</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmovn_u64(int64x2_t a)</td><td>a-&gt;Vn,2D</td><td>XTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vmovn_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>XTN Vd,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmovn_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>XTN Vd,4H,Vn,4S</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmovn_u64(uint64x2_t a)</td><td>a-&gt;Vn,2D</td><td>XTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vmovn_high_s16(int8x8_t, int16x8_t a)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H</td><td>XTN2 Vd,16B,Vn,8H</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmovn_high_s32(int16x4_t, int32x4_t a)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S</td><td>XTN2 Vd,8H,Vn,4S</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmovn_high_s64(int32x2_t, int64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>XTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vmovn_high_u16(uint8x8_t, uint16x8_t a)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H</td><td>XTN2 Vd,16B,Vn,8H</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmovn_high_u32(uint16x4_t, uint32x4_t a)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S</td><td>XTN2 Vd,8H,Vn,4S</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmovn_high_u64(uint32x2_t, uint64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>XTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmovl_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>SSHLL Vd,8H,Vn,8B,#0</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmovl_s16(int16x4_t a)</td><td>a-&gt;Vn,4H</td><td>SSHLL Vd,4S,Vn,4H,#0</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmovl_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>SSHLL Vd,2D,Vn,2S,#0</td><td>Vd,2D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmovl_u8(uint8x8_t a)</td><td>a-&gt;Vn,8B</td><td>USHLL Vd,8H,Vn,8B,#0</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmovl_u16(uint16x4_t a)</td><td>a-&gt;Vn,4H</td><td>USHLL Vd,4S,Vn,4H,#0</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmovl_u32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>USHLL Vd,2D,Vn,2S,#0</td><td>Vd,2D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmovl_high_s8(int8x8_t a)</td><td>a-&gt;Vn,16B</td><td>SSHLL2 Vd,8H,Vn,16B,#0</td><td>Vd,8H-&gt;result</td><td>A64</td></tr><tr><td>int32x4_t vmovl_high_s16(int16x4_t a)</td><td>a-&gt;Vn,8H</td><td>SSHLL2 Vd,4S,Vn,8H,#0</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>int64x2_t vmovl_high_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>SSHLL2 Vd,2D,Vn,4S,#0</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>uint16x8_t vmovl_high_u8(uint8x16_t a)</td><td>a-&gt;Vn,16B</td><td>USHLL2 Vd,8H,Vn,16B,#0</td><td>Vd,8H-&gt;result</td><td>A64</td></tr><tr><td>uint32x4_t vmovl_high_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>USHLL2 Vd,4S,Vn,8H,#0</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>uint64x2_t vmovl_high_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>USHLL2 Vd,2D,Vn,4S,#0</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int8x8_t vqmovn_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>SQXTN Vd,8B,Vn,8H</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vqmovn_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>SQXTN Vd,4H,Vn,4S</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqmovn_s64(int64x2_t a)</td><td>a-&gt;Vn,2D</td><td>SQXTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vqmovn_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>UQXTN Vd,8B,Vn,8H</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vqmovn_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>UQXTN Vd,4H,Vn,4S</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vqmovn_u64(uint64x2_t a)</td><td>a-&gt;Vn,2D</td><td>UQXTN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8_t vqmovnh_s16(int16_t a)</td><td>a-&gt;Hn</td><td>SQXTN Bd,Hn</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vqmovns_s32(int32_t a)</td><td>a-&gt;Sn</td><td>SQXTN Hd,Sn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vqmovnd_s64(int64_t a)</td><td>a-&gt;Dn</td><td>SQXTN Sd,Dn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint8_t vqmovnh_u16(uint16_t a)</td><td>a-&gt;Hn</td><td>UQXTN Bd,Hn</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vqmovns_u32(uint32_t a)</td><td>a-&gt;Sn</td><td>UQXTN Hd,Sn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vqmovnd_u64(uint64_t a)</td><td>a-&gt;Dn</td><td>UQXTN Sd,Dn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int8x16_t vqmovn_high_s16(int8x8_t, int16x8_t a)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H</td><td>SQXTN2 Vd,16B,Vn,8H</td><td>Vd,16B-&gt;result</td><td>A64</td></tr><tr><td>int16x8_t vqmovn_high_s32(int16x4_t, int32x4_t a)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S</td><td>SQXTN2 Vd,8H,Vn,4S</td><td>Vd,8H-&gt;result</td><td>A64</td></tr><tr><td>int32x4_t vqmovn_high_s64(int32x2_t, int64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>SQXTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>uint8x16_t vqmovn_high_u16(uint8x8_t, uint16x8_t a)</td><td>r-&gt;Vd,8B<br/>a-&gt;Vn,8H</td><td>UQXTN2 Vd,16B,Vn,8H</td><td>Vd,16B-&gt;result</td><td>A64</td></tr><tr><td>uint16x8_t vqmovn_high_u32(uint16x4_t, uint32x4_t a)</td><td>r-&gt;Vd,4H<br/>a-&gt;Vn,4S</td><td>UQXTN2 Vd,8H,Vn,4S</td><td>Vd,8H-&gt;result</td><td>A64</td></tr><tr><td>uint32x4_t vqmovn_high_u64(uint32x2_t, uint64x2_t a)</td><td>r-&gt;Vd,2S<br/>a-&gt;Vn,2D</td><td>UQXTN2 Vd,4S,Vn,2D</td><td>Vd,4S-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vqmovun_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>SQXTUN Vd,8B,Vn,8H</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vqmovun_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>SQXTUN Vd,4H,Vn,4S</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vqmovun_s64(int64x2_t a)</td><td>a-&gt;Vn,2D</td><td>SQXTUN Vd,2S,Vn,2D</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8_t vqmovunh_s16(int16_t a)</td><td>a-&gt;Hn</td><td>SQXTUN Bd,Hn</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vqmovunns_s32(int32_t a)</td><td>a-&gt;Sn</td><td>SQXTUN Hd,Sn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vqmovunnd_s64(int64_t a)</td><td>a-&gt;Dn</td><td>SQXTUN Sd,Dn</td><td>Sd-&gt;result</td><td>A64</td></tr></tbody></table>",
          "page": 41,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1332.0
            ],
            [
              154.0,
              1332.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1332.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/41/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 41,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/41/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 41,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/41/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 41,
          "polygon": [
            [
              870.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x16_t vqmovun_high_s16(uint8x8_t r, int16x8_t a)</td><td>r -&gt; Vd.8H<br/>a -&gt; Vn.8H</td><td>SQXTUN2 Vd.16B,Vn.8H</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vqmovun_high_s32(uint16x4_t r, int32x4_t a)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S</td><td>SQXTUN2 Vd.8H,Vn.4S</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vqmovun_high_s64(uint32x2_t r, int64x2_t a)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.2D</td><td>SQXTUN2 Vd.4S,Vn.2D</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vmla_lane_s16(int16x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MLA Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmlaq_lane_s16(int16x8_t a, int16x8_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MLA Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmla_lane_s32(int32x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MLA Vd.2S,Vn.2S,Vm.$[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmlaq_lane_s32(int32x4_t a, int32x4_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MLA Vd.4S,Vn.4S,Vm.$[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmla_lane_u16(uint16x4_t a, uint16x4_t b, uint16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MLA Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmlaq_lane_u16(uint16x8_t a, uint16x8_t b, uint16x4_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MLA Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmla_lane_u32(uint32x2_t a, uint32x2_t b, uint32x2_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MLA Vd.2S,Vn.2S,Vm.$[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmlaq_lane_u32(uint32x4_t a, uint32x4_t b, uint32x2_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MLA Vd.4S,Vn.4S,Vm.$[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vmla_lane_f32(float32x2_t a, float32x2_t b, float32x2_t v, const int lane)</td><td>0 &lt;= lane &lt;= 1</td><td>RESULT[i] = a[i] + (b[i] * v[lane])<br/>for i = 0 to 1</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmiaq_lane_f32(float32x4_t a, float32x4_t b, float32x2_t v, const int lane)</td><td>0 &lt;= lane &lt;= 1</td><td>RESULT[i] = a[i] + (b[i] * v[lane])<br/>for i = 0 to 3</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vmia_laneq_s16(int16x4_t a, int16x4_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MLA Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vmiaq_laneq_s16(int16x8_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MLA Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vmia_laneq_s32(int32x2_t a, int32x2_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MLA Vd.2S,Vn.2S,Vm.$[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmiaq_laneq_s32(int32x4_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MLA Vd.4S,Vn.4S,Vm.$[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/42/Page/42",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/42/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 42,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/42/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 42,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/42/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x16_t vqmovun_high_s16(uint8x8_t r, int16x8_t a)</td><td>r -&gt; Vd.8H<br/>a -&gt; Vn.8H</td><td>SQXTUN2 Vd.16B,Vn.8H</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vqmovun_high_s32(uint16x4_t r, int32x4_t a)</td><td>r -&gt; Vd.4H<br/>a -&gt; Vn.4S</td><td>SQXTUN2 Vd.8H,Vn.4S</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vqmovun_high_s64(uint32x2_t r, int64x2_t a)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.2D</td><td>SQXTUN2 Vd.4S,Vn.2D</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vmla_lane_s16(int16x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MLA Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmlaq_lane_s16(int16x8_t a, int16x8_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MLA Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmla_lane_s32(int32x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MLA Vd.2S,Vn.2S,Vm.$[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmlaq_lane_s32(int32x4_t a, int32x4_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MLA Vd.4S,Vn.4S,Vm.$[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmla_lane_u16(uint16x4_t a, uint16x4_t b, uint16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MLA Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmlaq_lane_u16(uint16x8_t a, uint16x8_t b, uint16x4_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MLA Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmla_lane_u32(uint32x2_t a, uint32x2_t b, uint32x2_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MLA Vd.2S,Vn.2S,Vm.$[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmlaq_lane_u32(uint32x4_t a, uint32x4_t b, uint32x2_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MLA Vd.4S,Vn.4S,Vm.$[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vmla_lane_f32(float32x2_t a, float32x2_t b, float32x2_t v, const int lane)</td><td>0 &lt;= lane &lt;= 1</td><td>RESULT[i] = a[i] + (b[i] * v[lane])<br/>for i = 0 to 1</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmiaq_lane_f32(float32x4_t a, float32x4_t b, float32x2_t v, const int lane)</td><td>0 &lt;= lane &lt;= 1</td><td>RESULT[i] = a[i] + (b[i] * v[lane])<br/>for i = 0 to 3</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vmia_laneq_s16(int16x4_t a, int16x4_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MLA Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vmiaq_laneq_s16(int16x8_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MLA Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vmia_laneq_s32(int32x2_t a, int32x2_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MLA Vd.2S,Vn.2S,Vm.$[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmiaq_laneq_s32(int32x4_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MLA Vd.4S,Vn.4S,Vm.$[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 42,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1278.0
            ],
            [
              154.0,
              1278.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1278.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/42/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 42,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1395.0
            ],
            [
              305.0,
              1395.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/42/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 42,
          "polygon": [
            [
              874.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x4_t vmla_lane_u16(uint16x4_t a, uint16x4_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MLA Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vmlaq_lane_u16(uint16x8_t a, uint16x8_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MLA Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vmla_lane_u32(uint32x2_t a, uint32x2_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MLA Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmlaq_lane_u32(uint32x4_t a, uint32x4_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MLA Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmla_lane_f32(float32x2_t a, float32x2_t b, float32x4_t v, const int lane)</td><td>0 &lt;= lane &lt;= 3</td><td>RESULT[i] = a[i] + (b[i] * v[lane])<br/>for i = 0 to 1</td><td>N/A -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlaq_lane_f32(float32x4_t a, float32x4_t b, float32x4_t v, const int lane)</td><td>0 &lt;= lane &lt;= 3</td><td>RESULT[i] = a[i] + (b[i] * v[lane])<br/>for i = 0 to 3</td><td>N/A -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmlal_lane_s16(int32x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SMLAL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmlal_lane_s32(int64x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SMLAL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmlal_lane_u16(uint32x4_t a, uint16x4_t b, uint16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>UMLAL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmlal_lane_u32(uint64x2_t a, uint32x2_t b, uint32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>UMLAL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmlal_high_lane_s16(int32x4_t a, int16x8_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmlal_high_lane_s32(int64x2_t a, int32x4_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmlal_high_lane_u16(uint32x4_t a, uint16x8_t b, uint16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>UMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmlal_high_lane_u32(uint64x2_t a, uint32x4_t b, uint32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>UMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmlal_laneq_s16(int32x4_t a, int16x4_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SMLAL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmlal_laneq_s32(int64x2_t a, int32x2_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SMLAL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/43/Page/43",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/43/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 43,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/43/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 43,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/43/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x4_t vmla_lane_u16(uint16x4_t a, uint16x4_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MLA Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vmlaq_lane_u16(uint16x8_t a, uint16x8_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MLA Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vmla_lane_u32(uint32x2_t a, uint32x2_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MLA Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmlaq_lane_u32(uint32x4_t a, uint32x4_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MLA Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmla_lane_f32(float32x2_t a, float32x2_t b, float32x4_t v, const int lane)</td><td>0 &lt;= lane &lt;= 3</td><td>RESULT[i] = a[i] + (b[i] * v[lane])<br/>for i = 0 to 1</td><td>N/A -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlaq_lane_f32(float32x4_t a, float32x4_t b, float32x4_t v, const int lane)</td><td>0 &lt;= lane &lt;= 3</td><td>RESULT[i] = a[i] + (b[i] * v[lane])<br/>for i = 0 to 3</td><td>N/A -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmlal_lane_s16(int32x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SMLAL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmlal_lane_s32(int64x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SMLAL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmlal_lane_u16(uint32x4_t a, uint16x4_t b, uint16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>UMLAL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmlal_lane_u32(uint64x2_t a, uint32x2_t b, uint32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>UMLAL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmlal_high_lane_s16(int32x4_t a, int16x8_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmlal_high_lane_s32(int64x2_t a, int32x4_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmlal_high_lane_u16(uint32x4_t a, uint16x8_t b, uint16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>UMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmlal_high_lane_u32(uint64x2_t a, uint32x4_t b, uint32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>UMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmlal_laneq_s16(int32x4_t a, int16x4_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SMLAL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmlal_laneq_s32(int64x2_t a, int32x2_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SMLAL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 43,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1337.0
            ],
            [
              154.0,
              1337.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1337.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/43/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 43,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/43/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 43,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/43/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 43,
          "polygon": [
            [
              870.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4_t vmlal_laneq_u16(uint32x4_t a, uint16x4_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>UMLAL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmlal_laneq_u32(uint64x2_t a, uint32x2_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>UMLAL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmlal_high_laneq_s16(int32x4_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmlal_high_laneq_s32(int64x2_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmlal_high_laneq_u16(uint32x4_t a, uint16x8_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>UMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmlal_high_laneq_u32(uint64x2_t a, uint32x4_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>UMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmal_lane_s16(int32x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLAL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmal_lane_s32(int64x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMLAL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vqdmalh_lane_s16(int32_t a, int16_t b, int16x4_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Hn<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLAL Sd,Hn,Vm.H[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmalh_lane_s32(int64_t a, int32_t b, int32x2_t v, const int lane)</td><td>a -&gt; Dd<br/>b -&gt; Sn<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMLAL Dd,Sn,Vm.S[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmal_high_lane_s16(int32x4_t a, int16x8_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmal_high_lane_s32(int64x2_t a, int32x4_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmal_laneq_s16(int32x4_t a, int16x4_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMLAL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmal_laneq_s32(int64x2_t a, int32x2_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLAL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/44/Page/44",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/44/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 44,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/44/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 44,
          "polygon": [
            [
              891.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/44/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4_t vmlal_laneq_u16(uint32x4_t a, uint16x4_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>UMLAL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmlal_laneq_u32(uint64x2_t a, uint32x2_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>UMLAL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmlal_high_laneq_s16(int32x4_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmlal_high_laneq_s32(int64x2_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmlal_high_laneq_u16(uint32x4_t a, uint16x8_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>UMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmlal_high_laneq_u32(uint64x2_t a, uint32x4_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>UMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmal_lane_s16(int32x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLAL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmal_lane_s32(int64x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMLAL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vqdmalh_lane_s16(int32_t a, int16_t b, int16x4_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Hn<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLAL Sd,Hn,Vm.H[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmalh_lane_s32(int64_t a, int32_t b, int32x2_t v, const int lane)</td><td>a -&gt; Dd<br/>b -&gt; Sn<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMLAL Dd,Sn,Vm.S[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmal_high_lane_s16(int32x4_t a, int16x8_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmal_high_lane_s32(int64x2_t a, int32x4_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmal_laneq_s16(int32x4_t a, int16x4_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMLAL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmal_laneq_s32(int64x2_t a, int32x2_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLAL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 44,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1275.0
            ],
            [
              154.0,
              1275.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1275.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/44/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 44,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/44/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 44,
          "polygon": [
            [
              507.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              507.0,
              1395.0
            ]
          ],
          "bbox": [
            507.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/44/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 44,
          "polygon": [
            [
              874.0,
              1395.0
            ],
            [
              988.0,
              1395.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1395.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32_t vqdmllah_lane_s16(int32_t a, int16_t b, int16x8_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Hn<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMLAL Sd,Hn,Vm.H[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmllas_lane_s32(int64_t a, int32_t b, int32x4_t v, const int lane)</td><td>a -&gt; Dd<br/>b -&gt; Sn<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLAL Dd,Sn,Vm.S[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmllah_high_lane_s16(int32x4_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmllah_high_lane_s32(int64x2_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vmlls_lane_s16(int16x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MLS Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmllsq_lane_s16(int16x8_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MLS Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmlls_lane_s32(int32x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MLS Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmllsq_lane_s32(int32x4_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MLS Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmlls_lane_u16(uint16x4_t a, uint16x4_t b, uint16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MLS Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmllsq_lane_u16(uint16x8_t a, uint16x8_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MLS Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmlls_lane_u32(uint32x2_t a, uint32x2_t b, uint32x2_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MLS Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmllsq_lane_u32(uint32x4_t a, uint32x4_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MLS Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vmlls_lane_f32(float32x2_t a, float32x2_t b, float32x2_t v, const int lane)</td><td>0 &lt;= lane &lt;= 1</td><td>RESULT[i] = a[i] - (b[i] * v[lane]) for i = 0 to 1</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmllsq_lane_f32(float32x4_t a, float32x4_t b, float32x2_t v, const int lane)</td><td>0 &lt;= lane &lt;= 1</td><td>RESULT[i] = a[i] - (b[i] * v[lane]) for i = 0 to 3</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vmlls_laneq_s16(int16x4_t a, int16x4_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MLS Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vmllsq_laneq_s16(int16x8_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MLS Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/45/Page/45",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/45/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 45,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/45/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 45,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/45/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32_t vqdmllah_lane_s16(int32_t a, int16_t b, int16x8_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Hn<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMLAL Sd,Hn,Vm.H[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmllas_lane_s32(int64_t a, int32_t b, int32x4_t v, const int lane)</td><td>a -&gt; Dd<br/>b -&gt; Sn<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLAL Dd,Sn,Vm.S[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmllah_high_lane_s16(int32x4_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmllah_high_lane_s32(int64x2_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vmlls_lane_s16(int16x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MLS Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmllsq_lane_s16(int16x8_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MLS Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmlls_lane_s32(int32x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MLS Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmllsq_lane_s32(int32x4_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MLS Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmlls_lane_u16(uint16x4_t a, uint16x4_t b, uint16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MLS Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmllsq_lane_u16(uint16x8_t a, uint16x8_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MLS Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmlls_lane_u32(uint32x2_t a, uint32x2_t b, uint32x2_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MLS Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmllsq_lane_u32(uint32x4_t a, uint32x4_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MLS Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vmlls_lane_f32(float32x2_t a, float32x2_t b, float32x2_t v, const int lane)</td><td>0 &lt;= lane &lt;= 1</td><td>RESULT[i] = a[i] - (b[i] * v[lane]) for i = 0 to 1</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmllsq_lane_f32(float32x4_t a, float32x4_t b, float32x2_t v, const int lane)</td><td>0 &lt;= lane &lt;= 1</td><td>RESULT[i] = a[i] - (b[i] * v[lane]) for i = 0 to 3</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vmlls_laneq_s16(int16x4_t a, int16x4_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MLS Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vmllsq_laneq_s16(int16x8_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MLS Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 45,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1337.0
            ],
            [
              154.0,
              1337.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1337.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/45/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 45,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/45/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 45,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/45/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 45,
          "polygon": [
            [
              870.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x2_t vm1s_laneq_s32(int32x2_t a, int32x2_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MLS Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vm1sq_laneq_s32(int32x4_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MLS Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vm1s_laneq_u16(uint16x4_t a, uint16x4_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MLS Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vm1sq_laneq_u16(uint16x8_t a, uint16x8_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MLS Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vm1s_laneq_u32(uint32x2_t a, uint32x2_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MLS Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vm1sq_laneq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MLS Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vm1s_laneq_f32(float32x2_t a, float32x2_t b, float32x4_t v, const int lane)</td><td>0 &lt;= lane &lt;= 3</td><td>RESULT[i] = a[i] - (b[i] * v[lane]) for i = 0 to 1</td><td>N/A -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vm1sq_laneq_f32(float32x4_t a, float32x4_t b, float32x4_t v, const int lane)</td><td>0 &lt;= lane &lt;= 3</td><td>RESULT[i] = a[i] - (b[i] * v[lane]) for i = 0 to 3</td><td>N/A -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vm1sl_lane_s16(int32x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SMLSL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vm1sl_lane_s32(int64x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SMLSL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vm1sl_lane_u16(uint32x4_t a, uint16x4_t b, uint16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>UMLSL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vm1sl_lane_u32(uint64x2_t a, uint32x2_t b, uint32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>UMLSL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vm1sl_high_lane_s16(int32x4_t a, int16x8_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SMLSL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vm1sl_high_lane_s32(int64x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SMLSL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vm1sl_high_lane_u16(uint32x4_t a, uint16x8_t b, uint16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>UMLSL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vm1sl_high_lane_u32(uint64x2_t a, uint32x2_t b, uint32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>UMLSL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/46/Page/46",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/46/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 46,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/46/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 46,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/46/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x2_t vm1s_laneq_s32(int32x2_t a, int32x2_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MLS Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vm1sq_laneq_s32(int32x4_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MLS Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vm1s_laneq_u16(uint16x4_t a, uint16x4_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MLS Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vm1sq_laneq_u16(uint16x8_t a, uint16x8_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MLS Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vm1s_laneq_u32(uint32x2_t a, uint32x2_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MLS Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vm1sq_laneq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MLS Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vm1s_laneq_f32(float32x2_t a, float32x2_t b, float32x4_t v, const int lane)</td><td>0 &lt;= lane &lt;= 3</td><td>RESULT[i] = a[i] - (b[i] * v[lane]) for i = 0 to 1</td><td>N/A -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vm1sq_laneq_f32(float32x4_t a, float32x4_t b, float32x4_t v, const int lane)</td><td>0 &lt;= lane &lt;= 3</td><td>RESULT[i] = a[i] - (b[i] * v[lane]) for i = 0 to 3</td><td>N/A -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vm1sl_lane_s16(int32x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SMLSL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vm1sl_lane_s32(int64x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SMLSL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vm1sl_lane_u16(uint32x4_t a, uint16x4_t b, uint16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>UMLSL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vm1sl_lane_u32(uint64x2_t a, uint32x2_t b, uint32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>UMLSL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vm1sl_high_lane_s16(int32x4_t a, int16x8_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SMLSL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vm1sl_high_lane_s32(int64x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SMLSL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vm1sl_high_lane_u16(uint32x4_t a, uint16x8_t b, uint16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>UMLSL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vm1sl_high_lane_u32(uint64x2_t a, uint32x2_t b, uint32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>UMLSL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 46,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1339.0
            ],
            [
              153.0,
              1339.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1339.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/46/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 46,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/46/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 46,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              505.0,
              1395.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/46/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 46,
          "polygon": [
            [
              874.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vmisl_laneq_s16(int32x4_t a, int16x4_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SMLSL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmisl_laneq_s32(int64x2_t a, int32x2_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SMLSL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmisl_laneq_u16(uint32x4_t a, uint16x4_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>UMLSL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmisl_laneq_u32(uint64x2_t a, uint32x2_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>UMLSL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmisl_high_laneq_s16(int32x4_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SMLSL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmisl_high_laneq_s32(int64x2_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SMLSL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmisl_high_laneq_u16(uint32x4_t a, uint16x8_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>UMLSL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmisl_high_laneq_u32(uint64x2_t a, uint32x4_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>UMLSL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmisl_lane_s16(int32x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLSL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmisl_lane_s32(int64x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMLSL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vqdmislh_lane_s16(int32_t a, int16_t b, int16x4_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Hn<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLSL Sd,Hn,Vm.H[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmislh_lane_s32(int64_t a, int32_t b, int32x2_t v, const int lane)</td><td>a -&gt; Dd<br/>b -&gt; Sn<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMLSL Dd,Sn,Vm.S[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmisl_high_lane_s16(int32x4_t a, int16x8_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLSL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmisl_high_lane_s32(int64x2_t a, int32x4_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMLSL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/47/Page/47",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/47/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 47,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/47/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 47,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/47/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vmisl_laneq_s16(int32x4_t a, int16x4_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SMLSL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmisl_laneq_s32(int64x2_t a, int32x2_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SMLSL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmisl_laneq_u16(uint32x4_t a, uint16x4_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>UMLSL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmisl_laneq_u32(uint64x2_t a, uint32x2_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>UMLSL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmisl_high_laneq_s16(int32x4_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SMLSL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmisl_high_laneq_s32(int64x2_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SMLSL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmisl_high_laneq_u16(uint32x4_t a, uint16x8_t b, uint16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>UMLSL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmisl_high_laneq_u32(uint64x2_t a, uint32x4_t b, uint32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>UMLSL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmisl_lane_s16(int32x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLSL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmisl_lane_s32(int64x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMLSL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vqdmislh_lane_s16(int32_t a, int16_t b, int16x4_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Hn<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLSL Sd,Hn,Vm.H[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmislh_lane_s32(int64_t a, int32_t b, int32x2_t v, const int lane)</td><td>a -&gt; Dd<br/>b -&gt; Sn<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMLSL Dd,Sn,Vm.S[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmisl_high_lane_s16(int32x4_t a, int16x8_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLSL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmisl_high_lane_s32(int64x2_t a, int32x4_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMLSL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 47,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              990.0,
              111.0
            ],
            [
              990.0,
              1272.0
            ],
            [
              154.0,
              1272.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            990.0,
            1272.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/47/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 47,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/47/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 47,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/47/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 47,
          "polygon": [
            [
              870.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vqdmisl_laneq_s16(int32x4_t a, int16x4_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMLSL<br/>Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmisl_laneq_s32(int64x2_t a, int32x2_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLSL<br/>Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqdmislh_laneq_s16(int32_t a, int16_t b, int16x8_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Hn<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMLSL Sd,Hn,Vm.H[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmislh_laneq_s32(int64_t a, int32_t b, int32x4_t v, const int lane)</td><td>a -&gt; Dd<br/>b -&gt; Sn<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLSL Dd,Sn,Vm.S[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmisl_high_laneq_s16(int32x4_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMLSL2<br/>Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmisl_high_laneq_s32(int64x2_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLSL2<br/>Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vmul_n_s16(int16x4_t a, int16_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.H[0]</td><td>MUL Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmulq_n_s16(int16x8_t a, int16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.H[0]</td><td>MUL Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmul_n_s32(int32x2_t a, int32_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.S[0]</td><td>MUL Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmulq_n_s32(int32x4_t a, int32_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.S[0]</td><td>MUL Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmul_n_u16(uint16x4_t a, uint16_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.H[0]</td><td>MUL Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmulq_n_u16(uint16x8_t a, uint16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.H[0]</td><td>MUL Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmul_n_u32(uint32x2_t a, uint32_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.S[0]</td><td>MUL Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmulq_n_u32(uint32x4_t a, uint32_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.S[0]</td><td>MUL Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vmul_n_f32(float32x2_t a, float32_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.S[0]</td><td>FMUL Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmulq_n_f32(float32x4_t a, float32_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.S[0]</td><td>FMUL Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vmul_n_f64(float64x1_t a, float64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Vm.D[0]</td><td>FMUL Dd,Dn,Vm.D[0]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmulq_n_f64(float64x2_t a, float64_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.D[0]</td><td>FMUL Vd.2D,Vn.2D,Vm.D[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vmul_lane_s16(int16x4_t a, int16x4_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MUL Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmulq_lane_s16(int16x8_t a, int16x4_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MUL Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmul_lane_s32(int32x2_t a, int32x2_t v, const int lane)</td><td>a -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MUL Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmulq_lane_s32(int32x4_t a, int32x2_t v, const int lane)</td><td>a -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MUL Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmul_lane_u16(uint16x4_t a, uint16x4_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MUL Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/48/Page/48",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/48/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 48,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/48/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 48,
          "polygon": [
            [
              890.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              890.0,
              59.0
            ]
          ],
          "bbox": [
            890.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/48/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vqdmisl_laneq_s16(int32x4_t a, int16x4_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMLSL<br/>Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmisl_laneq_s32(int64x2_t a, int32x2_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLSL<br/>Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqdmislh_laneq_s16(int32_t a, int16_t b, int16x8_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Hn<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMLSL Sd,Hn,Vm.H[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmislh_laneq_s32(int64_t a, int32_t b, int32x4_t v, const int lane)</td><td>a -&gt; Dd<br/>b -&gt; Sn<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLSL Dd,Sn,Vm.S[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmisl_high_laneq_s16(int32x4_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMLSL2<br/>Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmisl_high_laneq_s32(int64x2_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMLSL2<br/>Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vmul_n_s16(int16x4_t a, int16_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.H[0]</td><td>MUL Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmulq_n_s16(int16x8_t a, int16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.H[0]</td><td>MUL Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmul_n_s32(int32x2_t a, int32_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.S[0]</td><td>MUL Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmulq_n_s32(int32x4_t a, int32_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.S[0]</td><td>MUL Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmul_n_u16(uint16x4_t a, uint16_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.H[0]</td><td>MUL Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmulq_n_u16(uint16x8_t a, uint16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.H[0]</td><td>MUL Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmul_n_u32(uint32x2_t a, uint32_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.S[0]</td><td>MUL Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmulq_n_u32(uint32x4_t a, uint32_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.S[0]</td><td>MUL Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vmul_n_f32(float32x2_t a, float32_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.S[0]</td><td>FMUL Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmulq_n_f32(float32x4_t a, float32_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.S[0]</td><td>FMUL Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vmul_n_f64(float64x1_t a, float64_t b)</td><td>a -&gt; Dn<br/>b -&gt; Vm.D[0]</td><td>FMUL Dd,Dn,Vm.D[0]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmulq_n_f64(float64x2_t a, float64_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.D[0]</td><td>FMUL Vd.2D,Vn.2D,Vm.D[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vmul_lane_s16(int16x4_t a, int16x4_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MUL Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmulq_lane_s16(int16x8_t a, int16x4_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MUL Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmul_lane_s32(int32x2_t a, int32x2_t v, const int lane)</td><td>a -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MUL Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmulq_lane_s32(int32x4_t a, int32x2_t v, const int lane)</td><td>a -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MUL Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmul_lane_u16(uint16x4_t a, uint16x4_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MUL Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 48,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              990.0,
              111.0
            ],
            [
              990.0,
              1346.0
            ],
            [
              154.0,
              1346.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            990.0,
            1346.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/48/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 48,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/48/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 48,
          "polygon": [
            [
              507.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              507.0,
              1395.0
            ]
          ],
          "bbox": [
            507.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/48/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 48,
          "polygon": [
            [
              872.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              872.0,
              1416.0
            ]
          ],
          "bbox": [
            872.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x8_t vmulq_lane_u16(uint16x8_t a, uint16x4_t v, const int lane)</td><td>a-&gt;Vn.8H<br/>v-&gt;Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MUL Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmul_lane_u32(uint32x2_t a, uint32x2_t v, const int lane)</td><td>a-&gt;Vn.2S<br/>v-&gt;Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MUL Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmulq_lane_u32(uint32x4_t a, uint32x2_t v, const int lane)</td><td>a-&gt;Vn.4S<br/>v-&gt;Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MUL Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vmul_lane_f32(float32x2_t a, float32x2_t v, const int lane)</td><td>a-&gt;Vn.2S<br/>v-&gt;Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMUL Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmulq_lane_f32(float32x4_t a, float32x2_t v, const int lane)</td><td>a-&gt;Vn.4S<br/>v-&gt;Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMUL Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vmul_lane_f64(float64x1_t a, float64x1_t v, const int lane)</td><td>a-&gt;Dn<br/>v-&gt;Vm.1D<br/>lane == 0</td><td>FMUL Dd,Dn,Vm.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmulq_lane_f64(float64x2_t a, float64x1_t v, const int lane)</td><td>a-&gt;Vn.2D<br/>v-&gt;Vm.1D<br/>lane == 0</td><td>FMUL Vd.2D,Vn.2D,Vm.D[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32_t vmuls_lane_f32(float32_t a, float32x2_t v, const int lane)</td><td>a-&gt;Sn<br/>v-&gt;Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMUL Sd,Sn,Vm.S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vmuld_lane_f64(float64_t a, float64x1_t v, const int lane)</td><td>a-&gt;Dn<br/>v-&gt;Vm.1D<br/>lane == 0</td><td>FMUL Dd,Dn,Vm.S[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vmul_laneq_s16(int16x4_t a, int16x8_t v, const int lane)</td><td>a-&gt;Vn.4H<br/>v-&gt;Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MUL Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vmulq_laneq_s16(int16x8_t a, int16x8_t v, const int lane)</td><td>a-&gt;Vn.8H<br/>v-&gt;Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MUL Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vmul_laneq_s32(int32x2_t a, int32x4_t v, const int lane)</td><td>a-&gt;Vn.2S<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MUL Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmulq_laneq_s32(int32x4_t a, int32x4_t v, const int lane)</td><td>a-&gt;Vn.4S<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MUL Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vmul_laneq_u16(uint16x4_t a, uint16x8_t v, const int lane)</td><td>a-&gt;Vn.4H<br/>v-&gt;Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MUL Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vmulq_laneq_u16(uint16x8_t a, uint16x8_t v, const int lane)</td><td>a-&gt;Vn.8H<br/>v-&gt;Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MUL Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vmul_laneq_u32(uint32x2_t a, uint32x4_t v, const int lane)</td><td>a-&gt;Vn.2S<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MUL Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmulq_laneq_u32(uint32x4_t a, uint32x4_t v, const int lane)</td><td>a-&gt;Vn.4S<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MUL Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmul_laneq_f32(float32x2_t a, float32x4_t v, const int lane)</td><td>a-&gt;Vn.2S<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>FMUL Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmulq_laneq_f32(float32x4_t a, float32x4_t v, const int lane)</td><td>a-&gt;Vn.4S<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>FMUL Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/49/Page/49",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/49/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 49,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/49/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 49,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/49/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x8_t vmulq_lane_u16(uint16x8_t a, uint16x4_t v, const int lane)</td><td>a-&gt;Vn.8H<br/>v-&gt;Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>MUL Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmul_lane_u32(uint32x2_t a, uint32x2_t v, const int lane)</td><td>a-&gt;Vn.2S<br/>v-&gt;Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MUL Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmulq_lane_u32(uint32x4_t a, uint32x2_t v, const int lane)</td><td>a-&gt;Vn.4S<br/>v-&gt;Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>MUL Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vmul_lane_f32(float32x2_t a, float32x2_t v, const int lane)</td><td>a-&gt;Vn.2S<br/>v-&gt;Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMUL Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmulq_lane_f32(float32x4_t a, float32x2_t v, const int lane)</td><td>a-&gt;Vn.4S<br/>v-&gt;Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMUL Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vmul_lane_f64(float64x1_t a, float64x1_t v, const int lane)</td><td>a-&gt;Dn<br/>v-&gt;Vm.1D<br/>lane == 0</td><td>FMUL Dd,Dn,Vm.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmulq_lane_f64(float64x2_t a, float64x1_t v, const int lane)</td><td>a-&gt;Vn.2D<br/>v-&gt;Vm.1D<br/>lane == 0</td><td>FMUL Vd.2D,Vn.2D,Vm.D[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32_t vmuls_lane_f32(float32_t a, float32x2_t v, const int lane)</td><td>a-&gt;Sn<br/>v-&gt;Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>FMUL Sd,Sn,Vm.S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vmuld_lane_f64(float64_t a, float64x1_t v, const int lane)</td><td>a-&gt;Dn<br/>v-&gt;Vm.1D<br/>lane == 0</td><td>FMUL Dd,Dn,Vm.S[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vmul_laneq_s16(int16x4_t a, int16x8_t v, const int lane)</td><td>a-&gt;Vn.4H<br/>v-&gt;Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MUL Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vmulq_laneq_s16(int16x8_t a, int16x8_t v, const int lane)</td><td>a-&gt;Vn.8H<br/>v-&gt;Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MUL Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vmul_laneq_s32(int32x2_t a, int32x4_t v, const int lane)</td><td>a-&gt;Vn.2S<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MUL Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmulq_laneq_s32(int32x4_t a, int32x4_t v, const int lane)</td><td>a-&gt;Vn.4S<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MUL Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vmul_laneq_u16(uint16x4_t a, uint16x8_t v, const int lane)</td><td>a-&gt;Vn.4H<br/>v-&gt;Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MUL Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vmulq_laneq_u16(uint16x8_t a, uint16x8_t v, const int lane)</td><td>a-&gt;Vn.8H<br/>v-&gt;Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>MUL Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vmul_laneq_u32(uint32x2_t a, uint32x4_t v, const int lane)</td><td>a-&gt;Vn.2S<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MUL Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmulq_laneq_u32(uint32x4_t a, uint32x4_t v, const int lane)</td><td>a-&gt;Vn.4S<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>MUL Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmul_laneq_f32(float32x2_t a, float32x4_t v, const int lane)</td><td>a-&gt;Vn.2S<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>FMUL Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmulq_laneq_f32(float32x4_t a, float32x4_t v, const int lane)</td><td>a-&gt;Vn.4S<br/>v-&gt;Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>FMUL Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 49,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1326.0
            ],
            [
              154.0,
              1326.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1326.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/49/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 49,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/49/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 49,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/49/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 49,
          "polygon": [
            [
              871.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              871.0,
              1416.0
            ]
          ],
          "bbox": [
            871.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x1_t vmull_lane_f64(float64x1_t a, float64x2_t v, const int lane)</td><td>a -&gt; Vn, V -&gt; Vm, ZD<br/>0 -&gt; lane &lt;- 1</td><td>FMUL Dd, Dn, Vm, D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmullq_lane_f64(float64x2_t a, float64x2_t v, const int lane)</td><td>a -&gt; Vn, ZD<br/>v -&gt; Vm, ZD<br/>0 -&gt; lane &lt;- 1</td><td>FMUL Vd, ZD, Vn, ZD, Vm, D[lane]</td><td>Vd, ZD -&gt; result</td><td>A64</td></tr><tr><td>float32_t vmullq_lane_f32(float32_t a, float32x4_t v, const int lane)</td><td>a -&gt; Sn<br/>v -&gt; Vm, ZS<br/>0 -&gt; lane &lt;- 3</td><td>FMUL Sd, Sn, Vm, S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vmull_lane_f64(float64_t a, float64x2_t v, const int lane)</td><td>a -&gt; Dn<br/>v -&gt; Vm, ZD<br/>0 -&gt; lane &lt;- 1</td><td>FMUL Dd, Dn, Vm, D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmull_n_s16(int32x4_t a, int16_t b)</td><td>a -&gt; Vn, BH<br/>b -&gt; Vm, H[0]</td><td>SMULL Vd, 4S, Vn, 4H, Vm, H[0]</td><td>Vd, 4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmull_n_s32(int32x2_t a, int32_t b)</td><td>a -&gt; Vn, ZS<br/>b -&gt; Vm, S[0]</td><td>SMULL Vd, ZD, Vn, 2S, Vm, S[0]</td><td>Vd, ZD -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmull_n_u32(uint32x4_t a, uint32_t b)</td><td>a -&gt; Vn, BH<br/>b -&gt; Vm, H[0]</td><td>UMULL Vd, 4S, Vn, 4H, Vm, H[0]</td><td>Vd, 4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmull_n_u32(uint32x2_t a, uint32_t b)</td><td>a -&gt; Vn, ZS<br/>b -&gt; Vm, S[0]</td><td>UMULL Vd, ZD, Vn, 2S, Vm, S[0]</td><td>Vd, ZD -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmull_high_n_s16(uint32x4_t a, int16_t b)</td><td>a -&gt; Vn, BH<br/>b -&gt; Vm, H[0]</td><td>SMULL2 Vd, 4S, Vn, 8H, Vm, H[0]</td><td>Vd, 4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmull_high_n_s32(uint32x4_t a, int32_t b)</td><td>a -&gt; Vn, ZS<br/>b -&gt; Vm, S[0]</td><td>SMULL2 Vd, ZD, Vn, 4S, Vm, S[0]</td><td>Vd, ZD -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmull_high_n_u32(uint32x4_t a, uint32_t b)</td><td>a -&gt; Vn, BH<br/>b -&gt; Vm, H[0]</td><td>UMULL2 Vd, 4S, Vn, 8H, Vm, H[0]</td><td>Vd, 4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmull_high_n_u32(uint32x4_t a, uint32_t b)</td><td>a -&gt; Vn, ZS<br/>b -&gt; Vm, S[0]</td><td>UMULL2 Vd, ZD, Vn, 4S, Vm, S[0]</td><td>Vd, ZD -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmull_lane_s16(int16x4_t a, int16x4_t v, const int lane)</td><td>a -&gt; Vn, BH<br/>v -&gt; Vm, 4H<br/>0 -&gt; lane &lt;- 3</td><td>SMULL Vd, 4S, Vn, 4H, Vm, H[lane]</td><td>Vd, 4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmull_lane_s32(int32x2_t a, int32x2_t v, const int lane)</td><td>a -&gt; Vn, ZS<br/>v -&gt; Vm, 2S<br/>0 -&gt; lane &lt;- 1</td><td>SMULL Vd, ZD, Vn, 2S, Vm, S[lane]</td><td>Vd, ZD -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmull_lane_u16(uint16x4_t a, uint16x4_t v, const int lane)</td><td>a -&gt; Vn, BH<br/>v -&gt; Vm, 4H<br/>0 -&gt; lane &lt;- 3</td><td>UMULL Vd, 4S, Vn, 4H, Vm, H[lane]</td><td>Vd, 4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmull_lane_u32(uint32x2_t a, uint32x2_t v, const int lane)</td><td>a -&gt; Vn, ZS<br/>v -&gt; Vm, 2S<br/>0 -&gt; lane &lt;- 1</td><td>UMULL Vd, ZD, Vn, 2S, Vm, S[lane]</td><td>Vd, ZD -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmull_high_lane_s16(int32x8_t a, int16x4_t v, const int lane)</td><td>a -&gt; Vn, BH<br/>v -&gt; Vm, 4H<br/>0 -&gt; lane &lt;- 3</td><td>SMULL2 Vd, 4S, Vn, 8H, Vm, H[lane]</td><td>Vd, 4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmull_high_lane_s32(int32x4_t a, int32x2_t v, const int lane)</td><td>a -&gt; Vn, ZS<br/>v -&gt; Vm, 2S<br/>0 -&gt; lane &lt;- 1</td><td>SMULL2 Vd, ZD, Vn, 4S, Vm, S[lane]</td><td>Vd, ZD -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmull_high_lane_u32(uint16x8_t a, uint16x4_t v, const int lane)</td><td>a -&gt; Vn, BH<br/>v -&gt; Vm, 4H<br/>0 -&gt; lane &lt;- 3</td><td>UMULL2 Vd, 4S, Vn, 8H, Vm, H[lane]</td><td>Vd, 4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmull_high_lane_u32(uint32x4_t a, uint32x2_t v, const int lane)</td><td>a -&gt; Vn, ZS<br/>v -&gt; Vm, 2S<br/>0 -&gt; lane &lt;- 1</td><td>UMULL2 Vd, ZD, Vn, 4S, Vm, S[lane]</td><td>Vd, ZD -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmull_lane_s16(int16x4_t a, int16x8_t v, const int lane)</td><td>a -&gt; Vn, BH<br/>v -&gt; Vm, 8H<br/>0 -&gt; lane &lt;- 7</td><td>SMULL Vd, 4S, Vn, 8H, Vm, H[lane]</td><td>Vd, 4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmull_lane_s32(int32x2_t a, int32x4_t v, const int lane)</td><td>a -&gt; Vn, ZS<br/>v -&gt; Vm, 4S<br/>0 -&gt; lane &lt;- 3</td><td>SMULL Vd, ZD, Vn, 2S, Vm, S[lane]</td><td>Vd, ZD -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/50/Page/50",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/50/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 50,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/50/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 50,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              41.0
            ],
            [
              634.0,
              41.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            687.0,
            41.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/50/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x1_t vmull_lane_f64(float64x1_t a, float64x2_t v, const int lane)</td><td>a -&gt; Vn, V -&gt; Vm, ZD<br/>0 -&gt; lane &lt;- 1</td><td>FMUL Dd, Dn, Vm, D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmullq_lane_f64(float64x2_t a, float64x2_t v, const int lane)</td><td>a -&gt; Vn, ZD<br/>v -&gt; Vm, ZD<br/>0 -&gt; lane &lt;- 1</td><td>FMUL Vd, ZD, Vn, ZD, Vm, D[lane]</td><td>Vd, ZD -&gt; result</td><td>A64</td></tr><tr><td>float32_t vmullq_lane_f32(float32_t a, float32x4_t v, const int lane)</td><td>a -&gt; Sn<br/>v -&gt; Vm, ZS<br/>0 -&gt; lane &lt;- 3</td><td>FMUL Sd, Sn, Vm, S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vmull_lane_f64(float64_t a, float64x2_t v, const int lane)</td><td>a -&gt; Dn<br/>v -&gt; Vm, ZD<br/>0 -&gt; lane &lt;- 1</td><td>FMUL Dd, Dn, Vm, D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmull_n_s16(int32x4_t a, int16_t b)</td><td>a -&gt; Vn, BH<br/>b -&gt; Vm, H[0]</td><td>SMULL Vd, 4S, Vn, 4H, Vm, H[0]</td><td>Vd, 4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmull_n_s32(int32x2_t a, int32_t b)</td><td>a -&gt; Vn, ZS<br/>b -&gt; Vm, S[0]</td><td>SMULL Vd, ZD, Vn, 2S, Vm, S[0]</td><td>Vd, ZD -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmull_n_u32(uint32x4_t a, uint32_t b)</td><td>a -&gt; Vn, BH<br/>b -&gt; Vm, H[0]</td><td>UMULL Vd, 4S, Vn, 4H, Vm, H[0]</td><td>Vd, 4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmull_n_u32(uint32x2_t a, uint32_t b)</td><td>a -&gt; Vn, ZS<br/>b -&gt; Vm, S[0]</td><td>UMULL Vd, ZD, Vn, 2S, Vm, S[0]</td><td>Vd, ZD -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmull_high_n_s16(uint32x4_t a, int16_t b)</td><td>a -&gt; Vn, BH<br/>b -&gt; Vm, H[0]</td><td>SMULL2 Vd, 4S, Vn, 8H, Vm, H[0]</td><td>Vd, 4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmull_high_n_s32(uint32x4_t a, int32_t b)</td><td>a -&gt; Vn, ZS<br/>b -&gt; Vm, S[0]</td><td>SMULL2 Vd, ZD, Vn, 4S, Vm, S[0]</td><td>Vd, ZD -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmull_high_n_u32(uint32x4_t a, uint32_t b)</td><td>a -&gt; Vn, BH<br/>b -&gt; Vm, H[0]</td><td>UMULL2 Vd, 4S, Vn, 8H, Vm, H[0]</td><td>Vd, 4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmull_high_n_u32(uint32x4_t a, uint32_t b)</td><td>a -&gt; Vn, ZS<br/>b -&gt; Vm, S[0]</td><td>UMULL2 Vd, ZD, Vn, 4S, Vm, S[0]</td><td>Vd, ZD -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmull_lane_s16(int16x4_t a, int16x4_t v, const int lane)</td><td>a -&gt; Vn, BH<br/>v -&gt; Vm, 4H<br/>0 -&gt; lane &lt;- 3</td><td>SMULL Vd, 4S, Vn, 4H, Vm, H[lane]</td><td>Vd, 4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmull_lane_s32(int32x2_t a, int32x2_t v, const int lane)</td><td>a -&gt; Vn, ZS<br/>v -&gt; Vm, 2S<br/>0 -&gt; lane &lt;- 1</td><td>SMULL Vd, ZD, Vn, 2S, Vm, S[lane]</td><td>Vd, ZD -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmull_lane_u16(uint16x4_t a, uint16x4_t v, const int lane)</td><td>a -&gt; Vn, BH<br/>v -&gt; Vm, 4H<br/>0 -&gt; lane &lt;- 3</td><td>UMULL Vd, 4S, Vn, 4H, Vm, H[lane]</td><td>Vd, 4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmull_lane_u32(uint32x2_t a, uint32x2_t v, const int lane)</td><td>a -&gt; Vn, ZS<br/>v -&gt; Vm, 2S<br/>0 -&gt; lane &lt;- 1</td><td>UMULL Vd, ZD, Vn, 2S, Vm, S[lane]</td><td>Vd, ZD -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmull_high_lane_s16(int32x8_t a, int16x4_t v, const int lane)</td><td>a -&gt; Vn, BH<br/>v -&gt; Vm, 4H<br/>0 -&gt; lane &lt;- 3</td><td>SMULL2 Vd, 4S, Vn, 8H, Vm, H[lane]</td><td>Vd, 4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmull_high_lane_s32(int32x4_t a, int32x2_t v, const int lane)</td><td>a -&gt; Vn, ZS<br/>v -&gt; Vm, 2S<br/>0 -&gt; lane &lt;- 1</td><td>SMULL2 Vd, ZD, Vn, 4S, Vm, S[lane]</td><td>Vd, ZD -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmull_high_lane_u32(uint16x8_t a, uint16x4_t v, const int lane)</td><td>a -&gt; Vn, BH<br/>v -&gt; Vm, 4H<br/>0 -&gt; lane &lt;- 3</td><td>UMULL2 Vd, 4S, Vn, 8H, Vm, H[lane]</td><td>Vd, 4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmull_high_lane_u32(uint32x4_t a, uint32x2_t v, const int lane)</td><td>a -&gt; Vn, ZS<br/>v -&gt; Vm, 2S<br/>0 -&gt; lane &lt;- 1</td><td>UMULL2 Vd, ZD, Vn, 4S, Vm, S[lane]</td><td>Vd, ZD -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmull_lane_s16(int16x4_t a, int16x8_t v, const int lane)</td><td>a -&gt; Vn, BH<br/>v -&gt; Vm, 8H<br/>0 -&gt; lane &lt;- 7</td><td>SMULL Vd, 4S, Vn, 8H, Vm, H[lane]</td><td>Vd, 4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmull_lane_s32(int32x2_t a, int32x4_t v, const int lane)</td><td>a -&gt; Vn, ZS<br/>v -&gt; Vm, 4S<br/>0 -&gt; lane &lt;- 3</td><td>SMULL Vd, ZD, Vn, 2S, Vm, S[lane]</td><td>Vd, ZD -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 50,
          "polygon": [
            [
              110.0,
              79.0
            ],
            [
              706.0,
              79.0
            ],
            [
              706.0,
              935.0
            ],
            [
              110.0,
              935.0
            ]
          ],
          "bbox": [
            110.0,
            79.0,
            706.0,
            935.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/50/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 50,
          "polygon": [
            [
              217.0,
              962.0
            ],
            [
              597.0,
              962.0
            ],
            [
              597.0,
              977.0
            ],
            [
              217.0,
              977.0
            ]
          ],
          "bbox": [
            217.0,
            962.0,
            597.0,
            977.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/50/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 50,
          "polygon": [
            [
              359.0,
              977.0
            ],
            [
              452.0,
              977.0
            ],
            [
              452.0,
              991.0
            ],
            [
              359.0,
              991.0
            ]
          ],
          "bbox": [
            359.0,
            977.0,
            452.0,
            991.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/50/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 50,
          "polygon": [
            [
              622.0,
              991.0
            ],
            [
              703.0,
              991.0
            ],
            [
              703.0,
              1007.0
            ],
            [
              622.0,
              1007.0
            ]
          ],
          "bbox": [
            622.0,
            991.0,
            703.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4_t vmull_laneq_u16(uint16x4_t a, uint16x8_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>UMULL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmull_laneq_u32(uint32x2_t a, uint32x4_t v, const int lane)</td><td>a -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>UMULL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmull_high_laneq_s16(int16x8_t a, int16x8_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SMULL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmull_high_laneq_s32(int32x4_t a, int32x4_t v, const int lane)</td><td>a -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SMULL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmull_high_laneq_u16(uint16x8_t a, uint16x8_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>UMULL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmull_high_laneq_u32(uint32x4_t a, uint32x4_t v, const int lane)</td><td>a -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>UMULL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmull_n_s16(int16x4_t a, int16_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.H[0]</td><td>SQDMULL Vd.4S,Vn.4H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmull_n_s32(int32x2_t a, int32_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.S[0]</td><td>SQDMULL Vd.2D,Vn.2S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqdmull_high_n_s16(int16x8_t a, int16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.H[0]</td><td>SQDMULL2 Vd.4S,Vn.8H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmull_high_n_s32(int32x4_t a, int32_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.S[0]</td><td>SQDMULL2 Vd.2D,Vn.4S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmull_lane_s16(int16x4_t a, int16x4_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmull_lane_s32(int32x2_t a, int32x2_t v, const int lane)</td><td>a -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMULL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vqdmullh_lane_s16(int16_t a, int16x4_t v, const int lane)</td><td>a -&gt; Hn<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULL Sd,Hn,Vm.H[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmulls_lane_s32(int32_t a, int32x2_t v, const int lane)</td><td>a -&gt; Sn<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMULL Dd,Sn,Vm.S[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmull_high_lane_s16(int16x8_t a, int16x4_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmull_high_lane_s32(int32x4_t a, int32x2_t v, const int lane)</td><td>a -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMULL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmull_laneq_s16(int16x4_t a, int16x8_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMULL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmull_laneq_s32(int32x2_t a, int32x4_t v, const int lane)</td><td>a -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqdmullh_laneq_s16(int16_t a, int16x8_t v, const int lane)</td><td>a -&gt; Hn<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMULL Sd,Hn,Vm.H[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmulls_laneq_s32(int32_t a, int32x4_t v, const int lane)</td><td>a -&gt; Sn<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULL Dd,Sn,Vm.S[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/51/Page/51",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/51/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 51,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              381.0,
              38.0
            ],
            [
              381.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            381.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/51/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 51,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              967.0,
              38.0
            ],
            [
              967.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            967.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/51/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4_t vmull_laneq_u16(uint16x4_t a, uint16x8_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>UMULL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmull_laneq_u32(uint32x2_t a, uint32x4_t v, const int lane)</td><td>a -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>UMULL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vmull_high_laneq_s16(int16x8_t a, int16x8_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SMULL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmull_high_laneq_s32(int32x4_t a, int32x4_t v, const int lane)</td><td>a -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SMULL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmull_high_laneq_u16(uint16x8_t a, uint16x8_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>UMULL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmull_high_laneq_u32(uint32x4_t a, uint32x4_t v, const int lane)</td><td>a -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>UMULL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmull_n_s16(int16x4_t a, int16_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.H[0]</td><td>SQDMULL Vd.4S,Vn.4H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmull_n_s32(int32x2_t a, int32_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.S[0]</td><td>SQDMULL Vd.2D,Vn.2S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqdmull_high_n_s16(int16x8_t a, int16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.H[0]</td><td>SQDMULL2 Vd.4S,Vn.8H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmull_high_n_s32(int32x4_t a, int32_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.S[0]</td><td>SQDMULL2 Vd.2D,Vn.4S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmull_lane_s16(int16x4_t a, int16x4_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmull_lane_s32(int32x2_t a, int32x2_t v, const int lane)</td><td>a -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMULL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vqdmullh_lane_s16(int16_t a, int16x4_t v, const int lane)</td><td>a -&gt; Hn<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULL Sd,Hn,Vm.H[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmulls_lane_s32(int32_t a, int32x2_t v, const int lane)</td><td>a -&gt; Sn<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMULL Dd,Sn,Vm.S[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmull_high_lane_s16(int16x8_t a, int16x4_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULL2 Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmull_high_lane_s32(int32x4_t a, int32x2_t v, const int lane)</td><td>a -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMULL2 Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmull_laneq_s16(int16x4_t a, int16x8_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMULL Vd.4S,Vn.4H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmull_laneq_s32(int32x2_t a, int32x4_t v, const int lane)</td><td>a -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULL Vd.2D,Vn.2S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqdmullh_laneq_s16(int16_t a, int16x8_t v, const int lane)</td><td>a -&gt; Hn<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMULL Sd,Hn,Vm.H[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vqdmulls_laneq_s32(int32_t a, int32x4_t v, const int lane)</td><td>a -&gt; Sn<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULL Dd,Sn,Vm.S[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 51,
          "polygon": [
            [
              156.0,
              111.0
            ],
            [
              990.0,
              111.0
            ],
            [
              990.0,
              1312.0
            ],
            [
              156.0,
              1312.0
            ]
          ],
          "bbox": [
            156.0,
            111.0,
            990.0,
            1312.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/51/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 51,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              838.0,
              1352.0
            ],
            [
              838.0,
              1395.0
            ],
            [
              305.0,
              1395.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            838.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/51/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 51,
          "polygon": [
            [
              871.0,
              1394.0
            ],
            [
              987.0,
              1394.0
            ],
            [
              987.0,
              1416.0
            ],
            [
              871.0,
              1416.0
            ]
          ],
          "bbox": [
            871.0,
            1394.0,
            987.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vqdmull_high_lane_s16(int16x8_t a, int16x8_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMULL2<br/>Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmull_high_laneq_s32(int32x4_t a, int32x4_t v, const int lane)</td><td>a -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULL2<br/>Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqdmulh_n_s16(int16x4_t a, int16_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.H[0]</td><td>SQDMULH Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqdmulhq_n_s16(int16x8_t a, int16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.H[0]</td><td>SQDMULH Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqdmulh_n_s32(int32x2_t a, int32_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.S[0]</td><td>SQDMULH Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqdmulhq_n_s32(int32x4_t a, int32_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.S[0]</td><td>SQDMULH Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vqdmulh_lane_s16(int16x4_t a, int16x4_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULH<br/>Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqdmulhq_lane_s16(int16x8_t a, int16x4_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULH<br/>Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqdmulh_lane_s32(int32x2_t a, int32x2_t v, const int lane)</td><td>a -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMULH<br/>Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqdmulhq_lane_s32(int32x4_t a, int32x2_t v, const int lane)</td><td>a -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMULH<br/>Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16_t vqdmulh_lane_s16(int16_t a, int16x4_t v, const int lane)</td><td>a -&gt; Hn<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULH Hd,Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqdmulhs_lane_s32(int32_t a, int32x2_t v, const int lane)</td><td>a -&gt; Sn<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMULH Sd,Sn,Vm.H[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqdmulh_laneq_s16(int16x4_t a, int16x8_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMULH<br/>Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vqdmulhq_laneq_s16(int16x8_t a, int16x8_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMULH<br/>Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vqdmulh_laneq_s32(int32x2_t a, int32x4_t v, const int lane)</td><td>a -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULH<br/>Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmulhq_laneq_s32(int32x4_t a, int32x4_t v, const int lane)</td><td>a -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULH<br/>Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqdmulh_laneq_s16(int16_t a, int16x8_t v, const int lane)</td><td>a -&gt; Hn<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMULH Hd,Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqdmulhs_laneq_s32(int32_t a, int32x4_t v, const int lane)</td><td>a -&gt; Sn<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULH Sd,Sn,Vm.H[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqrdmulh_n_s16(int16x4_t a, int16_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.H[0]</td><td>SQRDMULH<br/>Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqrdmulhq_n_s16(int16x8_t a, int16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.H[0]</td><td>SQRDMULH<br/>Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqrdmulh_n_s32(int32x2_t a, int32_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.S[0]</td><td>SQRDMULH Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqrdmulhq_n_s32(int32x4_t a, int32_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.S[0]</td><td>SQRDMULH Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/52/Page/52",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/52/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 52,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/52/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 52,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/52/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vqdmull_high_lane_s16(int16x8_t a, int16x8_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMULL2<br/>Vd.4S,Vn.8H,Vm.H[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmull_high_laneq_s32(int32x4_t a, int32x4_t v, const int lane)</td><td>a -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULL2<br/>Vd.2D,Vn.4S,Vm.S[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqdmulh_n_s16(int16x4_t a, int16_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.H[0]</td><td>SQDMULH Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqdmulhq_n_s16(int16x8_t a, int16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.H[0]</td><td>SQDMULH Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqdmulh_n_s32(int32x2_t a, int32_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.S[0]</td><td>SQDMULH Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqdmulhq_n_s32(int32x4_t a, int32_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.S[0]</td><td>SQDMULH Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vqdmulh_lane_s16(int16x4_t a, int16x4_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULH<br/>Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqdmulhq_lane_s16(int16x8_t a, int16x4_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULH<br/>Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqdmulh_lane_s32(int32x2_t a, int32x2_t v, const int lane)</td><td>a -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMULH<br/>Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqdmulhq_lane_s32(int32x4_t a, int32x2_t v, const int lane)</td><td>a -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMULH<br/>Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16_t vqdmulh_lane_s16(int16_t a, int16x4_t v, const int lane)</td><td>a -&gt; Hn<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULH Hd,Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqdmulhs_lane_s32(int32_t a, int32x2_t v, const int lane)</td><td>a -&gt; Sn<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQDMULH Sd,Sn,Vm.H[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqdmulh_laneq_s16(int16x4_t a, int16x8_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMULH<br/>Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vqdmulhq_laneq_s16(int16x8_t a, int16x8_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMULH<br/>Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vqdmulh_laneq_s32(int32x2_t a, int32x4_t v, const int lane)</td><td>a -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULH<br/>Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmulhq_laneq_s32(int32x4_t a, int32x4_t v, const int lane)</td><td>a -&gt; Vn.4S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULH<br/>Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqdmulh_laneq_s16(int16_t a, int16x8_t v, const int lane)</td><td>a -&gt; Hn<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQDMULH Hd,Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqdmulhs_laneq_s32(int32_t a, int32x4_t v, const int lane)</td><td>a -&gt; Sn<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQDMULH Sd,Sn,Vm.H[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqrdmulh_n_s16(int16x4_t a, int16_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.H[0]</td><td>SQRDMULH<br/>Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqrdmulhq_n_s16(int16x8_t a, int16_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.H[0]</td><td>SQRDMULH<br/>Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqrdmulh_n_s32(int32x2_t a, int32_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.S[0]</td><td>SQRDMULH Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqrdmulhq_n_s32(int32x4_t a, int32_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.S[0]</td><td>SQRDMULH Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 52,
          "polygon": [
            [
              156.0,
              111.0
            ],
            [
              990.0,
              111.0
            ],
            [
              990.0,
              1314.0
            ],
            [
              156.0,
              1314.0
            ]
          ],
          "bbox": [
            156.0,
            111.0,
            990.0,
            1314.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/52/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 52,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1395.0
            ],
            [
              305.0,
              1395.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/52/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 52,
          "polygon": [
            [
              870.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x4_t vqrdmulh_lane_s16(int16x4_t a, int16x4_t v, const int lane)</td><td>a-&gt;Vn,4H<br/>v-&gt;Vm,4H<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMULH<br/>Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqrdmulhq_lane_s16(int16x8_t a, int16x4_t v, const int lane)</td><td>a-&gt;Vn,8H<br/>v-&gt;Vm,4H<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMULH<br/>Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqrdmulh_lane_s32(int32x2_t a, int32x2_t v, const int lane)</td><td>a-&gt;Vn,2S<br/>v-&gt;Vm,2S<br/>0 &lt;= lane &lt;= 1</td><td>SQRDMULH<br/>Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqrdmulhq_lane_s32(int32x4_t a, int32x2_t v, const int lane)</td><td>a-&gt;Vn,4S<br/>v-&gt;Vm,2S<br/>0 &lt;= lane &lt;= 1</td><td>SQRDMULH<br/>Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16_t vqrdmulh_lane_s16(int16_t a, int16x4_t v, const int lane)</td><td>a-&gt;Hn<br/>v-&gt;Vm,4H<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMULH Hd,Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqrdmulhs_lane_s32(int32_t a, int32x2_t v, const int lane)</td><td>a-&gt;Sn<br/>v-&gt;Vm,2S<br/>0 &lt;= lane &lt;= 1</td><td>SQRDMULH Sd,Sn,Vm.S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqrdmulh_laneq_s16(int16x4_t a, int16x8_t v, const int lane)</td><td>a-&gt;Vn,4H<br/>v-&gt;Vm,8H<br/>0 &lt;= lane &lt;= 7</td><td>SQRDMULH<br/>Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vqrdmulhq_laneq_s16(int16x8_t a, int16x8_t v, const int lane)</td><td>a-&gt;Vn,8H<br/>v-&gt;Vm,8H<br/>0 &lt;= lane &lt;= 7</td><td>SQRDMULH<br/>Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vqrdmulh_laneq_s32(int32x2_t a, int32x4_t v, const int lane)</td><td>a-&gt;Vn,2S<br/>v-&gt;Vm,4S<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMULH<br/>Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqrdmulhq_laneq_s32(int32x4_t a, int32x4_t v, const int lane)</td><td>a-&gt;Vn,4S<br/>v-&gt;Vm,4S<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMULH<br/>Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqrdmulh_laneq_s16(int16_t a, int16x8_t v, const int lane)</td><td>a-&gt;Hn<br/>v-&gt;Vm,8H<br/>0 &lt;= lane &lt;= 7</td><td>SQRDMULH Hd,Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqrdmulhs_laneq_s32(int32_t a, int32x4_t v, const int lane)</td><td>a-&gt;Sn<br/>v-&gt;Vm,4S<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMULH Sd,Sn,Vm.S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vmla_n_s16(int16x4_t a, int16x4_t b, int16_t c)</td><td>a-&gt;Vd,4H<br/>b-&gt;Vn,4H<br/>c-&gt;Vm,H[0]</td><td>MLA Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmlaq_n_s16(int16x8_t a, int16x8_t b, int16_t c)</td><td>a-&gt;Vd,8H<br/>b-&gt;Vn,8H<br/>c-&gt;Vm,H[0]</td><td>MLA Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmla_n_s32(int32x2_t a, int32x2_t b, int32_t c)</td><td>a-&gt;Vd,2S<br/>b-&gt;Vn,2S<br/>c-&gt;Vm,S[0]</td><td>MLA Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmlaq_n_s32(int32x4_t a, int32x4_t b, int32_t c)</td><td>a-&gt;Vd,4S<br/>b-&gt;Vn,4S<br/>c-&gt;Vm,S[0]</td><td>MLA Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmla_n_u16(uint16x4_t a, uint16x4_t b, uint16_t c)</td><td>a-&gt;Vd,4H<br/>b-&gt;Vn,4H<br/>c-&gt;Vm,H[0]</td><td>MLA Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmlaq_n_u16(uint16x8_t a, uint16x8_t b, uint16_t c)</td><td>a-&gt;Vd,8H<br/>b-&gt;Vn,8H<br/>c-&gt;Vm,H[0]</td><td>MLA Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmla_n_u32(uint32x2_t a, uint32x2_t b, uint32_t c)</td><td>a-&gt;Vd,2S<br/>b-&gt;Vn,2S<br/>c-&gt;Vm,S[0]</td><td>MLA Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmlaq_n_u32(uint32x4_t a, uint32x4_t b, uint32_t c)</td><td>a-&gt;Vd,4S<br/>b-&gt;Vn,4S<br/>c-&gt;Vm,S[0]</td><td>MLA Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/53/Page/53",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/53/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 53,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/53/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 53,
          "polygon": [
            [
              890.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              890.0,
              59.0
            ]
          ],
          "bbox": [
            890.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/53/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x4_t vqrdmulh_lane_s16(int16x4_t a, int16x4_t v, const int lane)</td><td>a-&gt;Vn,4H<br/>v-&gt;Vm,4H<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMULH<br/>Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqrdmulhq_lane_s16(int16x8_t a, int16x4_t v, const int lane)</td><td>a-&gt;Vn,8H<br/>v-&gt;Vm,4H<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMULH<br/>Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqrdmulh_lane_s32(int32x2_t a, int32x2_t v, const int lane)</td><td>a-&gt;Vn,2S<br/>v-&gt;Vm,2S<br/>0 &lt;= lane &lt;= 1</td><td>SQRDMULH<br/>Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqrdmulhq_lane_s32(int32x4_t a, int32x2_t v, const int lane)</td><td>a-&gt;Vn,4S<br/>v-&gt;Vm,2S<br/>0 &lt;= lane &lt;= 1</td><td>SQRDMULH<br/>Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16_t vqrdmulh_lane_s16(int16_t a, int16x4_t v, const int lane)</td><td>a-&gt;Hn<br/>v-&gt;Vm,4H<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMULH Hd,Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqrdmulhs_lane_s32(int32_t a, int32x2_t v, const int lane)</td><td>a-&gt;Sn<br/>v-&gt;Vm,2S<br/>0 &lt;= lane &lt;= 1</td><td>SQRDMULH Sd,Sn,Vm.S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqrdmulh_laneq_s16(int16x4_t a, int16x8_t v, const int lane)</td><td>a-&gt;Vn,4H<br/>v-&gt;Vm,8H<br/>0 &lt;= lane &lt;= 7</td><td>SQRDMULH<br/>Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vqrdmulhq_laneq_s16(int16x8_t a, int16x8_t v, const int lane)</td><td>a-&gt;Vn,8H<br/>v-&gt;Vm,8H<br/>0 &lt;= lane &lt;= 7</td><td>SQRDMULH<br/>Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vqrdmulh_laneq_s32(int32x2_t a, int32x4_t v, const int lane)</td><td>a-&gt;Vn,2S<br/>v-&gt;Vm,4S<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMULH<br/>Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqrdmulhq_laneq_s32(int32x4_t a, int32x4_t v, const int lane)</td><td>a-&gt;Vn,4S<br/>v-&gt;Vm,4S<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMULH<br/>Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int16_t vqrdmulh_laneq_s16(int16_t a, int16x8_t v, const int lane)</td><td>a-&gt;Hn<br/>v-&gt;Vm,8H<br/>0 &lt;= lane &lt;= 7</td><td>SQRDMULH Hd,Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vqrdmulhs_laneq_s32(int32_t a, int32x4_t v, const int lane)</td><td>a-&gt;Sn<br/>v-&gt;Vm,4S<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMULH Sd,Sn,Vm.S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vmla_n_s16(int16x4_t a, int16x4_t b, int16_t c)</td><td>a-&gt;Vd,4H<br/>b-&gt;Vn,4H<br/>c-&gt;Vm,H[0]</td><td>MLA Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmlaq_n_s16(int16x8_t a, int16x8_t b, int16_t c)</td><td>a-&gt;Vd,8H<br/>b-&gt;Vn,8H<br/>c-&gt;Vm,H[0]</td><td>MLA Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmla_n_s32(int32x2_t a, int32x2_t b, int32_t c)</td><td>a-&gt;Vd,2S<br/>b-&gt;Vn,2S<br/>c-&gt;Vm,S[0]</td><td>MLA Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmlaq_n_s32(int32x4_t a, int32x4_t b, int32_t c)</td><td>a-&gt;Vd,4S<br/>b-&gt;Vn,4S<br/>c-&gt;Vm,S[0]</td><td>MLA Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmla_n_u16(uint16x4_t a, uint16x4_t b, uint16_t c)</td><td>a-&gt;Vd,4H<br/>b-&gt;Vn,4H<br/>c-&gt;Vm,H[0]</td><td>MLA Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmlaq_n_u16(uint16x8_t a, uint16x8_t b, uint16_t c)</td><td>a-&gt;Vd,8H<br/>b-&gt;Vn,8H<br/>c-&gt;Vm,H[0]</td><td>MLA Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmla_n_u32(uint32x2_t a, uint32x2_t b, uint32_t c)</td><td>a-&gt;Vd,2S<br/>b-&gt;Vn,2S<br/>c-&gt;Vm,S[0]</td><td>MLA Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmlaq_n_u32(uint32x4_t a, uint32x4_t b, uint32_t c)</td><td>a-&gt;Vd,4S<br/>b-&gt;Vn,4S<br/>c-&gt;Vm,S[0]</td><td>MLA Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 53,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              990.0,
              111.0
            ],
            [
              990.0,
              1311.0
            ],
            [
              154.0,
              1311.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            990.0,
            1311.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/53/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 53,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1395.0
            ],
            [
              305.0,
              1395.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/53/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 53,
          "polygon": [
            [
              872.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1415.0
            ],
            [
              872.0,
              1415.0
            ]
          ],
          "bbox": [
            872.0,
            1394.0,
            988.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32x2_t vmul_n_f32(float32x2_t a, float32x2_t b, float32_t c)</td><td>a-&gt;N/A<br/>b-&gt;N/A<br/>c-&gt;N/A</td><td>RESULT[i] = a[i] + (b[i] * c) for i = 0 to 1</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmulq_n_f32(float32x4_t a, float32x4_t b, float32_t c)</td><td>a-&gt;N/A<br/>b-&gt;N/A<br/>c-&gt;N/A</td><td>RESULT[i] = a[i] + (b[i] * c) for i = 0 to 3</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmul_n_s16(int32x4_t a, int16x4_t b, int16_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4H<br/>c-&gt;Vn.H[0]</td><td>SMLAL Vd.4S,Vn.4H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmul_n_s32(int64x2_t a, int32x2_t b, int32_t c)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2S<br/>c-&gt;Vn.S[0]</td><td>SMLAL Vd.2D,Vn.2S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmul_n_u16(uint32x4_t a, uint16x4_t b, uint16_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4H<br/>c-&gt;Vn.H[0]</td><td>UMLAL Vd.4S,Vn.4H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmul_n_u32(uint64x2_t a, uint32x2_t b, uint32_t c)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2S<br/>c-&gt;Vn.S[0]</td><td>UMLAL Vd.2D,Vn.2S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmul_high_n_s16(int32x4_t a, int16x8_t b, int16_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.8H<br/>c-&gt;Vn.H[0]</td><td>SMLAL2 Vd.4S,Vn.8H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmul_high_n_s32(int64x2_t a, int32x4_t b, int32_t c)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.4S<br/>c-&gt;Vn.S[0]</td><td>SMLAL2 Vd.2D,Vn.4S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmul_high_n_u16(uint32x4_t a, uint16x8_t b, uint16_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.8H<br/>c-&gt;Vn.H[0]</td><td>UMLAL2 Vd.4S,Vn.8H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmul_high_n_u32(uint64x2_t a, uint32x4_t b, uint32_t c)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.4S<br/>c-&gt;Vn.S[0]</td><td>UMLAL2 Vd.2D,Vn.4S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmul_n_s16(int32x4_t a, int16x4_t b, int16_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4H<br/>c-&gt;Vn.H[0]</td><td>SQDMLAL Vd.4S,Vn.4H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmul_n_s32(int64x2_t a, int32x2_t b, int32_t c)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2S<br/>c-&gt;Vn.S[0]</td><td>SQDMLAL Vd.2D,Vn.2S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqdmul_high_n_s16(int32x4_t a, int16x8_t b, int16_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.8H<br/>c-&gt;Vn.H[0]</td><td>SQDMLAL2 Vd.4S,Vn.8H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmul_high_n_s32(int64x2_t a, int32x4_t b, int32_t c)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.4S<br/>c-&gt;Vn.S[0]</td><td>SQDMLAL2 Vd.2D,Vn.4S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vmuls_n_s16(int16x4_t a, int16x4_t b, int16_t c)</td><td>a-&gt;Vd.4H<br/>b-&gt;Vn.4H<br/>c-&gt;Vn.H[0]</td><td>MLS Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmlsq_n_s16(int16x8_t a, int16x8_t b, int16_t c)</td><td>a-&gt;Vd.8H<br/>b-&gt;Vn.8H<br/>c-&gt;Vn.H[0]</td><td>MLS Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmuls_n_s32(int32x2_t a, int32x2_t b, int32_t c)</td><td>a-&gt;Vd.2S<br/>b-&gt;Vn.2S<br/>c-&gt;Vn.S[0]</td><td>MLS Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmlsq_n_s32(int32x4_t a, int32x4_t b, int32_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4S<br/>c-&gt;Vn.S[0]</td><td>MLS Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmuls_n_u16(uint16x4_t a, uint16x4_t b, uint16_t c)</td><td>a-&gt;Vd.4H<br/>b-&gt;Vn.4H<br/>c-&gt;Vn.H[0]</td><td>MLS Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmlsq_n_u16(uint16x8_t a, uint16x8_t b, uint16_t c)</td><td>a-&gt;Vd.8H<br/>b-&gt;Vn.8H<br/>c-&gt;Vn.H[0]</td><td>MLS Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmuls_n_u32(uint32x2_t a, uint32x2_t b, uint32_t c)</td><td>a-&gt;Vd.2S<br/>b-&gt;Vn.2S<br/>c-&gt;Vn.S[0]</td><td>MLS Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmlsq_n_u32(uint32x4_t a, uint32x4_t b, uint32_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4S<br/>c-&gt;Vn.S[0]</td><td>MLS Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vmul_n_f32(float32x2_t a, float32x2_t b, float32_t c)</td><td>a-&gt;N/A<br/>b-&gt;N/A<br/>c-&gt;N/A</td><td>RESULT[i] = a[i] - (b[i] * c) for i = 0 to 1</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmulq_n_f32(float32x4_t a, float32x4_t b, float32_t c)</td><td>a-&gt;N/A<br/>b-&gt;N/A<br/>c-&gt;N/A</td><td>RESULT[i] = a[i] - (b[i] * c) for i = 0 to 3</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/54/Page/54",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/54/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 54,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              154.0,
              57.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/54/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 54,
          "polygon": [
            [
              893.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              893.0,
              57.0
            ]
          ],
          "bbox": [
            893.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/54/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32x2_t vmul_n_f32(float32x2_t a, float32x2_t b, float32_t c)</td><td>a-&gt;N/A<br/>b-&gt;N/A<br/>c-&gt;N/A</td><td>RESULT[i] = a[i] + (b[i] * c) for i = 0 to 1</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmulq_n_f32(float32x4_t a, float32x4_t b, float32_t c)</td><td>a-&gt;N/A<br/>b-&gt;N/A<br/>c-&gt;N/A</td><td>RESULT[i] = a[i] + (b[i] * c) for i = 0 to 3</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmul_n_s16(int32x4_t a, int16x4_t b, int16_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4H<br/>c-&gt;Vn.H[0]</td><td>SMLAL Vd.4S,Vn.4H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmul_n_s32(int64x2_t a, int32x2_t b, int32_t c)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2S<br/>c-&gt;Vn.S[0]</td><td>SMLAL Vd.2D,Vn.2S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmul_n_u16(uint32x4_t a, uint16x4_t b, uint16_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4H<br/>c-&gt;Vn.H[0]</td><td>UMLAL Vd.4S,Vn.4H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmul_n_u32(uint64x2_t a, uint32x2_t b, uint32_t c)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2S<br/>c-&gt;Vn.S[0]</td><td>UMLAL Vd.2D,Vn.2S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmul_high_n_s16(int32x4_t a, int16x8_t b, int16_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.8H<br/>c-&gt;Vn.H[0]</td><td>SMLAL2 Vd.4S,Vn.8H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmul_high_n_s32(int64x2_t a, int32x4_t b, int32_t c)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.4S<br/>c-&gt;Vn.S[0]</td><td>SMLAL2 Vd.2D,Vn.4S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmul_high_n_u16(uint32x4_t a, uint16x8_t b, uint16_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.8H<br/>c-&gt;Vn.H[0]</td><td>UMLAL2 Vd.4S,Vn.8H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmul_high_n_u32(uint64x2_t a, uint32x4_t b, uint32_t c)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.4S<br/>c-&gt;Vn.S[0]</td><td>UMLAL2 Vd.2D,Vn.4S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmul_n_s16(int32x4_t a, int16x4_t b, int16_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4H<br/>c-&gt;Vn.H[0]</td><td>SQDMLAL Vd.4S,Vn.4H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmul_n_s32(int64x2_t a, int32x2_t b, int32_t c)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.2S<br/>c-&gt;Vn.S[0]</td><td>SQDMLAL Vd.2D,Vn.2S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqdmul_high_n_s16(int32x4_t a, int16x8_t b, int16_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.8H<br/>c-&gt;Vn.H[0]</td><td>SQDMLAL2 Vd.4S,Vn.8H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmul_high_n_s32(int64x2_t a, int32x4_t b, int32_t c)</td><td>a-&gt;Vd.2D<br/>b-&gt;Vn.4S<br/>c-&gt;Vn.S[0]</td><td>SQDMLAL2 Vd.2D,Vn.4S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vmuls_n_s16(int16x4_t a, int16x4_t b, int16_t c)</td><td>a-&gt;Vd.4H<br/>b-&gt;Vn.4H<br/>c-&gt;Vn.H[0]</td><td>MLS Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmlsq_n_s16(int16x8_t a, int16x8_t b, int16_t c)</td><td>a-&gt;Vd.8H<br/>b-&gt;Vn.8H<br/>c-&gt;Vn.H[0]</td><td>MLS Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmuls_n_s32(int32x2_t a, int32x2_t b, int32_t c)</td><td>a-&gt;Vd.2S<br/>b-&gt;Vn.2S<br/>c-&gt;Vn.S[0]</td><td>MLS Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmlsq_n_s32(int32x4_t a, int32x4_t b, int32_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4S<br/>c-&gt;Vn.S[0]</td><td>MLS Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmuls_n_u16(uint16x4_t a, uint16x4_t b, uint16_t c)</td><td>a-&gt;Vd.4H<br/>b-&gt;Vn.4H<br/>c-&gt;Vn.H[0]</td><td>MLS Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmlsq_n_u16(uint16x8_t a, uint16x8_t b, uint16_t c)</td><td>a-&gt;Vd.8H<br/>b-&gt;Vn.8H<br/>c-&gt;Vn.H[0]</td><td>MLS Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmuls_n_u32(uint32x2_t a, uint32x2_t b, uint32_t c)</td><td>a-&gt;Vd.2S<br/>b-&gt;Vn.2S<br/>c-&gt;Vn.S[0]</td><td>MLS Vd.2S,Vn.2S,Vm.S[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmlsq_n_u32(uint32x4_t a, uint32x4_t b, uint32_t c)</td><td>a-&gt;Vd.4S<br/>b-&gt;Vn.4S<br/>c-&gt;Vn.S[0]</td><td>MLS Vd.4S,Vn.4S,Vm.S[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vmul_n_f32(float32x2_t a, float32x2_t b, float32_t c)</td><td>a-&gt;N/A<br/>b-&gt;N/A<br/>c-&gt;N/A</td><td>RESULT[i] = a[i] - (b[i] * c) for i = 0 to 1</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmulq_n_f32(float32x4_t a, float32x4_t b, float32_t c)</td><td>a-&gt;N/A<br/>b-&gt;N/A<br/>c-&gt;N/A</td><td>RESULT[i] = a[i] - (b[i] * c) for i = 0 to 3</td><td>N/A -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 54,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1317.0
            ],
            [
              154.0,
              1317.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1317.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/54/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 54,
          "polygon": [
            [
              304.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/54/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 54,
          "polygon": [
            [
              506.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1376.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/54/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 54,
          "polygon": [
            [
              875.0,
              1395.0
            ],
            [
              988.0,
              1395.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              875.0,
              1416.0
            ]
          ],
          "bbox": [
            875.0,
            1395.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vmvsl_n_s16(int32x4_t a, int16x4_t b, int16_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.H[0]</td><td>SMLSL Vd.4S,Vn.4H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmvsl_n_s32(int64x2_t a, int32x2_t b, int32_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.S[0]</td><td>SMLSL Vd.2D,Vn.2S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmvsl_n_u16(uint32x4_t a, uint16x4_t b, uint16_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.H[0]</td><td>UMLSL Vd.4S,Vn.4H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmvsl_n_u32(uint64x2_t a, uint32x2_t b, uint32_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.S[0]</td><td>UMLSL Vd.2D,Vn.2S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmvsl_high_n_s16(int32x4_t a, int16x8_t b, int16_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.H[0]</td><td>SMLSL2 Vd.4S,Vn.8H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmvsl_high_n_s32(int64x2_t a, int32x4_t b, int32_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.S[0]</td><td>SMLSL2 Vd.2D,Vn.4S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmvsl_high_n_u16(uint32x4_t a, uint16x8_t b, uint16_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.H[0]</td><td>UMLSL2 Vd.4S,Vn.8H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmvsl_high_n_u32(uint64x2_t a, uint32x4_t b, uint32_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.S[0]</td><td>UMLSL2 Vd.2D,Vn.4S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmisl_n_s16(int32x4_t a, int16x4_t b, int16_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.H[0]</td><td>SQDMISL Vd.4S,Vn.4H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmisl_n_s32(int64x2_t a, int32x2_t b, int32_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.S[0]</td><td>SQDMISL Vd.2D,Vn.2S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqdmisl_high_n_s16(int32x4_t a, int16x8_t b, int16_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.H[0]</td><td>SQDMISL2 Vd.4S,Vn.8H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmisl_high_n_s32(int64x2_t a, int32x4_t b, int32_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.S[0]</td><td>SQDMISL2 Vd.2D,Vn.4S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vabs_s8(int8x8_t a)</td><td>a -&gt; Vn.8B</td><td>ABS Vd.8B,Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t tvabsq_s8(int8x16_t a)</td><td>a -&gt; Vn.16B</td><td>ABS Vd.16B,Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vabs_s16(int16x4_t a)</td><td>a -&gt; Vn.4H</td><td>ABS Vd.4H,Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t tvabsq_s16(int16x8_t a)</td><td>a -&gt; Vn.8H</td><td>ABS Vd.8H,Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vabs_s32(int32x2_t a)</td><td>a -&gt; Vn.2S</td><td>ABS Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t tvabsq_s32(int32x4_t a)</td><td>a -&gt; Vn.4S</td><td>ABS Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vabs_f32(float32x2_t a)</td><td>a -&gt; Vn.2S</td><td>FABS Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t tvabsq_f32(float32x4_t a)</td><td>a -&gt; Vn.4S</td><td>FABS Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vabs_s64(int64x1_t a)</td><td>a -&gt; Dn</td><td>ABS Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vabsd_s64(int64_t a)</td><td>a -&gt; Dn</td><td>ABS Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t tvabsq_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>ABS Vd.2D,Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vabsq_f64(float64x1_t a)</td><td>a -&gt; Dn</td><td>FABS Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t tvabsq_f64(float64x2_t a)</td><td>a -&gt; Vn.2D</td><td>FABS Vd.2D,Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqabs_s8(int8x8_t a)</td><td>a -&gt; Vn.8B</td><td>SQABS Vd.8B,Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t tvqabsq_s8(int8x16_t a)</td><td>a -&gt; Vn.16B</td><td>SQABS Vd.16B,Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t tvqabs_s16(int16x4_t a)</td><td>a -&gt; Vn.4H</td><td>SQABS Vd.4H,Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t tvqabsq_s16(int16x8_t a)</td><td>a -&gt; Vn.8H</td><td>SQABS Vd.8H,Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t tvqabs_s32(int32x2_t a)</td><td>a -&gt; Vn.2S</td><td>SQABS Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t tvqabsq_s32(int32x4_t a)</td><td>a -&gt; Vn.4S</td><td>SQABS Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t tvqabsq_s64(int64x1_t a)</td><td>a -&gt; Dn</td><td>SQABS Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t tvqabsq_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>SQABS Vd.2D,Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8_t tvqabsb_s8(int8_t a)</td><td>a -&gt; Bn</td><td>SQABS Bd,Bn</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t tvqabsh_s16(int16_t a)</td><td>a -&gt; Hn</td><td>SQABS Hd,Hn</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t tvqabbs_s32(int32_t a)</td><td>a -&gt; Sn</td><td>SQABS Sd,Sn</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t tvqabbsd_s64(int64_t a)</td><td>a -&gt; Dn</td><td>SQABS Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t tvneg_s8(int8x8_t a)</td><td>a -&gt; Vn.8B</td><td>NEG Vd.8B,Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t tvnegq_s8(int8x16_t a)</td><td>a -&gt; Vn.16B</td><td>NEG Vd.16B,Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t tvneg_s16(int16x4_t a)</td><td>a -&gt; Vn.4H</td><td>NEG Vd.4H,Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t tvnegq_s16(int16x8_t a)</td><td>a -&gt; Vn.8H</td><td>NEG Vd.8H,Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t tvneg_s32(int32x2_t a)</td><td>a -&gt; Vn.2S</td><td>NEG Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t tvnegq_s32(int32x4_t a)</td><td>a -&gt; Vn.4S</td><td>NEG Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t tvneg_f32(float32x2_t a)</td><td>a -&gt; Vn.2S</td><td>FNEG Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t tvnegq_f32(float32x4_t a)</td><td>a -&gt; Vn.4S</td><td>FNEG Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/55/Page/55",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/55/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 55,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/55/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 55,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/55/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vmvsl_n_s16(int32x4_t a, int16x4_t b, int16_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.H[0]</td><td>SMLSL Vd.4S,Vn.4H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmvsl_n_s32(int64x2_t a, int32x2_t b, int32_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.S[0]</td><td>SMLSL Vd.2D,Vn.2S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmvsl_n_u16(uint32x4_t a, uint16x4_t b, uint16_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.H[0]</td><td>UMLSL Vd.4S,Vn.4H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmvsl_n_u32(uint64x2_t a, uint32x2_t b, uint32_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.S[0]</td><td>UMLSL Vd.2D,Vn.2S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmvsl_high_n_s16(int32x4_t a, int16x8_t b, int16_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.H[0]</td><td>SMLSL2 Vd.4S,Vn.8H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vmvsl_high_n_s32(int64x2_t a, int32x4_t b, int32_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.S[0]</td><td>SMLSL2 Vd.2D,Vn.4S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vmvsl_high_n_u16(uint32x4_t a, uint16x8_t b, uint16_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.H[0]</td><td>UMLSL2 Vd.4S,Vn.8H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vmvsl_high_n_u32(uint64x2_t a, uint32x4_t b, uint32_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.S[0]</td><td>UMLSL2 Vd.2D,Vn.4S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqdmisl_n_s16(int32x4_t a, int16x4_t b, int16_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.H[0]</td><td>SQDMISL Vd.4S,Vn.4H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vqdmisl_n_s32(int64x2_t a, int32x2_t b, int32_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.S[0]</td><td>SQDMISL Vd.2D,Vn.2S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqdmisl_high_n_s16(int32x4_t a, int16x8_t b, int16_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.H[0]</td><td>SQDMISL2 Vd.4S,Vn.8H,Vm.H[0]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vqdmisl_high_n_s32(int64x2_t a, int32x4_t b, int32_t c)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.S[0]</td><td>SQDMISL2 Vd.2D,Vn.4S,Vm.S[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vabs_s8(int8x8_t a)</td><td>a -&gt; Vn.8B</td><td>ABS Vd.8B,Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t tvabsq_s8(int8x16_t a)</td><td>a -&gt; Vn.16B</td><td>ABS Vd.16B,Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vabs_s16(int16x4_t a)</td><td>a -&gt; Vn.4H</td><td>ABS Vd.4H,Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t tvabsq_s16(int16x8_t a)</td><td>a -&gt; Vn.8H</td><td>ABS Vd.8H,Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vabs_s32(int32x2_t a)</td><td>a -&gt; Vn.2S</td><td>ABS Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t tvabsq_s32(int32x4_t a)</td><td>a -&gt; Vn.4S</td><td>ABS Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vabs_f32(float32x2_t a)</td><td>a -&gt; Vn.2S</td><td>FABS Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t tvabsq_f32(float32x4_t a)</td><td>a -&gt; Vn.4S</td><td>FABS Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vabs_s64(int64x1_t a)</td><td>a -&gt; Dn</td><td>ABS Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vabsd_s64(int64_t a)</td><td>a -&gt; Dn</td><td>ABS Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t tvabsq_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>ABS Vd.2D,Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vabsq_f64(float64x1_t a)</td><td>a -&gt; Dn</td><td>FABS Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t tvabsq_f64(float64x2_t a)</td><td>a -&gt; Vn.2D</td><td>FABS Vd.2D,Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqabs_s8(int8x8_t a)</td><td>a -&gt; Vn.8B</td><td>SQABS Vd.8B,Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t tvqabsq_s8(int8x16_t a)</td><td>a -&gt; Vn.16B</td><td>SQABS Vd.16B,Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t tvqabs_s16(int16x4_t a)</td><td>a -&gt; Vn.4H</td><td>SQABS Vd.4H,Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t tvqabsq_s16(int16x8_t a)</td><td>a -&gt; Vn.8H</td><td>SQABS Vd.8H,Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t tvqabs_s32(int32x2_t a)</td><td>a -&gt; Vn.2S</td><td>SQABS Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t tvqabsq_s32(int32x4_t a)</td><td>a -&gt; Vn.4S</td><td>SQABS Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t tvqabsq_s64(int64x1_t a)</td><td>a -&gt; Dn</td><td>SQABS Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t tvqabsq_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>SQABS Vd.2D,Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8_t tvqabsb_s8(int8_t a)</td><td>a -&gt; Bn</td><td>SQABS Bd,Bn</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t tvqabsh_s16(int16_t a)</td><td>a -&gt; Hn</td><td>SQABS Hd,Hn</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t tvqabbs_s32(int32_t a)</td><td>a -&gt; Sn</td><td>SQABS Sd,Sn</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t tvqabbsd_s64(int64_t a)</td><td>a -&gt; Dn</td><td>SQABS Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t tvneg_s8(int8x8_t a)</td><td>a -&gt; Vn.8B</td><td>NEG Vd.8B,Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t tvnegq_s8(int8x16_t a)</td><td>a -&gt; Vn.16B</td><td>NEG Vd.16B,Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t tvneg_s16(int16x4_t a)</td><td>a -&gt; Vn.4H</td><td>NEG Vd.4H,Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t tvnegq_s16(int16x8_t a)</td><td>a -&gt; Vn.8H</td><td>NEG Vd.8H,Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t tvneg_s32(int32x2_t a)</td><td>a -&gt; Vn.2S</td><td>NEG Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t tvnegq_s32(int32x4_t a)</td><td>a -&gt; Vn.4S</td><td>NEG Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t tvneg_f32(float32x2_t a)</td><td>a -&gt; Vn.2S</td><td>FNEG Vd.2S,Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t tvnegq_f32(float32x4_t a)</td><td>a -&gt; Vn.4S</td><td>FNEG Vd.4S,Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 55,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1335.0
            ],
            [
              154.0,
              1335.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1335.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/55/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 55,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1373.0
            ],
            [
              305.0,
              1373.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1373.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/55/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 55,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/55/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 55,
          "polygon": [
            [
              870.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int64x1_t vnegd_s64(int64x1_t a)</td><td>a-&gt;Dn</td><td>NEG Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int64_t vnegd_s64(int64_t a)</td><td>a-&gt;Dn</td><td>NEG Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int64x2_t vnegd_s64(int64x2_t a)</td><td>a-&gt;Vn,2D</td><td>NEG Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vnegf_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FNEG Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vnegf_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FNEG Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int8x8_t vqneg_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>SQNEG Vd,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vqnegq_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>SQNEG Vd,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vqneg_s16(int16x4_t a)</td><td>a-&gt;Vn,4H</td><td>SQNEG Vd,4H,Vn,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqnegq_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>SQNEG Vd,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqneg_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>SQNEG Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqnegq_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>SQNEG Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vqneg_s64(int64x1_t a)</td><td>a-&gt;Dn</td><td>SQNEG Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int64x2_t vqnegq_s64(int64x2_t a)</td><td>a-&gt;Vn,2D</td><td>SQNEG Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int8_t vqnegb_s8(int8_t a)</td><td>a-&gt;Bn</td><td>SQNEG Bd,Bn</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vqnegh_s16(int16_t a)</td><td>a-&gt;Hn</td><td>SQNEG Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vqnegs_s32(int32_t a)</td><td>a-&gt;Sn</td><td>SQNEG Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int64_t vqnegd_s64(int64_t a)</td><td>a-&gt;Dn</td><td>SQNEG Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int8x8_t vclvs_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CLS Vd,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vclvsq_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CLS Vd,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vclvs_s16(int16x4_t a)</td><td>a-&gt;Vn,4H</td><td>CLS Vd,4H,Vn,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vclvsq_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>CLS Vd,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vclvs_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>CLS Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vclvsq_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>CLS Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vclvs_u8(uint8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CLS Vd,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vclvsq_u8(uint8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CLS Vd,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vclvs_u16(uint16x4_t a)</td><td>a-&gt;Vn,4H</td><td>CLS Vd,4H,Vn,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vclvsq_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>CLS Vd,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vclvs_s32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>CLS Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vclvsq_s32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>CLS Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vclz_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CLZ Vd,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vclzq_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CLZ Vd,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vclz_s16(uint16x4_t a)</td><td>a-&gt;Vn,4H</td><td>CLZ Vd,4H,Vn,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vclzq_s16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>CLZ Vd,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vclz_s32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>CLZ Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vclzq_s32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>CLZ Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vclz_u8(uint8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CLZ Vd,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vclzq_u8(uint8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CLZ Vd,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vclz_u16(uint16x4_t a)</td><td>a-&gt;Vn,4H</td><td>CLZ Vd,4H,Vn,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vclzq_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>CLZ Vd,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vclz_s32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>CLZ Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vclzq_s32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>CLZ Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vcnt_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CNT Vd,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vcntq_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CNT Vd,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vcnt_u8(uint8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CNT Vd,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vcntq_u8(uint8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CNT Vd,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vcnt_p8(poly8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CNT Vd,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vcntq_p8(poly8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CNT Vd,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vrecpe_u32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>URECPE Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vrecpeq_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>URECPE Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vrecpe_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>RECPE Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vrecpeq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>RECPE Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vrecpe_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>RECPE Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vrecpeq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>RECPE Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float32_t vrecpes_f32(float32_t a)</td><td>a-&gt;Sn</td><td>RECPE Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vrecped_f64(float64_t a)</td><td>a-&gt;Dn</td><td>RECPE Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vrecps_f32(float32x2_t a, float32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>RECPS Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vrecpsq_f32(float32x4_t a, float32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>RECPS Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vrecps_f64(float64x1_t a, float64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>RECPS Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vrecpsq_f64(float64x2_t a, float64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vn,2D</td><td>RECPS Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/56/Page/56",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/56/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 56,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/56/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 56,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/56/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int64x1_t vnegd_s64(int64x1_t a)</td><td>a-&gt;Dn</td><td>NEG Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int64_t vnegd_s64(int64_t a)</td><td>a-&gt;Dn</td><td>NEG Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int64x2_t vnegd_s64(int64x2_t a)</td><td>a-&gt;Vn,2D</td><td>NEG Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vnegf_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>FNEG Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vnegf_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FNEG Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int8x8_t vqneg_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>SQNEG Vd,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vqnegq_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>SQNEG Vd,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vqneg_s16(int16x4_t a)</td><td>a-&gt;Vn,4H</td><td>SQNEG Vd,4H,Vn,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vqnegq_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>SQNEG Vd,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vqneg_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>SQNEG Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vqnegq_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>SQNEG Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vqneg_s64(int64x1_t a)</td><td>a-&gt;Dn</td><td>SQNEG Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int64x2_t vqnegq_s64(int64x2_t a)</td><td>a-&gt;Vn,2D</td><td>SQNEG Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>int8_t vqnegb_s8(int8_t a)</td><td>a-&gt;Bn</td><td>SQNEG Bd,Bn</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vqnegh_s16(int16_t a)</td><td>a-&gt;Hn</td><td>SQNEG Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vqnegs_s32(int32_t a)</td><td>a-&gt;Sn</td><td>SQNEG Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int64_t vqnegd_s64(int64_t a)</td><td>a-&gt;Dn</td><td>SQNEG Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int8x8_t vclvs_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CLS Vd,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vclvsq_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CLS Vd,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vclvs_s16(int16x4_t a)</td><td>a-&gt;Vn,4H</td><td>CLS Vd,4H,Vn,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vclvsq_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>CLS Vd,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vclvs_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>CLS Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vclvsq_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>CLS Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vclvs_u8(uint8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CLS Vd,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vclvsq_u8(uint8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CLS Vd,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vclvs_u16(uint16x4_t a)</td><td>a-&gt;Vn,4H</td><td>CLS Vd,4H,Vn,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vclvsq_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>CLS Vd,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vclvs_s32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>CLS Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vclvsq_s32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>CLS Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vclz_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CLZ Vd,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vclzq_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CLZ Vd,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vclz_s16(uint16x4_t a)</td><td>a-&gt;Vn,4H</td><td>CLZ Vd,4H,Vn,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vclzq_s16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>CLZ Vd,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vclz_s32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>CLZ Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vclzq_s32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>CLZ Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vclz_u8(uint8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CLZ Vd,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vclzq_u8(uint8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CLZ Vd,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vclz_u16(uint16x4_t a)</td><td>a-&gt;Vn,4H</td><td>CLZ Vd,4H,Vn,4H</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vclzq_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>CLZ Vd,8H,Vn,8H</td><td>Vd,8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vclz_s32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>CLZ Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vclzq_s32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>CLZ Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vcnt_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CNT Vd,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vcntq_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CNT Vd,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vcnt_u8(uint8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CNT Vd,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vcntq_u8(uint8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CNT Vd,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vcnt_p8(poly8x8_t a)</td><td>a-&gt;Vn,8B</td><td>CNT Vd,8B,Vn,8B</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vcntq_p8(poly8x16_t a)</td><td>a-&gt;Vn,16B</td><td>CNT Vd,16B,Vn,16B</td><td>Vd,16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vrecpe_u32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>URECPE Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vrecpeq_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>URECPE Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vrecpe_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>RECPE Vd,2S,Vn,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vrecpeq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>RECPE Vd,4S,Vn,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vrecpe_f64(float64x1_t a)</td><td>a-&gt;Dn</td><td>RECPE Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vrecpeq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>RECPE Vd,2D,Vn,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr><tr><td>float32_t vrecpes_f32(float32_t a)</td><td>a-&gt;Sn</td><td>RECPE Sd,Sn</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vrecped_f64(float64_t a)</td><td>a-&gt;Dn</td><td>RECPE Dd,Dn</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vrecps_f32(float32x2_t a, float32x2_t b)</td><td>a-&gt;Vn,2S<br/>b-&gt;Vn,2S</td><td>RECPS Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vrecpsq_f32(float32x4_t a, float32x4_t b)</td><td>a-&gt;Vn,4S<br/>b-&gt;Vn,4S</td><td>RECPS Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vrecps_f64(float64x1_t a, float64x1_t b)</td><td>a-&gt;Dn<br/>b-&gt;Dm</td><td>RECPS Dd,Dn,Dm</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vrecpsq_f64(float64x2_t a, float64x2_t b)</td><td>a-&gt;Vn,2D<br/>b-&gt;Vn,2D</td><td>RECPS Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D-&gt;result</td><td>A64</td></tr></tbody></table>",
          "page": 56,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1330.0
            ],
            [
              154.0,
              1330.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1330.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/56/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 56,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/56/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 56,
          "polygon": [
            [
              507.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              507.0,
              1395.0
            ]
          ],
          "bbox": [
            507.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/56/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 56,
          "polygon": [
            [
              870.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32_t vrecps_f32(float32_t a, float32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>FRECPS Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vrecpsd_f64(float64_t a, float64_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>FRECPS Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vqrst_f32(float32x2_t a)</td><td>a -&gt; Vn,2S</td><td>FSQRT Vd,2S,Vn,2S</td><td>Vd,2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vqrstq_f32(float32x4_t a)</td><td>a -&gt; Vn,4S</td><td>FSQRT Vd,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vqrst_f64(float64x1_t a)</td><td>a -&gt; Dm</td><td>FSQRT Dd,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vqrstq_f64(float64x2_t a)</td><td>a -&gt; Vn,2D</td><td>FSQRT Vd,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vrsqrte_u32(uint32x2_t a)</td><td>a -&gt; Vn,2S</td><td>URSQ RTE Vd,2S,Vn,2S</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vrsqrteq_u32(uint32x4_t a)</td><td>a -&gt; Vn,4S</td><td>URSQ RTE Vd,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vrsqrte_f32(float32x2_t a)</td><td>a -&gt; Vn,2S</td><td>FRSQ RTE Vd,2S,Vn,2S</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x4_t vrsqrteq_f32(float32x4_t a)</td><td>a -&gt; Vn,4S</td><td>FRSQ RTE Vd,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float64x1_t vrsqrte_f64(float64x1_t a)</td><td>a -&gt; Dn</td><td>FRSQ RTE Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vrsqrteq_f64(float64x2_t a)</td><td>a -&gt; Vn,2D</td><td>FRSQ RTE Vd,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vrsqrtes_f32(float32x2_t a)</td><td>a -&gt; Vn,2S</td><td>FRSQ RTE S4,Sn</td><td>S4 -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vrsqrtesq_f64(float64x2_t a)</td><td>a -&gt; Vn,2D</td><td>FRSQ RTE Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vrsqrts_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>FRSQ RTS Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x4_t vrsqrtsq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>FRSQ RTS Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float64x1_t vrsqrts_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FRSQ RTS Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vrsqrtsq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>FRSQ RTS Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>float32_t vrsqrtsf_f32(float32_t a, float32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>FRSQ RTS Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vrsqrtsdf_f64(float64_t a, float64_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>FRSQ RTS Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vmnq_s8(int8x8_t a)</td><td>a -&gt; Vn,8B</td><td>MVN Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vmnq1_s8(int8x16_t a)</td><td>a -&gt; Vn,16B</td><td>MVN Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vmnq_s16(int16x4_t a)</td><td>a -&gt; Vn,8B</td><td>MVN Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vmnq1_s16(int16x8_t a)</td><td>a -&gt; Vn,16B</td><td>MVN Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vmnq_s32(int32x2_t a)</td><td>a -&gt; Vn,8B</td><td>MVN Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vmnq1_s32(int32x4_t a)</td><td>a -&gt; Vn,16B</td><td>MVN Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vmnq_u8(uint8x8_t a)</td><td>a -&gt; Vn,8B</td><td>MVN Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x16_t vmnq1_u8(uint8x16_t a)</td><td>a -&gt; Vn,16B</td><td>MVN Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vmnq_u16(uint16x4_t a)</td><td>a -&gt; Vn,8B</td><td>MVN Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vmnq1_u16(uint16x8_t a)</td><td>a -&gt; Vn,16B</td><td>MVN Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vmnq_u32(uint32x2_t a)</td><td>a -&gt; Vn,8B</td><td>MVN Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vmnq1_u32(uint32x4_t a)</td><td>a -&gt; Vn,16B</td><td>MVN Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>poly8x8_t vmnq_poly8x8_t a</td><td>a -&gt; Vn,8B</td><td>MVN Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>poly8x16_t vmnq1_poly8x16_t a</td><td>a -&gt; Vn,16B</td><td>MVN Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x8_t vand_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>AND Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vandq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>AND Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vand_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>AND Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vandq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>AND Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vand_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>AND Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vandq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>AND Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int64x1_t vand_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>AND Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int64x2_t vandq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>AND Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vand_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>AND Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x16_t vandq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>AND Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vand_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>AND Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/57/Page/57",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/57/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 57,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/57/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 57,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            687.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/57/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32_t vrecps_f32(float32_t a, float32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>FRECPS Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vrecpsd_f64(float64_t a, float64_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>FRECPS Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vqrst_f32(float32x2_t a)</td><td>a -&gt; Vn,2S</td><td>FSQRT Vd,2S,Vn,2S</td><td>Vd,2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vqrstq_f32(float32x4_t a)</td><td>a -&gt; Vn,4S</td><td>FSQRT Vd,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vqrst_f64(float64x1_t a)</td><td>a -&gt; Dm</td><td>FSQRT Dd,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vqrstq_f64(float64x2_t a)</td><td>a -&gt; Vn,2D</td><td>FSQRT Vd,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vrsqrte_u32(uint32x2_t a)</td><td>a -&gt; Vn,2S</td><td>URSQ RTE Vd,2S,Vn,2S</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vrsqrteq_u32(uint32x4_t a)</td><td>a -&gt; Vn,4S</td><td>URSQ RTE Vd,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x2_t vrsqrte_f32(float32x2_t a)</td><td>a -&gt; Vn,2S</td><td>FRSQ RTE Vd,2S,Vn,2S</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x4_t vrsqrteq_f32(float32x4_t a)</td><td>a -&gt; Vn,4S</td><td>FRSQ RTE Vd,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float64x1_t vrsqrte_f64(float64x1_t a)</td><td>a -&gt; Dn</td><td>FRSQ RTE Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vrsqrteq_f64(float64x2_t a)</td><td>a -&gt; Vn,2D</td><td>FRSQ RTE Vd,2D,Vn,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vrsqrtes_f32(float32x2_t a)</td><td>a -&gt; Vn,2S</td><td>FRSQ RTE S4,Sn</td><td>S4 -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vrsqrtesq_f64(float64x2_t a)</td><td>a -&gt; Vn,2D</td><td>FRSQ RTE Dd,Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vrsqrts_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>FRSQ RTS Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x4_t vrsqrtsq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>FRSQ RTS Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float64x1_t vrsqrts_f64(float64x1_t a, float64x1_t b)</td><td>a -&gt; Dn<br/>b -&gt; Dm</td><td>FRSQ RTS Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vrsqrtsq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>FRSQ RTS Vd,2D,Vn,2D,Vm,2D</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>float32_t vrsqrtsf_f32(float32_t a, float32_t b)</td><td>a -&gt; Sn<br/>b -&gt; Sm</td><td>FRSQ RTS Sd,Sn,Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vrsqrtsdf_f64(float64_t a, float64_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>FRSQ RTS Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vmnq_s8(int8x8_t a)</td><td>a -&gt; Vn,8B</td><td>MVN Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vmnq1_s8(int8x16_t a)</td><td>a -&gt; Vn,16B</td><td>MVN Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vmnq_s16(int16x4_t a)</td><td>a -&gt; Vn,8B</td><td>MVN Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vmnq1_s16(int16x8_t a)</td><td>a -&gt; Vn,16B</td><td>MVN Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vmnq_s32(int32x2_t a)</td><td>a -&gt; Vn,8B</td><td>MVN Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vmnq1_s32(int32x4_t a)</td><td>a -&gt; Vn,16B</td><td>MVN Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vmnq_u8(uint8x8_t a)</td><td>a -&gt; Vn,8B</td><td>MVN Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x16_t vmnq1_u8(uint8x16_t a)</td><td>a -&gt; Vn,16B</td><td>MVN Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vmnq_u16(uint16x4_t a)</td><td>a -&gt; Vn,8B</td><td>MVN Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vmnq1_u16(uint16x8_t a)</td><td>a -&gt; Vn,16B</td><td>MVN Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vmnq_u32(uint32x2_t a)</td><td>a -&gt; Vn,8B</td><td>MVN Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vmnq1_u32(uint32x4_t a)</td><td>a -&gt; Vn,16B</td><td>MVN Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>poly8x8_t vmnq_poly8x8_t a</td><td>a -&gt; Vn,8B</td><td>MVN Vd,8B,Vn,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>poly8x16_t vmnq1_poly8x16_t a</td><td>a -&gt; Vn,16B</td><td>MVN Vd,16B,Vn,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x8_t vand_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>AND Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vandq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>AND Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vand_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>AND Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vandq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>AND Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vand_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>AND Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vandq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>AND Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int64x1_t vand_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Dm<br/>b -&gt; Dm</td><td>AND Dd,Dn,Dm</td><td>Dd -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int64x2_t vandq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>AND Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vand_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>AND Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x16_t vandq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B</td><td>AND Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vand_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>AND Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>V7/A32/A64</td></tr></tbody></table>",
          "page": 57,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              706.0,
              78.0
            ],
            [
              706.0,
              938.0
            ],
            [
              110.0,
              938.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            706.0,
            938.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/57/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 57,
          "polygon": [
            [
              216.0,
              960.0
            ],
            [
              595.0,
              960.0
            ],
            [
              595.0,
              990.0
            ],
            [
              216.0,
              990.0
            ]
          ],
          "bbox": [
            216.0,
            960.0,
            595.0,
            990.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/57/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 57,
          "polygon": [
            [
              621.0,
              990.0
            ],
            [
              701.0,
              990.0
            ],
            [
              701.0,
              1006.0
            ],
            [
              621.0,
              1006.0
            ]
          ],
          "bbox": [
            621.0,
            990.0,
            701.0,
            1006.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x8_t vandq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>AND Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vand_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>AND Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vandq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>AND Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vandq_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>AND Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vandq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>AND Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vorr_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vorrq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vorr_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vorrq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vorr_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vorrq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vorr_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vorrq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vorr_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vorrq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vorr_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vorrq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vorr_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vorrq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vorr_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vorrq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t veor_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>EOR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t veorq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t veor_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>EOR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t veorq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t veor_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>EOR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t veorq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t veor_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>EOR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t veorq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t veor_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>EOR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t veorq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t veor_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>EOR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t veorq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t veor_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>EOR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t veorq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t veor_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>EOR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t veorq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/58/Page/58",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/58/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 58,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              154.0,
              57.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/58/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 58,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/58/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x8_t vandq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>AND Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vand_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>AND Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vandq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>AND Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vandq_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>AND Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vandq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>AND Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vorr_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vorrq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vorr_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vorrq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vorr_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vorrq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vorr_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vorrq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vorr_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vorrq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vorr_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vorrq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vorr_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vorrq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vorr_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vorrq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t veor_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>EOR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t veorq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t veor_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>EOR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t veorq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t veor_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>EOR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t veorq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t veor_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>EOR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t veorq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t veor_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>EOR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t veorq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t veor_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>EOR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t veorq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t veor_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>EOR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t veorq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t veor_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>EOR Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t veorq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 58,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1329.0
            ],
            [
              154.0,
              1329.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1329.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/58/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 58,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/58/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 58,
          "polygon": [
            [
              506.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/58/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 58,
          "polygon": [
            [
              875.0,
              1395.0
            ],
            [
              988.0,
              1395.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              875.0,
              1416.0
            ]
          ],
          "bbox": [
            875.0,
            1395.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64x2_t veorq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t v bic_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>BIC Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t v bicq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>BIC Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t v bic_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>BIC Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t v bicq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>BIC Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t v bic_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>BIC Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t v bicq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>BIC Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t v bic_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>BIC Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t v bicq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>BIC Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t v bic_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>BIC Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t v bicq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>BIC Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t v bic_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>BIC Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t v bicq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>BIC Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t v bic_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>BIC Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t v bicq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>BIC Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t v bic_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>BIC Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t v bicq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>BIC Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vorn_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vornq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vorn_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vornq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vorn_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vornq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vorn_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vornq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vorn_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vornq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vorn_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vornq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vorn_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vornq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vorn_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vornq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vbsl_s8(uint8x8_t a, int8x8_t b, int8x8_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vbslq_s8(uint8x16_t a, int8x16_t b, int8x16_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/59/Page/59",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/59/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 59,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/59/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 59,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/59/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64x2_t veorq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>EOR Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t v bic_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>BIC Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t v bicq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>BIC Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t v bic_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>BIC Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t v bicq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>BIC Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t v bic_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>BIC Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t v bicq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>BIC Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t v bic_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>BIC Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t v bicq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>BIC Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t v bic_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>BIC Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t v bicq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>BIC Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t v bic_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>BIC Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t v bicq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>BIC Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t v bic_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>BIC Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t v bicq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>BIC Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t v bic_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>BIC Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t v bicq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>BIC Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vorn_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vornq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vorn_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vornq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vorn_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vornq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vorn_s64(int64x1_t a, int64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vornq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vorn_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vornq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vorn_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vornq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vorn_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vornq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vorn_u64(uint64x1_t a, uint64x1_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ORN Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vornq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ORN Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vbsl_s8(uint8x8_t a, int8x8_t b, int8x8_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vbslq_s8(uint8x16_t a, int8x16_t b, int8x16_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 59,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1327.0
            ],
            [
              154.0,
              1327.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1327.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/59/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 59,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/59/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 59,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/59/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 59,
          "polygon": [
            [
              874.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x4_t vbsl_s16(uint16x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vbslq_s16(uint16x8_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vbsl_s32(uint32x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vbslq_s32(uint32x4_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vbsl_s64(uint64x1_t a, int64x1_t b, int64x1_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vbslq_s64(uint64x2_t a, int64x2_t b, int64x2_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vbsl_u8(uint8x8_t a, uint8x8_t b, uint8x8_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vbslq_u8(uint8x16_t a, uint8x16_t b, uint8x16_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vbsl_u16(uint16x4_t a, uint16x4_t b, uint16x4_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vbslq_u16(uint16x8_t a, uint16x8_t b, uint16x8_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vbsl_u32(uint32x2_t a, uint32x2_t b, uint32x2_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vbslq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vbsl_u64(uint64x1_t a, uint64x1_t b, uint64x1_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vbslq_u64(uint64x2_t a, uint64x2_t b, uint64x2_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vbsl_p64(poly64x1_t a, poly64x1_t b, poly64x1_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vbslq_p64(poly64x2_t a, poly64x2_t b, poly64x2_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vbsl_f32(uint32x2_t a, float32x2_t b, float32x2_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vbslq_f32(uint32x4_t a, float32x4_t b, float32x4_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vbsl_p8(uint8x8_t a, poly8x8_t b, poly8x8_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vbslq_p8(uint8x16_t a, poly8x16_t b, poly8x16_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vbsl_p16(uint16x4_t a, poly16x4_t b, poly16x4_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vbslq_p16(uint16x8_t a, poly16x8_t b, poly16x8_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vbsl_f64(uint64x1_t a, float64x1_t b, float64x1_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vbslq_f64(uint64x2_t a, float64x2_t b, float64x2_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/60/Page/60",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/60/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 60,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/60/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 60,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/60/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x4_t vbsl_s16(uint16x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vbslq_s16(uint16x8_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vbsl_s32(uint32x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vbslq_s32(uint32x4_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vbsl_s64(uint64x1_t a, int64x1_t b, int64x1_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vbslq_s64(uint64x2_t a, int64x2_t b, int64x2_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vbsl_u8(uint8x8_t a, uint8x8_t b, uint8x8_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vbslq_u8(uint8x16_t a, uint8x16_t b, uint8x16_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vbsl_u16(uint16x4_t a, uint16x4_t b, uint16x4_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vbslq_u16(uint16x8_t a, uint16x8_t b, uint16x8_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vbsl_u32(uint32x2_t a, uint32x2_t b, uint32x2_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vbslq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vbsl_u64(uint64x1_t a, uint64x1_t b, uint64x1_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vbslq_u64(uint64x2_t a, uint64x2_t b, uint64x2_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vbsl_p64(poly64x1_t a, poly64x1_t b, poly64x1_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vbslq_p64(poly64x2_t a, poly64x2_t b, poly64x2_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vbsl_f32(uint32x2_t a, float32x2_t b, float32x2_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vbslq_f32(uint32x4_t a, float32x4_t b, float32x4_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vbsl_p8(uint8x8_t a, poly8x8_t b, poly8x8_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vbslq_p8(uint8x16_t a, poly8x16_t b, poly8x16_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vbsl_p16(uint16x4_t a, poly16x4_t b, poly16x4_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vbslq_p16(uint16x8_t a, poly16x8_t b, poly16x8_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vbsl_f64(uint64x1_t a, float64x1_t b, float64x1_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vbslq_f64(uint64x2_t a, float64x2_t b, float64x2_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 60,
          "polygon": [
            [
              156.0,
              112.0
            ],
            [
              989.0,
              112.0
            ],
            [
              989.0,
              1315.0
            ],
            [
              156.0,
              1315.0
            ]
          ],
          "bbox": [
            156.0,
            112.0,
            989.0,
            1315.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/60/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 60,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/60/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 60,
          "polygon": [
            [
              507.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              507.0,
              1394.0
            ]
          ],
          "bbox": [
            507.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/60/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 60,
          "polygon": [
            [
              870.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x8_1 vcopy_lane_s8(int8x8_1 a, const int lane1, int8x8_1 b, const int lane2)</td><td>a -&gt; Vd.BB<br/>0 -&gt; lane 1<br/>&lt;- 7<br/>b -&gt; Vn.BB<br/>0 -&gt; lane 2<br/>&lt;- 7</td><td>INS Vd.B[ lane1 ] Vn.B[ lane2 ]</td><td>Vd.BB -&gt; result</td><td>A64</td></tr><tr><td>int8x16_1 vcopy_lane_s8(int8x16_1 a, const int lane1, int8x8_1 b, const int lane2)</td><td>a -&gt; Vd16.B<br/>0 -&gt; lane 1<br/>&lt;- 15<br/>b -&gt; Vn.BB<br/>0 -&gt; lane 2<br/>&lt;- 7</td><td>INS Vd.B[ lane1 ] Vn.B[ lane2 ]</td><td>Vd16.B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_1 vcopy_lane_s16(int16x4_1 a, const int lane1, int16x4_1 b, const int lane2)</td><td>a -&gt; Vd4H<br/>0 -&gt; lane 1<br/>&lt;- 3<br/>b -&gt; Vn4H<br/>0 -&gt; lane 2<br/>&lt;- 3</td><td>INS Vd.H[ lane1 ] Vn.H[ lane2 ]</td><td>Vd4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_1 vcopy_lane_s16(int16x8_1 a, const int lane1, int16x8_1 b, const int lane2)</td><td>a -&gt; Vd8H<br/>0 -&gt; lane 1<br/>&lt;- 7<br/>b -&gt; Vn4H<br/>0 -&gt; lane 2<br/>&lt;- 3</td><td>INS Vd.H[ lane1 ] Vn.H[ lane2 ]</td><td>Vd8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_1 vcopy_lane_s32(int32x2_1 a, const int lane1, int32x2_1 b, const int lane2)</td><td>a -&gt; Vd2S<br/>0 -&gt; lane 1<br/>&lt;- 1<br/>b -&gt; Vn2S<br/>0 -&gt; lane 2<br/>&lt;- 1</td><td>INS Vd.S[ lane1 ] Vn.S[ lane2 ]</td><td>Vd2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_1 vcopy_lane_s32(int32x4_1 a, const int lane1, int32x2_1 b, const int lane2)</td><td>a -&gt; Vd4S<br/>0 -&gt; lane 1<br/>&lt;- 3<br/>b -&gt; Vn2S<br/>0 -&gt; lane 2<br/>&lt;- 1</td><td>INS Vd.S[ lane1 ] Vn.S[ lane2 ]</td><td>Vd4S -&gt; result</td><td>A64</td></tr><tr><td>int64x1_1 vcopy_lane_s64(int64x1_1 a, const int lane1, int64x1_1 b, const int lane2)</td><td>a -&gt; UNUSED<br/>lane1 -&gt; 0<br/>b -&gt; Vn1D<br/>lane2 -&gt; 0</td><td>DUP Vd, Vn.D[ lane2 ]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int64x2_1 vcopy_lane_s64(int64x2_1 a, const int lane1, int64x1_1 b, const int lane2)</td><td>a -&gt; Vd2D<br/>0 -&gt; lane 1<br/>&lt;- 1<br/>b -&gt; Vn1D<br/>lane2 -&gt; 0</td><td>INS Vd.D[ lane1 ] Vn.D[ lane2 ]</td><td>Vd2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_1 vcopy_lane_u8(uint8x8_1 a, const int lane1, uint8x8_1 b, const int lane2)</td><td>a -&gt; Vd.BB<br/>0 -&gt; lane 1<br/>&lt;- 7<br/>b -&gt; Vn.BB<br/>0 -&gt; lane 2<br/>&lt;- 7</td><td>INS Vd.B[ lane1 ] Vn.B[ lane2 ]</td><td>Vd.BB -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_1 vcopy_lane_u8(uint8x16_1 a, const int lane1, uint8x8_1 b, const int lane2)</td><td>a -&gt; Vd16.B<br/>0 -&gt; lane 1<br/>&lt;- 15<br/>b -&gt; Vn.BB<br/>0 -&gt; lane 2<br/>&lt;- 7</td><td>INS Vd.B[ lane1 ] Vn.B[ lane2 ]</td><td>Vd16.B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_1 vcopy_lane_u16(uint16x4_1 a, const int lane1, uint16x4_1 b, const int lane2)</td><td>a -&gt; Vd4H<br/>0 -&gt; lane 1<br/>&lt;- 3<br/>b -&gt; Vn4H<br/>0 -&gt; lane 2<br/>&lt;- 3</td><td>INS Vd.H[ lane1 ] Vn.H[ lane2 ]</td><td>Vd4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_1 vcopy_lane_u16(uint16x8_1 a, const int lane1, uint16x4_1 b, const int lane2)</td><td>a -&gt; Vd8H<br/>0 -&gt; lane 1<br/>&lt;- 7<br/>b -&gt; Vn4H<br/>0 -&gt; lane 2<br/>&lt;- 3</td><td>INS Vd.H[ lane1 ] Vn.H[ lane2 ]</td><td>Vd8H -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/61/Page/61",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/61/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 61,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/61/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 61,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              688.0,
              26.0
            ],
            [
              688.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            688.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/61/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x8_1 vcopy_lane_s8(int8x8_1 a, const int lane1, int8x8_1 b, const int lane2)</td><td>a -&gt; Vd.BB<br/>0 -&gt; lane 1<br/>&lt;- 7<br/>b -&gt; Vn.BB<br/>0 -&gt; lane 2<br/>&lt;- 7</td><td>INS Vd.B[ lane1 ] Vn.B[ lane2 ]</td><td>Vd.BB -&gt; result</td><td>A64</td></tr><tr><td>int8x16_1 vcopy_lane_s8(int8x16_1 a, const int lane1, int8x8_1 b, const int lane2)</td><td>a -&gt; Vd16.B<br/>0 -&gt; lane 1<br/>&lt;- 15<br/>b -&gt; Vn.BB<br/>0 -&gt; lane 2<br/>&lt;- 7</td><td>INS Vd.B[ lane1 ] Vn.B[ lane2 ]</td><td>Vd16.B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_1 vcopy_lane_s16(int16x4_1 a, const int lane1, int16x4_1 b, const int lane2)</td><td>a -&gt; Vd4H<br/>0 -&gt; lane 1<br/>&lt;- 3<br/>b -&gt; Vn4H<br/>0 -&gt; lane 2<br/>&lt;- 3</td><td>INS Vd.H[ lane1 ] Vn.H[ lane2 ]</td><td>Vd4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_1 vcopy_lane_s16(int16x8_1 a, const int lane1, int16x8_1 b, const int lane2)</td><td>a -&gt; Vd8H<br/>0 -&gt; lane 1<br/>&lt;- 7<br/>b -&gt; Vn4H<br/>0 -&gt; lane 2<br/>&lt;- 3</td><td>INS Vd.H[ lane1 ] Vn.H[ lane2 ]</td><td>Vd8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_1 vcopy_lane_s32(int32x2_1 a, const int lane1, int32x2_1 b, const int lane2)</td><td>a -&gt; Vd2S<br/>0 -&gt; lane 1<br/>&lt;- 1<br/>b -&gt; Vn2S<br/>0 -&gt; lane 2<br/>&lt;- 1</td><td>INS Vd.S[ lane1 ] Vn.S[ lane2 ]</td><td>Vd2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_1 vcopy_lane_s32(int32x4_1 a, const int lane1, int32x2_1 b, const int lane2)</td><td>a -&gt; Vd4S<br/>0 -&gt; lane 1<br/>&lt;- 3<br/>b -&gt; Vn2S<br/>0 -&gt; lane 2<br/>&lt;- 1</td><td>INS Vd.S[ lane1 ] Vn.S[ lane2 ]</td><td>Vd4S -&gt; result</td><td>A64</td></tr><tr><td>int64x1_1 vcopy_lane_s64(int64x1_1 a, const int lane1, int64x1_1 b, const int lane2)</td><td>a -&gt; UNUSED<br/>lane1 -&gt; 0<br/>b -&gt; Vn1D<br/>lane2 -&gt; 0</td><td>DUP Vd, Vn.D[ lane2 ]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int64x2_1 vcopy_lane_s64(int64x2_1 a, const int lane1, int64x1_1 b, const int lane2)</td><td>a -&gt; Vd2D<br/>0 -&gt; lane 1<br/>&lt;- 1<br/>b -&gt; Vn1D<br/>lane2 -&gt; 0</td><td>INS Vd.D[ lane1 ] Vn.D[ lane2 ]</td><td>Vd2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_1 vcopy_lane_u8(uint8x8_1 a, const int lane1, uint8x8_1 b, const int lane2)</td><td>a -&gt; Vd.BB<br/>0 -&gt; lane 1<br/>&lt;- 7<br/>b -&gt; Vn.BB<br/>0 -&gt; lane 2<br/>&lt;- 7</td><td>INS Vd.B[ lane1 ] Vn.B[ lane2 ]</td><td>Vd.BB -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_1 vcopy_lane_u8(uint8x16_1 a, const int lane1, uint8x8_1 b, const int lane2)</td><td>a -&gt; Vd16.B<br/>0 -&gt; lane 1<br/>&lt;- 15<br/>b -&gt; Vn.BB<br/>0 -&gt; lane 2<br/>&lt;- 7</td><td>INS Vd.B[ lane1 ] Vn.B[ lane2 ]</td><td>Vd16.B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_1 vcopy_lane_u16(uint16x4_1 a, const int lane1, uint16x4_1 b, const int lane2)</td><td>a -&gt; Vd4H<br/>0 -&gt; lane 1<br/>&lt;- 3<br/>b -&gt; Vn4H<br/>0 -&gt; lane 2<br/>&lt;- 3</td><td>INS Vd.H[ lane1 ] Vn.H[ lane2 ]</td><td>Vd4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_1 vcopy_lane_u16(uint16x8_1 a, const int lane1, uint16x4_1 b, const int lane2)</td><td>a -&gt; Vd8H<br/>0 -&gt; lane 1<br/>&lt;- 7<br/>b -&gt; Vn4H<br/>0 -&gt; lane 2<br/>&lt;- 3</td><td>INS Vd.H[ lane1 ] Vn.H[ lane2 ]</td><td>Vd8H -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 61,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              705.0,
              78.0
            ],
            [
              705.0,
              906.0
            ],
            [
              110.0,
              906.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            705.0,
            906.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/61/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 61,
          "polygon": [
            [
              216.0,
              960.0
            ],
            [
              597.0,
              960.0
            ],
            [
              597.0,
              991.0
            ],
            [
              216.0,
              991.0
            ]
          ],
          "bbox": [
            216.0,
            960.0,
            597.0,
            991.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/61/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 61,
          "polygon": [
            [
              621.0,
              991.0
            ],
            [
              702.0,
              991.0
            ],
            [
              702.0,
              1007.0
            ],
            [
              621.0,
              1007.0
            ]
          ],
          "bbox": [
            621.0,
            991.0,
            702.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x2_t vcopy_lane_u32(uint32x2_t a, const int lane1, uint32x2_t b, const int lane2)</td><td>a-&gt;Vd,2S<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn,2S<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>INS Vd.S[lane1],Vn.S[lane2]</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vcopyq_lane_u32(uint32x4_t a, const int lane1, uint32x2_t b, const int lane2)</td><td>a-&gt;Vd,4S<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b-&gt;Vn,2S<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>INS Vd.S[lane1],Vn.S[lane2]</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vcopy_lane_u64(uint64x1_t a, const int lane1, uint64x1_t b, const int lane2)</td><td>a-&gt;<br/>UNUSED<br/>lane1 == 0<br/>b-&gt;Vn,1D<br/>lane2 == 0</td><td>DUP Dd,Vn.D[lane2]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcopyq_lane_u64(uint64x2_t a, const int lane1, uint64x1_t b, const int lane2)</td><td>a-&gt;Vd,2D<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn,1D<br/>lane2 == 0</td><td>INS Vd.D[lane1],Vn.D[lane2]</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x1_t vcopy_lane_p64(poly64x1_t a, const int lane1, poly64x1_t b, const int lane2)</td><td>a-&gt;<br/>UNUSED<br/>lane1 == 0<br/>b-&gt;Vn,1D<br/>lane2 == 0</td><td>DUP Dd,Vn.D[lane2]</td><td>Dd-&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vcopyq_lane_p64(poly64x2_t a, const int lane1, poly64x1_t b, const int lane2)</td><td>a-&gt;Vd,2D<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn,1D<br/>lane2 == 0</td><td>INS Vd.D[lane1],Vn.D[lane2]</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcopy_lane_f32(float32x2_t a, const int lane1, float32x2_t b, const int lane2)</td><td>a-&gt;Vd,2S<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn,2S<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>INS Vd.S[lane1],Vn.S[lane2]</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vcopyq_lane_f32(float32x4_t a, const int lane1, float32x2_t b, const int lane2)</td><td>a-&gt;Vd,4S<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b-&gt;Vn,2S<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>INS Vd.S[lane1],Vn.S[lane2]</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vcopy_lane_f64(float64x1_t a, const int lane1, float64x1_t b, const int lane2)</td><td>a-&gt;<br/>UNUSED<br/>lane1 == 0<br/>b-&gt;Vn,1D<br/>lane2 == 0</td><td>DUP Dd,Vn.D[lane2]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vcopyq_lane_f64(float64x2_t a, const int lane1, float64x1_t b, const int lane2)</td><td>a-&gt;Vd,2D<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn,1D<br/>lane2 == 0</td><td>INS Vd.D[lane1],Vn.D[lane2]</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vcopy_lane_p8(poly8x8_t a, const int lane1, poly8x8_t b, const int lane2)</td><td>a-&gt;Vd,8B<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b-&gt;Vn,8B<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.B[lane1],Vn.B[lane2]</td><td>Vd.8B-&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vcopyq_lane_p8(poly8x16_t a, const int lane1, poly8x8_t b, const int lane2)</td><td>a-&gt;Vd,16B<br/>0 &lt;= lane1<br/>&lt;= 15<br/>b-&gt;Vn,8B<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.B[lane1],Vn.B[lane2]</td><td>Vd.16B-&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vcopy_lane_p16(poly16x4_t a, const int lane1, poly16x4_t b, const int lane2)</td><td>a-&gt;Vd,4H<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b-&gt;Vn,4H<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.H[lane1],Vn.H[lane2]</td><td>Vd.4H-&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/62/Page/62",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/62/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 62,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/62/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 62,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/62/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x2_t vcopy_lane_u32(uint32x2_t a, const int lane1, uint32x2_t b, const int lane2)</td><td>a-&gt;Vd,2S<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn,2S<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>INS Vd.S[lane1],Vn.S[lane2]</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vcopyq_lane_u32(uint32x4_t a, const int lane1, uint32x2_t b, const int lane2)</td><td>a-&gt;Vd,4S<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b-&gt;Vn,2S<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>INS Vd.S[lane1],Vn.S[lane2]</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vcopy_lane_u64(uint64x1_t a, const int lane1, uint64x1_t b, const int lane2)</td><td>a-&gt;<br/>UNUSED<br/>lane1 == 0<br/>b-&gt;Vn,1D<br/>lane2 == 0</td><td>DUP Dd,Vn.D[lane2]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcopyq_lane_u64(uint64x2_t a, const int lane1, uint64x1_t b, const int lane2)</td><td>a-&gt;Vd,2D<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn,1D<br/>lane2 == 0</td><td>INS Vd.D[lane1],Vn.D[lane2]</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x1_t vcopy_lane_p64(poly64x1_t a, const int lane1, poly64x1_t b, const int lane2)</td><td>a-&gt;<br/>UNUSED<br/>lane1 == 0<br/>b-&gt;Vn,1D<br/>lane2 == 0</td><td>DUP Dd,Vn.D[lane2]</td><td>Dd-&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vcopyq_lane_p64(poly64x2_t a, const int lane1, poly64x1_t b, const int lane2)</td><td>a-&gt;Vd,2D<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn,1D<br/>lane2 == 0</td><td>INS Vd.D[lane1],Vn.D[lane2]</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcopy_lane_f32(float32x2_t a, const int lane1, float32x2_t b, const int lane2)</td><td>a-&gt;Vd,2S<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn,2S<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>INS Vd.S[lane1],Vn.S[lane2]</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vcopyq_lane_f32(float32x4_t a, const int lane1, float32x2_t b, const int lane2)</td><td>a-&gt;Vd,4S<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b-&gt;Vn,2S<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>INS Vd.S[lane1],Vn.S[lane2]</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vcopy_lane_f64(float64x1_t a, const int lane1, float64x1_t b, const int lane2)</td><td>a-&gt;<br/>UNUSED<br/>lane1 == 0<br/>b-&gt;Vn,1D<br/>lane2 == 0</td><td>DUP Dd,Vn.D[lane2]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vcopyq_lane_f64(float64x2_t a, const int lane1, float64x1_t b, const int lane2)</td><td>a-&gt;Vd,2D<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn,1D<br/>lane2 == 0</td><td>INS Vd.D[lane1],Vn.D[lane2]</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vcopy_lane_p8(poly8x8_t a, const int lane1, poly8x8_t b, const int lane2)</td><td>a-&gt;Vd,8B<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b-&gt;Vn,8B<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.B[lane1],Vn.B[lane2]</td><td>Vd.8B-&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vcopyq_lane_p8(poly8x16_t a, const int lane1, poly8x8_t b, const int lane2)</td><td>a-&gt;Vd,16B<br/>0 &lt;= lane1<br/>&lt;= 15<br/>b-&gt;Vn,8B<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.B[lane1],Vn.B[lane2]</td><td>Vd.16B-&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vcopy_lane_p16(poly16x4_t a, const int lane1, poly16x4_t b, const int lane2)</td><td>a-&gt;Vd,4H<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b-&gt;Vn,4H<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.H[lane1],Vn.H[lane2]</td><td>Vd.4H-&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 62,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1306.0
            ],
            [
              154.0,
              1306.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1306.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/62/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 62,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/62/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 62,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/62/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 62,
          "polygon": [
            [
              870.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly16x8_t vcopyq_lane_p16(poly16x8_t a, const int lane1, poly16x4_t b, const int lane2)</td><td>a -&gt; Vd.8H<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b -&gt; Vn.4H<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.H[lane1], Vn.H[lane2]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vcopyq_laneq_s8(int8x8_t a, const int lane1, int8x16_t b, const int lane2)</td><td>a -&gt; Vd.8B<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b -&gt; Vn.16B<br/>0 &lt;= lane2<br/>&lt;= 15</td><td>INS Vd.B[lane1], Vn.B[lane2]</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vcopyq_laneq_s8(int8x16_t a, const int lane1, int8x16_t b, const int lane2)</td><td>a -&gt; Vd.16B<br/>0 &lt;= lane1<br/>&lt;= 15<br/>b -&gt; Vn.16B<br/>0 &lt;= lane2<br/>&lt;= 15</td><td>INS Vd.B[lane1], Vn.B[lane2]</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vcopyq_laneq_s16(int16x4_t a, const int lane1, int16x8_t b, const int lane2)</td><td>a -&gt; Vd.4H<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b -&gt; Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1], Vn.H[lane2]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vcopyq_laneq_s16(int16x8_t a, const int lane1, int16x8_t b, const int lane2)</td><td>a -&gt; Vd.8H<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b -&gt; Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1], Vn.H[lane2]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vcopyq_laneq_s32(int32x2_t a, const int lane1, int32x4_t b, const int lane2)</td><td>a -&gt; Vd.2S<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b -&gt; Vn.4S<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.S[lane1], Vn.S[lane2]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vcopyq_laneq_s32(int32x4_t a, const int lane1, int32x4_t b, const int lane2)</td><td>a -&gt; Vd.4S<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b -&gt; Vn.4S<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.S[lane1], Vn.S[lane2]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x1_t vcopyq_laneq_s64(int64x1_t a, const int lane1, int64x2_t b, const int lane2)</td><td>a -&gt; UNUSED<br/>lane1 == 0<br/>b -&gt; Vn.2D<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>DUP Dd, Vn.D[lane2]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vcopyq_laneq_s64(int64x2_t a, const int lane1, int64x2_t b, const int lane2)</td><td>a -&gt; Vd.2D<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b -&gt; Vn.2D<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>INS Vd.D[lane1], Vn.D[lane2]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vcopyq_laneq_u8(uint8x8_t a, const int lane1, uint8x16_t b, const int lane2)</td><td>a -&gt; Vd.8B<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b -&gt; Vn.16B<br/>0 &lt;= lane2<br/>&lt;= 15</td><td>INS Vd.B[lane1], Vn.B[lane2]</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vcopyq_laneq_u8(uint8x16_t a, const int lane1, uint8x16_t b, const int lane2)</td><td>a -&gt; Vd.16B<br/>0 &lt;= lane1<br/>&lt;= 15<br/>b -&gt; Vn.16B<br/>0 &lt;= lane2<br/>&lt;= 15</td><td>INS Vd.B[lane1], Vn.B[lane2]</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vcopyq_laneq_u16(uint16x4_t a, const int lane1, uint16x8_t b, const int lane2)</td><td>a -&gt; Vd.4H<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b -&gt; Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1], Vn.H[lane2]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/63/Page/63",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/63/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 63,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/63/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 63,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/63/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly16x8_t vcopyq_lane_p16(poly16x8_t a, const int lane1, poly16x4_t b, const int lane2)</td><td>a -&gt; Vd.8H<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b -&gt; Vn.4H<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.H[lane1], Vn.H[lane2]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vcopyq_laneq_s8(int8x8_t a, const int lane1, int8x16_t b, const int lane2)</td><td>a -&gt; Vd.8B<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b -&gt; Vn.16B<br/>0 &lt;= lane2<br/>&lt;= 15</td><td>INS Vd.B[lane1], Vn.B[lane2]</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vcopyq_laneq_s8(int8x16_t a, const int lane1, int8x16_t b, const int lane2)</td><td>a -&gt; Vd.16B<br/>0 &lt;= lane1<br/>&lt;= 15<br/>b -&gt; Vn.16B<br/>0 &lt;= lane2<br/>&lt;= 15</td><td>INS Vd.B[lane1], Vn.B[lane2]</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vcopyq_laneq_s16(int16x4_t a, const int lane1, int16x8_t b, const int lane2)</td><td>a -&gt; Vd.4H<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b -&gt; Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1], Vn.H[lane2]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vcopyq_laneq_s16(int16x8_t a, const int lane1, int16x8_t b, const int lane2)</td><td>a -&gt; Vd.8H<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b -&gt; Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1], Vn.H[lane2]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vcopyq_laneq_s32(int32x2_t a, const int lane1, int32x4_t b, const int lane2)</td><td>a -&gt; Vd.2S<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b -&gt; Vn.4S<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.S[lane1], Vn.S[lane2]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vcopyq_laneq_s32(int32x4_t a, const int lane1, int32x4_t b, const int lane2)</td><td>a -&gt; Vd.4S<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b -&gt; Vn.4S<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.S[lane1], Vn.S[lane2]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x1_t vcopyq_laneq_s64(int64x1_t a, const int lane1, int64x2_t b, const int lane2)</td><td>a -&gt; UNUSED<br/>lane1 == 0<br/>b -&gt; Vn.2D<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>DUP Dd, Vn.D[lane2]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vcopyq_laneq_s64(int64x2_t a, const int lane1, int64x2_t b, const int lane2)</td><td>a -&gt; Vd.2D<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b -&gt; Vn.2D<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>INS Vd.D[lane1], Vn.D[lane2]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vcopyq_laneq_u8(uint8x8_t a, const int lane1, uint8x16_t b, const int lane2)</td><td>a -&gt; Vd.8B<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b -&gt; Vn.16B<br/>0 &lt;= lane2<br/>&lt;= 15</td><td>INS Vd.B[lane1], Vn.B[lane2]</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vcopyq_laneq_u8(uint8x16_t a, const int lane1, uint8x16_t b, const int lane2)</td><td>a -&gt; Vd.16B<br/>0 &lt;= lane1<br/>&lt;= 15<br/>b -&gt; Vn.16B<br/>0 &lt;= lane2<br/>&lt;= 15</td><td>INS Vd.B[lane1], Vn.B[lane2]</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vcopyq_laneq_u16(uint16x4_t a, const int lane1, uint16x8_t b, const int lane2)</td><td>a -&gt; Vd.4H<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b -&gt; Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1], Vn.H[lane2]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 63,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1305.0
            ],
            [
              153.0,
              1305.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1305.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/63/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 63,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/63/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 63,
          "polygon": [
            [
              875.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              875.0,
              1416.0
            ]
          ],
          "bbox": [
            875.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x8_t vcopyq_laneq_u16(uint16x8_t a, const int lane1, uint16x8_t b, const int lane2)</td><td>a-&gt;Vd.8H<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b-&gt;Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1],Vn.H[lane2]</td><td>Vd.8H-&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vcopyq_laneq_u32(uint32x2_t a, const int lane1, uint32x4_t b, const int lane2)</td><td>a-&gt;Vd.2S<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn.4S<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.S[lane1],Vn.S[lane2]</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vcopyq_laneq_u32(uint32x4_t a, const int lane1, uint32x4_t b, const int lane2)</td><td>a-&gt;Vd.4S<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b-&gt;Vn.4S<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.S[lane1],Vn.S[lane2]</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vcopyq_laneq_u64(uint64x1_t a, const int lane1, uint64x2_t b, const int lane2)</td><td>a-&gt;<br/>UNUSED<br/>lane1 == 0<br/>b-&gt;Vn.2D<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>DUP Dd,Vn.D[lane2]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcopyq_laneq_u64(uint64x2_t a, const int lane1, uint64x2_t b, const int lane2)</td><td>a-&gt;Vd.2D<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn.2D<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>INS Vd.D[lane1],Vn.D[lane2]</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x1_t vcopyq_laneq_p64(poly64x1_t a, const int lane1, poly64x2_t b, const int lane2)</td><td>a-&gt;<br/>UNUSED<br/>lane1 == 0<br/>b-&gt;Vn.2D<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>DUP Dd,Vn.D[lane2]</td><td>Dd-&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vcopyq_laneq_p64(poly64x2_t a, const int lane1, poly64x2_t b, const int lane2)</td><td>a-&gt;Vd.2D<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn.2D<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>INS Vd.D[lane1],Vn.D[lane2]</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcopyq_laneq_f32(float32x2_t a, const int lane1, float32x4_t b, const int lane2)</td><td>a-&gt;Vd.2S<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn.4S<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.S[lane1],Vn.S[lane2]</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vcopyq_laneq_f32(float32x4_t a, const int lane1, float32x4_t b, const int lane2)</td><td>a-&gt;Vd.4S<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b-&gt;Vn.4S<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.S[lane1],Vn.S[lane2]</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vcopyq_laneq_f64(float64x1_t a, const int lane1, float64x2_t b, const int lane2)</td><td>a-&gt;<br/>UNUSED<br/>lane1 == 0<br/>b-&gt;Vn.2D<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>DUP Dd,Vn.D[lane2]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vcopyq_laneq_f64(float64x2_t a, const int lane1, float64x2_t b, const int lane2)</td><td>a-&gt;Vd.2D<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn.2D<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>INS Vd.D[lane1],Vn.D[lane2]</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vcopyq_laneq_p8(poly8x8_t a, const int lane1, poly8x16_t b, const int lane2)</td><td>a-&gt;Vd.8B<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b-&gt;Vn.16B<br/>0 &lt;= lane2<br/>&lt;= 15</td><td>INS Vd.B[lane1],Vn.B[lane2]</td><td>Vd.8B-&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/64/Page/64",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/64/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 64,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              153.0,
              57.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/64/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 64,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/64/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x8_t vcopyq_laneq_u16(uint16x8_t a, const int lane1, uint16x8_t b, const int lane2)</td><td>a-&gt;Vd.8H<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b-&gt;Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1],Vn.H[lane2]</td><td>Vd.8H-&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vcopyq_laneq_u32(uint32x2_t a, const int lane1, uint32x4_t b, const int lane2)</td><td>a-&gt;Vd.2S<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn.4S<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.S[lane1],Vn.S[lane2]</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vcopyq_laneq_u32(uint32x4_t a, const int lane1, uint32x4_t b, const int lane2)</td><td>a-&gt;Vd.4S<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b-&gt;Vn.4S<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.S[lane1],Vn.S[lane2]</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vcopyq_laneq_u64(uint64x1_t a, const int lane1, uint64x2_t b, const int lane2)</td><td>a-&gt;<br/>UNUSED<br/>lane1 == 0<br/>b-&gt;Vn.2D<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>DUP Dd,Vn.D[lane2]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vcopyq_laneq_u64(uint64x2_t a, const int lane1, uint64x2_t b, const int lane2)</td><td>a-&gt;Vd.2D<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn.2D<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>INS Vd.D[lane1],Vn.D[lane2]</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x1_t vcopyq_laneq_p64(poly64x1_t a, const int lane1, poly64x2_t b, const int lane2)</td><td>a-&gt;<br/>UNUSED<br/>lane1 == 0<br/>b-&gt;Vn.2D<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>DUP Dd,Vn.D[lane2]</td><td>Dd-&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vcopyq_laneq_p64(poly64x2_t a, const int lane1, poly64x2_t b, const int lane2)</td><td>a-&gt;Vd.2D<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn.2D<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>INS Vd.D[lane1],Vn.D[lane2]</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcopyq_laneq_f32(float32x2_t a, const int lane1, float32x4_t b, const int lane2)</td><td>a-&gt;Vd.2S<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn.4S<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.S[lane1],Vn.S[lane2]</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vcopyq_laneq_f32(float32x4_t a, const int lane1, float32x4_t b, const int lane2)</td><td>a-&gt;Vd.4S<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b-&gt;Vn.4S<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.S[lane1],Vn.S[lane2]</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vcopyq_laneq_f64(float64x1_t a, const int lane1, float64x2_t b, const int lane2)</td><td>a-&gt;<br/>UNUSED<br/>lane1 == 0<br/>b-&gt;Vn.2D<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>DUP Dd,Vn.D[lane2]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vcopyq_laneq_f64(float64x2_t a, const int lane1, float64x2_t b, const int lane2)</td><td>a-&gt;Vd.2D<br/>0 &lt;= lane1<br/>&lt;= 1<br/>b-&gt;Vn.2D<br/>0 &lt;= lane2<br/>&lt;= 1</td><td>INS Vd.D[lane1],Vn.D[lane2]</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vcopyq_laneq_p8(poly8x8_t a, const int lane1, poly8x16_t b, const int lane2)</td><td>a-&gt;Vd.8B<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b-&gt;Vn.16B<br/>0 &lt;= lane2<br/>&lt;= 15</td><td>INS Vd.B[lane1],Vn.B[lane2]</td><td>Vd.8B-&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 64,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1305.0
            ],
            [
              153.0,
              1305.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1305.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/64/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 64,
          "polygon": [
            [
              304.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/64/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 64,
          "polygon": [
            [
              506.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1376.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/64/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 64,
          "polygon": [
            [
              875.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1415.0
            ],
            [
              875.0,
              1415.0
            ]
          ],
          "bbox": [
            875.0,
            1394.0,
            988.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x16_t vcopyq_laneq_p8(poly8x16_t a, const int lane1, poly8x16_t b, const int lane2)</td><td>a -&gt; Vd.16B<br/>0 &lt;= lane1<br/>&lt;= 15<br/>b -&gt; Vn.16B<br/>0 &lt;= lane2<br/>&lt;= 15</td><td>INS Vd.B[lane1], Vn.B[lane2]</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vcopyq_laneq_p16(poly16x4_t a, const int lane1, poly16x4_t b, const int lane2)</td><td>a -&gt; Vd.4H<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b -&gt; Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1], Vn.H[lane2]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vcopyq_laneq_p16(poly16x8_t a, const int lane1, poly16x8_t b, const int lane2)</td><td>a -&gt; Vd.8H<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b -&gt; Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1], Vn.H[lane2]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vrbit_s8(int8x8_t a)</td><td>a -&gt; Vn.8B</td><td>RBIT Vd.8B, Vn.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vrbitq_s8(int8x16_t a)</td><td>a -&gt; Vn.16B</td><td>RBIT Vd.16B, Vn.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vrbit_u8(uint8x8_t a)</td><td>a -&gt; Vn.8B</td><td>RBIT Vd.8B, Vn.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vrbitq_u8(uint8x16_t a)</td><td>a -&gt; Vn.16B</td><td>RBIT Vd.16B, Vn.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vrbit_p8(poly8x8_t a)</td><td>a -&gt; Vn.8B</td><td>RBIT Vd.8B, Vn.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vrbitq_p8(poly8x16_t a)</td><td>a -&gt; Vn.16B</td><td>RBIT Vd.16B, Vn.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vcreate_s8(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vcreate_s16(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vcreate_s32(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vcreate_s64(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vcreate_u8(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vcreate_u16(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vcreate_u32(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vcreate_u64(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vcreate_p64(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.1D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcreate_f16(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vcreate_f32(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vcreate_f64(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vdupq_n_s8(int8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8B, rn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vdupq_n_s8(int8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.16B, rn</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vdupq_n_s16(int16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H, rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vdupq_n_s32(int32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2S, rn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vdupq_n_s64(int64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.1D, rn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vdupq_n_u8(uint8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8B, rn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vdupq_n_u16(uint16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H, rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vdupq_n_u32(uint32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2S, rn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vdupq_n_u64(uint64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.1D, rn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vdupq_n_p64(uint64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.D[0], rn</td><td>Vd.1D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vdupq_n_f16(float32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H, rn</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vdupq_n_f32(float32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2S, rn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vdupq_n_f64(float64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.1D, rn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vdupq_n_p8(poly8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8B, rn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vdupq_n_p8(poly8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.16B, rn</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vdupq_n_p16(poly16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H, rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vdupq_n_p16(poly16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8H, rn</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vdupq_n_f64(float64_t value)</td><td>value -&gt; rn</td><td>INS Dd.D[0], rn</td><td>Vd.1D -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vdupq_n_f64(float64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2D, rn</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vmov_n_s8(int8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8B, rn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/65/Page/65",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/65/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 65,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/65/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 65,
          "polygon": [
            [
              890.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              890.0,
              59.0
            ]
          ],
          "bbox": [
            890.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/65/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x16_t vcopyq_laneq_p8(poly8x16_t a, const int lane1, poly8x16_t b, const int lane2)</td><td>a -&gt; Vd.16B<br/>0 &lt;= lane1<br/>&lt;= 15<br/>b -&gt; Vn.16B<br/>0 &lt;= lane2<br/>&lt;= 15</td><td>INS Vd.B[lane1], Vn.B[lane2]</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vcopyq_laneq_p16(poly16x4_t a, const int lane1, poly16x4_t b, const int lane2)</td><td>a -&gt; Vd.4H<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b -&gt; Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1], Vn.H[lane2]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vcopyq_laneq_p16(poly16x8_t a, const int lane1, poly16x8_t b, const int lane2)</td><td>a -&gt; Vd.8H<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b -&gt; Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1], Vn.H[lane2]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vrbit_s8(int8x8_t a)</td><td>a -&gt; Vn.8B</td><td>RBIT Vd.8B, Vn.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vrbitq_s8(int8x16_t a)</td><td>a -&gt; Vn.16B</td><td>RBIT Vd.16B, Vn.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vrbit_u8(uint8x8_t a)</td><td>a -&gt; Vn.8B</td><td>RBIT Vd.8B, Vn.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vrbitq_u8(uint8x16_t a)</td><td>a -&gt; Vn.16B</td><td>RBIT Vd.16B, Vn.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vrbit_p8(poly8x8_t a)</td><td>a -&gt; Vn.8B</td><td>RBIT Vd.8B, Vn.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vrbitq_p8(poly8x16_t a)</td><td>a -&gt; Vn.16B</td><td>RBIT Vd.16B, Vn.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vcreate_s8(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vcreate_s16(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vcreate_s32(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vcreate_s64(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vcreate_u8(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vcreate_u16(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vcreate_u32(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vcreate_u64(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vcreate_p64(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.1D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcreate_f16(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vcreate_f32(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vcreate_f64(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd.D[0], Xn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vdupq_n_s8(int8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8B, rn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vdupq_n_s8(int8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.16B, rn</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vdupq_n_s16(int16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H, rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vdupq_n_s32(int32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2S, rn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vdupq_n_s64(int64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.1D, rn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vdupq_n_u8(uint8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8B, rn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vdupq_n_u16(uint16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H, rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vdupq_n_u32(uint32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2S, rn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vdupq_n_u64(uint64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.1D, rn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vdupq_n_p64(uint64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.D[0], rn</td><td>Vd.1D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vdupq_n_f16(float32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H, rn</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vdupq_n_f32(float32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2S, rn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vdupq_n_f64(float64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.1D, rn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vdupq_n_p8(poly8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8B, rn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vdupq_n_p8(poly8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.16B, rn</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vdupq_n_p16(poly16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H, rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vdupq_n_p16(poly16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8H, rn</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vdupq_n_f64(float64_t value)</td><td>value -&gt; rn</td><td>INS Dd.D[0], rn</td><td>Vd.1D -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vdupq_n_f64(float64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2D, rn</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vmov_n_s8(int8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8B, rn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 65,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1326.0
            ],
            [
              154.0,
              1326.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1326.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/65/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 65,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/65/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 65,
          "polygon": [
            [
              506.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/65/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 65,
          "polygon": [
            [
              872.0,
              1395.0
            ],
            [
              988.0,
              1395.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              872.0,
              1416.0
            ]
          ],
          "bbox": [
            872.0,
            1395.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x16_t vmovq_n_s8(int8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.16B,rn</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vmovq_n_s16(int16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H,rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmovq_n_s16(int16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8H,rn</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmovq_n_s32(int32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2S,rn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmovq_n_s32(int32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4S,rn</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vmovq_n_s64(int64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.1D,rn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmovq_n_s64(int64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2D,rn</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vmovq_n_u8(uint8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8B,rn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vmovq_n_u8(uint8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.16B,rn</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmovq_n_u16(uint16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H,rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmovq_n_u16(uint16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8H,rn</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmovq_n_u32(uint32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2S,rn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmovq_n_u32(uint32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4S,rn</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vmovq_n_u64(uint64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.1D,rn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmovq_n_u64(uint64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2D,rn</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vmovq_n_f32(float32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2S,rn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmovq_n_f32(float32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4S,rn</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vmovq_n_p8(poly8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8B,rn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vmovq_n_p8(poly8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.16B,rn</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vmovq_n_p16(poly16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H,rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vmovq_n_p16(poly16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8H,rn</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vmovq_n_f64(float64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.1D,rn</td><td>Vd.1D -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmovq_n_f64(float64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2D,rn</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vdupq_lane_s8(int8x8_t vec, const int lane)</td><td>vec -&gt; Vn, BB<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.8B,Vn,B[lane]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vdupq_lane_s8(int8x8_t vec, const int lane)</td><td>vec -&gt; Vn, BB<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.16B,Vn,B[lane]</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vdupq_lane_s16(int16x4_t vec, const int lane)</td><td>vec -&gt; Vn,4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.4H,Vn,H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vdupq_lane_s16(int16x4_t vec, const int lane)</td><td>vec -&gt; Vn,4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.8H,Vn,H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vdupq_lane_s32(int32x2_t vec, const int lane)</td><td>vec -&gt; Vn,2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.2S,Vn,S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vdupq_lane_s32(int32x2_t vec, const int lane)</td><td>vec -&gt; Vn,2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.4S,Vn,S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vdupq_lane_s64(int64x1_t vec, const int lane)</td><td>vec -&gt; Vn,1D<br/>lane == 0</td><td>DUP Dd,Vn,D[lane]</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vdupq_lane_s64(int64x1_t vec, const int lane)</td><td>vec -&gt; Vn,1D<br/>lane == 0</td><td>DUP Vd.2D,Vn,D[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vdupq_lane_u8(uint8x8_t vec, const int lane)</td><td>vec -&gt; Vn,8B<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.8B,Vn,B[lane]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vdupq_lane_u8(uint8x8_t vec, const int lane)</td><td>vec -&gt; Vn,8B<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.16B,Vn,B[lane]</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vdupq_lane_u16(uint16x4_t vec, const int lane)</td><td>vec -&gt; Vn,4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.4H,Vn,H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vdupq_lane_u16(uint16x4_t vec, const int lane)</td><td>vec -&gt; Vn,4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.8H,Vn,H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vdupq_lane_u32(uint32x2_t vec, const int lane)</td><td>vec -&gt; Vn,2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.2S,Vn,S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vdupq_lane_u32(uint32x2_t vec, const int lane)</td><td>vec -&gt; Vn,2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.4S,Vn,S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vdupq_lane_u64(uint64x1_t vec, const int lane)</td><td>vec -&gt; Vn,1D<br/>lane == 0</td><td>DUP Dd,Vn,D[lane]</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vdupq_lane_u64(uint64x1_t vec, const int lane)</td><td>vec -&gt; Vn,1D<br/>lane == 0</td><td>DUP Vd.2D,Vn,D[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x4_t vdupq_lane_p8(poly8x4_t vec, const int lane)</td><td>vec -&gt; Vn,1D<br/>lane == 0</td><td>DUP Dd,Vn,D[lane]</td><td>Dd -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/66/Page/66",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/66/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 66,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/66/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 66,
          "polygon": [
            [
              890.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              890.0,
              59.0
            ]
          ],
          "bbox": [
            890.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/66/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x16_t vmovq_n_s8(int8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.16B,rn</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vmovq_n_s16(int16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H,rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vmovq_n_s16(int16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8H,rn</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vmovq_n_s32(int32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2S,rn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vmovq_n_s32(int32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4S,rn</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vmovq_n_s64(int64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.1D,rn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vmovq_n_s64(int64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2D,rn</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vmovq_n_u8(uint8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8B,rn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vmovq_n_u8(uint8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.16B,rn</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vmovq_n_u16(uint16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H,rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vmovq_n_u16(uint16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8H,rn</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vmovq_n_u32(uint32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2S,rn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vmovq_n_u32(uint32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4S,rn</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vmovq_n_u64(uint64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.1D,rn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vmovq_n_u64(uint64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2D,rn</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vmovq_n_f32(float32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2S,rn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vmovq_n_f32(float32_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4S,rn</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vmovq_n_p8(poly8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8B,rn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vmovq_n_p8(poly8_t value)</td><td>value -&gt; rn</td><td>DUP Vd.16B,rn</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vmovq_n_p16(poly16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H,rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vmovq_n_p16(poly16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8H,rn</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vmovq_n_f64(float64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.1D,rn</td><td>Vd.1D -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmovq_n_f64(float64_t value)</td><td>value -&gt; rn</td><td>DUP Vd.2D,rn</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vdupq_lane_s8(int8x8_t vec, const int lane)</td><td>vec -&gt; Vn, BB<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.8B,Vn,B[lane]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vdupq_lane_s8(int8x8_t vec, const int lane)</td><td>vec -&gt; Vn, BB<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.16B,Vn,B[lane]</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vdupq_lane_s16(int16x4_t vec, const int lane)</td><td>vec -&gt; Vn,4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.4H,Vn,H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vdupq_lane_s16(int16x4_t vec, const int lane)</td><td>vec -&gt; Vn,4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.8H,Vn,H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vdupq_lane_s32(int32x2_t vec, const int lane)</td><td>vec -&gt; Vn,2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.2S,Vn,S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vdupq_lane_s32(int32x2_t vec, const int lane)</td><td>vec -&gt; Vn,2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.4S,Vn,S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vdupq_lane_s64(int64x1_t vec, const int lane)</td><td>vec -&gt; Vn,1D<br/>lane == 0</td><td>DUP Dd,Vn,D[lane]</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vdupq_lane_s64(int64x1_t vec, const int lane)</td><td>vec -&gt; Vn,1D<br/>lane == 0</td><td>DUP Vd.2D,Vn,D[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vdupq_lane_u8(uint8x8_t vec, const int lane)</td><td>vec -&gt; Vn,8B<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.8B,Vn,B[lane]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vdupq_lane_u8(uint8x8_t vec, const int lane)</td><td>vec -&gt; Vn,8B<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.16B,Vn,B[lane]</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vdupq_lane_u16(uint16x4_t vec, const int lane)</td><td>vec -&gt; Vn,4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.4H,Vn,H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vdupq_lane_u16(uint16x4_t vec, const int lane)</td><td>vec -&gt; Vn,4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.8H,Vn,H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vdupq_lane_u32(uint32x2_t vec, const int lane)</td><td>vec -&gt; Vn,2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.2S,Vn,S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vdupq_lane_u32(uint32x2_t vec, const int lane)</td><td>vec -&gt; Vn,2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.4S,Vn,S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vdupq_lane_u64(uint64x1_t vec, const int lane)</td><td>vec -&gt; Vn,1D<br/>lane == 0</td><td>DUP Dd,Vn,D[lane]</td><td>Dd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vdupq_lane_u64(uint64x1_t vec, const int lane)</td><td>vec -&gt; Vn,1D<br/>lane == 0</td><td>DUP Vd.2D,Vn,D[lane]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x4_t vdupq_lane_p8(poly8x4_t vec, const int lane)</td><td>vec -&gt; Vn,1D<br/>lane == 0</td><td>DUP Dd,Vn,D[lane]</td><td>Dd -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
          "page": 66,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1330.0
            ],
            [
              154.0,
              1330.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1330.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/66/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 66,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/66/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 66,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/66/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 66,
          "polygon": [
            [
              872.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              872.0,
              1416.0
            ]
          ],
          "bbox": [
            872.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly64x2_t vdupq_lane_p64(poly64x1_t vec, const int lane)</td><td>vec -&gt; Vn.1D<br/>lane == 0</td><td>DUP Vd.2D,Vn.D[lane]</td><td>Vd.2D -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vdup_lane_f32(float32x2_t vec, const int lane)</td><td>vec -&gt; Vn.2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.2S,Vn.S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vdupq_lane_f32(float32x2_t vec, const int lane)</td><td>vec -&gt; Vn.2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.4S,Vn.S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vdup_lane_p8(poly8x8_t vec, const int lane)</td><td>vec -&gt; Vn.8B<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.8B,Vn.B[lane]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vdupq_lane_p8(poly8x8_t vec, const int lane)</td><td>vec -&gt; Vn.8B<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.16B,Vn.B[lane]</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vdup_lane_p16(poly16x4_t vec, const int lane)</td><td>vec -&gt; Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.4H,Vn.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vdupq_lane_p16(poly16x4_t vec, const int lane)</td><td>vec -&gt; Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.8H,Vn.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vdup_lane_f64(float64x1_t vec, const int lane)</td><td>vec -&gt; Vn.1D<br/>lane == 0</td><td>DUP Dd,Vn.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vdupq_lane_f64(float64x1_t vec, const int lane)</td><td>vec -&gt; Vn.1D<br/>lane == 0</td><td>DUP Vd.2D,Vn.D[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vdup_laneq_s8(int8x16_t vec, const int lane)</td><td>vec -&gt; Vn.16B<br/>0 &lt;= lane &lt;= 15</td><td>DUP Vd.8B,Vn.B[lane]</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vdupq_laneq_s8(int8x16_t vec, const int lane)</td><td>vec -&gt; Vn.16B<br/>0 &lt;= lane &lt;= 15</td><td>DUP Vd.16B,Vn.B[lane]</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vdup_laneq_s16(int16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.4H,Vn.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vdupq_laneq_s16(int16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.8H,Vn.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vdup_laneq_s32(int32x4_t vec, const int lane)</td><td>vec -&gt; Vn.4S<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.2S,Vn.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vdupq_laneq_s32(int32x4_t vec, const int lane)</td><td>vec -&gt; Vn.4S<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.4S,Vn.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x1_t vdup_laneq_s64(int64x2_t vec, const int lane)</td><td>vec -&gt; Vn.2D<br/>0 &lt;= lane &lt;= 1</td><td>DUP Dd,Vn.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vdupq_laneq_s64(int64x2_t vec, const int lane)</td><td>vec -&gt; Vn.2D<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.2D,Vn.D[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vdup_laneq_u8(uint8x16_t vec, const int lane)</td><td>vec -&gt; Vn.16B<br/>0 &lt;= lane &lt;= 15</td><td>DUP Vd.8B,Vn.B[lane]</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vdupq_laneq_u8(uint8x16_t vec, const int lane)</td><td>vec -&gt; Vn.16B<br/>0 &lt;= lane &lt;= 15</td><td>DUP Vd.16B,Vn.B[lane]</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vdup_laneq_u16(uint16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.4H,Vn.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vdupq_laneq_u16(uint16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.8H,Vn.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vdup_laneq_u32(uint32x4_t vec, const int lane)</td><td>vec -&gt; Vn.4S<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.2S,Vn.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vdupq_laneq_u32(uint32x4_t vec, const int lane)</td><td>vec -&gt; Vn.4S<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.4S,Vn.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vdup_laneq_u64(uint64x2_t vec, const int lane)</td><td>vec -&gt; Vn.2D<br/>0 &lt;= lane &lt;= 1</td><td>DUP Dd,Vn.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/67/Page/67",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/67/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 67,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/67/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 67,
          "polygon": [
            [
              888.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/67/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly64x2_t vdupq_lane_p64(poly64x1_t vec, const int lane)</td><td>vec -&gt; Vn.1D<br/>lane == 0</td><td>DUP Vd.2D,Vn.D[lane]</td><td>Vd.2D -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vdup_lane_f32(float32x2_t vec, const int lane)</td><td>vec -&gt; Vn.2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.2S,Vn.S[lane]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vdupq_lane_f32(float32x2_t vec, const int lane)</td><td>vec -&gt; Vn.2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.4S,Vn.S[lane]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vdup_lane_p8(poly8x8_t vec, const int lane)</td><td>vec -&gt; Vn.8B<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.8B,Vn.B[lane]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vdupq_lane_p8(poly8x8_t vec, const int lane)</td><td>vec -&gt; Vn.8B<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.16B,Vn.B[lane]</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vdup_lane_p16(poly16x4_t vec, const int lane)</td><td>vec -&gt; Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.4H,Vn.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vdupq_lane_p16(poly16x4_t vec, const int lane)</td><td>vec -&gt; Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.8H,Vn.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vdup_lane_f64(float64x1_t vec, const int lane)</td><td>vec -&gt; Vn.1D<br/>lane == 0</td><td>DUP Dd,Vn.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vdupq_lane_f64(float64x1_t vec, const int lane)</td><td>vec -&gt; Vn.1D<br/>lane == 0</td><td>DUP Vd.2D,Vn.D[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vdup_laneq_s8(int8x16_t vec, const int lane)</td><td>vec -&gt; Vn.16B<br/>0 &lt;= lane &lt;= 15</td><td>DUP Vd.8B,Vn.B[lane]</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vdupq_laneq_s8(int8x16_t vec, const int lane)</td><td>vec -&gt; Vn.16B<br/>0 &lt;= lane &lt;= 15</td><td>DUP Vd.16B,Vn.B[lane]</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vdup_laneq_s16(int16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.4H,Vn.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vdupq_laneq_s16(int16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.8H,Vn.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vdup_laneq_s32(int32x4_t vec, const int lane)</td><td>vec -&gt; Vn.4S<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.2S,Vn.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vdupq_laneq_s32(int32x4_t vec, const int lane)</td><td>vec -&gt; Vn.4S<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.4S,Vn.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x1_t vdup_laneq_s64(int64x2_t vec, const int lane)</td><td>vec -&gt; Vn.2D<br/>0 &lt;= lane &lt;= 1</td><td>DUP Dd,Vn.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vdupq_laneq_s64(int64x2_t vec, const int lane)</td><td>vec -&gt; Vn.2D<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.2D,Vn.D[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vdup_laneq_u8(uint8x16_t vec, const int lane)</td><td>vec -&gt; Vn.16B<br/>0 &lt;= lane &lt;= 15</td><td>DUP Vd.8B,Vn.B[lane]</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vdupq_laneq_u8(uint8x16_t vec, const int lane)</td><td>vec -&gt; Vn.16B<br/>0 &lt;= lane &lt;= 15</td><td>DUP Vd.16B,Vn.B[lane]</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vdup_laneq_u16(uint16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.4H,Vn.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vdupq_laneq_u16(uint16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.8H,Vn.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vdup_laneq_u32(uint32x4_t vec, const int lane)</td><td>vec -&gt; Vn.4S<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.2S,Vn.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vdupq_laneq_u32(uint32x4_t vec, const int lane)</td><td>vec -&gt; Vn.4S<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.4S,Vn.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x1_t vdup_laneq_u64(uint64x2_t vec, const int lane)</td><td>vec -&gt; Vn.2D<br/>0 &lt;= lane &lt;= 1</td><td>DUP Dd,Vn.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 67,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1330.0
            ],
            [
              154.0,
              1330.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1330.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/67/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 67,
          "polygon": [
            [
              304.0,
              1351.0
            ],
            [
              840.0,
              1351.0
            ],
            [
              840.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1351.0,
            840.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/67/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 67,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/67/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 67,
          "polygon": [
            [
              870.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64x2_t vdupq_laneq_u64(uint64x2_t vec, const int lane)</td><td>vec -&gt; Vn.2D<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.2D,Vn.D[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly64x1_t vdup_laneq_p64(poly64x2_t vec, const int lane)</td><td>vec -&gt; Vn.2D<br/>0 &lt;= lane &lt;= 1</td><td>DUP Dd,Vn.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vdupq_laneq_p64(poly64x2_t vec, const int lane)</td><td>vec -&gt; Vn.2D<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.2D,Vn.D[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vdup_laneq_f32(float32x4_t vec, const int lane)</td><td>vec -&gt; Vn.4S<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.2S,Vn.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vdupq_laneq_f32(float32x4_t vec, const int lane)</td><td>vec -&gt; Vn.4S<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.4S,Vn.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vdup_laneq_p8(poly8x16_t vec, const int lane)</td><td>vec -&gt; Vn.16B<br/>0 &lt;= lane &lt;= 15</td><td>DUP Vd.8B,Vn.B[lane]</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vdupq_laneq_p8(poly8x16_t vec, const int lane)</td><td>vec -&gt; Vn.16B<br/>0 &lt;= lane &lt;= 15</td><td>DUP Vd.16B,Vn.B[lane]</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vdup_laneq_p16(poly16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.4H,Vn.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vdupq_laneq_p16(poly16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.8H,Vn.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vdup_laneq_f64(float64x2_t vec, const int lane)</td><td>vec -&gt; Vn.2D<br/>0 &lt;= lane &lt;= 1</td><td>DUP Dd,Vn.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vdupq_laneq_f64(float64x2_t vec, const int lane)</td><td>vec -&gt; Vn.2D<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.2D,Vn.D[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vcombine_s8(int8x8_t low, int8x8_t high)</td><td>low -&gt; Vn.8B<br/>high -&gt; Vm.8B</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vcombine_s16(int16x4_t low, int16x4_t high)</td><td>low -&gt; Vn.4H<br/>high -&gt; Vm.4H</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vcombine_s32(int32x2_t low, int32x2_t high)</td><td>low -&gt; Vn.2S<br/>high -&gt; Vm.2S</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vcombine_s64(int64x1_t low, int64x1_t high)</td><td>low -&gt; Vn.1D<br/>high -&gt; Vm.1D</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vcombine_u8(uint8x8_t low, uint8x8_t high)</td><td>low -&gt; Vn.8B<br/>high -&gt; Vm.8B</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vcombine_u16(uint16x4_t low, uint16x4_t high)</td><td>low -&gt; Vn.4H<br/>high -&gt; Vm.4H</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcombine_u32(uint32x2_t low, uint32x2_t high)</td><td>low -&gt; Vn.2S<br/>high -&gt; Vm.2S</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vcombine_u64(uint64x1_t low, uint64x1_t high)</td><td>low -&gt; Vn.1D<br/>high -&gt; Vm.1D</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x2_t vcombine_p64(poly64x1_t low, poly64x1_t high)</td><td>low -&gt; Vn.1D<br/>high -&gt; Vm.1D</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.2D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcombine_f16(float16x4_t low, float16x4_t high)</td><td>low -&gt; Vn.4H<br/>high -&gt; Vm.4H</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vcombine_f32(float32x2_t low, float32x2_t high)</td><td>low -&gt; Vn.2S<br/>high -&gt; Vm.2S</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vcombine_p8(poly8x8_t low, poly8x8_t high)</td><td>low -&gt; Vn.8B<br/>high -&gt; Vm.8B</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vcombine_p16(poly16x4_t low, poly16x4_t high)</td><td>low -&gt; Vn.4H<br/>high -&gt; Vm.4H</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/68/Page/68",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/68/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 68,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/68/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 68,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/68/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64x2_t vdupq_laneq_u64(uint64x2_t vec, const int lane)</td><td>vec -&gt; Vn.2D<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.2D,Vn.D[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly64x1_t vdup_laneq_p64(poly64x2_t vec, const int lane)</td><td>vec -&gt; Vn.2D<br/>0 &lt;= lane &lt;= 1</td><td>DUP Dd,Vn.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vdupq_laneq_p64(poly64x2_t vec, const int lane)</td><td>vec -&gt; Vn.2D<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.2D,Vn.D[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vdup_laneq_f32(float32x4_t vec, const int lane)</td><td>vec -&gt; Vn.4S<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.2S,Vn.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vdupq_laneq_f32(float32x4_t vec, const int lane)</td><td>vec -&gt; Vn.4S<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.4S,Vn.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vdup_laneq_p8(poly8x16_t vec, const int lane)</td><td>vec -&gt; Vn.16B<br/>0 &lt;= lane &lt;= 15</td><td>DUP Vd.8B,Vn.B[lane]</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vdupq_laneq_p8(poly8x16_t vec, const int lane)</td><td>vec -&gt; Vn.16B<br/>0 &lt;= lane &lt;= 15</td><td>DUP Vd.16B,Vn.B[lane]</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vdup_laneq_p16(poly16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.4H,Vn.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vdupq_laneq_p16(poly16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.8H,Vn.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vdup_laneq_f64(float64x2_t vec, const int lane)</td><td>vec -&gt; Vn.2D<br/>0 &lt;= lane &lt;= 1</td><td>DUP Dd,Vn.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vdupq_laneq_f64(float64x2_t vec, const int lane)</td><td>vec -&gt; Vn.2D<br/>0 &lt;= lane &lt;= 1</td><td>DUP Vd.2D,Vn.D[lane]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vcombine_s8(int8x8_t low, int8x8_t high)</td><td>low -&gt; Vn.8B<br/>high -&gt; Vm.8B</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vcombine_s16(int16x4_t low, int16x4_t high)</td><td>low -&gt; Vn.4H<br/>high -&gt; Vm.4H</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vcombine_s32(int32x2_t low, int32x2_t high)</td><td>low -&gt; Vn.2S<br/>high -&gt; Vm.2S</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vcombine_s64(int64x1_t low, int64x1_t high)</td><td>low -&gt; Vn.1D<br/>high -&gt; Vm.1D</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vcombine_u8(uint8x8_t low, uint8x8_t high)</td><td>low -&gt; Vn.8B<br/>high -&gt; Vm.8B</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vcombine_u16(uint16x4_t low, uint16x4_t high)</td><td>low -&gt; Vn.4H<br/>high -&gt; Vm.4H</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vcombine_u32(uint32x2_t low, uint32x2_t high)</td><td>low -&gt; Vn.2S<br/>high -&gt; Vm.2S</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vcombine_u64(uint64x1_t low, uint64x1_t high)</td><td>low -&gt; Vn.1D<br/>high -&gt; Vm.1D</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x2_t vcombine_p64(poly64x1_t low, poly64x1_t high)</td><td>low -&gt; Vn.1D<br/>high -&gt; Vm.1D</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.2D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcombine_f16(float16x4_t low, float16x4_t high)</td><td>low -&gt; Vn.4H<br/>high -&gt; Vm.4H</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vcombine_f32(float32x2_t low, float32x2_t high)</td><td>low -&gt; Vn.2S<br/>high -&gt; Vm.2S</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vcombine_p8(poly8x8_t low, poly8x8_t high)</td><td>low -&gt; Vn.8B<br/>high -&gt; Vm.8B</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vcombine_p16(poly16x4_t low, poly16x4_t high)</td><td>low -&gt; Vn.4H<br/>high -&gt; Vm.4H</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 68,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1346.0
            ],
            [
              154.0,
              1346.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1346.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/68/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 68,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/68/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 68,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/68/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 68,
          "polygon": [
            [
              871.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              871.0,
              1416.0
            ]
          ],
          "bbox": [
            871.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x2_t vcombine_f64(float64x1_t low, float64x1_t high)</td><td>low -&gt; Vn.1D<br/>high -&gt; Vm.1D</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vget_high_s8(int8x16_t a)</td><td>a -&gt; Vn.16B</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vget_high_s16(int16x8_t a)</td><td>a -&gt; Vn.8H</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vget_high_s32(int32x4_t a)</td><td>a -&gt; Vn.4S</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vget_high_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vget_high_u8(uint8x16_t a)</td><td>a -&gt; Vn.16B</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vget_high_u16(uint16x8_t a)</td><td>a -&gt; Vn.8H</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vget_high_u32(uint32x4_t a)</td><td>a -&gt; Vn.4S</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vget_high_u64(uint64x2_t a)</td><td>a -&gt; Vn.2D</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vget_high_p64(poly64x2_t a)</td><td>a -&gt; Vn.2D</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.1D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vget_high_f16(float16x8_t a)</td><td>a -&gt; Vn.8H</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vget_high_f32(float32x4_t a)</td><td>a -&gt; Vn.4S</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vget_high_p8(poly8x16_t a)</td><td>a -&gt; Vn.16B</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vget_high_p16(poly16x8_t a)</td><td>a -&gt; Vn.8H</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vget_high_f64(float64x2_t a)</td><td>a -&gt; Vn.2D</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.1D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vget_low_s8(int8x16_t a)</td><td>a -&gt; Vn.16B</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vget_low_s16(int16x8_t a)</td><td>a -&gt; Vn.8H</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vget_low_s32(int32x4_t a)</td><td>a -&gt; Vn.4S</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vget_low_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vget_low_u8(uint8x16_t a)</td><td>a -&gt; Vn.16B</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vget_low_u16(uint16x8_t a)</td><td>a -&gt; Vn.8H</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vget_low_u32(uint32x4_t a)</td><td>a -&gt; Vn.4S</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vget_low_u64(uint64x2_t a)</td><td>a -&gt; Vn.2D</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vget_low_p64(poly64x2_t a)</td><td>a -&gt; Vn.2D</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.1D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vget_low_f16(float16x8_t a)</td><td>a -&gt; Vn.8H</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vget_low_f32(float32x4_t a)</td><td>a -&gt; Vn.4S</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vget_low_p8(poly8x16_t a)</td><td>a -&gt; Vn.16B</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vget_low_p16(poly16x8_t a)</td><td>a -&gt; Vn.8H</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vget_low_f64(float64x2_t a)</td><td>a -&gt; Vn.2D</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.1D -&gt; result</td><td>A64</td></tr><tr><td>int8_t vdupb_lane_s8(int8x8_t vec, const int lane)</td><td>vec -&gt; Vn.8B<br/>0 &lt;= lane &lt;= 7</td><td>DUP Bd,Vn.B[lane]</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vduph_lane_s16(int16x4_t vec, const int lane)</td><td>vec -&gt; Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Hd,Vn.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vdup_s_lane_s32(int32x2_t vec, const int lane)</td><td>vec -&gt; Vn.2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Sd,Vn.S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vdupd_lane_s64(int64x1_t vec, const int lane)</td><td>vec -&gt; Vn.1D<br/>lane == 0</td><td>DUP Dd,Vn.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vdupb_lane_u8(uint8x8_t vec, const int lane)</td><td>vec -&gt; Vn.8B<br/>0 &lt;= lane &lt;= 7</td><td>DUP Bd,Vn.B[lane]</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vduph_lane_u16(uint16x4_t vec, const int lane)</td><td>vec -&gt; Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Hd,Vn.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vdup_s_lane_u32(uint32x2_t vec, const int lane)</td><td>vec -&gt; Vn.2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Sd,Vn.S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vdupd_lane_u64(uint64x1_t vec, const int lane)</td><td>vec -&gt; Vn.1D<br/>lane == 0</td><td>DUP Dd,Vn.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32_t vdup_lane_f32(float32x2_t vec, const int lane)</td><td>vec -&gt; Vn.2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Sd,Vn.S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vdup_lane_f64(float64x1_t vec, const int lane)</td><td>vec -&gt; Vn.1D<br/>lane == 0</td><td>DUP Dd,Vn.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>poly8_t vdupb_lane_p8(poly8x8_t vec, const int lane)</td><td>vec -&gt; Vn.8B<br/>0 &lt;= lane &lt;= 7</td><td>DUP Bd,Vn.B[lane]</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>poly16_t vduph_lane_p16(poly16x4_t vec, const int lane)</td><td>vec -&gt; Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Hd,Vn.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int8_t vdupb_laneq_s8(int8x16_t vec, const int lane)</td><td>vec -&gt; Vn.16B<br/>0 &lt;= lane &lt;= 15</td><td>DUP Bd,Vn.B[lane]</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vduph_laneq_s16(int16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Hd,Vn.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/69/Page/69",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/69/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 69,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              381.0,
              38.0
            ],
            [
              381.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            381.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/69/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 69,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/69/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x2_t vcombine_f64(float64x1_t low, float64x1_t high)</td><td>low -&gt; Vn.1D<br/>high -&gt; Vm.1D</td><td>DUP Vd.1D,Vn.D[0]<br/>INS Vd.D[1],Vm.D[0]</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vget_high_s8(int8x16_t a)</td><td>a -&gt; Vn.16B</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vget_high_s16(int16x8_t a)</td><td>a -&gt; Vn.8H</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vget_high_s32(int32x4_t a)</td><td>a -&gt; Vn.4S</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vget_high_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vget_high_u8(uint8x16_t a)</td><td>a -&gt; Vn.16B</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vget_high_u16(uint16x8_t a)</td><td>a -&gt; Vn.8H</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vget_high_u32(uint32x4_t a)</td><td>a -&gt; Vn.4S</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vget_high_u64(uint64x2_t a)</td><td>a -&gt; Vn.2D</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vget_high_p64(poly64x2_t a)</td><td>a -&gt; Vn.2D</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.1D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vget_high_f16(float16x8_t a)</td><td>a -&gt; Vn.8H</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vget_high_f32(float32x4_t a)</td><td>a -&gt; Vn.4S</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vget_high_p8(poly8x16_t a)</td><td>a -&gt; Vn.16B</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vget_high_p16(poly16x8_t a)</td><td>a -&gt; Vn.8H</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vget_high_f64(float64x2_t a)</td><td>a -&gt; Vn.2D</td><td>DUP Vd.1D,Vn.D[1]</td><td>Vd.1D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vget_low_s8(int8x16_t a)</td><td>a -&gt; Vn.16B</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vget_low_s16(int16x8_t a)</td><td>a -&gt; Vn.8H</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vget_low_s32(int32x4_t a)</td><td>a -&gt; Vn.4S</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vget_low_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vget_low_u8(uint8x16_t a)</td><td>a -&gt; Vn.16B</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vget_low_u16(uint16x8_t a)</td><td>a -&gt; Vn.8H</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vget_low_u32(uint32x4_t a)</td><td>a -&gt; Vn.4S</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vget_low_u64(uint64x2_t a)</td><td>a -&gt; Vn.2D</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vget_low_p64(poly64x2_t a)</td><td>a -&gt; Vn.2D</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.1D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vget_low_f16(float16x8_t a)</td><td>a -&gt; Vn.8H</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vget_low_f32(float32x4_t a)</td><td>a -&gt; Vn.4S</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vget_low_p8(poly8x16_t a)</td><td>a -&gt; Vn.16B</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vget_low_p16(poly16x8_t a)</td><td>a -&gt; Vn.8H</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vget_low_f64(float64x2_t a)</td><td>a -&gt; Vn.2D</td><td>DUP Vd.1D,Vn.D[0]</td><td>Vd.1D -&gt; result</td><td>A64</td></tr><tr><td>int8_t vdupb_lane_s8(int8x8_t vec, const int lane)</td><td>vec -&gt; Vn.8B<br/>0 &lt;= lane &lt;= 7</td><td>DUP Bd,Vn.B[lane]</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vduph_lane_s16(int16x4_t vec, const int lane)</td><td>vec -&gt; Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Hd,Vn.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vdup_s_lane_s32(int32x2_t vec, const int lane)</td><td>vec -&gt; Vn.2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Sd,Vn.S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vdupd_lane_s64(int64x1_t vec, const int lane)</td><td>vec -&gt; Vn.1D<br/>lane == 0</td><td>DUP Dd,Vn.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vdupb_lane_u8(uint8x8_t vec, const int lane)</td><td>vec -&gt; Vn.8B<br/>0 &lt;= lane &lt;= 7</td><td>DUP Bd,Vn.B[lane]</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vduph_lane_u16(uint16x4_t vec, const int lane)</td><td>vec -&gt; Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Hd,Vn.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vdup_s_lane_u32(uint32x2_t vec, const int lane)</td><td>vec -&gt; Vn.2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Sd,Vn.S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vdupd_lane_u64(uint64x1_t vec, const int lane)</td><td>vec -&gt; Vn.1D<br/>lane == 0</td><td>DUP Dd,Vn.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32_t vdup_lane_f32(float32x2_t vec, const int lane)</td><td>vec -&gt; Vn.2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Sd,Vn.S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vdup_lane_f64(float64x1_t vec, const int lane)</td><td>vec -&gt; Vn.1D<br/>lane == 0</td><td>DUP Dd,Vn.D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>poly8_t vdupb_lane_p8(poly8x8_t vec, const int lane)</td><td>vec -&gt; Vn.8B<br/>0 &lt;= lane &lt;= 7</td><td>DUP Bd,Vn.B[lane]</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>poly16_t vduph_lane_p16(poly16x4_t vec, const int lane)</td><td>vec -&gt; Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Hd,Vn.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int8_t vdupb_laneq_s8(int8x16_t vec, const int lane)</td><td>vec -&gt; Vn.16B<br/>0 &lt;= lane &lt;= 15</td><td>DUP Bd,Vn.B[lane]</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vduph_laneq_s16(int16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Hd,Vn.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 69,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1318.0
            ],
            [
              154.0,
              1318.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1318.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/69/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 69,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/69/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 69,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/69/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 69,
          "polygon": [
            [
              870.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32_t vdupq_laneq_s32(int32x4_t vec, const int lane)</td><td>vec -&gt; Vn,4S<br/>0 &lt;= lane &lt;=<br/>3</td><td>DUP Sd,Vn,S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vdupd_laneq_s64(int64x2_t vec, const int lane)</td><td>vec -&gt; Vn,2D<br/>0 &lt;= lane &lt;=<br/>1</td><td>DUP Dd,Vn,D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vdupb_laneq_u8(uint8x16_t vec, const int lane)</td><td>vec -&gt; Vn,16B<br/>0 &lt;= lane &lt;=<br/>15</td><td>DUP Bd,Vn,B[lane]</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vduph_laneq_u16(uint16x8_t vec, const int lane)</td><td>vec -&gt; Vn,8H<br/>0 &lt;= lane &lt;=<br/>7</td><td>DUP Hd,Vn,H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vdupq_laneq_u32(uint32x4_t vec, const int lane)</td><td>vec -&gt; Vn,4S<br/>0 &lt;= lane &lt;=<br/>3</td><td>DUP Sd,Vn,S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vdupd_laneq_u64(uint64x2_t vec, const int lane)</td><td>vec -&gt; Vn,2D<br/>0 &lt;= lane &lt;=<br/>1</td><td>DUP Dd,Vn,D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32_t vdupq_laneq_f32(float32x4_t vec, const int lane)</td><td>vec -&gt; Vn,4S<br/>0 &lt;= lane &lt;=<br/>3</td><td>DUP Sd,Vn,S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vdupd_laneq_f64(float64x2_t vec, const int lane)</td><td>vec -&gt; Vn,2D<br/>0 &lt;= lane &lt;=<br/>1</td><td>DUP Dd,Vn,D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>poly8_t vdupb_laneq_p8(poly8x16_t vec, const int lane)</td><td>vec -&gt; Vn,16B<br/>0 &lt;= lane &lt;=<br/>15</td><td>DUP Bd,Vn,B[lane]</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>poly16_t vduph_laneq_p16(poly16x8_t vec, const int lane)</td><td>vec -&gt; Vn,8H<br/>0 &lt;= lane &lt;=<br/>7</td><td>DUP Hd,Vn,H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vld1_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,8B],[Xn]</td><td>Vt,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vld1q_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,16B],[Xn]</td><td>Vt,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vld1_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,4H],[Xn]</td><td>Vt,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vld1q_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,8H],[Xn]</td><td>Vt,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vld1_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,2S],[Xn]</td><td>Vt,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vld1q_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,4S],[Xn]</td><td>Vt,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vld1_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,1D],[Xn]</td><td>Vt,1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vld1q_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,2D],[Xn]</td><td>Vt,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vld1_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,8B],[Xn]</td><td>Vt,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vld1q_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,16B],[Xn]</td><td>Vt,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vld1_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,4H],[Xn]</td><td>Vt,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vld1q_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,8H],[Xn]</td><td>Vt,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vld1_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,2S],[Xn]</td><td>Vt,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vld1q_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,4S],[Xn]</td><td>Vt,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vld1_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,1D],[Xn]</td><td>Vt,1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vld1q_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,2D],[Xn]</td><td>Vt,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x4_t vld1_p8(poly8x4_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,1D],[Xn]</td><td>Vt,1D -&gt; result</td><td>A32/A64</td></tr><tr><td>poly8x8_t vld1q_p8(poly8x8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,2D],[Xn]</td><td>Vt,2D -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vld1_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,4H],[Xn]</td><td>Vt,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x8_t vld1q_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,8H],[Xn]</td><td>Vt,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vld1_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,2S],[Xn]</td><td>Vt,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x4_t vld1q_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,4S],[Xn]</td><td>Vt,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vld1_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,8B],[Xn]</td><td>Vt,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vld1q_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,16B],[Xn]</td><td>Vt,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vld1_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,4H],[Xn]</td><td>Vt,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vld1q_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,8H],[Xn]</td><td>Vt,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vld1_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,1D],[Xn]</td><td>Vt,1D -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vld1q_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,2D],[Xn]</td><td>Vt,2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vld1_lane_s8(int8_t const * ptr, int8x8_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt,8B<br/>0 &lt;= lane &lt;=<br/>7</td><td>LD1 [Vt,B],[lane],[Xn]</td><td>Vt,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vld1q_lane_s8(int8_t const * ptr, int8x16_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt,16B<br/>0 &lt;= lane &lt;=<br/>15</td><td>LD1 [Vt,B],[lane],[Xn]</td><td>Vt,16B -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/70/Page/70",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/70/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 70,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              154.0,
              57.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/70/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 70,
          "polygon": [
            [
              893.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              893.0,
              57.0
            ]
          ],
          "bbox": [
            893.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/70/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32_t vdupq_laneq_s32(int32x4_t vec, const int lane)</td><td>vec -&gt; Vn,4S<br/>0 &lt;= lane &lt;=<br/>3</td><td>DUP Sd,Vn,S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int64_t vdupd_laneq_s64(int64x2_t vec, const int lane)</td><td>vec -&gt; Vn,2D<br/>0 &lt;= lane &lt;=<br/>1</td><td>DUP Dd,Vn,D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vdupb_laneq_u8(uint8x16_t vec, const int lane)</td><td>vec -&gt; Vn,16B<br/>0 &lt;= lane &lt;=<br/>15</td><td>DUP Bd,Vn,B[lane]</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>uint16_t vduph_laneq_u16(uint16x8_t vec, const int lane)</td><td>vec -&gt; Vn,8H<br/>0 &lt;= lane &lt;=<br/>7</td><td>DUP Hd,Vn,H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32_t vdupq_laneq_u32(uint32x4_t vec, const int lane)</td><td>vec -&gt; Vn,4S<br/>0 &lt;= lane &lt;=<br/>3</td><td>DUP Sd,Vn,S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vdupd_laneq_u64(uint64x2_t vec, const int lane)</td><td>vec -&gt; Vn,2D<br/>0 &lt;= lane &lt;=<br/>1</td><td>DUP Dd,Vn,D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32_t vdupq_laneq_f32(float32x4_t vec, const int lane)</td><td>vec -&gt; Vn,4S<br/>0 &lt;= lane &lt;=<br/>3</td><td>DUP Sd,Vn,S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vdupd_laneq_f64(float64x2_t vec, const int lane)</td><td>vec -&gt; Vn,2D<br/>0 &lt;= lane &lt;=<br/>1</td><td>DUP Dd,Vn,D[lane]</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>poly8_t vdupb_laneq_p8(poly8x16_t vec, const int lane)</td><td>vec -&gt; Vn,16B<br/>0 &lt;= lane &lt;=<br/>15</td><td>DUP Bd,Vn,B[lane]</td><td>Bd -&gt; result</td><td>A64</td></tr><tr><td>poly16_t vduph_laneq_p16(poly16x8_t vec, const int lane)</td><td>vec -&gt; Vn,8H<br/>0 &lt;= lane &lt;=<br/>7</td><td>DUP Hd,Vn,H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vld1_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,8B],[Xn]</td><td>Vt,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vld1q_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,16B],[Xn]</td><td>Vt,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vld1_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,4H],[Xn]</td><td>Vt,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vld1q_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,8H],[Xn]</td><td>Vt,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vld1_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,2S],[Xn]</td><td>Vt,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vld1q_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,4S],[Xn]</td><td>Vt,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vld1_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,1D],[Xn]</td><td>Vt,1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vld1q_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,2D],[Xn]</td><td>Vt,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vld1_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,8B],[Xn]</td><td>Vt,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vld1q_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,16B],[Xn]</td><td>Vt,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vld1_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,4H],[Xn]</td><td>Vt,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vld1q_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,8H],[Xn]</td><td>Vt,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vld1_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,2S],[Xn]</td><td>Vt,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vld1q_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,4S],[Xn]</td><td>Vt,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vld1_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,1D],[Xn]</td><td>Vt,1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vld1q_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,2D],[Xn]</td><td>Vt,2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x4_t vld1_p8(poly8x4_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,1D],[Xn]</td><td>Vt,1D -&gt; result</td><td>A32/A64</td></tr><tr><td>poly8x8_t vld1q_p8(poly8x8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,2D],[Xn]</td><td>Vt,2D -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vld1_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,4H],[Xn]</td><td>Vt,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x8_t vld1q_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,8H],[Xn]</td><td>Vt,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vld1_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,2S],[Xn]</td><td>Vt,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x4_t vld1q_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,4S],[Xn]</td><td>Vt,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vld1_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,8B],[Xn]</td><td>Vt,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vld1q_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,16B],[Xn]</td><td>Vt,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vld1_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,4H],[Xn]</td><td>Vt,4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vld1q_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,8H],[Xn]</td><td>Vt,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vld1_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,1D],[Xn]</td><td>Vt,1D -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vld1q_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt,2D],[Xn]</td><td>Vt,2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vld1_lane_s8(int8_t const * ptr, int8x8_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt,8B<br/>0 &lt;= lane &lt;=<br/>7</td><td>LD1 [Vt,B],[lane],[Xn]</td><td>Vt,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vld1q_lane_s8(int8_t const * ptr, int8x16_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt,16B<br/>0 &lt;= lane &lt;=<br/>15</td><td>LD1 [Vt,B],[lane],[Xn]</td><td>Vt,16B -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 70,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              995.0,
              111.0
            ],
            [
              995.0,
              1330.0
            ],
            [
              154.0,
              1330.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            995.0,
            1330.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/70/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 70,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1373.0
            ],
            [
              304.0,
              1373.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1373.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/70/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 70,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/70/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 70,
          "polygon": [
            [
              875.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              875.0,
              1416.0
            ]
          ],
          "bbox": [
            875.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x4_t vld1_lane_s16(int16_t const * ptr, int16x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD1 {Vt.H}[lane][Xn]</td><td>Vt.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vld1q_lane_s16(int16_t const * ptr, int16x8_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD1 {Vt.H}[lane][Xn]</td><td>Vt.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vld1_lane_s32(int32_t const * ptr, int32x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD1 {Vt.S}[lane][Xn]</td><td>Vt.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vld1q_lane_s32(int32_t const * ptr, int32x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD1 {Vt.S}[lane][Xn]</td><td>Vt.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x4_t vld1_lane_s64(int64_t const * ptr, int64x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.1D<br/>lane == 0</td><td>LD1 {Vt.D}[lane][Xn]</td><td>Vt.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vld1q_lane_s64(int64_t const * ptr, int64x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD1 {Vt.D}[lane][Xn]</td><td>Vt.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vld1_lane_u8(uint8_t const * ptr, uint8x8_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD1 {Vt.B}[lane][Xn]</td><td>Vt.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vld1q_lane_u8(uint8_t const * ptr, uint8x16_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD1 {Vt.B}[lane][Xn]</td><td>Vt.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vld1_lane_u16(uint16_t const * ptr, uint16x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD1 {Vt.H}[lane][Xn]</td><td>Vt.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vld1q_lane_u16(uint16_t const * ptr, uint16x8_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD1 {Vt.H}[lane][Xn]</td><td>Vt.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vld1_lane_u32(uint32_t const * ptr, uint32x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD1 {Vt.S}[lane][Xn]</td><td>Vt.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vld1q_lane_u32(uint32_t const * ptr, uint32x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD1 {Vt.S}[lane][Xn]</td><td>Vt.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vld1_lane_u64(uint64_t const * ptr, uint64x1_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.1D<br/>lane == 0</td><td>LD1 {Vt.D}[lane][Xn]</td><td>Vt.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vld1q_lane_u64(uint64_t const * ptr, uint64x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD1 {Vt.D}[lane][Xn]</td><td>Vt.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vld1_lane_p64(poly64_t const * ptr, poly64x1_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.1D<br/>lane == 0</td><td>LD1 {Vt.D}[lane][Xn]</td><td>Vt.1D -&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vld1q_lane_p64(poly64_t const * ptr, poly64x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD1 {Vt.D}[lane][Xn]</td><td>Vt.2D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vld1_lane_f16(float16_t const * ptr, float16x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD1 {Vt.H}[lane][Xn]</td><td>Vt.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x8_t vld1q_lane_f16(float16_t const * ptr, float16x8_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD1 {Vt.H}[lane][Xn]</td><td>Vt.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vld1_lane_f32(float32_t const * ptr, float32x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD1 {Vt.S}[lane][Xn]</td><td>Vt.2S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/71/Page/71",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/71/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 71,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/71/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 71,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/71/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x4_t vld1_lane_s16(int16_t const * ptr, int16x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD1 {Vt.H}[lane][Xn]</td><td>Vt.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vld1q_lane_s16(int16_t const * ptr, int16x8_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD1 {Vt.H}[lane][Xn]</td><td>Vt.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vld1_lane_s32(int32_t const * ptr, int32x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD1 {Vt.S}[lane][Xn]</td><td>Vt.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vld1q_lane_s32(int32_t const * ptr, int32x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD1 {Vt.S}[lane][Xn]</td><td>Vt.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x4_t vld1_lane_s64(int64_t const * ptr, int64x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.1D<br/>lane == 0</td><td>LD1 {Vt.D}[lane][Xn]</td><td>Vt.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vld1q_lane_s64(int64_t const * ptr, int64x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD1 {Vt.D}[lane][Xn]</td><td>Vt.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vld1_lane_u8(uint8_t const * ptr, uint8x8_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD1 {Vt.B}[lane][Xn]</td><td>Vt.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vld1q_lane_u8(uint8_t const * ptr, uint8x16_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD1 {Vt.B}[lane][Xn]</td><td>Vt.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vld1_lane_u16(uint16_t const * ptr, uint16x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD1 {Vt.H}[lane][Xn]</td><td>Vt.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vld1q_lane_u16(uint16_t const * ptr, uint16x8_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD1 {Vt.H}[lane][Xn]</td><td>Vt.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vld1_lane_u32(uint32_t const * ptr, uint32x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD1 {Vt.S}[lane][Xn]</td><td>Vt.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vld1q_lane_u32(uint32_t const * ptr, uint32x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD1 {Vt.S}[lane][Xn]</td><td>Vt.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vld1_lane_u64(uint64_t const * ptr, uint64x1_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.1D<br/>lane == 0</td><td>LD1 {Vt.D}[lane][Xn]</td><td>Vt.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vld1q_lane_u64(uint64_t const * ptr, uint64x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD1 {Vt.D}[lane][Xn]</td><td>Vt.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vld1_lane_p64(poly64_t const * ptr, poly64x1_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.1D<br/>lane == 0</td><td>LD1 {Vt.D}[lane][Xn]</td><td>Vt.1D -&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vld1q_lane_p64(poly64_t const * ptr, poly64x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD1 {Vt.D}[lane][Xn]</td><td>Vt.2D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vld1_lane_f16(float16_t const * ptr, float16x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD1 {Vt.H}[lane][Xn]</td><td>Vt.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x8_t vld1q_lane_f16(float16_t const * ptr, float16x8_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD1 {Vt.H}[lane][Xn]</td><td>Vt.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vld1_lane_f32(float32_t const * ptr, float32x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD1 {Vt.S}[lane][Xn]</td><td>Vt.2S -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 71,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1342.0
            ],
            [
              154.0,
              1342.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1342.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/71/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 71,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1395.0
            ],
            [
              305.0,
              1395.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/71/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 71,
          "polygon": [
            [
              874.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32x4_t vld1q_lane_f32(float32_t const * ptr, float32x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD1 [Vt.S][lane], [Xn]</td><td>Vt.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vld1_lane_p8(poly8_t const * ptr, poly8x8_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD1 [Vt.B][lane], [Xn]</td><td>Vt.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vld1q_lane_p8(poly8_t const * ptr, poly8x16_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD1 [Vt.B][lane], [Xn]</td><td>Vt.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vld1_lane_p16(poly16_t const * ptr, poly16x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD1 [Vt.H][lane], [Xn]</td><td>Vt.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vld1q_lane_p16(poly16_t const * ptr, poly16x8_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD1 [Vt.H][lane], [Xn]</td><td>Vt.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vld1_lane_f64(float64_t const * ptr, float64x1_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.1D<br/>lane == 0</td><td>LD1 [Vt.D][lane], [Xn]</td><td>Vt.1D -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vld1q_lane_f64(float64_t const * ptr, float64x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD1 [Vt.D][lane], [Xn]</td><td>Vt.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vld1_dup_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.8B], [Xn]</td><td>Vt.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vld1q_dup_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.16B], [Xn]</td><td>Vt.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vld1_dup_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.4H], [Xn]</td><td>Vt.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vld1q_dup_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.8H], [Xn]</td><td>Vt.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vld1_dup_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.2S], [Xn]</td><td>Vt.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vld1q_dup_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.4S], [Xn]</td><td>Vt.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vld1_dup_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D], [Xn]</td><td>Vt.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vld1q_dup_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D], [Xn]</td><td>Vt.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vld1_dup_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.8B], [Xn]</td><td>Vt.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vld1q_dup_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.16B], [Xn]</td><td>Vt.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vld1_dup_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.4H], [Xn]</td><td>Vt.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vld1q_dup_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.8H], [Xn]</td><td>Vt.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vld1q_dup_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.2S], [Xn]</td><td>Vt.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vld1q_dup_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.4S], [Xn]</td><td>Vt.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vld1q_dup_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D], [Xn]</td><td>Vt.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vld1q_dup_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D], [Xn]</td><td>Vt.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly4x4_t vld1q_dup_p4(poly4_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D], [Xn]</td><td>Vt.1D -&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vld1q_dup_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D], [Xn]</td><td>Vt.2D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vld1q_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.4H], [Xn]</td><td>Vt.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x8_t vld1q_dup_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.8H], [Xn]</td><td>Vt.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vld1q_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.2S], [Xn]</td><td>Vt.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vld1q_dup_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.4S], [Xn]</td><td>Vt.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vld1q_dup_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.8B], [Xn]</td><td>Vt.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vld1q_dup_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.16B], [Xn]</td><td>Vt.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vld1q_dup_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.4H], [Xn]</td><td>Vt.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vld1q_dup_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.8H], [Xn]</td><td>Vt.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vld1q_dup_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D], [Xn]</td><td>Vt.1D -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vld1q_dup_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D], [Xn]</td><td>Vt.2D -&gt; result</td><td>A64</td></tr><tr><td>void vst1_s8(int8_t * ptr, int8x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8B</td><td>ST1 [Vt.8B], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s8(int8x8_t * ptr, int8x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.16B</td><td>ST1 [Vt.16B], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_s16(int16_t * ptr, int16x4_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4H</td><td>ST1 [Vt.4H], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s16(int16x8_t * ptr, int16x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8H</td><td>ST1 [Vt.8H], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_s32(int32_t * ptr, int32x2_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.2S</td><td>ST1 [Vt.2S], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s32(int32x4_t * ptr, int32x4_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4S</td><td>ST1 [Vt.4S], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/72/Page/72",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/72/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 72,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              154.0,
              57.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/72/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 72,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/72/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32x4_t vld1q_lane_f32(float32_t const * ptr, float32x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD1 [Vt.S][lane], [Xn]</td><td>Vt.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vld1_lane_p8(poly8_t const * ptr, poly8x8_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD1 [Vt.B][lane], [Xn]</td><td>Vt.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vld1q_lane_p8(poly8_t const * ptr, poly8x16_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD1 [Vt.B][lane], [Xn]</td><td>Vt.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vld1_lane_p16(poly16_t const * ptr, poly16x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD1 [Vt.H][lane], [Xn]</td><td>Vt.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vld1q_lane_p16(poly16_t const * ptr, poly16x8_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD1 [Vt.H][lane], [Xn]</td><td>Vt.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vld1_lane_f64(float64_t const * ptr, float64x1_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.1D<br/>lane == 0</td><td>LD1 [Vt.D][lane], [Xn]</td><td>Vt.1D -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vld1q_lane_f64(float64_t const * ptr, float64x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD1 [Vt.D][lane], [Xn]</td><td>Vt.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vld1_dup_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.8B], [Xn]</td><td>Vt.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vld1q_dup_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.16B], [Xn]</td><td>Vt.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vld1_dup_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.4H], [Xn]</td><td>Vt.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vld1q_dup_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.8H], [Xn]</td><td>Vt.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vld1_dup_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.2S], [Xn]</td><td>Vt.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vld1q_dup_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.4S], [Xn]</td><td>Vt.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vld1_dup_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D], [Xn]</td><td>Vt.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vld1q_dup_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D], [Xn]</td><td>Vt.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vld1_dup_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.8B], [Xn]</td><td>Vt.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vld1q_dup_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.16B], [Xn]</td><td>Vt.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vld1_dup_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.4H], [Xn]</td><td>Vt.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vld1q_dup_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.8H], [Xn]</td><td>Vt.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vld1q_dup_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.2S], [Xn]</td><td>Vt.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vld1q_dup_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.4S], [Xn]</td><td>Vt.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vld1q_dup_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D], [Xn]</td><td>Vt.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vld1q_dup_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D], [Xn]</td><td>Vt.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly4x4_t vld1q_dup_p4(poly4_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D], [Xn]</td><td>Vt.1D -&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vld1q_dup_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D], [Xn]</td><td>Vt.2D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vld1q_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.4H], [Xn]</td><td>Vt.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x8_t vld1q_dup_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.8H], [Xn]</td><td>Vt.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vld1q_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.2S], [Xn]</td><td>Vt.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vld1q_dup_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.4S], [Xn]</td><td>Vt.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vld1q_dup_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.8B], [Xn]</td><td>Vt.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vld1q_dup_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.16B], [Xn]</td><td>Vt.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vld1q_dup_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.4H], [Xn]</td><td>Vt.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vld1q_dup_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.8H], [Xn]</td><td>Vt.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vld1q_dup_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D], [Xn]</td><td>Vt.1D -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vld1q_dup_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D], [Xn]</td><td>Vt.2D -&gt; result</td><td>A64</td></tr><tr><td>void vst1_s8(int8_t * ptr, int8x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8B</td><td>ST1 [Vt.8B], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s8(int8x8_t * ptr, int8x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.16B</td><td>ST1 [Vt.16B], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_s16(int16_t * ptr, int16x4_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4H</td><td>ST1 [Vt.4H], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s16(int16x8_t * ptr, int16x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8H</td><td>ST1 [Vt.8H], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_s32(int32_t * ptr, int32x2_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.2S</td><td>ST1 [Vt.2S], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s32(int32x4_t * ptr, int32x4_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4S</td><td>ST1 [Vt.4S], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 72,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1317.0
            ],
            [
              154.0,
              1317.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1317.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/72/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 72,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/72/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 72,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/72/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 72,
          "polygon": [
            [
              874.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1_s64(int64_t * ptr, int64x1_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt1D</td><td>ST1[VL1D][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s64(int64_t * ptr, int64x2_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt2D</td><td>ST1[VL2D][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u8(uint8_t * ptr, uint8x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt8B</td><td>ST1[VL8B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u8(uint8_t * ptr, uint8x16_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt16B</td><td>ST1[VL16B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u16(uint16_t * ptr, uint16x4_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt4H</td><td>ST1[VL4H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u16(uint16_t * ptr, uint16x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt8H</td><td>ST1[VL8H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u32(uint32_t * ptr, uint32x2_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt2S</td><td>ST1[VL2S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u32(uint32_t * ptr, uint32x4_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt4S</td><td>ST1[VL4S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u64(uint64_t * ptr, uint64x1_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt1D</td><td>ST1[VL1D][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u64(uint64_t * ptr, uint64x2_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt2D</td><td>ST1[VL2D][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p64(poly64_t * ptr, poly64x1_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt1D</td><td>ST1[VL1D][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_p64(poly64_t * ptr, poly64x2_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt2D</td><td>ST1[VL2D][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_f16(float16_t * ptr, float16x4_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt4H</td><td>ST1[VL4H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_f16(float16_t * ptr, float16x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt8H</td><td>ST1[VL8H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_f32(float32_t * ptr, float32x2_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt2S</td><td>ST1[VL2S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_f32(float32_t * ptr, float32x4_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt4S</td><td>ST1[VL4S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p8(poly8_t * ptr, poly8x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt8B</td><td>ST1[VL8B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p8(poly8_t * ptr, poly8x16_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt16B</td><td>ST1[VL16B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p16(poly16_t * ptr, poly16x4_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt4H</td><td>ST1[VL4H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p16(poly16_t * ptr, poly16x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt8H</td><td>ST1[VL8H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p64(float64_t * ptr, float64x1_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt1D</td><td>ST1[VL1D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1q_p64(float64_t * ptr, float64x2_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt2D</td><td>ST1[VL2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1_lane_s8(int8_t * ptr, int8x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt8B<br/>0 -&gt; lane &lt; 7</td><td>ST1[VL8][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_s8(int8_t * ptr, int8x16_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt16B<br/>0 -&gt; lane &lt; 15</td><td>ST1[VL16][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_s16(int16_t * ptr, int16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt4H<br/>0 -&gt; lane &lt; 3</td><td>ST1[VL4][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_s16(int16_t * ptr, int16x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt8H<br/>0 -&gt; lane &lt; 7</td><td>ST1[VL8][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_s32(int32_t * ptr, int32x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt2S<br/>0 -&gt; lane &lt; 1</td><td>ST1[VL2][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_s32(int32_t * ptr, int32x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt4S<br/>0 -&gt; lane &lt; 3</td><td>ST1[VL4][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_s64(int64_t * ptr, int64x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt1D<br/>lane -&gt; 0</td><td>ST1[VL4][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/73/Page/73",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/73/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 73,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/73/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 73,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            687.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/73/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1_s64(int64_t * ptr, int64x1_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt1D</td><td>ST1[VL1D][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s64(int64_t * ptr, int64x2_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt2D</td><td>ST1[VL2D][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u8(uint8_t * ptr, uint8x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt8B</td><td>ST1[VL8B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u8(uint8_t * ptr, uint8x16_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt16B</td><td>ST1[VL16B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u16(uint16_t * ptr, uint16x4_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt4H</td><td>ST1[VL4H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u16(uint16_t * ptr, uint16x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt8H</td><td>ST1[VL8H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u32(uint32_t * ptr, uint32x2_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt2S</td><td>ST1[VL2S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u32(uint32_t * ptr, uint32x4_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt4S</td><td>ST1[VL4S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u64(uint64_t * ptr, uint64x1_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt1D</td><td>ST1[VL1D][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u64(uint64_t * ptr, uint64x2_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt2D</td><td>ST1[VL2D][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p64(poly64_t * ptr, poly64x1_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt1D</td><td>ST1[VL1D][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_p64(poly64_t * ptr, poly64x2_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt2D</td><td>ST1[VL2D][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_f16(float16_t * ptr, float16x4_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt4H</td><td>ST1[VL4H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_f16(float16_t * ptr, float16x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt8H</td><td>ST1[VL8H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_f32(float32_t * ptr, float32x2_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt2S</td><td>ST1[VL2S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_f32(float32_t * ptr, float32x4_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt4S</td><td>ST1[VL4S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p8(poly8_t * ptr, poly8x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt8B</td><td>ST1[VL8B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p8(poly8_t * ptr, poly8x16_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt16B</td><td>ST1[VL16B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p16(poly16_t * ptr, poly16x4_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt4H</td><td>ST1[VL4H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p16(poly16_t * ptr, poly16x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt8H</td><td>ST1[VL8H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p64(float64_t * ptr, float64x1_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt1D</td><td>ST1[VL1D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1q_p64(float64_t * ptr, float64x2_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt2D</td><td>ST1[VL2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1_lane_s8(int8_t * ptr, int8x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt8B<br/>0 -&gt; lane &lt; 7</td><td>ST1[VL8][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_s8(int8_t * ptr, int8x16_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt16B<br/>0 -&gt; lane &lt; 15</td><td>ST1[VL16][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_s16(int16_t * ptr, int16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt4H<br/>0 -&gt; lane &lt; 3</td><td>ST1[VL4][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_s16(int16_t * ptr, int16x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt8H<br/>0 -&gt; lane &lt; 7</td><td>ST1[VL8][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_s32(int32_t * ptr, int32x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt2S<br/>0 -&gt; lane &lt; 1</td><td>ST1[VL2][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_s32(int32_t * ptr, int32x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt4S<br/>0 -&gt; lane &lt; 3</td><td>ST1[VL4][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_s64(int64_t * ptr, int64x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt1D<br/>lane -&gt; 0</td><td>ST1[VL4][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 73,
          "polygon": [
            [
              110.0,
              79.0
            ],
            [
              706.0,
              79.0
            ],
            [
              706.0,
              929.0
            ],
            [
              110.0,
              929.0
            ]
          ],
          "bbox": [
            110.0,
            79.0,
            706.0,
            929.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/73/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 73,
          "polygon": [
            [
              217.0,
              962.0
            ],
            [
              597.0,
              962.0
            ],
            [
              597.0,
              976.0
            ],
            [
              217.0,
              976.0
            ]
          ],
          "bbox": [
            217.0,
            962.0,
            597.0,
            976.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/73/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 73,
          "polygon": [
            [
              358.0,
              976.0
            ],
            [
              453.0,
              976.0
            ],
            [
              453.0,
              991.0
            ],
            [
              358.0,
              991.0
            ]
          ],
          "bbox": [
            358.0,
            976.0,
            453.0,
            991.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/73/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 73,
          "polygon": [
            [
              621.0,
              991.0
            ],
            [
              703.0,
              991.0
            ],
            [
              703.0,
              1007.0
            ],
            [
              621.0,
              1007.0
            ]
          ],
          "bbox": [
            621.0,
            991.0,
            703.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1q_lane_s64(int64_t* ptr, int64x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST1[Vt.d][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_u8(uint8_t* ptr, uint8x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8B<br/>0 &lt;= lane &lt;= 7</td><td>ST1[Vt.b][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_u8(uint8_t* ptr, uint8x16_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>ST1[Vt.b][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_u16(uint16_t* ptr, uint16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST1[Vt.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_u16(uint16_t* ptr, uint16x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST1[Vt.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_u32(uint32_t* ptr, uint32x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>ST1[Vt.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_u32(uint32_t* ptr, uint32x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>ST1[Vt.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_u64(uint64_t* ptr, uint64x1_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.1D<br/>lane == 0</td><td>ST1[Vt.d][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_u64(uint64_t* ptr, uint64x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST1[Vt.d][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_p64(poly64_t* ptr, poly64x1_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.1D<br/>lane == 0</td><td>ST1[Vt.d][lane][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_lane_p64(poly64_t* ptr, poly64x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST1[Vt.d][lane][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_lane_f16(float16_t* ptr, float16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST1[Vt.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_f16(float16_t* ptr, float16x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST1[Vt.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_f32(float32_t* ptr, float32x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>ST1[Vt.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_f32(float32_t* ptr, float32x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>ST1[Vt.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_p8(poly8_t* ptr, poly8x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8B<br/>0 &lt;= lane &lt;= 7</td><td>ST1[Vt.b][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_p8(poly8_t* ptr, poly8x16_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>ST1[Vt.b][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_p16(poly16_t* ptr, poly16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST1[Vt.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_p16(poly16_t* ptr, poly16x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST1[Vt.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/74/Page/74",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/74/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 74,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/74/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 74,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/74/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1q_lane_s64(int64_t* ptr, int64x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST1[Vt.d][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_u8(uint8_t* ptr, uint8x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8B<br/>0 &lt;= lane &lt;= 7</td><td>ST1[Vt.b][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_u8(uint8_t* ptr, uint8x16_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>ST1[Vt.b][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_u16(uint16_t* ptr, uint16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST1[Vt.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_u16(uint16_t* ptr, uint16x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST1[Vt.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_u32(uint32_t* ptr, uint32x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>ST1[Vt.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_u32(uint32_t* ptr, uint32x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>ST1[Vt.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_u64(uint64_t* ptr, uint64x1_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.1D<br/>lane == 0</td><td>ST1[Vt.d][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_u64(uint64_t* ptr, uint64x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST1[Vt.d][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_p64(poly64_t* ptr, poly64x1_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.1D<br/>lane == 0</td><td>ST1[Vt.d][lane][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_lane_p64(poly64_t* ptr, poly64x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST1[Vt.d][lane][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_lane_f16(float16_t* ptr, float16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST1[Vt.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_f16(float16_t* ptr, float16x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST1[Vt.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_f32(float32_t* ptr, float32x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>ST1[Vt.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_f32(float32_t* ptr, float32x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>ST1[Vt.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_p8(poly8_t* ptr, poly8x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8B<br/>0 &lt;= lane &lt;= 7</td><td>ST1[Vt.b][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_p8(poly8_t* ptr, poly8x16_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>ST1[Vt.b][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_lane_p16(poly16_t* ptr, poly16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST1[Vt.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_lane_p16(poly16_t* ptr, poly16x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST1[Vt.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 74,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              990.0,
              111.0
            ],
            [
              990.0,
              1340.0
            ],
            [
              154.0,
              1340.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            990.0,
            1340.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/74/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 74,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/74/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 74,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/74/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 74,
          "polygon": [
            [
              870.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1_lane_f64(float64_t * ptr, float64x1_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; VL1D<br/>lane -&gt; 0</td><td>ST1[VLd][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1q_lane_f64(float64_t * ptr, float64x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; VL2D<br/>0 &lt;- lane &lt; 1</td><td>ST1[VLd][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>int8x8x2_vld2_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL8B-VL28B][Xn]</td><td>VL28B -&gt; result[val][1]<br/>VL8B -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>int8x16x2_vld2q_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL16B-VL216B][Xn]</td><td>VL216B -&gt; result[val][1]<br/>VL16B -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>int16x4x2_vld2_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL4H-VL24H][Xn]</td><td>VL24H -&gt; result[val][1]<br/>VL4H -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>int16x8x2_vld2q_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL8H-VL28H][Xn]</td><td>VL28H -&gt; result[val][1]<br/>VL8H -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>int32x2x2_vld2_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL2S-VL22S][Xn]</td><td>VL22S -&gt; result[val][1]<br/>VL2S -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>int32x4x2_vld2q_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL4S-VL24S][Xn]</td><td>VL24S -&gt; result[val][1]<br/>VL4S -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>uint8x8x2_vld2_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL8B-VL28B][Xn]</td><td>VL28B -&gt; result[val][1]<br/>VL8B -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>uint8x16x2_vld2q_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL16B-VL216B][Xn]</td><td>VL216B -&gt; result[val][1]<br/>VL16B -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>uint16x4x2_vld2_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL4H-VL24H][Xn]</td><td>VL24H -&gt; result[val][1]<br/>VL4H -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>uint16x8x2_vld2q_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL8H-VL28H][Xn]</td><td>VL28H -&gt; result[val][1]<br/>VL8H -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>uint32x2x2_vld2_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL2S-VL22S][Xn]</td><td>VL22S -&gt; result[val][1]<br/>VL2S -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>uint32x4x2_vld2q_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL4S-VL24S][Xn]</td><td>VL24S -&gt; result[val][1]<br/>VL4S -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>float16x4x2_vld2_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL4H-VL24H][Xn]</td><td>VL24H -&gt; result[val][1]<br/>VL4H -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>float16x8x2_vld2q_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL8H-VL28H][Xn]</td><td>VL28H -&gt; result[val][1]<br/>VL8H -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>float32x2x2_vld2_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL2S-VL22S][Xn]</td><td>VL22S -&gt; result[val][1]<br/>VL2S -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>float32x4x2_vld2q_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL4S-VL24S][Xn]</td><td>VL24S -&gt; result[val][1]<br/>VL4S -&gt; result[val][0]</td><td>V7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/75/Page/75",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/75/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 75,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/75/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 75,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              688.0,
              26.0
            ],
            [
              688.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            688.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/75/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1_lane_f64(float64_t * ptr, float64x1_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; VL1D<br/>lane -&gt; 0</td><td>ST1[VLd][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1q_lane_f64(float64_t * ptr, float64x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; VL2D<br/>0 &lt;- lane &lt; 1</td><td>ST1[VLd][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>int8x8x2_vld2_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL8B-VL28B][Xn]</td><td>VL28B -&gt; result[val][1]<br/>VL8B -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>int8x16x2_vld2q_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL16B-VL216B][Xn]</td><td>VL216B -&gt; result[val][1]<br/>VL16B -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>int16x4x2_vld2_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL4H-VL24H][Xn]</td><td>VL24H -&gt; result[val][1]<br/>VL4H -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>int16x8x2_vld2q_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL8H-VL28H][Xn]</td><td>VL28H -&gt; result[val][1]<br/>VL8H -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>int32x2x2_vld2_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL2S-VL22S][Xn]</td><td>VL22S -&gt; result[val][1]<br/>VL2S -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>int32x4x2_vld2q_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL4S-VL24S][Xn]</td><td>VL24S -&gt; result[val][1]<br/>VL4S -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>uint8x8x2_vld2_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL8B-VL28B][Xn]</td><td>VL28B -&gt; result[val][1]<br/>VL8B -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>uint8x16x2_vld2q_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL16B-VL216B][Xn]</td><td>VL216B -&gt; result[val][1]<br/>VL16B -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>uint16x4x2_vld2_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL4H-VL24H][Xn]</td><td>VL24H -&gt; result[val][1]<br/>VL4H -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>uint16x8x2_vld2q_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL8H-VL28H][Xn]</td><td>VL28H -&gt; result[val][1]<br/>VL8H -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>uint32x2x2_vld2_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL2S-VL22S][Xn]</td><td>VL22S -&gt; result[val][1]<br/>VL2S -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>uint32x4x2_vld2q_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL4S-VL24S][Xn]</td><td>VL24S -&gt; result[val][1]<br/>VL4S -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>float16x4x2_vld2_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL4H-VL24H][Xn]</td><td>VL24H -&gt; result[val][1]<br/>VL4H -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>float16x8x2_vld2q_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL8H-VL28H][Xn]</td><td>VL28H -&gt; result[val][1]<br/>VL8H -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>float32x2x2_vld2_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL2S-VL22S][Xn]</td><td>VL22S -&gt; result[val][1]<br/>VL2S -&gt; result[val][0]</td><td>V7/A32/A64</td></tr><tr><td>float32x4x2_vld2q_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2[VL4S-VL24S][Xn]</td><td>VL24S -&gt; result[val][1]<br/>VL4S -&gt; result[val][0]</td><td>V7/A32/A64</td></tr></tbody></table>",
          "page": 75,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              705.0,
              78.0
            ],
            [
              705.0,
              920.0
            ],
            [
              110.0,
              920.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            705.0,
            920.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/75/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 75,
          "polygon": [
            [
              217.0,
              960.0
            ],
            [
              597.0,
              960.0
            ],
            [
              597.0,
              976.0
            ],
            [
              217.0,
              976.0
            ]
          ],
          "bbox": [
            217.0,
            960.0,
            597.0,
            976.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/75/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 75,
          "polygon": [
            [
              359.0,
              976.0
            ],
            [
              453.0,
              976.0
            ],
            [
              453.0,
              992.0
            ],
            [
              359.0,
              992.0
            ]
          ],
          "bbox": [
            359.0,
            976.0,
            453.0,
            992.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/75/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 75,
          "polygon": [
            [
              621.0,
              990.0
            ],
            [
              704.0,
              990.0
            ],
            [
              704.0,
              1007.0
            ],
            [
              621.0,
              1007.0
            ]
          ],
          "bbox": [
            621.0,
            990.0,
            704.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x8x2_t vld2_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.8B - Vt.8B][Xn]</td><td>Vt.8B -&gt; result[val][1]<br/>Vt.8B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x2_t vld2q_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.16B - Vt.16B][Xn]</td><td>Vt.16B -&gt; result[val][1]<br/>Vt.16B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x2_t vld2_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.4H - Vt.4H][Xn]</td><td>Vt.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x2_t vld2q_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.8H - Vt.8H][Xn]</td><td>Vt.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int64x1x2_t vld2_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D][Xn]</td><td>Vt.1D -&gt; result[val][1]<br/>Vt.1D -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x1x2_t vld2_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D][Xn]</td><td>Vt.1D -&gt; result[val][1]<br/>Vt.1D -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x1x2_t vld2_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D][Xn]</td><td>Vt.1D -&gt; result[val][1]<br/>Vt.1D -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>int64x2x2_t vld2q_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.2D - Vt.2D][Xn]</td><td>Vt.2D -&gt; result[val][1]<br/>Vt.2D -&gt; result[val][0]</td><td>A64</td></tr><tr><td>uint64x2x2_t vld2q_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.2D - Vt.2D][Xn]</td><td>Vt.2D -&gt; result[val][1]<br/>Vt.2D -&gt; result[val][0]</td><td>A64</td></tr><tr><td>poly64x2x2_t vld2q_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.2D - Vt.2D][Xn]</td><td>Vt.2D -&gt; result[val][1]<br/>Vt.2D -&gt; result[val][0]</td><td>A64</td></tr><tr><td>float64x1x2_t vld2_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D][Xn]</td><td>Vt.1D -&gt; result[val][1]<br/>Vt.1D -&gt; result[val][0]</td><td>A64</td></tr><tr><td>float64x2x2_t vld2q_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.2D - Vt.2D][Xn]</td><td>Vt.2D -&gt; result[val][1]<br/>Vt.2D -&gt; result[val][0]</td><td>A64</td></tr><tr><td>int8x8x3_t vld3_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.8B - Vt.3.8B][Xn]</td><td>Vt.3.8B -&gt; result[val][2]<br/>Vt.3.8B -&gt; result[val][1]<br/>Vt.3.8B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x3_t vld3q_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.16B - Vt.3.16B][Xn]</td><td>Vt.3.16B -&gt; result[val][2]<br/>Vt.3.16B -&gt; result[val][1]<br/>Vt.3.16B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x3_t vld3_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.4H - Vt.3.4H][Xn]</td><td>Vt.3.4H -&gt; result[val][2]<br/>Vt.3.4H -&gt; result[val][1]<br/>Vt.3.4H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x3_t vld3q_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.8H - Vt.3.8H][Xn]</td><td>Vt.3.8H -&gt; result[val][2]<br/>Vt.3.8H -&gt; result[val][1]<br/>Vt.3.8H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/76/Page/76",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/76/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 76,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/76/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 76,
          "polygon": [
            [
              893.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              893.0,
              59.0
            ]
          ],
          "bbox": [
            893.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/76/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x8x2_t vld2_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.8B - Vt.8B][Xn]</td><td>Vt.8B -&gt; result[val][1]<br/>Vt.8B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x2_t vld2q_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.16B - Vt.16B][Xn]</td><td>Vt.16B -&gt; result[val][1]<br/>Vt.16B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x2_t vld2_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.4H - Vt.4H][Xn]</td><td>Vt.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x2_t vld2q_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.8H - Vt.8H][Xn]</td><td>Vt.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int64x1x2_t vld2_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D][Xn]</td><td>Vt.1D -&gt; result[val][1]<br/>Vt.1D -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x1x2_t vld2_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D][Xn]</td><td>Vt.1D -&gt; result[val][1]<br/>Vt.1D -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x1x2_t vld2_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D][Xn]</td><td>Vt.1D -&gt; result[val][1]<br/>Vt.1D -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>int64x2x2_t vld2q_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.2D - Vt.2D][Xn]</td><td>Vt.2D -&gt; result[val][1]<br/>Vt.2D -&gt; result[val][0]</td><td>A64</td></tr><tr><td>uint64x2x2_t vld2q_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.2D - Vt.2D][Xn]</td><td>Vt.2D -&gt; result[val][1]<br/>Vt.2D -&gt; result[val][0]</td><td>A64</td></tr><tr><td>poly64x2x2_t vld2q_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.2D - Vt.2D][Xn]</td><td>Vt.2D -&gt; result[val][1]<br/>Vt.2D -&gt; result[val][0]</td><td>A64</td></tr><tr><td>float64x1x2_t vld2_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D][Xn]</td><td>Vt.1D -&gt; result[val][1]<br/>Vt.1D -&gt; result[val][0]</td><td>A64</td></tr><tr><td>float64x2x2_t vld2q_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.2D - Vt.2D][Xn]</td><td>Vt.2D -&gt; result[val][1]<br/>Vt.2D -&gt; result[val][0]</td><td>A64</td></tr><tr><td>int8x8x3_t vld3_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.8B - Vt.3.8B][Xn]</td><td>Vt.3.8B -&gt; result[val][2]<br/>Vt.3.8B -&gt; result[val][1]<br/>Vt.3.8B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x3_t vld3q_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.16B - Vt.3.16B][Xn]</td><td>Vt.3.16B -&gt; result[val][2]<br/>Vt.3.16B -&gt; result[val][1]<br/>Vt.3.16B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x3_t vld3_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.4H - Vt.3.4H][Xn]</td><td>Vt.3.4H -&gt; result[val][2]<br/>Vt.3.4H -&gt; result[val][1]<br/>Vt.3.4H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x3_t vld3q_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.8H - Vt.3.8H][Xn]</td><td>Vt.3.8H -&gt; result[val][2]<br/>Vt.3.8H -&gt; result[val][1]<br/>Vt.3.8H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 76,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1309.0
            ],
            [
              153.0,
              1309.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1309.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/76/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 76,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/76/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 76,
          "polygon": [
            [
              875.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              875.0,
              1416.0
            ]
          ],
          "bbox": [
            875.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x2x3_t vld3_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,2S-Vt,3,2S)[Xn]</td><td>Vt,3,2S -&gt; result_val[2]<br/>Vt,2,2S -&gt; result_val[1]<br/>Vt,2S -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x3_t vld3q_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,4S-Vt,3,4S)[Xn]</td><td>Vt,3,4S -&gt; result_val[2]<br/>Vt,2,4S -&gt; result_val[1]<br/>Vt,4S -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x3_t vld3_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,8B-Vt,3,8B)[Xn]</td><td>Vt,3,8B -&gt; result_val[2]<br/>Vt,2,8B -&gt; result_val[1]<br/>Vt,8B -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x3_t vld3q_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,16B-Vt,3,16B)[Xn]</td><td>Vt,3,16B -&gt; result_val[2]<br/>Vt,2,16B -&gt; result_val[1]<br/>Vt,1,6B -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x3_t vld3_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,4H-Vt,3,4H)[Xn]</td><td>Vt,3,4H -&gt; result_val[2]<br/>Vt,2,4H -&gt; result_val[1]<br/>Vt,4H -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x3_t vld3q_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,8H-Vt,3,8H)[Xn]</td><td>Vt,3,8H -&gt; result_val[2]<br/>Vt,2,8H -&gt; result_val[1]<br/>Vt,8H -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x3_t vld3_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,2S-Vt,3,2S)[Xn]</td><td>Vt,3,2S -&gt; result_val[2]<br/>Vt,2,2S -&gt; result_val[1]<br/>Vt,2S -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x3_t vld3q_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,4S-Vt,3,4S)[Xn]</td><td>Vt,3,4S -&gt; result_val[2]<br/>Vt,2,4S -&gt; result_val[1]<br/>Vt,4S -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>float128x4x3_t vld3_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,4H-Vt,3,4H)[Xn]</td><td>Vt,3,4H -&gt; result_val[2]<br/>Vt,2,4H -&gt; result_val[1]<br/>Vt,4H -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>float128x8x3_t vld3q_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,8H-Vt,3,8H)[Xn]</td><td>Vt,3,8H -&gt; result_val[2]<br/>Vt,2,8H -&gt; result_val[1]<br/>Vt,8H -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x3_t vld3_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,2S-Vt,3,2S)[Xn]</td><td>Vt,3,2S -&gt; result_val[2]<br/>Vt,2,2S -&gt; result_val[1]<br/>Vt,2S -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x3_t vld3q_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,4S-Vt,3,4S)[Xn]</td><td>Vt,3,4S -&gt; result_val[2]<br/>Vt,2,4S -&gt; result_val[1]<br/>Vt,4S -&gt; result_val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/77/Page/77",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/77/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 77,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/77/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 77,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            687.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/77/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x2x3_t vld3_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,2S-Vt,3,2S)[Xn]</td><td>Vt,3,2S -&gt; result_val[2]<br/>Vt,2,2S -&gt; result_val[1]<br/>Vt,2S -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x3_t vld3q_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,4S-Vt,3,4S)[Xn]</td><td>Vt,3,4S -&gt; result_val[2]<br/>Vt,2,4S -&gt; result_val[1]<br/>Vt,4S -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x3_t vld3_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,8B-Vt,3,8B)[Xn]</td><td>Vt,3,8B -&gt; result_val[2]<br/>Vt,2,8B -&gt; result_val[1]<br/>Vt,8B -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x3_t vld3q_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,16B-Vt,3,16B)[Xn]</td><td>Vt,3,16B -&gt; result_val[2]<br/>Vt,2,16B -&gt; result_val[1]<br/>Vt,1,6B -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x3_t vld3_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,4H-Vt,3,4H)[Xn]</td><td>Vt,3,4H -&gt; result_val[2]<br/>Vt,2,4H -&gt; result_val[1]<br/>Vt,4H -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x3_t vld3q_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,8H-Vt,3,8H)[Xn]</td><td>Vt,3,8H -&gt; result_val[2]<br/>Vt,2,8H -&gt; result_val[1]<br/>Vt,8H -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x3_t vld3_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,2S-Vt,3,2S)[Xn]</td><td>Vt,3,2S -&gt; result_val[2]<br/>Vt,2,2S -&gt; result_val[1]<br/>Vt,2S -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x3_t vld3q_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,4S-Vt,3,4S)[Xn]</td><td>Vt,3,4S -&gt; result_val[2]<br/>Vt,2,4S -&gt; result_val[1]<br/>Vt,4S -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>float128x4x3_t vld3_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,4H-Vt,3,4H)[Xn]</td><td>Vt,3,4H -&gt; result_val[2]<br/>Vt,2,4H -&gt; result_val[1]<br/>Vt,4H -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>float128x8x3_t vld3q_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,8H-Vt,3,8H)[Xn]</td><td>Vt,3,8H -&gt; result_val[2]<br/>Vt,2,8H -&gt; result_val[1]<br/>Vt,8H -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x3_t vld3_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,2S-Vt,3,2S)[Xn]</td><td>Vt,3,2S -&gt; result_val[2]<br/>Vt,2,2S -&gt; result_val[1]<br/>Vt,2S -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x3_t vld3q_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3(Vt,4S-Vt,3,4S)[Xn]</td><td>Vt,3,4S -&gt; result_val[2]<br/>Vt,2,4S -&gt; result_val[1]<br/>Vt,4S -&gt; result_val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 77,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              706.0,
              78.0
            ],
            [
              706.0,
              929.0
            ],
            [
              110.0,
              929.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            706.0,
            929.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/77/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 77,
          "polygon": [
            [
              216.0,
              960.0
            ],
            [
              597.0,
              960.0
            ],
            [
              597.0,
              976.0
            ],
            [
              216.0,
              976.0
            ]
          ],
          "bbox": [
            216.0,
            960.0,
            597.0,
            976.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/77/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 77,
          "polygon": [
            [
              359.0,
              976.0
            ],
            [
              453.0,
              976.0
            ],
            [
              453.0,
              991.0
            ],
            [
              359.0,
              991.0
            ]
          ],
          "bbox": [
            359.0,
            976.0,
            453.0,
            991.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/77/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 77,
          "polygon": [
            [
              621.0,
              991.0
            ],
            [
              703.0,
              991.0
            ],
            [
              703.0,
              1007.0
            ],
            [
              621.0,
              1007.0
            ]
          ],
          "bbox": [
            621.0,
            991.0,
            703.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x8x3_t vld3_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.8B - Vt.8B][Xn]</td><td>Vt.8B -&gt; resultval[2]<br/>Vt.2.8B -&gt; resultval[1]<br/>Vt.8B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x3_t vld3q_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.16B - Vt.16B][Xn]</td><td>Vt.16B -&gt; resultval[2]<br/>Vt.2.16B -&gt; resultval[1]<br/>Vt.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x3_t vld3_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.4H - Vt.4H][Xn]</td><td>Vt.3.4H -&gt; resultval[2]<br/>Vt.2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x3_t vld3q_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.8H - Vt.8H][Xn]</td><td>Vt.3.8H -&gt; resultval[2]<br/>Vt.2.8H -&gt; resultval[1]<br/>Vt.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int64x4x3_t vld3_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D][Xn]</td><td>Vt.3.1D -&gt; resultval[2]<br/>Vt.2.1D -&gt; resultval[1]<br/>Vt.1D -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x4x3_t vld3_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D][Xn]</td><td>Vt.3.1D -&gt; resultval[2]<br/>Vt.2.1D -&gt; resultval[1]<br/>Vt.1D -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x1x3_t vld3_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D][Xn]</td><td>Vt.3.1D -&gt; resultval[2]<br/>Vt.2.1D -&gt; resultval[1]<br/>Vt.1D -&gt; resultval[0]</td><td>A32/A64</td></tr><tr><td>int64x2x3_t vld3q_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.2D - Vt.2D][Xn]</td><td>Vt.3.2D -&gt; resultval[2]<br/>Vt.2.2D -&gt; resultval[1]<br/>Vt.2D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>uint64x2x3_t vld3q_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.2D - Vt.2D][Xn]</td><td>Vt.3.2D -&gt; resultval[2]<br/>Vt.2.2D -&gt; resultval[1]<br/>Vt.2D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>poly64x2x3_t vld3q_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.2D - Vt.2D][Xn]</td><td>Vt.3.2D -&gt; resultval[2]<br/>Vt.2.2D -&gt; resultval[1]<br/>Vt.2D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>float64x1x3_t vld3_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D][Xn]</td><td>Vt.3.1D -&gt; resultval[2]<br/>Vt.2.1D -&gt; resultval[1]<br/>Vt.1D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>float64x2x3_t vld3q_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.2D - Vt.2D][Xn]</td><td>Vt.3.2D -&gt; resultval[2]<br/>Vt.2.2D -&gt; resultval[1]<br/>Vt.2D -&gt; resultval[0]</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/78/Page/78",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/78/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 78,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/78/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 78,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/78/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x8x3_t vld3_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.8B - Vt.8B][Xn]</td><td>Vt.8B -&gt; resultval[2]<br/>Vt.2.8B -&gt; resultval[1]<br/>Vt.8B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x3_t vld3q_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.16B - Vt.16B][Xn]</td><td>Vt.16B -&gt; resultval[2]<br/>Vt.2.16B -&gt; resultval[1]<br/>Vt.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x3_t vld3_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.4H - Vt.4H][Xn]</td><td>Vt.3.4H -&gt; resultval[2]<br/>Vt.2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x3_t vld3q_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.8H - Vt.8H][Xn]</td><td>Vt.3.8H -&gt; resultval[2]<br/>Vt.2.8H -&gt; resultval[1]<br/>Vt.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int64x4x3_t vld3_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D][Xn]</td><td>Vt.3.1D -&gt; resultval[2]<br/>Vt.2.1D -&gt; resultval[1]<br/>Vt.1D -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x4x3_t vld3_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D][Xn]</td><td>Vt.3.1D -&gt; resultval[2]<br/>Vt.2.1D -&gt; resultval[1]<br/>Vt.1D -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x1x3_t vld3_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D][Xn]</td><td>Vt.3.1D -&gt; resultval[2]<br/>Vt.2.1D -&gt; resultval[1]<br/>Vt.1D -&gt; resultval[0]</td><td>A32/A64</td></tr><tr><td>int64x2x3_t vld3q_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.2D - Vt.2D][Xn]</td><td>Vt.3.2D -&gt; resultval[2]<br/>Vt.2.2D -&gt; resultval[1]<br/>Vt.2D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>uint64x2x3_t vld3q_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.2D - Vt.2D][Xn]</td><td>Vt.3.2D -&gt; resultval[2]<br/>Vt.2.2D -&gt; resultval[1]<br/>Vt.2D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>poly64x2x3_t vld3q_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.2D - Vt.2D][Xn]</td><td>Vt.3.2D -&gt; resultval[2]<br/>Vt.2.2D -&gt; resultval[1]<br/>Vt.2D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>float64x1x3_t vld3_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D][Xn]</td><td>Vt.3.1D -&gt; resultval[2]<br/>Vt.2.1D -&gt; resultval[1]<br/>Vt.1D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>float64x2x3_t vld3q_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.2D - Vt.2D][Xn]</td><td>Vt.3.2D -&gt; resultval[2]<br/>Vt.2.2D -&gt; resultval[1]<br/>Vt.2D -&gt; resultval[0]</td><td>A64</td></tr></tbody></table>",
          "page": 78,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1303.0
            ],
            [
              154.0,
              1303.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1303.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/78/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 78,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              305.0,
              1395.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/78/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 78,
          "polygon": [
            [
              871.0,
              1392.0
            ],
            [
              989.0,
              1392.0
            ],
            [
              989.0,
              1416.0
            ],
            [
              871.0,
              1416.0
            ]
          ],
          "bbox": [
            871.0,
            1392.0,
            989.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x8x4_t vld4_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.8B - Vt4.8B][Xn]</td><td>Vt4.8B -&gt; resultval[3]<br/>Vt3.8B -&gt; resultval[2]<br/>Vt2.8B -&gt; resultval[1]<br/>Vt.8B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x4_t vld4q_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.16B - Vt4.16B][Xn]</td><td>Vt4.16B -&gt; resultval[3]<br/>Vt3.16B -&gt; resultval[2]<br/>Vt2.16B -&gt; resultval[1]<br/>Vt.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x4_t vld4_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.4H - Vt4.4H][Xn]</td><td>Vt4.4H -&gt; resultval[3]<br/>Vt3.4H -&gt; resultval[2]<br/>Vt2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x4_t vld4q_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.8H - Vt4.8H][Xn]</td><td>Vt4.8H -&gt; resultval[3]<br/>Vt3.8H -&gt; resultval[2]<br/>Vt2.8H -&gt; resultval[1]<br/>Vt.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x4_t vld4_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.2S - Vt4.2S][Xn]</td><td>Vt4.2S -&gt; resultval[3]<br/>Vt3.2S -&gt; resultval[2]<br/>Vt2.2S -&gt; resultval[1]<br/>Vt.2S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x4_t vld4q_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.4S - Vt4.4S][Xn]</td><td>Vt4.4S -&gt; resultval[3]<br/>Vt3.4S -&gt; resultval[2]<br/>Vt2.4S -&gt; resultval[1]<br/>Vt.4S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x4_t vld4_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.8B - Vt4.8B][Xn]</td><td>Vt4.8B -&gt; resultval[3]<br/>Vt3.8B -&gt; resultval[2]<br/>Vt2.8B -&gt; resultval[1]<br/>Vt.8B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x4_t vld4q_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.16B - Vt4.16B][Xn]</td><td>Vt4.16B -&gt; resultval[3]<br/>Vt3.16B -&gt; resultval[2]<br/>Vt2.16B -&gt; resultval[1]<br/>Vt.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x4_t vld4_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.4H - Vt4.4H][Xn]</td><td>Vt4.4H -&gt; resultval[3]<br/>Vt3.4H -&gt; resultval[2]<br/>Vt2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/79/Page/79",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/79/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 79,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/79/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 79,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/79/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x8x4_t vld4_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.8B - Vt4.8B][Xn]</td><td>Vt4.8B -&gt; resultval[3]<br/>Vt3.8B -&gt; resultval[2]<br/>Vt2.8B -&gt; resultval[1]<br/>Vt.8B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x4_t vld4q_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.16B - Vt4.16B][Xn]</td><td>Vt4.16B -&gt; resultval[3]<br/>Vt3.16B -&gt; resultval[2]<br/>Vt2.16B -&gt; resultval[1]<br/>Vt.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x4_t vld4_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.4H - Vt4.4H][Xn]</td><td>Vt4.4H -&gt; resultval[3]<br/>Vt3.4H -&gt; resultval[2]<br/>Vt2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x4_t vld4q_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.8H - Vt4.8H][Xn]</td><td>Vt4.8H -&gt; resultval[3]<br/>Vt3.8H -&gt; resultval[2]<br/>Vt2.8H -&gt; resultval[1]<br/>Vt.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x4_t vld4_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.2S - Vt4.2S][Xn]</td><td>Vt4.2S -&gt; resultval[3]<br/>Vt3.2S -&gt; resultval[2]<br/>Vt2.2S -&gt; resultval[1]<br/>Vt.2S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x4_t vld4q_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.4S - Vt4.4S][Xn]</td><td>Vt4.4S -&gt; resultval[3]<br/>Vt3.4S -&gt; resultval[2]<br/>Vt2.4S -&gt; resultval[1]<br/>Vt.4S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x4_t vld4_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.8B - Vt4.8B][Xn]</td><td>Vt4.8B -&gt; resultval[3]<br/>Vt3.8B -&gt; resultval[2]<br/>Vt2.8B -&gt; resultval[1]<br/>Vt.8B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x4_t vld4q_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.16B - Vt4.16B][Xn]</td><td>Vt4.16B -&gt; resultval[3]<br/>Vt3.16B -&gt; resultval[2]<br/>Vt2.16B -&gt; resultval[1]<br/>Vt.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x4_t vld4_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.4H - Vt4.4H][Xn]</td><td>Vt4.4H -&gt; resultval[3]<br/>Vt3.4H -&gt; resultval[2]<br/>Vt2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 79,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1302.0
            ],
            [
              153.0,
              1302.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1302.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/79/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 79,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              304.0,
              1395.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/79/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 79,
          "polygon": [
            [
              874.0,
              1394.0
            ],
            [
              990.0,
              1394.0
            ],
            [
              990.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1394.0,
            990.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x8x4_t vld4q_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.8H - Vt.8H],[Xn]</td><td>Vt.8H -&gt; resultval[3]<br/>Vt.3.8H -&gt; resultval[2]<br/>Vt.2.8H -&gt; resultval[1]<br/>Vt.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x4_t vld4_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.2S - Vt.2S],[Xn]</td><td>Vt.4.2S -&gt; resultval[3]<br/>Vt.3.2S -&gt; resultval[2]<br/>Vt.2.2S -&gt; resultval[1]<br/>Vt.2S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x4_t vld4q_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.4S - Vt.4S],[Xn]</td><td>Vt.4.4S -&gt; resultval[3]<br/>Vt.3.4S -&gt; resultval[2]<br/>Vt.2.4S -&gt; resultval[1]<br/>Vt.4S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x4_t vld4_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.4H - Vt.4H],[Xn]</td><td>Vt.4.4H -&gt; resultval[3]<br/>Vt.3.4H -&gt; resultval[2]<br/>Vt.2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x4_t vld4q_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.8H - Vt.8H],[Xn]</td><td>Vt.4.8H -&gt; resultval[3]<br/>Vt.3.8H -&gt; resultval[2]<br/>Vt.2.8H -&gt; resultval[1]<br/>Vt.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x4_t vld4_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.2S - Vt.2S],[Xn]</td><td>Vt.4.2S -&gt; resultval[3]<br/>Vt.3.2S -&gt; resultval[2]<br/>Vt.2.2S -&gt; resultval[1]<br/>Vt.2S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x4_t vld4q_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.4S - Vt.4S],[Xn]</td><td>Vt.4.4S -&gt; resultval[3]<br/>Vt.3.4S -&gt; resultval[2]<br/>Vt.2.4S -&gt; resultval[1]<br/>Vt.4S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x4_t vld4_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.8B - Vt.8B],[Xn]</td><td>Vt.4.8B -&gt; resultval[3]<br/>Vt.3.8B -&gt; resultval[2]<br/>Vt.2.8B -&gt; resultval[1]<br/>Vt.8B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x4_t vld4q_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.16B - Vt.16B],[Xn]</td><td>Vt.4.16B -&gt; resultval[3]<br/>Vt.3.16B -&gt; resultval[2]<br/>Vt.2.16B -&gt; resultval[1]<br/>Vt.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/80/Page/80",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/80/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 80,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/80/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 80,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/80/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x8x4_t vld4q_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.8H - Vt.8H],[Xn]</td><td>Vt.8H -&gt; resultval[3]<br/>Vt.3.8H -&gt; resultval[2]<br/>Vt.2.8H -&gt; resultval[1]<br/>Vt.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x4_t vld4_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.2S - Vt.2S],[Xn]</td><td>Vt.4.2S -&gt; resultval[3]<br/>Vt.3.2S -&gt; resultval[2]<br/>Vt.2.2S -&gt; resultval[1]<br/>Vt.2S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x4_t vld4q_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.4S - Vt.4S],[Xn]</td><td>Vt.4.4S -&gt; resultval[3]<br/>Vt.3.4S -&gt; resultval[2]<br/>Vt.2.4S -&gt; resultval[1]<br/>Vt.4S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x4_t vld4_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.4H - Vt.4H],[Xn]</td><td>Vt.4.4H -&gt; resultval[3]<br/>Vt.3.4H -&gt; resultval[2]<br/>Vt.2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x4_t vld4q_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.8H - Vt.8H],[Xn]</td><td>Vt.4.8H -&gt; resultval[3]<br/>Vt.3.8H -&gt; resultval[2]<br/>Vt.2.8H -&gt; resultval[1]<br/>Vt.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x4_t vld4_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.2S - Vt.2S],[Xn]</td><td>Vt.4.2S -&gt; resultval[3]<br/>Vt.3.2S -&gt; resultval[2]<br/>Vt.2.2S -&gt; resultval[1]<br/>Vt.2S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x4_t vld4q_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.4S - Vt.4S],[Xn]</td><td>Vt.4.4S -&gt; resultval[3]<br/>Vt.3.4S -&gt; resultval[2]<br/>Vt.2.4S -&gt; resultval[1]<br/>Vt.4S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x4_t vld4_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.8B - Vt.8B],[Xn]</td><td>Vt.4.8B -&gt; resultval[3]<br/>Vt.3.8B -&gt; resultval[2]<br/>Vt.2.8B -&gt; resultval[1]<br/>Vt.8B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x4_t vld4q_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.16B - Vt.16B],[Xn]</td><td>Vt.4.16B -&gt; resultval[3]<br/>Vt.3.16B -&gt; resultval[2]<br/>Vt.2.16B -&gt; resultval[1]<br/>Vt.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 80,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1302.0
            ],
            [
              153.0,
              1302.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1302.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/80/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 80,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              304.0,
              1395.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/80/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 80,
          "polygon": [
            [
              874.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly16x4x4_t vld4_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.4H - Vt.4H], [Xn]</td><td>Vt.4H -&gt; result.val[3]<br/>Vt.3.H -&gt; result.val[2]<br/>Vt.2.H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x4_t vld4q_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.8H - Vt.8H], [Xn]</td><td>Vt.4.H -&gt; result.val[3]<br/>Vt.3.H -&gt; result.val[2]<br/>Vt.2.H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int64x4x4_t vld4_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D], [Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x4x4_t vld4_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D], [Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x4x4_t vld4_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D], [Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>int64x2x4_t vld4q_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.2D - Vt.2D], [Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint64x2x4_t vld4q_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.2D - Vt.2D], [Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly64x2x4_t vld4q_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.2D - Vt.2D], [Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>float64x4x4_t vld4_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D], [Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/81/Page/81",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/81/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 81,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/81/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 81,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/81/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly16x4x4_t vld4_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.4H - Vt.4H], [Xn]</td><td>Vt.4H -&gt; result.val[3]<br/>Vt.3.H -&gt; result.val[2]<br/>Vt.2.H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x4_t vld4q_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.8H - Vt.8H], [Xn]</td><td>Vt.4.H -&gt; result.val[3]<br/>Vt.3.H -&gt; result.val[2]<br/>Vt.2.H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int64x4x4_t vld4_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D], [Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x4x4_t vld4_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D], [Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x4x4_t vld4_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D], [Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>int64x2x4_t vld4q_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.2D - Vt.2D], [Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint64x2x4_t vld4q_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.2D - Vt.2D], [Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly64x2x4_t vld4q_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.2D - Vt.2D], [Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>float64x4x4_t vld4_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.1D], [Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr></tbody></table>",
          "page": 81,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1302.0
            ],
            [
              153.0,
              1302.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1302.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/81/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 81,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              304.0,
              1395.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/81/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 81,
          "polygon": [
            [
              875.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              875.0,
              1416.0
            ]
          ],
          "bbox": [
            875.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x2vd_1vd4q_f64(float64_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.2D - Vt4.2D][Xn]</td><td>Vt4.2D -&gt; result_val[3]<br/>Vt2.2D -&gt; result_val[2]<br/>Vt2.2D -&gt; result_val[1]<br/>Vt.2D -&gt; result_val[0]</td><td>A64</td></tr><tr><td>int8x8x2_1vd4z_dup_s8(int8_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.8B - Vt2.8B][Xn]</td><td>Vt2.8B -&gt; result_val[1]<br/>Vt.8B -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>int8x16x2_1vd2q_dup_s8(int8_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.16B - Vt2.16B][Xn]</td><td>Vt2.16B -&gt; result_val[1]<br/>Vt.16B -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>int16x4x2_1vd2q_dup_s16(int16_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.4H - Vt2.4H][Xn]</td><td>Vt2.4H -&gt; result_val[1]<br/>Vt.4H -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>int16x8x2_1vd2q_dup_s16(int16_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.8H - Vt2.8H][Xn]</td><td>Vt2.8H -&gt; result_val[1]<br/>Vt.8H -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>int32x2x2_1vd2q_dup_s32(int32_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.2S - Vt2.2S][Xn]</td><td>Vt2.2S -&gt; result_val[1]<br/>Vt.2S -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>int32x4x2_1vd2q_dup_s32(int32_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.4S - Vt2.4S][Xn]</td><td>Vt2.4S -&gt; result_val[1]<br/>Vt.4S -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>uint8x8x2_1vd2q_dup_u8(int8_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.8B - Vt2.8B][Xn]</td><td>Vt2.8B -&gt; result_val[1]<br/>Vt.8B -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>uint8x16x2_1vd2q_dup_u8(int8_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.16B - Vt2.16B][Xn]</td><td>Vt2.16B -&gt; result_val[1]<br/>Vt.16B -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>uint16x4x2_1vd2q_dup_u16(uint16_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.4H - Vt2.4H][Xn]</td><td>Vt2.4H -&gt; result_val[1]<br/>Vt.4H -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>uint16x8x2_1vd2q_dup_u16(uint16_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.8H - Vt2.8H][Xn]</td><td>Vt2.8H -&gt; result_val[1]<br/>Vt.8H -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>uint32x2x2_1vd2q_dup_u32(uint32_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.2S - Vt2.2S][Xn]</td><td>Vt2.2S -&gt; result_val[1]<br/>Vt.2S -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>uint32x4x2_1vd2q_dup_u32(uint32_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.4S - Vt2.4S][Xn]</td><td>Vt2.4S -&gt; result_val[1]<br/>Vt.4S -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>float16x4x2_1vd2q_dup_f16(float16_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.4H - Vt2.4H][Xn]</td><td>Vt2.4H -&gt; result_val[1]<br/>Vt.4H -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>float16x8x2_1vd2q_dup_f16(float16_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.8H - Vt2.8H][Xn]</td><td>Vt2.8H -&gt; result_val[1]<br/>Vt.8H -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>float32x2x2_1vd2q_dup_f32(float32_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.2S - Vt2.2S][Xn]</td><td>Vt2.2S -&gt; result_val[1]<br/>Vt.2S -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>float32x4x2_1vd2q_dup_f32(float32_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.4S - Vt2.4S][Xn]</td><td>Vt2.4S -&gt; result_val[1]<br/>Vt.4S -&gt; result_val[0]</td><td>V7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/82/Page/82",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/82/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 82,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/82/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 82,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            687.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/82/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x2vd_1vd4q_f64(float64_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.2D - Vt4.2D][Xn]</td><td>Vt4.2D -&gt; result_val[3]<br/>Vt2.2D -&gt; result_val[2]<br/>Vt2.2D -&gt; result_val[1]<br/>Vt.2D -&gt; result_val[0]</td><td>A64</td></tr><tr><td>int8x8x2_1vd4z_dup_s8(int8_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.8B - Vt2.8B][Xn]</td><td>Vt2.8B -&gt; result_val[1]<br/>Vt.8B -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>int8x16x2_1vd2q_dup_s8(int8_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.16B - Vt2.16B][Xn]</td><td>Vt2.16B -&gt; result_val[1]<br/>Vt.16B -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>int16x4x2_1vd2q_dup_s16(int16_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.4H - Vt2.4H][Xn]</td><td>Vt2.4H -&gt; result_val[1]<br/>Vt.4H -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>int16x8x2_1vd2q_dup_s16(int16_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.8H - Vt2.8H][Xn]</td><td>Vt2.8H -&gt; result_val[1]<br/>Vt.8H -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>int32x2x2_1vd2q_dup_s32(int32_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.2S - Vt2.2S][Xn]</td><td>Vt2.2S -&gt; result_val[1]<br/>Vt.2S -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>int32x4x2_1vd2q_dup_s32(int32_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.4S - Vt2.4S][Xn]</td><td>Vt2.4S -&gt; result_val[1]<br/>Vt.4S -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>uint8x8x2_1vd2q_dup_u8(int8_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.8B - Vt2.8B][Xn]</td><td>Vt2.8B -&gt; result_val[1]<br/>Vt.8B -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>uint8x16x2_1vd2q_dup_u8(int8_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.16B - Vt2.16B][Xn]</td><td>Vt2.16B -&gt; result_val[1]<br/>Vt.16B -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>uint16x4x2_1vd2q_dup_u16(uint16_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.4H - Vt2.4H][Xn]</td><td>Vt2.4H -&gt; result_val[1]<br/>Vt.4H -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>uint16x8x2_1vd2q_dup_u16(uint16_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.8H - Vt2.8H][Xn]</td><td>Vt2.8H -&gt; result_val[1]<br/>Vt.8H -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>uint32x2x2_1vd2q_dup_u32(uint32_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.2S - Vt2.2S][Xn]</td><td>Vt2.2S -&gt; result_val[1]<br/>Vt.2S -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>uint32x4x2_1vd2q_dup_u32(uint32_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.4S - Vt2.4S][Xn]</td><td>Vt2.4S -&gt; result_val[1]<br/>Vt.4S -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>float16x4x2_1vd2q_dup_f16(float16_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.4H - Vt2.4H][Xn]</td><td>Vt2.4H -&gt; result_val[1]<br/>Vt.4H -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>float16x8x2_1vd2q_dup_f16(float16_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.8H - Vt2.8H][Xn]</td><td>Vt2.8H -&gt; result_val[1]<br/>Vt.8H -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>float32x2x2_1vd2q_dup_f32(float32_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.2S - Vt2.2S][Xn]</td><td>Vt2.2S -&gt; result_val[1]<br/>Vt.2S -&gt; result_val[0]</td><td>V7/A32/A64</td></tr><tr><td>float32x4x2_1vd2q_dup_f32(float32_1 const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.4S - Vt2.4S][Xn]</td><td>Vt2.4S -&gt; result_val[1]<br/>Vt.4S -&gt; result_val[0]</td><td>V7/A32/A64</td></tr></tbody></table>",
          "page": 82,
          "polygon": [
            [
              110.0,
              79.0
            ],
            [
              706.0,
              79.0
            ],
            [
              706.0,
              932.0
            ],
            [
              110.0,
              932.0
            ]
          ],
          "bbox": [
            110.0,
            79.0,
            706.0,
            932.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/82/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 82,
          "polygon": [
            [
              217.0,
              960.0
            ],
            [
              597.0,
              960.0
            ],
            [
              597.0,
              991.0
            ],
            [
              217.0,
              991.0
            ]
          ],
          "bbox": [
            217.0,
            960.0,
            597.0,
            991.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/82/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 82,
          "polygon": [
            [
              621.0,
              990.0
            ],
            [
              703.0,
              990.0
            ],
            [
              703.0,
              1007.0
            ],
            [
              621.0,
              1007.0
            ]
          ],
          "bbox": [
            621.0,
            990.0,
            703.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x8x2_t vld2_dup_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.8B - Vt.2.8B].[Xn]</td><td>Vt.2.8B -&gt; result[val[1] Vt.8B -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x2_t vld2q_dup_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.16B - Vt.2.16B].[Xn]</td><td>Vt.2.16B -&gt; result[val[1] Vt.16B -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x2_t vld2_dup_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.4H - Vt.2.4H].[Xn]</td><td>Vt.2.4H -&gt; result[val[1] Vt.4H -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x2_t vld2q_dup_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.8H - Vt.2.8H].[Xn]</td><td>Vt.2.8H -&gt; result[val[1] Vt.8H -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>int64x1x2_t vld2_dup_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.1D - Vt.2.1D].[Xn]</td><td>Vt.2.1D -&gt; result[val[1] Vt.1D -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>uint64x1x2_t vld2_dup_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.1D - Vt.2.1D].[Xn]</td><td>Vt.2.1D -&gt; result[val[1] Vt.1D -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>poly64x1x2_t vld2_dup_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.1D - Vt.2.1D].[Xn]</td><td>Vt.2.1D -&gt; result[val[1] Vt.1D -&gt; result[val[0]]</td><td>A32/A64</td></tr><tr><td>int64x2x2_t vld2q_dup_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.2D - Vt.2.2D].[Xn]</td><td>Vt.2.2D -&gt; result[val[1] Vt.2D -&gt; result[val[0]]</td><td>A64</td></tr><tr><td>uint64x2x2_t vld2q_dup_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.2D - Vt.2.2D].[Xn]</td><td>Vt.2.2D -&gt; result[val[1] Vt.2D -&gt; result[val[0]]</td><td>A64</td></tr><tr><td>poly64x2x2_t vld2q_dup_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.2D - Vt.2.2D].[Xn]</td><td>Vt.2.2D -&gt; result[val[1] Vt.2D -&gt; result[val[0]]</td><td>A64</td></tr><tr><td>float64x1x2_t vld2_dup_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.1D - Vt.2.1D].[Xn]</td><td>Vt.2.1D -&gt; result[val[1] Vt.1D -&gt; result[val[0]]</td><td>A64</td></tr><tr><td>float64x2x2_t vld2q_dup_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.2D - Vt.2.2D].[Xn]</td><td>Vt.2.2D -&gt; result[val[1] Vt.2D -&gt; result[val[0]]</td><td>A64</td></tr><tr><td>int8x8x3_t vld3_dup_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [Vt.8B - Vt.3.8B].[Xn]</td><td>Vt.3.8B -&gt; result[val[2] Vt.2.8B -&gt; result[val[1] Vt.8B -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x3_t vld3q_dup_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [Vt.16B - Vt.3.16B].[Xn]</td><td>Vt.3.16B -&gt; result[val[2] Vt.2.16B -&gt; result[val[1] Vt.16B -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x3_t vld3_dup_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [Vt.4H - Vt.3.4H].[Xn]</td><td>Vt.3.4H -&gt; result[val[2] Vt.2.4H -&gt; result[val[1] Vt.4H -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x3_t vld3q_dup_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [Vt.8H - Vt.3.8H].[Xn]</td><td>Vt.3.8H -&gt; result[val[2] Vt.2.8H -&gt; result[val[1] Vt.8H -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/83/Page/83",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/83/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 83,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/83/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 83,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/83/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x8x2_t vld2_dup_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.8B - Vt.2.8B].[Xn]</td><td>Vt.2.8B -&gt; result[val[1] Vt.8B -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x2_t vld2q_dup_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.16B - Vt.2.16B].[Xn]</td><td>Vt.2.16B -&gt; result[val[1] Vt.16B -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x2_t vld2_dup_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.4H - Vt.2.4H].[Xn]</td><td>Vt.2.4H -&gt; result[val[1] Vt.4H -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x2_t vld2q_dup_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.8H - Vt.2.8H].[Xn]</td><td>Vt.2.8H -&gt; result[val[1] Vt.8H -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>int64x1x2_t vld2_dup_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.1D - Vt.2.1D].[Xn]</td><td>Vt.2.1D -&gt; result[val[1] Vt.1D -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>uint64x1x2_t vld2_dup_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.1D - Vt.2.1D].[Xn]</td><td>Vt.2.1D -&gt; result[val[1] Vt.1D -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>poly64x1x2_t vld2_dup_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.1D - Vt.2.1D].[Xn]</td><td>Vt.2.1D -&gt; result[val[1] Vt.1D -&gt; result[val[0]]</td><td>A32/A64</td></tr><tr><td>int64x2x2_t vld2q_dup_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.2D - Vt.2.2D].[Xn]</td><td>Vt.2.2D -&gt; result[val[1] Vt.2D -&gt; result[val[0]]</td><td>A64</td></tr><tr><td>uint64x2x2_t vld2q_dup_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.2D - Vt.2.2D].[Xn]</td><td>Vt.2.2D -&gt; result[val[1] Vt.2D -&gt; result[val[0]]</td><td>A64</td></tr><tr><td>poly64x2x2_t vld2q_dup_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.2D - Vt.2.2D].[Xn]</td><td>Vt.2.2D -&gt; result[val[1] Vt.2D -&gt; result[val[0]]</td><td>A64</td></tr><tr><td>float64x1x2_t vld2_dup_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.1D - Vt.2.1D].[Xn]</td><td>Vt.2.1D -&gt; result[val[1] Vt.1D -&gt; result[val[0]]</td><td>A64</td></tr><tr><td>float64x2x2_t vld2q_dup_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.2D - Vt.2.2D].[Xn]</td><td>Vt.2.2D -&gt; result[val[1] Vt.2D -&gt; result[val[0]]</td><td>A64</td></tr><tr><td>int8x8x3_t vld3_dup_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [Vt.8B - Vt.3.8B].[Xn]</td><td>Vt.3.8B -&gt; result[val[2] Vt.2.8B -&gt; result[val[1] Vt.8B -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x3_t vld3q_dup_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [Vt.16B - Vt.3.16B].[Xn]</td><td>Vt.3.16B -&gt; result[val[2] Vt.2.16B -&gt; result[val[1] Vt.16B -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x3_t vld3_dup_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [Vt.4H - Vt.3.4H].[Xn]</td><td>Vt.3.4H -&gt; result[val[2] Vt.2.4H -&gt; result[val[1] Vt.4H -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x3_t vld3q_dup_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [Vt.8H - Vt.3.8H].[Xn]</td><td>Vt.3.8H -&gt; result[val[2] Vt.2.8H -&gt; result[val[1] Vt.8H -&gt; result[val[0]]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 83,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1309.0
            ],
            [
              153.0,
              1309.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1309.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/83/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 83,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              304.0,
              1395.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/83/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 83,
          "polygon": [
            [
              874.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x2x3_t vld3_dup_s32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL2S - VL3.2S][Xn]</td><td>VL3.2S -&gt; result[val][2]<br/>VL2.2S -&gt; result[val][1]<br/>VL.2S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x3_t vld3q_dup_s32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL4S - VL3.4S][Xn]</td><td>VL3.4S -&gt; result[val][2]<br/>VL2.4S -&gt; result[val][1]<br/>VL.4S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x3_t vld3_dup_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL8B - VL3.8B][Xn]</td><td>VL3.8B -&gt; result[val][2]<br/>VL2.8B -&gt; result[val][1]<br/>VL.8B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x3_t vld3q_dup_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL16B - VL3.16B][Xn]</td><td>VL3.16B -&gt; result[val][2]<br/>VL2.16B -&gt; result[val][1]<br/>VL.16B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x3_t vld3_dup_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL4H - VL3.4H][Xn]</td><td>VL3.4H -&gt; result[val][2]<br/>VL2.4H -&gt; result[val][1]<br/>VL.4H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x3_t vld3q_dup_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL8H - VL3.8H][Xn]</td><td>VL3.8H -&gt; result[val][2]<br/>VL2.8H -&gt; result[val][1]<br/>VL.8H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x3_t vld3q_dup_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL2S - VL3.2S][Xn]</td><td>VL3.2S -&gt; result[val][2]<br/>VL2.2S -&gt; result[val][1]<br/>VL.2S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x3_t vld3qq_dup_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL4S - VL3.4S][Xn]</td><td>VL3.4S -&gt; result[val][2]<br/>VL2.4S -&gt; result[val][1]<br/>VL.4S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x3_t vld3q_dup_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL4H - VL3.4H][Xn]</td><td>VL3.4H -&gt; result[val][2]<br/>VL2.4H -&gt; result[val][1]<br/>VL.4H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x3_t vld3qqq_dup_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL8H - VL3.8H][Xn]</td><td>VL3.8H -&gt; result[val][2]<br/>VL2.8H -&gt; result[val][1]<br/>VL.8H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x3_t vld3qq_dup_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL2S - VL3.2S][Xn]</td><td>VL3.2S -&gt; result[val][2]<br/>VL2.2S -&gt; result[val][1]<br/>VL.2S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x3_t vld3qqqq_dup_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL4S - VL3.4S][Xn]</td><td>VL3.4S -&gt; result[val][2]<br/>VL2.4S -&gt; result[val][1]<br/>VL.4S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/84/Page/84",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/84/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 84,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/84/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 84,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              688.0,
              26.0
            ],
            [
              688.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            688.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/84/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x2x3_t vld3_dup_s32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL2S - VL3.2S][Xn]</td><td>VL3.2S -&gt; result[val][2]<br/>VL2.2S -&gt; result[val][1]<br/>VL.2S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x3_t vld3q_dup_s32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL4S - VL3.4S][Xn]</td><td>VL3.4S -&gt; result[val][2]<br/>VL2.4S -&gt; result[val][1]<br/>VL.4S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x3_t vld3_dup_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL8B - VL3.8B][Xn]</td><td>VL3.8B -&gt; result[val][2]<br/>VL2.8B -&gt; result[val][1]<br/>VL.8B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x3_t vld3q_dup_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL16B - VL3.16B][Xn]</td><td>VL3.16B -&gt; result[val][2]<br/>VL2.16B -&gt; result[val][1]<br/>VL.16B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x3_t vld3_dup_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL4H - VL3.4H][Xn]</td><td>VL3.4H -&gt; result[val][2]<br/>VL2.4H -&gt; result[val][1]<br/>VL.4H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x3_t vld3q_dup_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL8H - VL3.8H][Xn]</td><td>VL3.8H -&gt; result[val][2]<br/>VL2.8H -&gt; result[val][1]<br/>VL.8H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x3_t vld3q_dup_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL2S - VL3.2S][Xn]</td><td>VL3.2S -&gt; result[val][2]<br/>VL2.2S -&gt; result[val][1]<br/>VL.2S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x3_t vld3qq_dup_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL4S - VL3.4S][Xn]</td><td>VL3.4S -&gt; result[val][2]<br/>VL2.4S -&gt; result[val][1]<br/>VL.4S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x3_t vld3q_dup_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL4H - VL3.4H][Xn]</td><td>VL3.4H -&gt; result[val][2]<br/>VL2.4H -&gt; result[val][1]<br/>VL.4H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x3_t vld3qqq_dup_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL8H - VL3.8H][Xn]</td><td>VL3.8H -&gt; result[val][2]<br/>VL2.8H -&gt; result[val][1]<br/>VL.8H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x3_t vld3qq_dup_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL2S - VL3.2S][Xn]</td><td>VL3.2S -&gt; result[val][2]<br/>VL2.2S -&gt; result[val][1]<br/>VL.2S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x3_t vld3qqqq_dup_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL4S - VL3.4S][Xn]</td><td>VL3.4S -&gt; result[val][2]<br/>VL2.4S -&gt; result[val][1]<br/>VL.4S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 84,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              705.0,
              78.0
            ],
            [
              705.0,
              929.0
            ],
            [
              110.0,
              929.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            705.0,
            929.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/84/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 84,
          "polygon": [
            [
              216.0,
              960.0
            ],
            [
              597.0,
              960.0
            ],
            [
              597.0,
              977.0
            ],
            [
              216.0,
              977.0
            ]
          ],
          "bbox": [
            216.0,
            960.0,
            597.0,
            977.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/84/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 84,
          "polygon": [
            [
              359.0,
              977.0
            ],
            [
              453.0,
              977.0
            ],
            [
              453.0,
              992.0
            ],
            [
              359.0,
              992.0
            ]
          ],
          "bbox": [
            359.0,
            977.0,
            453.0,
            992.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/84/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 84,
          "polygon": [
            [
              621.0,
              990.0
            ],
            [
              704.0,
              990.0
            ],
            [
              704.0,
              1007.0
            ],
            [
              621.0,
              1007.0
            ]
          ],
          "bbox": [
            621.0,
            990.0,
            704.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x8x3_t vld3_dup_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL8B-VL38B][Xn]</td><td>V138B -&gt; result_val[2]<br/>V228B -&gt; result_val[1]<br/>V168 -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x3_t vld3q_dup_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL16B-VL316B][Xn]</td><td>V1316B -&gt; result_val[2]<br/>V1216B -&gt; result_val[1]<br/>V116B -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x3_t vld3_dup_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL8H-VL34H][Xn]</td><td>V134H -&gt; result_val[2]<br/>V124H -&gt; result_val[1]<br/>V114H -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x3_t vld3q_dup_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL8H-VL38H][Xn]</td><td>V138H -&gt; result_val[2]<br/>V128H -&gt; result_val[1]<br/>V118H -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>int64x4x3_t vld3_dup_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL1D-VL31D][Xn]</td><td>V131D -&gt; result_val[2]<br/>V121D -&gt; result_val[1]<br/>V11D -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x4x3_t vld3_dup_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL1D-VL31D][Xn]</td><td>V131D -&gt; result_val[2]<br/>V121D -&gt; result_val[1]<br/>V11D -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x1x3_t vld3_dup_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL1D-VL31D][Xn]</td><td>V131D -&gt; result_val[2]<br/>V121D -&gt; result_val[1]<br/>V11D -&gt; result_val[0]</td><td>A32/A64</td></tr><tr><td>int64x2x3_t vld3q_dup_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL2D-VL32D][Xn]</td><td>V132D -&gt; result_val[2]<br/>V122D -&gt; result_val[1]<br/>V12D -&gt; result_val[0]</td><td>A64</td></tr><tr><td>uint64x2x3_t vld3q_dup_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL2D-VL32D][Xn]</td><td>V132D -&gt; result_val[2]<br/>V122D -&gt; result_val[1]<br/>V12D -&gt; result_val[0]</td><td>A64</td></tr><tr><td>poly64x2x3_t vld3q_dup_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL2D-VL32D][Xn]</td><td>V132D -&gt; result_val[2]<br/>V122D -&gt; result_val[1]<br/>V12D -&gt; result_val[0]</td><td>A64</td></tr><tr><td>float64x1x3_t vld3_dup_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL1D-VL31D][Xn]</td><td>V131D -&gt; result_val[2]<br/>V121D -&gt; result_val[1]<br/>V11D -&gt; result_val[0]</td><td>A64</td></tr><tr><td>float64x2x3_t vld3q_dup_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL2D-VL32D][Xn]</td><td>V132D -&gt; result_val[2]<br/>V122D -&gt; result_val[1]<br/>V12D -&gt; result_val[0]</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/85/Page/85",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/85/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 85,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/85/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 85,
          "polygon": [
            [
              635.0,
              26.0
            ],
            [
              688.0,
              26.0
            ],
            [
              688.0,
              42.0
            ],
            [
              635.0,
              42.0
            ]
          ],
          "bbox": [
            635.0,
            26.0,
            688.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/85/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x8x3_t vld3_dup_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL8B-VL38B][Xn]</td><td>V138B -&gt; result_val[2]<br/>V228B -&gt; result_val[1]<br/>V168 -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x3_t vld3q_dup_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL16B-VL316B][Xn]</td><td>V1316B -&gt; result_val[2]<br/>V1216B -&gt; result_val[1]<br/>V116B -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x3_t vld3_dup_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL8H-VL34H][Xn]</td><td>V134H -&gt; result_val[2]<br/>V124H -&gt; result_val[1]<br/>V114H -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x3_t vld3q_dup_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL8H-VL38H][Xn]</td><td>V138H -&gt; result_val[2]<br/>V128H -&gt; result_val[1]<br/>V118H -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>int64x4x3_t vld3_dup_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL1D-VL31D][Xn]</td><td>V131D -&gt; result_val[2]<br/>V121D -&gt; result_val[1]<br/>V11D -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x4x3_t vld3_dup_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL1D-VL31D][Xn]</td><td>V131D -&gt; result_val[2]<br/>V121D -&gt; result_val[1]<br/>V11D -&gt; result_val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x1x3_t vld3_dup_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL1D-VL31D][Xn]</td><td>V131D -&gt; result_val[2]<br/>V121D -&gt; result_val[1]<br/>V11D -&gt; result_val[0]</td><td>A32/A64</td></tr><tr><td>int64x2x3_t vld3q_dup_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL2D-VL32D][Xn]</td><td>V132D -&gt; result_val[2]<br/>V122D -&gt; result_val[1]<br/>V12D -&gt; result_val[0]</td><td>A64</td></tr><tr><td>uint64x2x3_t vld3q_dup_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL2D-VL32D][Xn]</td><td>V132D -&gt; result_val[2]<br/>V122D -&gt; result_val[1]<br/>V12D -&gt; result_val[0]</td><td>A64</td></tr><tr><td>poly64x2x3_t vld3q_dup_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL2D-VL32D][Xn]</td><td>V132D -&gt; result_val[2]<br/>V122D -&gt; result_val[1]<br/>V12D -&gt; result_val[0]</td><td>A64</td></tr><tr><td>float64x1x3_t vld3_dup_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL1D-VL31D][Xn]</td><td>V131D -&gt; result_val[2]<br/>V121D -&gt; result_val[1]<br/>V11D -&gt; result_val[0]</td><td>A64</td></tr><tr><td>float64x2x3_t vld3q_dup_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [VL2D-VL32D][Xn]</td><td>V132D -&gt; result_val[2]<br/>V122D -&gt; result_val[1]<br/>V12D -&gt; result_val[0]</td><td>A64</td></tr></tbody></table>",
          "page": 85,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              707.0,
              78.0
            ],
            [
              707.0,
              929.0
            ],
            [
              110.0,
              929.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            707.0,
            929.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/85/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 85,
          "polygon": [
            [
              217.0,
              960.0
            ],
            [
              597.0,
              960.0
            ],
            [
              597.0,
              976.0
            ],
            [
              217.0,
              976.0
            ]
          ],
          "bbox": [
            217.0,
            960.0,
            597.0,
            976.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/85/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 85,
          "polygon": [
            [
              359.0,
              976.0
            ],
            [
              454.0,
              976.0
            ],
            [
              454.0,
              991.0
            ],
            [
              359.0,
              991.0
            ]
          ],
          "bbox": [
            359.0,
            976.0,
            454.0,
            991.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/85/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 85,
          "polygon": [
            [
              622.0,
              991.0
            ],
            [
              703.0,
              991.0
            ],
            [
              703.0,
              1007.0
            ],
            [
              622.0,
              1007.0
            ]
          ],
          "bbox": [
            622.0,
            991.0,
            703.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x8x4_t vld4_dup_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.8B - Vt.4.8B][Xn]</td><td>Vt.4.8B -&gt; resultval[3]<br/>Vt.3.8B -&gt; resultval[2]<br/>Vt.2.8B -&gt; resultval[1]<br/>Vt.8B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x4_t vld4q_dup_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.16B - Vt.4.16B][Xn]</td><td>Vt.4.16B -&gt; resultval[3]<br/>Vt.3.16B -&gt; resultval[2]<br/>Vt.2.16B -&gt; resultval[1]<br/>Vt.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x4_t vld4_dup_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.4H - Vt.4.4H][Xn]</td><td>Vt.4.4H -&gt; resultval[3]<br/>Vt.3.4H -&gt; resultval[2]<br/>Vt.2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x4_t vld4q_dup_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.8H - Vt.4.8H][Xn]</td><td>Vt.4.8H -&gt; resultval[3]<br/>Vt.3.8H -&gt; resultval[2]<br/>Vt.2.8H -&gt; resultval[1]<br/>Vt.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x4_t vld4_dup_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.2S - Vt.4.2S][Xn]</td><td>Vt.4.2S -&gt; resultval[3]<br/>Vt.3.2S -&gt; resultval[2]<br/>Vt.2.2S -&gt; resultval[1]<br/>Vt.2S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x4_t vld4q_dup_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.4S - Vt.4.4S][Xn]</td><td>Vt.4.4S -&gt; resultval[3]<br/>Vt.3.4S -&gt; resultval[2]<br/>Vt.2.4S -&gt; resultval[1]<br/>Vt.4S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x4_t vld4_dup_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.8B - Vt.4.8B][Xn]</td><td>Vt.4.8B -&gt; resultval[3]<br/>Vt.3.8B -&gt; resultval[2]<br/>Vt.2.8B -&gt; resultval[1]<br/>Vt.8B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x4_t vld4q_dup_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.16B - Vt.4.16B][Xn]</td><td>Vt.4.16B -&gt; resultval[3]<br/>Vt.3.16B -&gt; resultval[2]<br/>Vt.2.16B -&gt; resultval[1]<br/>Vt.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x4_t vld4_dup_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.4H - Vt.4.4H][Xn]</td><td>Vt.4.4H -&gt; resultval[3]<br/>Vt.3.4H -&gt; resultval[2]<br/>Vt.2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/86/Page/86",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/86/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 86,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/86/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 86,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/86/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x8x4_t vld4_dup_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.8B - Vt.4.8B][Xn]</td><td>Vt.4.8B -&gt; resultval[3]<br/>Vt.3.8B -&gt; resultval[2]<br/>Vt.2.8B -&gt; resultval[1]<br/>Vt.8B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x4_t vld4q_dup_s8(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.16B - Vt.4.16B][Xn]</td><td>Vt.4.16B -&gt; resultval[3]<br/>Vt.3.16B -&gt; resultval[2]<br/>Vt.2.16B -&gt; resultval[1]<br/>Vt.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x4_t vld4_dup_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.4H - Vt.4.4H][Xn]</td><td>Vt.4.4H -&gt; resultval[3]<br/>Vt.3.4H -&gt; resultval[2]<br/>Vt.2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x4_t vld4q_dup_s16(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.8H - Vt.4.8H][Xn]</td><td>Vt.4.8H -&gt; resultval[3]<br/>Vt.3.8H -&gt; resultval[2]<br/>Vt.2.8H -&gt; resultval[1]<br/>Vt.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x4_t vld4_dup_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.2S - Vt.4.2S][Xn]</td><td>Vt.4.2S -&gt; resultval[3]<br/>Vt.3.2S -&gt; resultval[2]<br/>Vt.2.2S -&gt; resultval[1]<br/>Vt.2S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x4_t vld4q_dup_s32(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.4S - Vt.4.4S][Xn]</td><td>Vt.4.4S -&gt; resultval[3]<br/>Vt.3.4S -&gt; resultval[2]<br/>Vt.2.4S -&gt; resultval[1]<br/>Vt.4S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x4_t vld4_dup_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.8B - Vt.4.8B][Xn]</td><td>Vt.4.8B -&gt; resultval[3]<br/>Vt.3.8B -&gt; resultval[2]<br/>Vt.2.8B -&gt; resultval[1]<br/>Vt.8B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x4_t vld4q_dup_u8(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.16B - Vt.4.16B][Xn]</td><td>Vt.4.16B -&gt; resultval[3]<br/>Vt.3.16B -&gt; resultval[2]<br/>Vt.2.16B -&gt; resultval[1]<br/>Vt.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x4_t vld4_dup_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.4H - Vt.4.4H][Xn]</td><td>Vt.4.4H -&gt; resultval[3]<br/>Vt.3.4H -&gt; resultval[2]<br/>Vt.2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 86,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1302.0
            ],
            [
              153.0,
              1302.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1302.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/86/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 86,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/86/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 86,
          "polygon": [
            [
              874.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x8x4_t vld4q_dup_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.8H - Vt.4.8H][Xn]</td><td>Vt.4.8H -&gt; result.val[3]<br/>Vt.3.8H -&gt; result.val[2]<br/>Vt.2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x4_t vld4q_dup_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.2S - Vt.4.2S][Xn]</td><td>Vt.4.2S -&gt; result.val[3]<br/>Vt.3.2S -&gt; result.val[2]<br/>Vt.2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x4_t vld4q_dup_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.4S - Vt.4.4S][Xn]</td><td>Vt.4.4S -&gt; result.val[3]<br/>Vt.3.4S -&gt; result.val[2]<br/>Vt.2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x4_t vld4q_dup_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.4H - Vt.4.4H][Xn]</td><td>Vt.4.4H -&gt; result.val[3]<br/>Vt.3.4H -&gt; result.val[2]<br/>Vt.2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x4_t vld4q_dup_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.8H - Vt.4.8H][Xn]</td><td>Vt.4.8H -&gt; result.val[3]<br/>Vt.3.8H -&gt; result.val[2]<br/>Vt.2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x4_t vld4q_dup_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.2S - Vt.4.2S][Xn]</td><td>Vt.4.2S -&gt; result.val[3]<br/>Vt.3.2S -&gt; result.val[2]<br/>Vt.2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x4_t vld4q_dup_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.4S - Vt.4.4S][Xn]</td><td>Vt.4.4S -&gt; result.val[3]<br/>Vt.3.4S -&gt; result.val[2]<br/>Vt.2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x4_t vld4q_dup_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.8B - Vt.4.8B][Xn]</td><td>Vt.4.8B -&gt; result.val[3]<br/>Vt.3.8B -&gt; result.val[2]<br/>Vt.2.8B -&gt; result.val[1]<br/>Vt.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x4_t vld4q_dup_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.16B - Vt.4.16B][Xn]</td><td>Vt.4.16B -&gt; result.val[3]<br/>Vt.3.16B -&gt; result.val[2]<br/>Vt.2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/87/Page/87",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/87/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 87,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/87/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 87,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/87/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x8x4_t vld4q_dup_u16(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.8H - Vt.4.8H][Xn]</td><td>Vt.4.8H -&gt; result.val[3]<br/>Vt.3.8H -&gt; result.val[2]<br/>Vt.2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x4_t vld4q_dup_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.2S - Vt.4.2S][Xn]</td><td>Vt.4.2S -&gt; result.val[3]<br/>Vt.3.2S -&gt; result.val[2]<br/>Vt.2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x4_t vld4q_dup_u32(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.4S - Vt.4.4S][Xn]</td><td>Vt.4.4S -&gt; result.val[3]<br/>Vt.3.4S -&gt; result.val[2]<br/>Vt.2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x4_t vld4q_dup_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.4H - Vt.4.4H][Xn]</td><td>Vt.4.4H -&gt; result.val[3]<br/>Vt.3.4H -&gt; result.val[2]<br/>Vt.2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x4_t vld4q_dup_f16(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.8H - Vt.4.8H][Xn]</td><td>Vt.4.8H -&gt; result.val[3]<br/>Vt.3.8H -&gt; result.val[2]<br/>Vt.2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x4_t vld4q_dup_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.2S - Vt.4.2S][Xn]</td><td>Vt.4.2S -&gt; result.val[3]<br/>Vt.3.2S -&gt; result.val[2]<br/>Vt.2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x4_t vld4q_dup_f32(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.4S - Vt.4.4S][Xn]</td><td>Vt.4.4S -&gt; result.val[3]<br/>Vt.3.4S -&gt; result.val[2]<br/>Vt.2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x4_t vld4q_dup_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.8B - Vt.4.8B][Xn]</td><td>Vt.4.8B -&gt; result.val[3]<br/>Vt.3.8B -&gt; result.val[2]<br/>Vt.2.8B -&gt; result.val[1]<br/>Vt.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x4_t vld4q_dup_p8(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.16B - Vt.4.16B][Xn]</td><td>Vt.4.16B -&gt; result.val[3]<br/>Vt.3.16B -&gt; result.val[2]<br/>Vt.2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 87,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1302.0
            ],
            [
              153.0,
              1302.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1302.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/87/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 87,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              304.0,
              1395.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/87/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 87,
          "polygon": [
            [
              874.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly16x4x4_t vld4_dup_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.4H - Vt.4.H];[Xn]</td><td>Vt.4.H -&gt; result.val[3]<br/>Vt.3.H -&gt; result.val[2]<br/>Vt.2.H -&gt; result.val[1]<br/>Vt.1.H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x4_t vld4q_dup_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.8H - Vt.4.8.H];[Xn]</td><td>Vt.4.8.H -&gt; result.val[3]<br/>Vt.3.8.H -&gt; result.val[2]<br/>Vt.2.8.H -&gt; result.val[1]<br/>Vt.1.8.H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int64x4x4_t vld4_dup_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.1D - Vt.4.1D];[Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x4x4_t vld4q_dup_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.1D - Vt.4.1D];[Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x4x4_t vld4q_dup_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.1D - Vt.4.1D];[Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>int64x2x4_t vld4q_dup_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.2D - Vt.4.2D];[Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint64x2x4_t vld4qq_dup_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.2D - Vt.4.2D];[Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly64x2x4_t vld4qq_dup_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.2D - Vt.4.2D];[Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>float64x4x4_t vld4q_dup_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.1D - Vt.4.1D];[Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/88/Page/88",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/88/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 88,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/88/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 88,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/88/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly16x4x4_t vld4_dup_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.4H - Vt.4.H];[Xn]</td><td>Vt.4.H -&gt; result.val[3]<br/>Vt.3.H -&gt; result.val[2]<br/>Vt.2.H -&gt; result.val[1]<br/>Vt.1.H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x4_t vld4q_dup_p16(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.8H - Vt.4.8.H];[Xn]</td><td>Vt.4.8.H -&gt; result.val[3]<br/>Vt.3.8.H -&gt; result.val[2]<br/>Vt.2.8.H -&gt; result.val[1]<br/>Vt.1.8.H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int64x4x4_t vld4_dup_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.1D - Vt.4.1D];[Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x4x4_t vld4q_dup_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.1D - Vt.4.1D];[Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x4x4_t vld4q_dup_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.1D - Vt.4.1D];[Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>int64x2x4_t vld4q_dup_s64(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.2D - Vt.4.2D];[Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint64x2x4_t vld4qq_dup_u64(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.2D - Vt.4.2D];[Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly64x2x4_t vld4qq_dup_p64(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.2D - Vt.4.2D];[Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>float64x4x4_t vld4q_dup_f64(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.1D - Vt.4.1D];[Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr></tbody></table>",
          "page": 88,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              995.0,
              109.0
            ],
            [
              995.0,
              1302.0
            ],
            [
              153.0,
              1302.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            995.0,
            1302.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/88/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 88,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/88/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 88,
          "polygon": [
            [
              874.0,
              1394.0
            ],
            [
              990.0,
              1394.0
            ],
            [
              990.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1394.0,
            990.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x2v4_1v4dq_dup_16f4float64_1const_ptr</td><td>ptr -&gt; Xn<br/>ptr -&gt; Xn<br/>V1.8B</td><td>LD4R [V1.2D - V4.2D][Xn]</td><td>V4.2D -&gt; result[val][3]<br/>V2.2D -&gt; result[val][2]<br/>V2.2D -&gt; result[val][1]<br/>V1.2D -&gt; result[val][0]</td><td>A64</td></tr><tr><td>void vst2_88int8_1_ptr_int8x8x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2B<br/>val[val][0] -&gt; V1.8B</td><td>ST2 [V1.8B - V1.2B][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_88int8_1_ptr_int8x16x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.16B<br/>val[val][0] -&gt; V1.16B</td><td>ST2 [V1.16B - V1.2.16B][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_16int16_1_ptr_int16x4x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.4H<br/>val[val][0] -&gt; V1.4H</td><td>ST2 [V1.4H - V1.2.4H][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_16int16_1_ptr_int16x8x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.8H<br/>val[val][0] -&gt; V1.8H</td><td>ST2 [V1.8H - V1.2.8H][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_32int32_1_ptr_int32x2x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.2S<br/>val[val][0] -&gt; V1.4S</td><td>ST2 [V1.2S - V1.2.2S][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_32int32_1_ptr_int32x4x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.4S<br/>val[val][0] -&gt; V1.4S</td><td>ST2 [V1.4S - V1.2.4S][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_88uint8_1_ptr_uint8x8x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2B<br/>val[val][0] -&gt; V1.8B</td><td>ST2 [V1.8B - V1.2B][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_88uint8_1_ptr_uint8x16x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.16B<br/>val[val][0] -&gt; V1.16B</td><td>ST2 [V1.16B - V1.2.16B][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_16uint16_1_ptr_uint16x4x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.4H<br/>val[val][0] -&gt; V1.4H</td><td>ST2 [V1.4H - V1.2.4H][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_16uint16_1_ptr_uint16x8x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.8H<br/>val[val][0] -&gt; V1.8H</td><td>ST2 [V1.8H - V1.2.8H][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_32uint32_1_ptr_uint32x2x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.2S<br/>val[val][0] -&gt; V1.4S</td><td>ST2 [V1.2S - V1.2.2S][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_32uint32_1_ptr_uint32x4x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.4S<br/>val[val][0] -&gt; V1.4S</td><td>ST2 [V1.4S - V1.2.4S][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_16float16_1_ptr_float16x4x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.4H<br/>val[val][0] -&gt; V1.4H</td><td>ST2 [V1.4H - V1.2.4H][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/89/Page/89",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/89/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 89,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/89/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 89,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              688.0,
              26.0
            ],
            [
              688.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            688.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/89/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x2v4_1v4dq_dup_16f4float64_1const_ptr</td><td>ptr -&gt; Xn<br/>ptr -&gt; Xn<br/>V1.8B</td><td>LD4R [V1.2D - V4.2D][Xn]</td><td>V4.2D -&gt; result[val][3]<br/>V2.2D -&gt; result[val][2]<br/>V2.2D -&gt; result[val][1]<br/>V1.2D -&gt; result[val][0]</td><td>A64</td></tr><tr><td>void vst2_88int8_1_ptr_int8x8x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2B<br/>val[val][0] -&gt; V1.8B</td><td>ST2 [V1.8B - V1.2B][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_88int8_1_ptr_int8x16x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.16B<br/>val[val][0] -&gt; V1.16B</td><td>ST2 [V1.16B - V1.2.16B][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_16int16_1_ptr_int16x4x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.4H<br/>val[val][0] -&gt; V1.4H</td><td>ST2 [V1.4H - V1.2.4H][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_16int16_1_ptr_int16x8x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.8H<br/>val[val][0] -&gt; V1.8H</td><td>ST2 [V1.8H - V1.2.8H][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_32int32_1_ptr_int32x2x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.2S<br/>val[val][0] -&gt; V1.4S</td><td>ST2 [V1.2S - V1.2.2S][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_32int32_1_ptr_int32x4x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.4S<br/>val[val][0] -&gt; V1.4S</td><td>ST2 [V1.4S - V1.2.4S][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_88uint8_1_ptr_uint8x8x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2B<br/>val[val][0] -&gt; V1.8B</td><td>ST2 [V1.8B - V1.2B][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_88uint8_1_ptr_uint8x16x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.16B<br/>val[val][0] -&gt; V1.16B</td><td>ST2 [V1.16B - V1.2.16B][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_16uint16_1_ptr_uint16x4x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.4H<br/>val[val][0] -&gt; V1.4H</td><td>ST2 [V1.4H - V1.2.4H][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_16uint16_1_ptr_uint16x8x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.8H<br/>val[val][0] -&gt; V1.8H</td><td>ST2 [V1.8H - V1.2.8H][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_32uint32_1_ptr_uint32x2x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.2S<br/>val[val][0] -&gt; V1.4S</td><td>ST2 [V1.2S - V1.2.2S][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_32uint32_1_ptr_uint32x4x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.4S<br/>val[val][0] -&gt; V1.4S</td><td>ST2 [V1.4S - V1.2.4S][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_16float16_1_ptr_float16x4x2_1val</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; V1.2.4H<br/>val[val][0] -&gt; V1.4H</td><td>ST2 [V1.4H - V1.2.4H][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr></tbody></table>",
          "page": 89,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              705.0,
              78.0
            ],
            [
              705.0,
              940.0
            ],
            [
              110.0,
              940.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            705.0,
            940.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/89/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 89,
          "polygon": [
            [
              216.0,
              960.0
            ],
            [
              597.0,
              960.0
            ],
            [
              597.0,
              976.0
            ],
            [
              216.0,
              976.0
            ]
          ],
          "bbox": [
            216.0,
            960.0,
            597.0,
            976.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/89/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 89,
          "polygon": [
            [
              358.0,
              976.0
            ],
            [
              453.0,
              976.0
            ],
            [
              453.0,
              991.0
            ],
            [
              358.0,
              991.0
            ]
          ],
          "bbox": [
            358.0,
            976.0,
            453.0,
            991.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/89/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 89,
          "polygon": [
            [
              621.0,
              990.0
            ],
            [
              703.0,
              990.0
            ],
            [
              703.0,
              1007.0
            ],
            [
              621.0,
              1007.0
            ]
          ],
          "bbox": [
            621.0,
            990.0,
            703.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst2q_f16f(float16_t* ptr, float16x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.BH<br/>val[all] -&gt;<br/>V1.BH</td><td>ST2(VL.BH - V12.BH)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_f32f(float32_t* ptr, float32x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.2S<br/>val[all] -&gt;<br/>V1.2S</td><td>ST2(VL.2S - V12.2S)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_f32f(float32_t* ptr, float32x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.4S<br/>val[all] -&gt;<br/>V1.4S</td><td>ST2(VL.4S - V12.4S)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_p8f(poly8_t* ptr, poly8x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.8B<br/>val[all] -&gt;<br/>V1.8B</td><td>ST2(VL.8B - V12.8B)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_p8f(poly8_t* ptr, poly8x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.16B<br/>val[all] -&gt;<br/>V1.16B</td><td>ST2(VL.16B - V12.16B)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_p16f(poly16_t* ptr, poly16x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.4H<br/>val[all] -&gt;<br/>V1.4H</td><td>ST2(VL.4H - V12.4H)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_p16f(poly16_t* ptr, poly16x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.8H<br/>val[all] -&gt;<br/>V1.8H</td><td>ST2(VL.8H - V12.8H)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_s64(int64_t* ptr, int64x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.1D<br/>val[all] -&gt;<br/>V1.1D</td><td>ST1(VL.1D - V12.1D)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_u64(uint64_t* ptr, uint64x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.1D<br/>val[all] -&gt;<br/>V1.1D</td><td>ST1(VL.1D - V12.1D)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_p64(poly64_t* ptr, poly64x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.1D<br/>val[all] -&gt;<br/>V1.1D</td><td>ST1(VL.1D - V12.1D)[Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst2q_s64(int64_t* ptr, int64x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.2D<br/>val[all] -&gt;<br/>V1.2D</td><td>ST2(VL.2D - V12.2D)[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2q_u64(uint64_t* ptr, uint64x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.2D<br/>val[all] -&gt;<br/>V1.2D</td><td>ST2(VL.2D - V12.2D)[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2q_p64(poly64_t* ptr, poly64x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.2D<br/>val[all] -&gt;<br/>V1.2D</td><td>ST2(VL.2D - V12.2D)[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2_f64f(float64_t* ptr, float64x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.1D<br/>val[all] -&gt;<br/>V1.1D</td><td>ST1(VL.1D - V12.1D)[Xn]</td><td>void -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/90/Page/90",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/90/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 90,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/90/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 90,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            687.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/90/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst2q_f16f(float16_t* ptr, float16x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.BH<br/>val[all] -&gt;<br/>V1.BH</td><td>ST2(VL.BH - V12.BH)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_f32f(float32_t* ptr, float32x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.2S<br/>val[all] -&gt;<br/>V1.2S</td><td>ST2(VL.2S - V12.2S)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_f32f(float32_t* ptr, float32x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.4S<br/>val[all] -&gt;<br/>V1.4S</td><td>ST2(VL.4S - V12.4S)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_p8f(poly8_t* ptr, poly8x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.8B<br/>val[all] -&gt;<br/>V1.8B</td><td>ST2(VL.8B - V12.8B)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_p8f(poly8_t* ptr, poly8x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.16B<br/>val[all] -&gt;<br/>V1.16B</td><td>ST2(VL.16B - V12.16B)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_p16f(poly16_t* ptr, poly16x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.4H<br/>val[all] -&gt;<br/>V1.4H</td><td>ST2(VL.4H - V12.4H)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2q_p16f(poly16_t* ptr, poly16x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.8H<br/>val[all] -&gt;<br/>V1.8H</td><td>ST2(VL.8H - V12.8H)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_s64(int64_t* ptr, int64x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.1D<br/>val[all] -&gt;<br/>V1.1D</td><td>ST1(VL.1D - V12.1D)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_u64(uint64_t* ptr, uint64x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.1D<br/>val[all] -&gt;<br/>V1.1D</td><td>ST1(VL.1D - V12.1D)[Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst2_p64(poly64_t* ptr, poly64x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.1D<br/>val[all] -&gt;<br/>V1.1D</td><td>ST1(VL.1D - V12.1D)[Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst2q_s64(int64_t* ptr, int64x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.2D<br/>val[all] -&gt;<br/>V1.2D</td><td>ST2(VL.2D - V12.2D)[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2q_u64(uint64_t* ptr, uint64x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.2D<br/>val[all] -&gt;<br/>V1.2D</td><td>ST2(VL.2D - V12.2D)[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2q_p64(poly64_t* ptr, poly64x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.2D<br/>val[all] -&gt;<br/>V1.2D</td><td>ST2(VL.2D - V12.2D)[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2_f64f(float64_t* ptr, float64x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.1D<br/>val[all] -&gt;<br/>V1.1D</td><td>ST1(VL.1D - V12.1D)[Xn]</td><td>void -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 90,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              705.0,
              78.0
            ],
            [
              705.0,
              907.0
            ],
            [
              110.0,
              907.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            705.0,
            907.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/90/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 90,
          "polygon": [
            [
              217.0,
              960.0
            ],
            [
              597.0,
              960.0
            ],
            [
              597.0,
              977.0
            ],
            [
              217.0,
              977.0
            ]
          ],
          "bbox": [
            217.0,
            960.0,
            597.0,
            977.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/90/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 90,
          "polygon": [
            [
              358.0,
              977.0
            ],
            [
              453.0,
              977.0
            ],
            [
              453.0,
              992.0
            ],
            [
              358.0,
              992.0
            ]
          ],
          "bbox": [
            358.0,
            977.0,
            453.0,
            992.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/90/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 90,
          "polygon": [
            [
              622.0,
              990.0
            ],
            [
              703.0,
              990.0
            ],
            [
              703.0,
              1007.0
            ],
            [
              622.0,
              1007.0
            ]
          ],
          "bbox": [
            622.0,
            990.0,
            703.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst2q_f64(float64_t* ptr, float64x2x2_t val)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt.2D<br/>val.val[0] -&gt; Vt.2D</td><td>ST2 [Vt.2D - Vt.2D].[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3_s8(int8_t* ptr, int8x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3BB<br/>val.val[1] -&gt; Vt.2BB<br/>val.val[0] -&gt; Vt.8B</td><td>ST3 [Vt.8B - Vt.3BB].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_s8(int8_t* ptr, int8x16x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.16B<br/>val.val[1] -&gt; Vt.2.16B<br/>val.val[0] -&gt; Vt.4H</td><td>ST3 [Vt.16B - Vt.3.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_s16(int16_t* ptr, int16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4H<br/>val.val[1] -&gt; Vt.2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST3 [Vt.4H - Vt.3.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_s16(int16_t* ptr, int16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.8H<br/>val.val[1] -&gt; Vt.2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST3 [Vt.8H - Vt.3.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_s32(int32_t* ptr, int32x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.2S<br/>val.val[1] -&gt; Vt.2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST3 [Vt.2S - Vt.3.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_s32(int32_t* ptr, int32x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4S<br/>val.val[1] -&gt; Vt.2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST3 [Vt.4S - Vt.3.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_u8(uint8_t* ptr, uint8x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3BB<br/>val.val[1] -&gt; Vt.2BB<br/>val.val[0] -&gt; Vt.8B</td><td>ST3 [Vt.8B - Vt.3BB].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_u8(uint8_t* ptr, uint8x16x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.16B<br/>val.val[1] -&gt; Vt.2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST3 [Vt.16B - Vt.3.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_u16(uint16_t* ptr, uint16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4H<br/>val.val[1] -&gt; Vt.2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST3 [Vt.4H - Vt.3.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/91/Page/91",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/91/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 91,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/91/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 91,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/91/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst2q_f64(float64_t* ptr, float64x2x2_t val)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt.2D<br/>val.val[0] -&gt; Vt.2D</td><td>ST2 [Vt.2D - Vt.2D].[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3_s8(int8_t* ptr, int8x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3BB<br/>val.val[1] -&gt; Vt.2BB<br/>val.val[0] -&gt; Vt.8B</td><td>ST3 [Vt.8B - Vt.3BB].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_s8(int8_t* ptr, int8x16x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.16B<br/>val.val[1] -&gt; Vt.2.16B<br/>val.val[0] -&gt; Vt.4H</td><td>ST3 [Vt.16B - Vt.3.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_s16(int16_t* ptr, int16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4H<br/>val.val[1] -&gt; Vt.2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST3 [Vt.4H - Vt.3.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_s16(int16_t* ptr, int16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.8H<br/>val.val[1] -&gt; Vt.2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST3 [Vt.8H - Vt.3.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_s32(int32_t* ptr, int32x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.2S<br/>val.val[1] -&gt; Vt.2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST3 [Vt.2S - Vt.3.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_s32(int32_t* ptr, int32x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4S<br/>val.val[1] -&gt; Vt.2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST3 [Vt.4S - Vt.3.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_u8(uint8_t* ptr, uint8x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3BB<br/>val.val[1] -&gt; Vt.2BB<br/>val.val[0] -&gt; Vt.8B</td><td>ST3 [Vt.8B - Vt.3BB].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_u8(uint8_t* ptr, uint8x16x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.16B<br/>val.val[1] -&gt; Vt.2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST3 [Vt.16B - Vt.3.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_u16(uint16_t* ptr, uint16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4H<br/>val.val[1] -&gt; Vt.2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST3 [Vt.4H - Vt.3.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 91,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1241.0
            ],
            [
              153.0,
              1241.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1241.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/91/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 91,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/91/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 91,
          "polygon": [
            [
              875.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              875.0,
              1416.0
            ]
          ],
          "bbox": [
            875.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst3q_u16(uint16_t* ptr, uint16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.8H<br/>val.val[1] -&gt; Vt.2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST3 [Vt.8H - Vt.3.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_u32(uint32_t* ptr, uint32x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.2S<br/>val.val[1] -&gt; Vt.2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST3 [Vt.2S - Vt.3.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_u32(uint32_t* ptr, uint32x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4S<br/>val.val[1] -&gt; Vt.2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST3 [Vt.4S - Vt.3.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_f16(float16_t* ptr, float16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4H<br/>val.val[1] -&gt; Vt.2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST3 [Vt.4H - Vt.3.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_f16(float16_t* ptr, float16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.8H<br/>val.val[1] -&gt; Vt.2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST3 [Vt.8H - Vt.3.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_f32(float32_t* ptr, float32x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.2S<br/>val.val[1] -&gt; Vt.2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST3 [Vt.2S - Vt.3.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_f32(float32_t* ptr, float32x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4S<br/>val.val[1] -&gt; Vt.2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST3 [Vt.4S - Vt.3.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_p8(poly8_t* ptr, poly8x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.8B<br/>val.val[1] -&gt; Vt.2.8B<br/>val.val[0] -&gt; Vt.8B</td><td>ST3 [Vt.8B - Vt.3.8B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_p8(poly8_t* ptr, poly8x16x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.16B<br/>val.val[1] -&gt; Vt.2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST3 [Vt.16B - Vt.3.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_p16(poly16_t* ptr, poly16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4H<br/>val.val[1] -&gt; Vt.2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST3 [Vt.4H - Vt.3.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/92/Page/92",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/92/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 92,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/92/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 92,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/92/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst3q_u16(uint16_t* ptr, uint16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.8H<br/>val.val[1] -&gt; Vt.2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST3 [Vt.8H - Vt.3.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_u32(uint32_t* ptr, uint32x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.2S<br/>val.val[1] -&gt; Vt.2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST3 [Vt.2S - Vt.3.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_u32(uint32_t* ptr, uint32x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4S<br/>val.val[1] -&gt; Vt.2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST3 [Vt.4S - Vt.3.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_f16(float16_t* ptr, float16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4H<br/>val.val[1] -&gt; Vt.2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST3 [Vt.4H - Vt.3.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_f16(float16_t* ptr, float16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.8H<br/>val.val[1] -&gt; Vt.2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST3 [Vt.8H - Vt.3.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_f32(float32_t* ptr, float32x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.2S<br/>val.val[1] -&gt; Vt.2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST3 [Vt.2S - Vt.3.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_f32(float32_t* ptr, float32x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4S<br/>val.val[1] -&gt; Vt.2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST3 [Vt.4S - Vt.3.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_p8(poly8_t* ptr, poly8x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.8B<br/>val.val[1] -&gt; Vt.2.8B<br/>val.val[0] -&gt; Vt.8B</td><td>ST3 [Vt.8B - Vt.3.8B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_p8(poly8_t* ptr, poly8x16x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.16B<br/>val.val[1] -&gt; Vt.2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST3 [Vt.16B - Vt.3.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_p16(poly16_t* ptr, poly16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4H<br/>val.val[1] -&gt; Vt.2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST3 [Vt.4H - Vt.3.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 92,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1271.0
            ],
            [
              153.0,
              1271.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1271.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/92/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 92,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            840.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/92/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 92,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              639.0,
              1375.0
            ],
            [
              639.0,
              1395.0
            ],
            [
              505.0,
              1395.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            639.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/92/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 92,
          "polygon": [
            [
              874.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst3q_p16(poly16_1*, ptr, poly16x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V13.BH<br/>val[val][1] -&gt;<br/>V12.BH<br/>val[val][0] -&gt;<br/>V1.BH</td><td>ST3[VL.BH - VL3.BH][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst3_s4(int64_1*, ptr, int64x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V3.1D<br/>val[val][1] -&gt;<br/>V2.1D<br/>val[val][0] -&gt;<br/>V1.1D</td><td>ST1[VL.1D - VL3.1D][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst3_u64(uint64_1*, ptr, uint64x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V3.1D<br/>val[val][1] -&gt;<br/>V2.1D<br/>val[val][0] -&gt;<br/>V1.1D</td><td>ST1[VL.1D - VL3.1D][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst3_p64(poly64_1*, ptr, poly64x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V3.1D<br/>val[val][1] -&gt;<br/>V2.1D<br/>val[val][0] -&gt;<br/>V1.1D</td><td>ST1[VL.1D - VL3.1D][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst3q_s64(int64_1*, ptr, int64x2x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V3.2D<br/>val[val][1] -&gt;<br/>V1.2D<br/>val[val][0] -&gt;<br/>V1.2D</td><td>ST3[VL.2D - VL3.2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3q_u64(uint64_1*, ptr, uint64x2x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V3.2D<br/>val[val][1] -&gt;<br/>V2.2D<br/>val[val][0] -&gt;<br/>V1.2D</td><td>ST3[VL.2D - VL3.2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3q_p64(poly64_1*, ptr, poly64x2x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V3.2D<br/>val[val][1] -&gt;<br/>V2.2D<br/>val[val][0] -&gt;<br/>V1.2D</td><td>ST3[VL.2D - VL3.2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3_f64(float64_1*, ptr, float64x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V3.1D<br/>val[val][1] -&gt;<br/>V2.1D<br/>val[val][0] -&gt;<br/>V1.1D</td><td>ST1[VL.1D - VL3.1D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3q_f64(float64_1*, ptr, float64x2x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V3.2D<br/>val[val][1] -&gt;<br/>V2.2D<br/>val[val][0] -&gt;<br/>V1.2D</td><td>ST3[VL.2D - VL3.2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4_s8(int8_1*, ptr, int8x4_1 val)</td><td>ptr -&gt; Xn<br/>val[val][3] -&gt;<br/>V4.BB<br/>val[val][2] -&gt;<br/>V3.BB<br/>val[val][1] -&gt;<br/>V2.BB<br/>val[val][0] -&gt;<br/>V1.BB</td><td>ST4[VL.BB - VL4.BB][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/93/Page/93",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/93/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 93,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/93/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 93,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              688.0,
              26.0
            ],
            [
              688.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            688.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/93/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst3q_p16(poly16_1*, ptr, poly16x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V13.BH<br/>val[val][1] -&gt;<br/>V12.BH<br/>val[val][0] -&gt;<br/>V1.BH</td><td>ST3[VL.BH - VL3.BH][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst3_s4(int64_1*, ptr, int64x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V3.1D<br/>val[val][1] -&gt;<br/>V2.1D<br/>val[val][0] -&gt;<br/>V1.1D</td><td>ST1[VL.1D - VL3.1D][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst3_u64(uint64_1*, ptr, uint64x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V3.1D<br/>val[val][1] -&gt;<br/>V2.1D<br/>val[val][0] -&gt;<br/>V1.1D</td><td>ST1[VL.1D - VL3.1D][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst3_p64(poly64_1*, ptr, poly64x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V3.1D<br/>val[val][1] -&gt;<br/>V2.1D<br/>val[val][0] -&gt;<br/>V1.1D</td><td>ST1[VL.1D - VL3.1D][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst3q_s64(int64_1*, ptr, int64x2x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V3.2D<br/>val[val][1] -&gt;<br/>V1.2D<br/>val[val][0] -&gt;<br/>V1.2D</td><td>ST3[VL.2D - VL3.2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3q_u64(uint64_1*, ptr, uint64x2x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V3.2D<br/>val[val][1] -&gt;<br/>V2.2D<br/>val[val][0] -&gt;<br/>V1.2D</td><td>ST3[VL.2D - VL3.2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3q_p64(poly64_1*, ptr, poly64x2x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V3.2D<br/>val[val][1] -&gt;<br/>V2.2D<br/>val[val][0] -&gt;<br/>V1.2D</td><td>ST3[VL.2D - VL3.2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3_f64(float64_1*, ptr, float64x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V3.1D<br/>val[val][1] -&gt;<br/>V2.1D<br/>val[val][0] -&gt;<br/>V1.1D</td><td>ST1[VL.1D - VL3.1D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3q_f64(float64_1*, ptr, float64x2x3_1 val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt;<br/>V3.2D<br/>val[val][1] -&gt;<br/>V2.2D<br/>val[val][0] -&gt;<br/>V1.2D</td><td>ST3[VL.2D - VL3.2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4_s8(int8_1*, ptr, int8x4_1 val)</td><td>ptr -&gt; Xn<br/>val[val][3] -&gt;<br/>V4.BB<br/>val[val][2] -&gt;<br/>V3.BB<br/>val[val][1] -&gt;<br/>V2.BB<br/>val[val][0] -&gt;<br/>V1.BB</td><td>ST4[VL.BB - VL4.BB][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr></tbody></table>",
          "page": 93,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              705.0,
              78.0
            ],
            [
              705.0,
              926.0
            ],
            [
              110.0,
              926.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            705.0,
            926.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/93/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 93,
          "polygon": [
            [
              217.0,
              960.0
            ],
            [
              597.0,
              960.0
            ],
            [
              597.0,
              976.0
            ],
            [
              217.0,
              976.0
            ]
          ],
          "bbox": [
            217.0,
            960.0,
            597.0,
            976.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/93/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 93,
          "polygon": [
            [
              358.0,
              976.0
            ],
            [
              453.0,
              976.0
            ],
            [
              453.0,
              992.0
            ],
            [
              358.0,
              992.0
            ]
          ],
          "bbox": [
            358.0,
            976.0,
            453.0,
            992.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/93/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 93,
          "polygon": [
            [
              622.0,
              990.0
            ],
            [
              703.0,
              990.0
            ],
            [
              703.0,
              1007.0
            ],
            [
              622.0,
              1007.0
            ]
          ],
          "bbox": [
            622.0,
            990.0,
            703.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4q_s8(int8_t* ptr, int8x16x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST4 [Vt.16B - Vt4.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_s16(int16_t* ptr, int16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST4 [Vt.4H - Vt4.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_s16(int16_t* ptr, int16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST4 [Vt.8H - Vt4.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_s32(int32_t* ptr, int32x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST4 [Vt.2S - Vt4.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_s32(int32_t* ptr, int32x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST4 [Vt.4S - Vt4.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_u8(uint8_t* ptr, uint8x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8B<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt.8B</td><td>ST4 [Vt.8B - Vt4.8B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_u8(uint8_t* ptr, uint8x16x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST4 [Vt.16B - Vt4.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_u16(uint16_t* ptr, uint16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST4 [Vt.4H - Vt4.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/94/Page/94",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/94/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 94,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/94/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 94,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/94/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4q_s8(int8_t* ptr, int8x16x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST4 [Vt.16B - Vt4.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_s16(int16_t* ptr, int16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST4 [Vt.4H - Vt4.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_s16(int16_t* ptr, int16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST4 [Vt.8H - Vt4.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_s32(int32_t* ptr, int32x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST4 [Vt.2S - Vt4.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_s32(int32_t* ptr, int32x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST4 [Vt.4S - Vt4.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_u8(uint8_t* ptr, uint8x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8B<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt.8B</td><td>ST4 [Vt.8B - Vt4.8B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_u8(uint8_t* ptr, uint8x16x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST4 [Vt.16B - Vt4.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_u16(uint16_t* ptr, uint16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST4 [Vt.4H - Vt4.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 94,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1300.0
            ],
            [
              153.0,
              1300.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1300.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/94/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 94,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              841.0,
              1352.0
            ],
            [
              841.0,
              1375.0
            ],
            [
              303.0,
              1375.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            841.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/94/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 94,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              639.0,
              1375.0
            ],
            [
              639.0,
              1395.0
            ],
            [
              505.0,
              1395.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            639.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/94/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 94,
          "polygon": [
            [
              874.0,
              1392.0
            ],
            [
              990.0,
              1392.0
            ],
            [
              990.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1392.0,
            990.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4q_u16(uint16_t* ptr, uint16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST4 [Vt.8H - Vt4.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_u32(uint32_t* ptr, uint32x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST4 [Vt.2S - Vt4.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_u32(uint32_t* ptr, uint32x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST4 [Vt.4S - Vt4.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_f16(float16_t* ptr, float16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST4 [Vt.4H - Vt4.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_f16(float16_t* ptr, float16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST4 [Vt.8H - Vt4.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_f32(float32_t* ptr, float32x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST4 [Vt.2S - Vt4.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_f32(float32_t* ptr, float32x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST4 [Vt.4S - Vt4.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_p8(poly8_t* ptr, poly8x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8B<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt.8B</td><td>ST4 [Vt.8B - Vt4.8B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/95/Page/95",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/95/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 95,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/95/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 95,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/95/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4q_u16(uint16_t* ptr, uint16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST4 [Vt.8H - Vt4.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_u32(uint32_t* ptr, uint32x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST4 [Vt.2S - Vt4.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_u32(uint32_t* ptr, uint32x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST4 [Vt.4S - Vt4.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_f16(float16_t* ptr, float16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST4 [Vt.4H - Vt4.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_f16(float16_t* ptr, float16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST4 [Vt.8H - Vt4.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_f32(float32_t* ptr, float32x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST4 [Vt.2S - Vt4.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_f32(float32_t* ptr, float32x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST4 [Vt.4S - Vt4.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_p8(poly8_t* ptr, poly8x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8B<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt.8B</td><td>ST4 [Vt.8B - Vt4.8B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 95,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1300.0
            ],
            [
              153.0,
              1300.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1300.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/95/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 95,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              841.0,
              1352.0
            ],
            [
              841.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            841.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/95/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 95,
          "polygon": [
            [
              874.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4q_p8(poly8_t* ptr, poly8x16x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST4 [Vt.16B - Vt4.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_p16(poly16_t* ptr, poly16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST4 [Vt.4H - Vt4.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_p16(poly16_t* ptr, poly16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST4 [Vt.8H - Vt4.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_s64(int64_t* ptr, int64x1x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D</td><td>ST1 [Vt.1D - Vt4.1D].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_u64(uint64_t* ptr, uint64x1x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D</td><td>ST1 [Vt.1D - Vt4.1D].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_p64(poly64_t* ptr, poly64x1x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D</td><td>ST1 [Vt.1D - Vt4.1D].[Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst4q_s64(int64_t* ptr, int64x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D</td><td>ST4 [Vt.2D - Vt4.2D].[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4q_u64(uint64_t* ptr, uint64x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D</td><td>ST4 [Vt.2D - Vt4.2D].[Xn]</td><td>void -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/96/Page/96",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/96/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 96,
          "polygon": [
            [
              153.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/96/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 96,
          "polygon": [
            [
              891.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/96/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4q_p8(poly8_t* ptr, poly8x16x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST4 [Vt.16B - Vt4.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_p16(poly16_t* ptr, poly16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST4 [Vt.4H - Vt4.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_p16(poly16_t* ptr, poly16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST4 [Vt.8H - Vt4.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_s64(int64_t* ptr, int64x1x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D</td><td>ST1 [Vt.1D - Vt4.1D].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_u64(uint64_t* ptr, uint64x1x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D</td><td>ST1 [Vt.1D - Vt4.1D].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_p64(poly64_t* ptr, poly64x1x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D</td><td>ST1 [Vt.1D - Vt4.1D].[Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst4q_s64(int64_t* ptr, int64x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D</td><td>ST4 [Vt.2D - Vt4.2D].[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4q_u64(uint64_t* ptr, uint64x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D</td><td>ST4 [Vt.2D - Vt4.2D].[Xn]</td><td>void -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 96,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1300.0
            ],
            [
              153.0,
              1300.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1300.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/96/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 96,
          "polygon": [
            [
              304.0,
              1354.0
            ],
            [
              841.0,
              1354.0
            ],
            [
              841.0,
              1395.0
            ],
            [
              304.0,
              1395.0
            ]
          ],
          "bbox": [
            304.0,
            1354.0,
            841.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/96/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 96,
          "polygon": [
            [
              874.0,
              1394.0
            ],
            [
              990.0,
              1394.0
            ],
            [
              990.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1394.0,
            990.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4q_p64(poly64_t * ptr, poly64x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D</td><td>ST4 [Vt.2D - Vt4.2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4_f64(float64_t * ptr, float64x1x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D</td><td>ST1 [Vt.1D - Vt4.1D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4q_f64(float64_t * ptr, float64x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D</td><td>ST4 [Vt.2D - Vt4.2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>int16x4x2_t vld2_lane_s16(int16_t const * ptr, int16x4x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD2 [Vt.h - Vt2.h][lane][Xn]</td><td>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x2_t vld2q_lane_s16(int16_t const * ptr, int16x8x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD2 [Vt.h - Vt2.h][lane][Xn]</td><td>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x2_t vld2_lane_s32(int32_t const * ptr, int32x2x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt2.2S<br/>src.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD2 [Vt.s - Vt2.s][lane][Xn]</td><td>Vt2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x2_t vld2q_lane_s32(int32_t const * ptr, int32x4x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt2.4S<br/>src.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD2 [Vt.s - Vt2.s][lane][Xn]</td><td>Vt2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x2_t vld2_lane_u16(uint16_t const * ptr, uint16x4x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD2 [Vt.h - Vt2.h][lane][Xn]</td><td>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x2_t vld2q_lane_u16(uint16_t const * ptr, uint16x8x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD2 [Vt.h - Vt2.h][lane][Xn]</td><td>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/97/Page/97",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/97/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 97,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/97/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 97,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/97/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4q_p64(poly64_t * ptr, poly64x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D</td><td>ST4 [Vt.2D - Vt4.2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4_f64(float64_t * ptr, float64x1x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D</td><td>ST1 [Vt.1D - Vt4.1D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4q_f64(float64_t * ptr, float64x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D</td><td>ST4 [Vt.2D - Vt4.2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>int16x4x2_t vld2_lane_s16(int16_t const * ptr, int16x4x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD2 [Vt.h - Vt2.h][lane][Xn]</td><td>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x2_t vld2q_lane_s16(int16_t const * ptr, int16x8x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD2 [Vt.h - Vt2.h][lane][Xn]</td><td>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x2_t vld2_lane_s32(int32_t const * ptr, int32x2x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt2.2S<br/>src.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD2 [Vt.s - Vt2.s][lane][Xn]</td><td>Vt2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x2_t vld2q_lane_s32(int32_t const * ptr, int32x4x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt2.4S<br/>src.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD2 [Vt.s - Vt2.s][lane][Xn]</td><td>Vt2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x2_t vld2_lane_u16(uint16_t const * ptr, uint16x4x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD2 [Vt.h - Vt2.h][lane][Xn]</td><td>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x2_t vld2q_lane_u16(uint16_t const * ptr, uint16x8x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD2 [Vt.h - Vt2.h][lane][Xn]</td><td>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 97,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              995.0,
              109.0
            ],
            [
              995.0,
              1256.0
            ],
            [
              153.0,
              1256.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            995.0,
            1256.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/97/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 97,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            840.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/97/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 97,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              505.0,
              1395.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/97/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 97,
          "polygon": [
            [
              874.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              874.0,
              1416.0
            ]
          ],
          "bbox": [
            874.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x2x2_t vld2_lane_u32(uint32_t const * ptr, uint32x2x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2S<br/>src.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD2 [Vt.s - Vt.2.s][lane][Xn]</td><td>Vt.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x2_t vld2q_lane_u32(uint32_t const * ptr, uint32x4x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.4S<br/>src.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD2 [Vt.s - Vt.2.s][lane][Xn]</td><td>Vt.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x2_t vld2_lane_f16(float16_t const * ptr, float16x4x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD2 [Vt.h - Vt.2.h][lane][Xn]</td><td>Vt.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x2_t vld2q_lane_f16(float16_t const * ptr, float16x8x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD2 [Vt.h - Vt.2.h][lane][Xn]</td><td>Vt.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x2_t vld2_lane_f32(float32_t const * ptr, float32x2x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2S<br/>src.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD2 [Vt.s - Vt.2.s][lane][Xn]</td><td>Vt.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x2_t vld2q_lane_f32(float32_t const * ptr, float32x4x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.4S<br/>src.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD2 [Vt.s - Vt.2.s][lane][Xn]</td><td>Vt.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x2_t vld2_lane_p16(poly16_t const * ptr, poly16x4x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD2 [Vt.h - Vt.2.h][lane][Xn]</td><td>Vt.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x2_t vld2q_lane_p16(poly16_t const * ptr, poly16x8x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD2 [Vt.h - Vt.2.h][lane][Xn]</td><td>Vt.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int8x8x2_t vld2_lane_s8(int8_t const * ptr, int8x8x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.8B<br/>src.val[0] -&gt; Vt.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD2 [Vt.b - Vt.2.b][lane][Xn]</td><td>Vt.8B -&gt; result.val[1]<br/>Vt.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x2_t vld2_lane_u8(uint8_t const * ptr, uint8x8x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.8B<br/>src.val[0] -&gt; Vt.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD2 [Vt.b - Vt.2.b][lane][Xn]</td><td>Vt.8B -&gt; result.val[1]<br/>Vt.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/98/Page/98",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/98/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 98,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/98/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 98,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/98/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x2x2_t vld2_lane_u32(uint32_t const * ptr, uint32x2x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2S<br/>src.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD2 [Vt.s - Vt.2.s][lane][Xn]</td><td>Vt.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x2_t vld2q_lane_u32(uint32_t const * ptr, uint32x4x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.4S<br/>src.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD2 [Vt.s - Vt.2.s][lane][Xn]</td><td>Vt.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x2_t vld2_lane_f16(float16_t const * ptr, float16x4x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD2 [Vt.h - Vt.2.h][lane][Xn]</td><td>Vt.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x2_t vld2q_lane_f16(float16_t const * ptr, float16x8x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD2 [Vt.h - Vt.2.h][lane][Xn]</td><td>Vt.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x2_t vld2_lane_f32(float32_t const * ptr, float32x2x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2S<br/>src.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD2 [Vt.s - Vt.2.s][lane][Xn]</td><td>Vt.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x2_t vld2q_lane_f32(float32_t const * ptr, float32x4x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.4S<br/>src.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD2 [Vt.s - Vt.2.s][lane][Xn]</td><td>Vt.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x2_t vld2_lane_p16(poly16_t const * ptr, poly16x4x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD2 [Vt.h - Vt.2.h][lane][Xn]</td><td>Vt.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x2_t vld2q_lane_p16(poly16_t const * ptr, poly16x8x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD2 [Vt.h - Vt.2.h][lane][Xn]</td><td>Vt.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int8x8x2_t vld2_lane_s8(int8_t const * ptr, int8x8x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.8B<br/>src.val[0] -&gt; Vt.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD2 [Vt.b - Vt.2.b][lane][Xn]</td><td>Vt.8B -&gt; result.val[1]<br/>Vt.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x2_t vld2_lane_u8(uint8_t const * ptr, uint8x8x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.8B<br/>src.val[0] -&gt; Vt.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD2 [Vt.b - Vt.2.b][lane][Xn]</td><td>Vt.8B -&gt; result.val[1]<br/>Vt.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 98,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1269.0
            ],
            [
              154.0,
              1269.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1269.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/98/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 98,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/98/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 98,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/98/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 98,
          "polygon": [
            [
              870.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              870.0,
              1416.0
            ]
          ],
          "bbox": [
            870.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x8x2_t vld2_lane_p8(poly8_t const * ptr, poly8x8x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.BB<br/>src.val[0] -&gt; Vt.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD2 [Vt.b - Vt.2.b][lane], [Xn]</td><td>Vt.2.BB -&gt; result.val[1]<br/>Vt.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x2_t vld2q_lane_s8(int8_t const * ptr, int8x16x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.16B<br/>src.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD2 [Vt.b - Vt.2.b][lane], [Xn]</td><td>Vt.2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint8x16x2_t vld2q_lane_u8(uint8_t const * ptr, uint8x16x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.16B<br/>src.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD2 [Vt.b - Vt.2.b][lane], [Xn]</td><td>Vt.2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly8x16x2_t vld2q_lane_p8(poly8_t const * ptr, poly8x16x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.16B<br/>src.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD2 [Vt.b - Vt.2.b][lane], [Xn]</td><td>Vt.2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>A64</td></tr><tr><td>int64x1x2_t vld2_lane_s64(int64_t const * ptr, int64x1x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD2 [Vt.d - Vt.2.d][lane], [Xn]</td><td>ptr -&gt; Xn<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>int64x2x2_t vld2q_lane_s64(int64_t const * ptr, int64x2x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.2D<br/>src.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD2 [Vt.d - Vt.2.d][lane], [Xn]</td><td>ptr -&gt; Xn<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint64x1x2_t vld2_lane_u64(uint64_t const * ptr, uint64x1x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD2 [Vt.d - Vt.2.d][lane], [Xn]</td><td>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint64x2x2_t vld2q_lane_u64(uint64_t const * ptr, uint64x2x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.2D<br/>src.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD2 [Vt.d - Vt.2.d][lane], [Xn]</td><td>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly64x1x2_t vld2_lane_p64(poly64_t const * ptr, poly64x1x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD2 [Vt.d - Vt.2.d][lane], [Xn]</td><td>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly64x2x2_t vld2q_lane_p64(poly64_t const * ptr, poly64x2x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.2D<br/>src.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD2 [Vt.d - Vt.2.d][lane], [Xn]</td><td>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>float64x1x2_t vld2_lane_f64(float64_t const * ptr, float64x1x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD2 [Vt.d - Vt.2.d][lane], [Xn]</td><td>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/99/Page/99",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/99/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 99,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/99/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 99,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/99/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x8x2_t vld2_lane_p8(poly8_t const * ptr, poly8x8x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.BB<br/>src.val[0] -&gt; Vt.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD2 [Vt.b - Vt.2.b][lane], [Xn]</td><td>Vt.2.BB -&gt; result.val[1]<br/>Vt.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x2_t vld2q_lane_s8(int8_t const * ptr, int8x16x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.16B<br/>src.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD2 [Vt.b - Vt.2.b][lane], [Xn]</td><td>Vt.2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint8x16x2_t vld2q_lane_u8(uint8_t const * ptr, uint8x16x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.16B<br/>src.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD2 [Vt.b - Vt.2.b][lane], [Xn]</td><td>Vt.2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly8x16x2_t vld2q_lane_p8(poly8_t const * ptr, poly8x16x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.16B<br/>src.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD2 [Vt.b - Vt.2.b][lane], [Xn]</td><td>Vt.2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>A64</td></tr><tr><td>int64x1x2_t vld2_lane_s64(int64_t const * ptr, int64x1x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD2 [Vt.d - Vt.2.d][lane], [Xn]</td><td>ptr -&gt; Xn<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>int64x2x2_t vld2q_lane_s64(int64_t const * ptr, int64x2x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.2D<br/>src.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD2 [Vt.d - Vt.2.d][lane], [Xn]</td><td>ptr -&gt; Xn<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint64x1x2_t vld2_lane_u64(uint64_t const * ptr, uint64x1x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD2 [Vt.d - Vt.2.d][lane], [Xn]</td><td>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint64x2x2_t vld2q_lane_u64(uint64_t const * ptr, uint64x2x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.2D<br/>src.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD2 [Vt.d - Vt.2.d][lane], [Xn]</td><td>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly64x1x2_t vld2_lane_p64(poly64_t const * ptr, poly64x1x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD2 [Vt.d - Vt.2.d][lane], [Xn]</td><td>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly64x2x2_t vld2q_lane_p64(poly64_t const * ptr, poly64x2x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.2D<br/>src.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD2 [Vt.d - Vt.2.d][lane], [Xn]</td><td>Vt.2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>float64x1x2_t vld2_lane_f64(float64_t const * ptr, float64x1x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt.2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD2 [Vt.d - Vt.2.d][lane], [Xn]</td><td>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr></tbody></table>",
          "page": 99,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              990.0,
              111.0
            ],
            [
              990.0,
              1320.0
            ],
            [
              154.0,
              1320.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            990.0,
            1320.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/99/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 99,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/99/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 99,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/99/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 99,
          "polygon": [
            [
              860.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1415.0
            ],
            [
              860.0,
              1415.0
            ]
          ],
          "bbox": [
            860.0,
            1392.0,
            988.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x2x2_t vld2q_lane_f64(float64_t const * ptr, float64x2x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt2.2D<br/>src.val[0] -&gt; Vt2D<br/>0 &lt;= lane &lt;= 1</td><td>LD2 [Vt.d - Vt2.d][lane], [Xn]</td><td>Vt2.2D -&gt; result.val[1]<br/>Vt2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>int16x4x3_t vld3_lane_s16(int16_t const * ptr, int16x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.4H<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD3 [Vt.h - Vt3.h][lane], [Xn]</td><td>Vt3.4H -&gt; result.val[2]<br/>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x3_t vld3q_lane_s16(int16_t const * ptr, int16x8x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD3 [Vt.h - Vt3.h][lane], [Xn]</td><td>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x3_t vld3_lane_s32(int32_t const * ptr, int32x2x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.2S<br/>src.val[1] -&gt; Vt2.2S<br/>src.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD3 [Vt.s - Vt3.s][lane], [Xn]</td><td>Vt3.2S -&gt; result.val[2]<br/>Vt2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x3_t vld3q_lane_s32(int32_t const * ptr, int32x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.4S<br/>src.val[1] -&gt; Vt2.4S<br/>src.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD3 [Vt.s - Vt3.s][lane], [Xn]</td><td>Vt3.4S -&gt; result.val[2]<br/>Vt2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x3_t vld3_lane_u16(uint16_t const * ptr, uint16x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.4H<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD3 [Vt.h - Vt3.h][lane], [Xn]</td><td>Vt3.4H -&gt; result.val[2]<br/>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x3_t vld3q_lane_u16(uint16_t const * ptr, uint16x8x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD3 [Vt.h - Vt3.h][lane], [Xn]</td><td>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x3_t vld3_lane_u32(uint32_t const * ptr, uint32x2x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.2S<br/>src.val[1] -&gt; Vt2.2S<br/>src.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD3 [Vt.s - Vt3.s][lane], [Xn]</td><td>Vt3.2S -&gt; result.val[2]<br/>Vt2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/100/Page/100",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/100/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 100,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              153.0,
              57.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/100/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 100,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/100/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x2x2_t vld2q_lane_f64(float64_t const * ptr, float64x2x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt2.2D<br/>src.val[0] -&gt; Vt2D<br/>0 &lt;= lane &lt;= 1</td><td>LD2 [Vt.d - Vt2.d][lane], [Xn]</td><td>Vt2.2D -&gt; result.val[1]<br/>Vt2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>int16x4x3_t vld3_lane_s16(int16_t const * ptr, int16x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.4H<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD3 [Vt.h - Vt3.h][lane], [Xn]</td><td>Vt3.4H -&gt; result.val[2]<br/>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x3_t vld3q_lane_s16(int16_t const * ptr, int16x8x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD3 [Vt.h - Vt3.h][lane], [Xn]</td><td>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x3_t vld3_lane_s32(int32_t const * ptr, int32x2x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.2S<br/>src.val[1] -&gt; Vt2.2S<br/>src.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD3 [Vt.s - Vt3.s][lane], [Xn]</td><td>Vt3.2S -&gt; result.val[2]<br/>Vt2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x3_t vld3q_lane_s32(int32_t const * ptr, int32x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.4S<br/>src.val[1] -&gt; Vt2.4S<br/>src.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD3 [Vt.s - Vt3.s][lane], [Xn]</td><td>Vt3.4S -&gt; result.val[2]<br/>Vt2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x3_t vld3_lane_u16(uint16_t const * ptr, uint16x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.4H<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD3 [Vt.h - Vt3.h][lane], [Xn]</td><td>Vt3.4H -&gt; result.val[2]<br/>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x3_t vld3q_lane_u16(uint16_t const * ptr, uint16x8x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD3 [Vt.h - Vt3.h][lane], [Xn]</td><td>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x3_t vld3_lane_u32(uint32_t const * ptr, uint32x2x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.2S<br/>src.val[1] -&gt; Vt2.2S<br/>src.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD3 [Vt.s - Vt3.s][lane], [Xn]</td><td>Vt3.2S -&gt; result.val[2]<br/>Vt2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 100,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              995.0,
              109.0
            ],
            [
              995.0,
              1269.0
            ],
            [
              153.0,
              1269.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            995.0,
            1269.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/100/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 100,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            840.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/100/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 100,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              639.0,
              1375.0
            ],
            [
              639.0,
              1394.0
            ],
            [
              505.0,
              1394.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            639.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/100/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 100,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1415.0
            ],
            [
              864.0,
              1415.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4x3_t vld3q_lane_u32(uint32_t const * ptr, uint32x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.4S<br/>src.val[1] -&gt; Vt2.4S<br/>src.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD3 [Vt.s - Vt3.s][lane][Xn]</td><td>Vt3.4S -&gt; result.val[2]<br/>Vt2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x3_t vld3_lane_f16(float16_t const * ptr, float16x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.4H<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD3 [Vt.h - Vt3.h][lane][Xn]</td><td>Vt3.4H -&gt; result.val[2]<br/>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x3_t vld3q_lane_f16(float16_t const * ptr, float16x8x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD3 [Vt.h - Vt3.h][lane][Xn]</td><td>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x3_t vld3_lane_f32(float32_t const * ptr, float32x2x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.2S<br/>src.val[1] -&gt; Vt2.2S<br/>src.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD3 [Vt.s - Vt3.s][lane][Xn]</td><td>Vt3.2S -&gt; result.val[2]<br/>Vt2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x3_t vld3q_lane_f32(float32_t const * ptr, float32x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.4S<br/>src.val[1] -&gt; Vt2.4S<br/>src.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD3 [Vt.s - Vt3.s][lane][Xn]</td><td>Vt3.4S -&gt; result.val[2]<br/>Vt2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x3_t vld3_lane_p16(poly16_t const * ptr, poly16x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.4H<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD3 [Vt.h - Vt3.h][lane][Xn]</td><td>Vt3.4H -&gt; result.val[2]<br/>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x3_t vld3q_lane_p16(poly16_t const * ptr, poly16x8x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD3 [Vt.h - Vt3.h][lane][Xn]</td><td>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int8x8x3_t vld3_lane_s8(int8_t const * ptr, int8x8x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.8B<br/>src.val[1] -&gt; Vt2.8B<br/>src.val[0] -&gt; Vt.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD3 [Vt.b - Vt3.b][lane][Xn]</td><td>Vt3.8B -&gt; result.val[2]<br/>Vt2.8B -&gt; result.val[1]<br/>Vt.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/101/Page/101",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/101/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 101,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/101/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 101,
          "polygon": [
            [
              891.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/101/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4x3_t vld3q_lane_u32(uint32_t const * ptr, uint32x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.4S<br/>src.val[1] -&gt; Vt2.4S<br/>src.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD3 [Vt.s - Vt3.s][lane][Xn]</td><td>Vt3.4S -&gt; result.val[2]<br/>Vt2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x3_t vld3_lane_f16(float16_t const * ptr, float16x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.4H<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD3 [Vt.h - Vt3.h][lane][Xn]</td><td>Vt3.4H -&gt; result.val[2]<br/>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x3_t vld3q_lane_f16(float16_t const * ptr, float16x8x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD3 [Vt.h - Vt3.h][lane][Xn]</td><td>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x3_t vld3_lane_f32(float32_t const * ptr, float32x2x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.2S<br/>src.val[1] -&gt; Vt2.2S<br/>src.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD3 [Vt.s - Vt3.s][lane][Xn]</td><td>Vt3.2S -&gt; result.val[2]<br/>Vt2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x3_t vld3q_lane_f32(float32_t const * ptr, float32x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.4S<br/>src.val[1] -&gt; Vt2.4S<br/>src.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD3 [Vt.s - Vt3.s][lane][Xn]</td><td>Vt3.4S -&gt; result.val[2]<br/>Vt2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x3_t vld3_lane_p16(poly16_t const * ptr, poly16x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.4H<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD3 [Vt.h - Vt3.h][lane][Xn]</td><td>Vt3.4H -&gt; result.val[2]<br/>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x3_t vld3q_lane_p16(poly16_t const * ptr, poly16x8x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD3 [Vt.h - Vt3.h][lane][Xn]</td><td>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int8x8x3_t vld3_lane_s8(int8_t const * ptr, int8x8x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.8B<br/>src.val[1] -&gt; Vt2.8B<br/>src.val[0] -&gt; Vt.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD3 [Vt.b - Vt3.b][lane][Xn]</td><td>Vt3.8B -&gt; result.val[2]<br/>Vt2.8B -&gt; result.val[1]<br/>Vt.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 101,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1300.0
            ],
            [
              154.0,
              1300.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1300.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/101/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 101,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/101/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 101,
          "polygon": [
            [
              506.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/101/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 101,
          "polygon": [
            [
              864.0,
              1395.0
            ],
            [
              988.0,
              1395.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1395.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x8x3_t vld3_lane_u8(uint8_t const * ptr, uint8x8x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.BB<br/>src.val[1] -&gt; Vt2.BB<br/>src.val[0] -&gt; Vt.BB<br/>0 &lt;= lane &lt;= 7</td><td>LD3 {Vt.b - Vt3.b}[lane], [Xn]</td><td>Vt3.BB -&gt; result.val[2]<br/>Vt2.BB -&gt; result.val[1]<br/>Vt.BB -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x3_t vld3_lane_p8(poly8_t const * ptr, poly8x8x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.BB<br/>src.val[1] -&gt; Vt2.BB<br/>src.val[0] -&gt; Vt.BB<br/>0 &lt;= lane &lt;= 7</td><td>LD3 {Vt.b - Vt3.b}[lane], [Xn]</td><td>Vt3.BB -&gt; result.val[2]<br/>Vt2.BB -&gt; result.val[1]<br/>Vt.BB -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x3_t vld3q_lane_s8(int8_t const * ptr, int8x16x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.16B<br/>src.val[1] -&gt; Vt2.16B<br/>src.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD3 {Vt.b - Vt3.b}[lane], [Xn]</td><td>Vt3.16B -&gt; result.val[2]<br/>Vt2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint8x16x3_t vld3q_lane_u8(uint8_t const * ptr, uint8x16x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.16B<br/>src.val[1] -&gt; Vt2.16B<br/>src.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD3 {Vt.b - Vt3.b}[lane], [Xn]</td><td>Vt3.16B -&gt; result.val[2]<br/>Vt2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly8x16x3_t vld3q_lane_p8(poly8_t const * ptr, poly8x16x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.16B<br/>src.val[1] -&gt; Vt2.16B<br/>src.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD3 {Vt.b - Vt3.b}[lane], [Xn]</td><td>Vt3.16B -&gt; result.val[2]<br/>Vt2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>A64</td></tr><tr><td>int64x4x3_t vld3_lane_s64(int64_t const * ptr, int64x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.1D<br/>src.val[1] -&gt; Vt2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD3 {Vt.d - Vt3.d}[lane], [Xn]</td><td>Vt3.1D -&gt; result.val[2]<br/>Vt2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>int64x4x2x3_t vld3q_lane_s64(int64_t const * ptr, int64x4x2x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.2D<br/>src.val[1] -&gt; Vt2.2D<br/>src.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD3 {Vt.d - Vt3.d}[lane], [Xn]</td><td>Vt3.2D -&gt; result.val[2]<br/>Vt2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint64x4x1x3_t vld3_lane_u64(uint64_t const * ptr, uint64x4x1x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.1D<br/>src.val[1] -&gt; Vt2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD3 {Vt.d - Vt3.d}[lane], [Xn]</td><td>Vt3.1D -&gt; result.val[2]<br/>Vt2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/102/Page/102",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/102/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 102,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/102/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 102,
          "polygon": [
            [
              890.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              890.0,
              59.0
            ]
          ],
          "bbox": [
            890.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/102/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x8x3_t vld3_lane_u8(uint8_t const * ptr, uint8x8x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.BB<br/>src.val[1] -&gt; Vt2.BB<br/>src.val[0] -&gt; Vt.BB<br/>0 &lt;= lane &lt;= 7</td><td>LD3 {Vt.b - Vt3.b}[lane], [Xn]</td><td>Vt3.BB -&gt; result.val[2]<br/>Vt2.BB -&gt; result.val[1]<br/>Vt.BB -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x3_t vld3_lane_p8(poly8_t const * ptr, poly8x8x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.BB<br/>src.val[1] -&gt; Vt2.BB<br/>src.val[0] -&gt; Vt.BB<br/>0 &lt;= lane &lt;= 7</td><td>LD3 {Vt.b - Vt3.b}[lane], [Xn]</td><td>Vt3.BB -&gt; result.val[2]<br/>Vt2.BB -&gt; result.val[1]<br/>Vt.BB -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x3_t vld3q_lane_s8(int8_t const * ptr, int8x16x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.16B<br/>src.val[1] -&gt; Vt2.16B<br/>src.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD3 {Vt.b - Vt3.b}[lane], [Xn]</td><td>Vt3.16B -&gt; result.val[2]<br/>Vt2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint8x16x3_t vld3q_lane_u8(uint8_t const * ptr, uint8x16x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.16B<br/>src.val[1] -&gt; Vt2.16B<br/>src.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD3 {Vt.b - Vt3.b}[lane], [Xn]</td><td>Vt3.16B -&gt; result.val[2]<br/>Vt2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly8x16x3_t vld3q_lane_p8(poly8_t const * ptr, poly8x16x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.16B<br/>src.val[1] -&gt; Vt2.16B<br/>src.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD3 {Vt.b - Vt3.b}[lane], [Xn]</td><td>Vt3.16B -&gt; result.val[2]<br/>Vt2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>A64</td></tr><tr><td>int64x4x3_t vld3_lane_s64(int64_t const * ptr, int64x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.1D<br/>src.val[1] -&gt; Vt2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD3 {Vt.d - Vt3.d}[lane], [Xn]</td><td>Vt3.1D -&gt; result.val[2]<br/>Vt2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>int64x4x2x3_t vld3q_lane_s64(int64_t const * ptr, int64x4x2x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.2D<br/>src.val[1] -&gt; Vt2.2D<br/>src.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD3 {Vt.d - Vt3.d}[lane], [Xn]</td><td>Vt3.2D -&gt; result.val[2]<br/>Vt2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint64x4x1x3_t vld3_lane_u64(uint64_t const * ptr, uint64x4x1x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.1D<br/>src.val[1] -&gt; Vt2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD3 {Vt.d - Vt3.d}[lane], [Xn]</td><td>Vt3.1D -&gt; result.val[2]<br/>Vt2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr></tbody></table>",
          "page": 102,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1269.0
            ],
            [
              154.0,
              1269.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1269.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/102/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 102,
          "polygon": [
            [
              304.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/102/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 102,
          "polygon": [
            [
              506.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/102/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 102,
          "polygon": [
            [
              863.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              863.0,
              1416.0
            ]
          ],
          "bbox": [
            863.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64x2x3_t vld3_lane_u64(uint64_t const * ptr, uint64x2x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.2D<br/>src.val[1] -&gt; Vt2.2D<br/>src.val[0] -&gt; Vt1.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD3 [Vt.d - Vt3.d][lane], [Xn]</td><td>Vt3.2D -&gt; resultval[2]<br/>Vt2.2D -&gt; resultval[1]<br/>Vt1.2D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>poly64x1x3_t vld3_lane_p64(poly64_t const * ptr, poly64x1x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.1D<br/>src.val[1] -&gt; Vt2.1D<br/>src.val[0] -&gt; Vt1.1D<br/>lane == 0</td><td>LD3 [Vt.d - Vt3.d][lane], [Xn]</td><td>Vt3.1D -&gt; resultval[2]<br/>Vt2.1D -&gt; resultval[1]<br/>Vt1.1D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>poly64x2x3_t vld3_lane_p64(poly64_t const * ptr, poly64x2x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.2D<br/>src.val[1] -&gt; Vt2.2D<br/>src.val[0] -&gt; Vt1.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD3 [Vt.d - Vt3.d][lane], [Xn]</td><td>Vt3.2D -&gt; resultval[2]<br/>Vt2.2D -&gt; resultval[1]<br/>Vt1.2D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>float64x1x3_t vld3_lane_f64(float64_t const * ptr, float64x1x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.1D<br/>src.val[1] -&gt; Vt2.1D<br/>src.val[0] -&gt; Vt1.1D<br/>lane == 0</td><td>LD3 [Vt.d - Vt3.d][lane], [Xn]</td><td>Vt3.1D -&gt; resultval[2]<br/>Vt2.1D -&gt; resultval[1]<br/>Vt1.1D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>float64x2x3_t vld3q_lane_f64(float64_t const * ptr, float64x2x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.2D<br/>src.val[1] -&gt; Vt2.2D<br/>src.val[0] -&gt; Vt1.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD3 [Vt.d - Vt3.d][lane], [Xn]</td><td>Vt3.2D -&gt; resultval[2]<br/>Vt2.2D -&gt; resultval[1]<br/>Vt1.2D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>int16x4x4_t vld4_lane_s16(int16_t const * ptr, int16x4x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.H<br/>src.val[2] -&gt; Vt3.4H<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt1.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD4 [Vt.h - Vt4.h][lane], [Xn]</td><td>Vt4.H -&gt; resultval[3]<br/>Vt3.4H -&gt; resultval[2]<br/>Vt2.4H -&gt; resultval[1]<br/>Vt1.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x4_t vld4q_lane_s16(int16_t const * ptr, int16x8x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.8H<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt1.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD4 [Vt.h - Vt4.h][lane], [Xn]</td><td>Vt4.8H -&gt; resultval[3]<br/>Vt3.8H -&gt; resultval[2]<br/>Vt2.8H -&gt; resultval[1]<br/>Vt1.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/103/Page/103",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/103/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 103,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/103/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 103,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/103/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64x2x3_t vld3_lane_u64(uint64_t const * ptr, uint64x2x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.2D<br/>src.val[1] -&gt; Vt2.2D<br/>src.val[0] -&gt; Vt1.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD3 [Vt.d - Vt3.d][lane], [Xn]</td><td>Vt3.2D -&gt; resultval[2]<br/>Vt2.2D -&gt; resultval[1]<br/>Vt1.2D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>poly64x1x3_t vld3_lane_p64(poly64_t const * ptr, poly64x1x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.1D<br/>src.val[1] -&gt; Vt2.1D<br/>src.val[0] -&gt; Vt1.1D<br/>lane == 0</td><td>LD3 [Vt.d - Vt3.d][lane], [Xn]</td><td>Vt3.1D -&gt; resultval[2]<br/>Vt2.1D -&gt; resultval[1]<br/>Vt1.1D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>poly64x2x3_t vld3_lane_p64(poly64_t const * ptr, poly64x2x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.2D<br/>src.val[1] -&gt; Vt2.2D<br/>src.val[0] -&gt; Vt1.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD3 [Vt.d - Vt3.d][lane], [Xn]</td><td>Vt3.2D -&gt; resultval[2]<br/>Vt2.2D -&gt; resultval[1]<br/>Vt1.2D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>float64x1x3_t vld3_lane_f64(float64_t const * ptr, float64x1x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.1D<br/>src.val[1] -&gt; Vt2.1D<br/>src.val[0] -&gt; Vt1.1D<br/>lane == 0</td><td>LD3 [Vt.d - Vt3.d][lane], [Xn]</td><td>Vt3.1D -&gt; resultval[2]<br/>Vt2.1D -&gt; resultval[1]<br/>Vt1.1D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>float64x2x3_t vld3q_lane_f64(float64_t const * ptr, float64x2x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.2D<br/>src.val[1] -&gt; Vt2.2D<br/>src.val[0] -&gt; Vt1.2D<br/>0 &lt;= lane &lt;= 1</td><td>LD3 [Vt.d - Vt3.d][lane], [Xn]</td><td>Vt3.2D -&gt; resultval[2]<br/>Vt2.2D -&gt; resultval[1]<br/>Vt1.2D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>int16x4x4_t vld4_lane_s16(int16_t const * ptr, int16x4x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.H<br/>src.val[2] -&gt; Vt3.4H<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt1.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD4 [Vt.h - Vt4.h][lane], [Xn]</td><td>Vt4.H -&gt; resultval[3]<br/>Vt3.4H -&gt; resultval[2]<br/>Vt2.4H -&gt; resultval[1]<br/>Vt1.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x4_t vld4q_lane_s16(int16_t const * ptr, int16x8x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.8H<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt1.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD4 [Vt.h - Vt4.h][lane], [Xn]</td><td>Vt4.8H -&gt; resultval[3]<br/>Vt3.8H -&gt; resultval[2]<br/>Vt2.8H -&gt; resultval[1]<br/>Vt1.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 103,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              995.0,
              111.0
            ],
            [
              995.0,
              1190.0
            ],
            [
              153.0,
              1190.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            995.0,
            1190.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/103/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 103,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/103/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 103,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              505.0,
              1395.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/103/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 103,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x2x4_t vld4_lane_s32(int32_t const * ptr, int32x2x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.2S<br/>src.val[2] -&gt; Vt3.2S<br/>src.val[1] -&gt; Vt2.2S<br/>src.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 3</td><td>LD4 {Vt.s - Vt4.s}[lane],[Xn]</td><td>Vt4.2S -&gt; result.val[3]<br/>Vt3.2S -&gt; result.val[2]<br/>Vt2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x4_t vld4q_lane_s32(int32_t const * ptr, int32x4x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.4S<br/>src.val[2] -&gt; Vt3.4S<br/>src.val[1] -&gt; Vt2.4S<br/>src.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD4 {Vt.s - Vt4.s}[lane],[Xn]</td><td>Vt4.4S -&gt; result.val[3]<br/>Vt3.4S -&gt; result.val[2]<br/>Vt2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x4_t vld4_lane_u16(uint16_t const * ptr, uint16x4x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.4H<br/>src.val[2] -&gt; Vt3.4H<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD4 {Vt.h - Vt4.h}[lane],[Xn]</td><td>Vt4.4H -&gt; result.val[3]<br/>Vt3.4H -&gt; result.val[2]<br/>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x4_t vld4q_lane_u16(uint16_t const * ptr, uint16x8x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.8H<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD4 {Vt.h - Vt4.h}[lane],[Xn]</td><td>Vt4.8H -&gt; result.val[3]<br/>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x4_t vld4_lane_u32(uint32_t const * ptr, uint32x2x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.2S<br/>src.val[2] -&gt; Vt3.2S<br/>src.val[1] -&gt; Vt2.2S<br/>src.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 3</td><td>LD4 {Vt.s - Vt4.s}[lane],[Xn]</td><td>Vt4.2S -&gt; result.val[3]<br/>Vt3.2S -&gt; result.val[2]<br/>Vt2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x4_t vld4q_lane_u32(uint32_t const * ptr, uint32x4x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.4S<br/>src.val[2] -&gt; Vt3.4S<br/>src.val[1] -&gt; Vt2.4S<br/>src.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD4 {Vt.s - Vt4.s}[lane],[Xn]</td><td>Vt4.4S -&gt; result.val[3]<br/>Vt3.4S -&gt; result.val[2]<br/>Vt2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/104/Page/104",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/104/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 104,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/104/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 104,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/104/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x2x4_t vld4_lane_s32(int32_t const * ptr, int32x2x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.2S<br/>src.val[2] -&gt; Vt3.2S<br/>src.val[1] -&gt; Vt2.2S<br/>src.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 3</td><td>LD4 {Vt.s - Vt4.s}[lane],[Xn]</td><td>Vt4.2S -&gt; result.val[3]<br/>Vt3.2S -&gt; result.val[2]<br/>Vt2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x4_t vld4q_lane_s32(int32_t const * ptr, int32x4x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.4S<br/>src.val[2] -&gt; Vt3.4S<br/>src.val[1] -&gt; Vt2.4S<br/>src.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD4 {Vt.s - Vt4.s}[lane],[Xn]</td><td>Vt4.4S -&gt; result.val[3]<br/>Vt3.4S -&gt; result.val[2]<br/>Vt2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x4_t vld4_lane_u16(uint16_t const * ptr, uint16x4x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.4H<br/>src.val[2] -&gt; Vt3.4H<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD4 {Vt.h - Vt4.h}[lane],[Xn]</td><td>Vt4.4H -&gt; result.val[3]<br/>Vt3.4H -&gt; result.val[2]<br/>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x4_t vld4q_lane_u16(uint16_t const * ptr, uint16x8x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.8H<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD4 {Vt.h - Vt4.h}[lane],[Xn]</td><td>Vt4.8H -&gt; result.val[3]<br/>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x4_t vld4_lane_u32(uint32_t const * ptr, uint32x2x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.2S<br/>src.val[2] -&gt; Vt3.2S<br/>src.val[1] -&gt; Vt2.2S<br/>src.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 3</td><td>LD4 {Vt.s - Vt4.s}[lane],[Xn]</td><td>Vt4.2S -&gt; result.val[3]<br/>Vt3.2S -&gt; result.val[2]<br/>Vt2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x4_t vld4q_lane_u32(uint32_t const * ptr, uint32x4x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.4S<br/>src.val[2] -&gt; Vt3.4S<br/>src.val[1] -&gt; Vt2.4S<br/>src.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD4 {Vt.s - Vt4.s}[lane],[Xn]</td><td>Vt4.4S -&gt; result.val[3]<br/>Vt3.4S -&gt; result.val[2]<br/>Vt2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 104,
          "polygon": [
            [
              156.0,
              111.0
            ],
            [
              990.0,
              111.0
            ],
            [
              990.0,
              1205.0
            ],
            [
              156.0,
              1205.0
            ]
          ],
          "bbox": [
            156.0,
            111.0,
            990.0,
            1205.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/104/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 104,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/104/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 104,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/104/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 104,
          "polygon": [
            [
              860.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float16x4x4_t vld4_lane_f16(float16_t const * ptr, float16x4x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.H<br/>src.val[2] -&gt; Vt3.H<br/>src.val[1] -&gt; Vt2.H<br/>src.val[0] -&gt; Vt1.H<br/>0 &lt;= lane &lt;= 3</td><td>LD4 [Vt.h - Vt4.h][lane][Xn]</td><td>Vt4.H -&gt; result.val[3]<br/>Vt3.H -&gt; result.val[2]<br/>Vt2.H -&gt; result.val[1]<br/>Vt1.H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x4_t vld4q_lane_f16(float16_t const * ptr, float16x8x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.8H<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt1.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD4 [Vt.h - Vt4.h][lane][Xn]</td><td>Vt4.8H -&gt; result.val[3]<br/>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt1.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x4_t vld4_lane_f32(float32_t const * ptr, float32x2x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.2S<br/>src.val[2] -&gt; Vt3.2S<br/>src.val[1] -&gt; Vt2.2S<br/>src.val[0] -&gt; Vt1.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD4 [Vt.s - Vt4.s][lane][Xn]</td><td>Vt4.2S -&gt; result.val[3]<br/>Vt3.2S -&gt; result.val[2]<br/>Vt2.2S -&gt; result.val[1]<br/>Vt1.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x4_t vld4q_lane_f32(float32_t const * ptr, float32x4x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.4S<br/>src.val[2] -&gt; Vt3.4S<br/>src.val[1] -&gt; Vt2.4S<br/>src.val[0] -&gt; Vt1.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD4 [Vt.s - Vt4.s][lane][Xn]</td><td>Vt4.4S -&gt; result.val[3]<br/>Vt3.4S -&gt; result.val[2]<br/>Vt2.4S -&gt; result.val[1]<br/>Vt1.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x4_t vld4_lane_p16(poly16_t const * ptr, poly16x4x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.H<br/>src.val[2] -&gt; Vt3.H<br/>src.val[1] -&gt; Vt2.H<br/>src.val[0] -&gt; Vt1.H<br/>0 &lt;= lane &lt;= 3</td><td>LD4 [Vt.h - Vt4.h][lane][Xn]</td><td>Vt4.H -&gt; result.val[3]<br/>Vt3.H -&gt; result.val[2]<br/>Vt2.H -&gt; result.val[1]<br/>Vt1.H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x4_t vld4q_lane_p16(poly16_t const * ptr, poly16x8x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.8H<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt1.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD4 [Vt.h - Vt4.h][lane][Xn]</td><td>Vt4.8H -&gt; result.val[3]<br/>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt1.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/105/Page/105",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/105/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 105,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/105/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 105,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/105/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float16x4x4_t vld4_lane_f16(float16_t const * ptr, float16x4x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.H<br/>src.val[2] -&gt; Vt3.H<br/>src.val[1] -&gt; Vt2.H<br/>src.val[0] -&gt; Vt1.H<br/>0 &lt;= lane &lt;= 3</td><td>LD4 [Vt.h - Vt4.h][lane][Xn]</td><td>Vt4.H -&gt; result.val[3]<br/>Vt3.H -&gt; result.val[2]<br/>Vt2.H -&gt; result.val[1]<br/>Vt1.H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x4_t vld4q_lane_f16(float16_t const * ptr, float16x8x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.8H<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt1.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD4 [Vt.h - Vt4.h][lane][Xn]</td><td>Vt4.8H -&gt; result.val[3]<br/>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt1.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x4_t vld4_lane_f32(float32_t const * ptr, float32x2x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.2S<br/>src.val[2] -&gt; Vt3.2S<br/>src.val[1] -&gt; Vt2.2S<br/>src.val[0] -&gt; Vt1.2S<br/>0 &lt;= lane &lt;= 1</td><td>LD4 [Vt.s - Vt4.s][lane][Xn]</td><td>Vt4.2S -&gt; result.val[3]<br/>Vt3.2S -&gt; result.val[2]<br/>Vt2.2S -&gt; result.val[1]<br/>Vt1.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x4_t vld4q_lane_f32(float32_t const * ptr, float32x4x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.4S<br/>src.val[2] -&gt; Vt3.4S<br/>src.val[1] -&gt; Vt2.4S<br/>src.val[0] -&gt; Vt1.4S<br/>0 &lt;= lane &lt;= 3</td><td>LD4 [Vt.s - Vt4.s][lane][Xn]</td><td>Vt4.4S -&gt; result.val[3]<br/>Vt3.4S -&gt; result.val[2]<br/>Vt2.4S -&gt; result.val[1]<br/>Vt1.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x4_t vld4_lane_p16(poly16_t const * ptr, poly16x4x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.H<br/>src.val[2] -&gt; Vt3.H<br/>src.val[1] -&gt; Vt2.H<br/>src.val[0] -&gt; Vt1.H<br/>0 &lt;= lane &lt;= 3</td><td>LD4 [Vt.h - Vt4.h][lane][Xn]</td><td>Vt4.H -&gt; result.val[3]<br/>Vt3.H -&gt; result.val[2]<br/>Vt2.H -&gt; result.val[1]<br/>Vt1.H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x4_t vld4q_lane_p16(poly16_t const * ptr, poly16x8x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.8H<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt1.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD4 [Vt.h - Vt4.h][lane][Xn]</td><td>Vt4.8H -&gt; result.val[3]<br/>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt1.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 105,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1205.0
            ],
            [
              154.0,
              1205.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1205.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/105/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 105,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/105/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 105,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/105/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 105,
          "polygon": [
            [
              860.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x8x4_t vld4_lane_s8(int8_t const * ptr, int8x8x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.8B<br/>src.val[2] -&gt; Vt3.8B<br/>src.val[1] -&gt; Vt2.8B<br/>src.val[0] -&gt; Vt1.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD4 {Vt.b - Vt4.b}[lane], [Xn]</td><td>Vt4.8B -&gt; result.val[3]<br/>Vt3.8B -&gt; result.val[2]<br/>Vt2.8B -&gt; result.val[1]<br/>Vt1.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x4_t vld4_lane_u8(uint8_t const * ptr, uint8x8x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.8B<br/>src.val[2] -&gt; Vt3.8B<br/>src.val[1] -&gt; Vt2.8B<br/>src.val[0] -&gt; Vt1.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD4 {Vt.b - Vt4.b}[lane], [Xn]</td><td>Vt4.8B -&gt; result.val[3]<br/>Vt3.8B -&gt; result.val[2]<br/>Vt2.8B -&gt; result.val[1]<br/>Vt1.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x4_t vld4_lane_p8(poly8_t const * ptr, poly8x8x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.8B<br/>src.val[2] -&gt; Vt3.8B<br/>src.val[1] -&gt; Vt2.8B<br/>src.val[0] -&gt; Vt1.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD4 {Vt.b - Vt4.b}[lane], [Xn]</td><td>Vt4.8B -&gt; result.val[3]<br/>Vt3.8B -&gt; result.val[2]<br/>Vt2.8B -&gt; result.val[1]<br/>Vt1.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x4_t vld4q_lane_s8(int8_t const * ptr, int8x16x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.16B<br/>src.val[2] -&gt; Vt3.16B<br/>src.val[1] -&gt; Vt2.16B<br/>src.val[0] -&gt; Vt1.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD4 {Vt.b - Vt4.b}[lane], [Xn]</td><td>Vt4.16B -&gt; result.val[3]<br/>Vt3.16B -&gt; result.val[2]<br/>Vt2.16B -&gt; result.val[1]<br/>Vt1.16B -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint8x16x4_t vld4q_lane_u8(uint8_t const * ptr, uint8x16x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.16B<br/>src.val[2] -&gt; Vt3.16B<br/>src.val[1] -&gt; Vt2.16B<br/>src.val[0] -&gt; Vt1.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD4 {Vt.b - Vt4.b}[lane], [Xn]</td><td>Vt4.16B -&gt; result.val[3]<br/>Vt3.16B -&gt; result.val[2]<br/>Vt2.16B -&gt; result.val[1]<br/>Vt1.16B -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly8x16x4_t vld4q_lane_p8(poly8_t const * ptr, poly8x16x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.16B<br/>src.val[2] -&gt; Vt3.16B<br/>src.val[1] -&gt; Vt2.16B<br/>src.val[0] -&gt; Vt1.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD4 {Vt.b - Vt4.b}[lane], [Xn]</td><td>Vt4.16B -&gt; result.val[3]<br/>Vt3.16B -&gt; result.val[2]<br/>Vt2.16B -&gt; result.val[1]<br/>Vt1.16B -&gt; result.val[0]</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/106/Page/106",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/106/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 106,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              153.0,
              57.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/106/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 106,
          "polygon": [
            [
              893.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              893.0,
              57.0
            ]
          ],
          "bbox": [
            893.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/106/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x8x4_t vld4_lane_s8(int8_t const * ptr, int8x8x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.8B<br/>src.val[2] -&gt; Vt3.8B<br/>src.val[1] -&gt; Vt2.8B<br/>src.val[0] -&gt; Vt1.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD4 {Vt.b - Vt4.b}[lane], [Xn]</td><td>Vt4.8B -&gt; result.val[3]<br/>Vt3.8B -&gt; result.val[2]<br/>Vt2.8B -&gt; result.val[1]<br/>Vt1.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x4_t vld4_lane_u8(uint8_t const * ptr, uint8x8x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.8B<br/>src.val[2] -&gt; Vt3.8B<br/>src.val[1] -&gt; Vt2.8B<br/>src.val[0] -&gt; Vt1.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD4 {Vt.b - Vt4.b}[lane], [Xn]</td><td>Vt4.8B -&gt; result.val[3]<br/>Vt3.8B -&gt; result.val[2]<br/>Vt2.8B -&gt; result.val[1]<br/>Vt1.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x4_t vld4_lane_p8(poly8_t const * ptr, poly8x8x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.8B<br/>src.val[2] -&gt; Vt3.8B<br/>src.val[1] -&gt; Vt2.8B<br/>src.val[0] -&gt; Vt1.8B<br/>0 &lt;= lane &lt;= 7</td><td>LD4 {Vt.b - Vt4.b}[lane], [Xn]</td><td>Vt4.8B -&gt; result.val[3]<br/>Vt3.8B -&gt; result.val[2]<br/>Vt2.8B -&gt; result.val[1]<br/>Vt1.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x4_t vld4q_lane_s8(int8_t const * ptr, int8x16x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.16B<br/>src.val[2] -&gt; Vt3.16B<br/>src.val[1] -&gt; Vt2.16B<br/>src.val[0] -&gt; Vt1.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD4 {Vt.b - Vt4.b}[lane], [Xn]</td><td>Vt4.16B -&gt; result.val[3]<br/>Vt3.16B -&gt; result.val[2]<br/>Vt2.16B -&gt; result.val[1]<br/>Vt1.16B -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint8x16x4_t vld4q_lane_u8(uint8_t const * ptr, uint8x16x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.16B<br/>src.val[2] -&gt; Vt3.16B<br/>src.val[1] -&gt; Vt2.16B<br/>src.val[0] -&gt; Vt1.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD4 {Vt.b - Vt4.b}[lane], [Xn]</td><td>Vt4.16B -&gt; result.val[3]<br/>Vt3.16B -&gt; result.val[2]<br/>Vt2.16B -&gt; result.val[1]<br/>Vt1.16B -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly8x16x4_t vld4q_lane_p8(poly8_t const * ptr, poly8x16x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.16B<br/>src.val[2] -&gt; Vt3.16B<br/>src.val[1] -&gt; Vt2.16B<br/>src.val[0] -&gt; Vt1.16B<br/>0 &lt;= lane &lt;= 15</td><td>LD4 {Vt.b - Vt4.b}[lane], [Xn]</td><td>Vt4.16B -&gt; result.val[3]<br/>Vt3.16B -&gt; result.val[2]<br/>Vt2.16B -&gt; result.val[1]<br/>Vt1.16B -&gt; result.val[0]</td><td>A64</td></tr></tbody></table>",
          "page": 106,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1205.0
            ],
            [
              153.0,
              1205.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1205.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/106/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 106,
          "polygon": [
            [
              304.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/106/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 106,
          "polygon": [
            [
              506.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1376.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/106/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 106,
          "polygon": [
            [
              865.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1415.0
            ],
            [
              865.0,
              1415.0
            ]
          ],
          "bbox": [
            865.0,
            1394.0,
            988.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int64x1x4_t vld4_lane_s64(int64_t const * ptr, int64x1x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt.4.1D<br/>src.val[2] -&gt; Vt.3.1D<br/>src.val[1] -&gt; Vt.2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD4 [Vt.d - Vt.4.d][lane], [Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>int64x2x4_t vld4q_lane_s64(int64_t const * ptr, int64x2x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt.4.2D<br/>src.val[2] -&gt; Vt.3.2D<br/>src.val[1] -&gt; Vt.2.2D<br/>src.val[0] -&gt; Vt.1D<br/>0 &lt;= lane &lt;= 1</td><td>LD4 [Vt.d - Vt.4.d][lane], [Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint64x1x4_t vld4_lane_u64(uint64_t const * ptr, uint64x1x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt.4.1D<br/>src.val[2] -&gt; Vt.3.1D<br/>src.val[1] -&gt; Vt.2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD4 [Vt.d - Vt.4.d][lane], [Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint64x2x4_t vld4q_lane_u64(uint64_t const * ptr, uint64x2x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt.4.2D<br/>src.val[2] -&gt; Vt.3.2D<br/>src.val[1] -&gt; Vt.2.2D<br/>src.val[0] -&gt; Vt.1D<br/>0 &lt;= lane &lt;= 1</td><td>LD4 [Vt.d - Vt.4.d][lane], [Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly64x1x4_t vld4q_lane_p64(poly64_t const * ptr, poly64x1x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt.4.1D<br/>src.val[2] -&gt; Vt.3.1D<br/>src.val[1] -&gt; Vt.2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD4 [Vt.d - Vt.4.d][lane], [Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly64x2x4_t vld4q_lane_p64(poly64_t const * ptr, poly64x2x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt.4.2D<br/>src.val[2] -&gt; Vt.3.2D<br/>src.val[1] -&gt; Vt.2.2D<br/>src.val[0] -&gt; Vt.1D<br/>0 &lt;= lane &lt;= 1</td><td>LD4 [Vt.d - Vt.4.d][lane], [Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>float64x1x4_t vld4q_lane_f64(float64_t const * ptr, float64x1x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt.4.1D<br/>src.val[2] -&gt; Vt.3.1D<br/>src.val[1] -&gt; Vt.2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD4 [Vt.d - Vt.4.d][lane], [Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/107/Page/107",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/107/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 107,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/107/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 107,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/107/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int64x1x4_t vld4_lane_s64(int64_t const * ptr, int64x1x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt.4.1D<br/>src.val[2] -&gt; Vt.3.1D<br/>src.val[1] -&gt; Vt.2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD4 [Vt.d - Vt.4.d][lane], [Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>int64x2x4_t vld4q_lane_s64(int64_t const * ptr, int64x2x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt.4.2D<br/>src.val[2] -&gt; Vt.3.2D<br/>src.val[1] -&gt; Vt.2.2D<br/>src.val[0] -&gt; Vt.1D<br/>0 &lt;= lane &lt;= 1</td><td>LD4 [Vt.d - Vt.4.d][lane], [Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint64x1x4_t vld4_lane_u64(uint64_t const * ptr, uint64x1x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt.4.1D<br/>src.val[2] -&gt; Vt.3.1D<br/>src.val[1] -&gt; Vt.2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD4 [Vt.d - Vt.4.d][lane], [Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>uint64x2x4_t vld4q_lane_u64(uint64_t const * ptr, uint64x2x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt.4.2D<br/>src.val[2] -&gt; Vt.3.2D<br/>src.val[1] -&gt; Vt.2.2D<br/>src.val[0] -&gt; Vt.1D<br/>0 &lt;= lane &lt;= 1</td><td>LD4 [Vt.d - Vt.4.d][lane], [Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly64x1x4_t vld4q_lane_p64(poly64_t const * ptr, poly64x1x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt.4.1D<br/>src.val[2] -&gt; Vt.3.1D<br/>src.val[1] -&gt; Vt.2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD4 [Vt.d - Vt.4.d][lane], [Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>poly64x2x4_t vld4q_lane_p64(poly64_t const * ptr, poly64x2x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt.4.2D<br/>src.val[2] -&gt; Vt.3.2D<br/>src.val[1] -&gt; Vt.2.2D<br/>src.val[0] -&gt; Vt.1D<br/>0 &lt;= lane &lt;= 1</td><td>LD4 [Vt.d - Vt.4.d][lane], [Xn]</td><td>Vt.4.2D -&gt; result.val[3]<br/>Vt.3.2D -&gt; result.val[2]<br/>Vt.2.2D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>float64x1x4_t vld4q_lane_f64(float64_t const * ptr, float64x1x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt.4.1D<br/>src.val[2] -&gt; Vt.3.1D<br/>src.val[1] -&gt; Vt.2.1D<br/>src.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>LD4 [Vt.d - Vt.4.d][lane], [Xn]</td><td>Vt.4.1D -&gt; result.val[3]<br/>Vt.3.1D -&gt; result.val[2]<br/>Vt.2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr></tbody></table>",
          "page": 107,
          "polygon": [
            [
              156.0,
              112.0
            ],
            [
              989.0,
              112.0
            ],
            [
              989.0,
              1317.0
            ],
            [
              156.0,
              1317.0
            ]
          ],
          "bbox": [
            156.0,
            112.0,
            989.0,
            1317.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/107/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 107,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/107/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 107,
          "polygon": [
            [
              507.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              507.0,
              1395.0
            ]
          ],
          "bbox": [
            507.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/107/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 107,
          "polygon": [
            [
              860.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x2x4_t vld4q_lane_f64(float64_t const * ptr, float64x2x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.2D<br/>src.val[2] -&gt; Vt3.2D<br/>src.val[1] -&gt; Vt2.2D<br/>src.val[0] -&gt; Vt lane &lt;= 1<br/>0 &lt;= lane &lt;= 7</td><td>LD4{Vt.d - Vt4.d}[lane], [Xn]</td><td>Vt4.2D -&gt; result.val[3]<br/>Vt3.2D -&gt; result.val[2]<br/>Vt2.2D -&gt; result.val[1]<br/>Vt2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>void vst2_lane_s8(int8_t * ptr, int8x8x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt lane &lt;= 7<br/>0 &lt;= lane &lt;= 7</td><td>ST2{Vt.b - Vt2.b}[lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_u8(uint8_t * ptr, uint8x8x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt lane &lt;= 7<br/>0 &lt;= lane &lt;= 7</td><td>ST2{Vt.b - Vt2.b}[lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_p8(poly8_t * ptr, poly8x8x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt lane &lt;= 7<br/>0 &lt;= lane &lt;= 7</td><td>ST2{Vt.b - Vt2.b}[lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_lane_s8(int8_t * ptr, int8x8x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt lane &lt;= 7<br/>0 &lt;= lane &lt;= 7</td><td>ST3{Vt.b - Vt3.b}[lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_lane_u8(uint8_t * ptr, uint8x8x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt lane &lt;= 7<br/>0 &lt;= lane &lt;= 7</td><td>ST3{Vt.b - Vt3.b}[lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_lane_p8(poly8_t * ptr, poly8x8x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt lane &lt;= 7<br/>0 &lt;= lane &lt;= 7</td><td>ST3{Vt.b - Vt3.b}[lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_lane_s8(int8_t * ptr, int8x8x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8B<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt lane &lt;= 7<br/>0 &lt;= lane &lt;= 7</td><td>ST4{Vt.b - Vt4.b}[lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/108/Page/108",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/108/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 108,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/108/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 108,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/108/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x2x4_t vld4q_lane_f64(float64_t const * ptr, float64x2x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.2D<br/>src.val[2] -&gt; Vt3.2D<br/>src.val[1] -&gt; Vt2.2D<br/>src.val[0] -&gt; Vt lane &lt;= 1<br/>0 &lt;= lane &lt;= 7</td><td>LD4{Vt.d - Vt4.d}[lane], [Xn]</td><td>Vt4.2D -&gt; result.val[3]<br/>Vt3.2D -&gt; result.val[2]<br/>Vt2.2D -&gt; result.val[1]<br/>Vt2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>void vst2_lane_s8(int8_t * ptr, int8x8x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt lane &lt;= 7<br/>0 &lt;= lane &lt;= 7</td><td>ST2{Vt.b - Vt2.b}[lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_u8(uint8_t * ptr, uint8x8x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt lane &lt;= 7<br/>0 &lt;= lane &lt;= 7</td><td>ST2{Vt.b - Vt2.b}[lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_p8(poly8_t * ptr, poly8x8x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt lane &lt;= 7<br/>0 &lt;= lane &lt;= 7</td><td>ST2{Vt.b - Vt2.b}[lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_lane_s8(int8_t * ptr, int8x8x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt lane &lt;= 7<br/>0 &lt;= lane &lt;= 7</td><td>ST3{Vt.b - Vt3.b}[lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_lane_u8(uint8_t * ptr, uint8x8x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt lane &lt;= 7<br/>0 &lt;= lane &lt;= 7</td><td>ST3{Vt.b - Vt3.b}[lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_lane_p8(poly8_t * ptr, poly8x8x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt lane &lt;= 7<br/>0 &lt;= lane &lt;= 7</td><td>ST3{Vt.b - Vt3.b}[lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_lane_s8(int8_t * ptr, int8x8x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8B<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt lane &lt;= 7<br/>0 &lt;= lane &lt;= 7</td><td>ST4{Vt.b - Vt4.b}[lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 108,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1269.0
            ],
            [
              153.0,
              1269.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1269.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/108/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 108,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1375.0
            ],
            [
              303.0,
              1375.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/108/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 108,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              639.0,
              1375.0
            ],
            [
              639.0,
              1395.0
            ],
            [
              505.0,
              1395.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            639.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/108/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 108,
          "polygon": [
            [
              864.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4_lane_u8(uint8_t * ptr, uint8x8x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.BB<br/>val.val[2] -&gt; Vt3.BB<br/>val.val[1] -&gt; Vt2.BB<br/>val.val[0] -&gt; Vt.BB<br/>0 &lt;= lane &lt;= 7</td><td>ST4 [Vt.b - Vt4.b][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_lane_p8(poly8_t * ptr, poly8x8x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.BB<br/>val.val[2] -&gt; Vt3.BB<br/>val.val[1] -&gt; Vt2.BB<br/>val.val[0] -&gt; Vt.BB<br/>0 &lt;= lane &lt;= 7</td><td>ST4 [Vt.b - Vt4.b][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_s16(int16_t * ptr, int16x4x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.H<br/>val.val[0] -&gt; Vt4H<br/>0 &lt;= lane &lt;= 3</td><td>ST2 [Vt.h - Vt2.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2q_lane_s16(int16_t * ptr, int16x8x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt8H<br/>0 &lt;= lane &lt;= 7</td><td>ST2 [Vt.h - Vt2.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_s32(int32_t * ptr, int32x2x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt2S<br/>0 &lt;= lane &lt;= 1</td><td>ST2 [Vt.s - Vt2.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2q_lane_s32(int32_t * ptr, int32x4x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt4S<br/>0 &lt;= lane &lt;= 3</td><td>ST2 [Vt.s - Vt2.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_u16(uint16_t * ptr, uint16x4x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt4H<br/>0 &lt;= lane &lt;= 3</td><td>ST2 [Vt.h - Vt2.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2q_lane_u16(uint16_t * ptr, uint16x8x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt8H<br/>0 &lt;= lane &lt;= 7</td><td>ST2 [Vt.h - Vt2.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_u32(uint32_t * ptr, uint32x2x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt2S<br/>0 &lt;= lane &lt;= 1</td><td>ST2 [Vt.s - Vt2.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/109/Page/109",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/109/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 109,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/109/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 109,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/109/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4_lane_u8(uint8_t * ptr, uint8x8x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.BB<br/>val.val[2] -&gt; Vt3.BB<br/>val.val[1] -&gt; Vt2.BB<br/>val.val[0] -&gt; Vt.BB<br/>0 &lt;= lane &lt;= 7</td><td>ST4 [Vt.b - Vt4.b][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_lane_p8(poly8_t * ptr, poly8x8x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.BB<br/>val.val[2] -&gt; Vt3.BB<br/>val.val[1] -&gt; Vt2.BB<br/>val.val[0] -&gt; Vt.BB<br/>0 &lt;= lane &lt;= 7</td><td>ST4 [Vt.b - Vt4.b][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_s16(int16_t * ptr, int16x4x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.H<br/>val.val[0] -&gt; Vt4H<br/>0 &lt;= lane &lt;= 3</td><td>ST2 [Vt.h - Vt2.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2q_lane_s16(int16_t * ptr, int16x8x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt8H<br/>0 &lt;= lane &lt;= 7</td><td>ST2 [Vt.h - Vt2.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_s32(int32_t * ptr, int32x2x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt2S<br/>0 &lt;= lane &lt;= 1</td><td>ST2 [Vt.s - Vt2.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2q_lane_s32(int32_t * ptr, int32x4x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt4S<br/>0 &lt;= lane &lt;= 3</td><td>ST2 [Vt.s - Vt2.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_u16(uint16_t * ptr, uint16x4x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt4H<br/>0 &lt;= lane &lt;= 3</td><td>ST2 [Vt.h - Vt2.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2q_lane_u16(uint16_t * ptr, uint16x8x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt8H<br/>0 &lt;= lane &lt;= 7</td><td>ST2 [Vt.h - Vt2.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_u32(uint32_t * ptr, uint32x2x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt2S<br/>0 &lt;= lane &lt;= 1</td><td>ST2 [Vt.s - Vt2.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 109,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1286.0
            ],
            [
              153.0,
              1286.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1286.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/109/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 109,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            840.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/109/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 109,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              639.0,
              1375.0
            ],
            [
              639.0,
              1395.0
            ],
            [
              505.0,
              1395.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            639.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/109/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 109,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst2q_lane_u32(uint32_t* ptr, uint32x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.4S<br/>val[all] -&gt; V12.4S<br/>0 -&lt; lane &lt;- 3</td><td>ST2[VLs - V12.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_f16(float16_t* ptr, float16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.4H<br/>val[all] -&gt; V12.4H<br/>0 -&lt; lane &lt;- 3</td><td>ST2[VLh - V12.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2q_lane_f16(float16_t* ptr, float16x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.8H<br/>val[all] -&gt; V12.8H<br/>0 -&lt; lane &lt;- 7</td><td>ST2[VLh - V12.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_f32(float32_t* ptr, float32x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.2S<br/>val[all] -&gt; V12.2S<br/>0 -&lt; lane &lt;- 1</td><td>ST2[VLs - V12.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2q_lane_f32(float32_t* ptr, float32x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.4S<br/>val[all] -&gt; V12.4S<br/>0 -&lt; lane &lt;- 3</td><td>ST2[VLs - V12.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_p16(poly16_t* ptr, poly16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.4H<br/>val[all] -&gt; V12.4H<br/>0 -&lt; lane &lt;- 3</td><td>ST2[VLh - V12.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2q_lane_p16(poly16_t* ptr, poly16x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.8H<br/>val[all] -&gt; V12.8H<br/>0 -&lt; lane &lt;- 7</td><td>ST2[VLh - V12.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2q_lane_s8(uint8_t* ptr, int8x16x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.16B<br/>val[all] -&gt; V12.16B<br/>0 -&lt; lane &lt;- 15</td><td>ST2[VLb - V12.b][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2q_lane_u8(uint8_t* ptr, uint8x16x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.16B<br/>val[all] -&gt; V12.16B<br/>0 -&lt; lane &lt;- 15</td><td>ST2[VLb - V12.b][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2q_lane_p8(poly8_t* ptr, poly8x16x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.16B<br/>val[all] -&gt; V12.16B<br/>0 -&lt; lane &lt;- 15</td><td>ST2[VLb - V12.b][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/110/Page/110",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/110/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 110,
          "polygon": [
            [
              111.0,
              27.0
            ],
            [
              271.0,
              27.0
            ],
            [
              271.0,
              42.0
            ],
            [
              111.0,
              42.0
            ]
          ],
          "bbox": [
            111.0,
            27.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/110/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 110,
          "polygon": [
            [
              634.0,
              27.0
            ],
            [
              687.0,
              27.0
            ],
            [
              687.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            27.0,
            687.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/110/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst2q_lane_u32(uint32_t* ptr, uint32x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.4S<br/>val[all] -&gt; V12.4S<br/>0 -&lt; lane &lt;- 3</td><td>ST2[VLs - V12.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_f16(float16_t* ptr, float16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.4H<br/>val[all] -&gt; V12.4H<br/>0 -&lt; lane &lt;- 3</td><td>ST2[VLh - V12.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2q_lane_f16(float16_t* ptr, float16x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.8H<br/>val[all] -&gt; V12.8H<br/>0 -&lt; lane &lt;- 7</td><td>ST2[VLh - V12.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_f32(float32_t* ptr, float32x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.2S<br/>val[all] -&gt; V12.2S<br/>0 -&lt; lane &lt;- 1</td><td>ST2[VLs - V12.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2q_lane_f32(float32_t* ptr, float32x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.4S<br/>val[all] -&gt; V12.4S<br/>0 -&lt; lane &lt;- 3</td><td>ST2[VLs - V12.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2_lane_p16(poly16_t* ptr, poly16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.4H<br/>val[all] -&gt; V12.4H<br/>0 -&lt; lane &lt;- 3</td><td>ST2[VLh - V12.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2q_lane_p16(poly16_t* ptr, poly16x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.8H<br/>val[all] -&gt; V12.8H<br/>0 -&lt; lane &lt;- 7</td><td>ST2[VLh - V12.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst2q_lane_s8(uint8_t* ptr, int8x16x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.16B<br/>val[all] -&gt; V12.16B<br/>0 -&lt; lane &lt;- 15</td><td>ST2[VLb - V12.b][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2q_lane_u8(uint8_t* ptr, uint8x16x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.16B<br/>val[all] -&gt; V12.16B<br/>0 -&lt; lane &lt;- 15</td><td>ST2[VLb - V12.b][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2q_lane_p8(poly8_t* ptr, poly8x16x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[all] -&gt; V12.16B<br/>val[all] -&gt; V12.16B<br/>0 -&lt; lane &lt;- 15</td><td>ST2[VLb - V12.b][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 110,
          "polygon": [
            [
              110.0,
              79.0
            ],
            [
              705.0,
              79.0
            ],
            [
              705.0,
              904.0
            ],
            [
              110.0,
              904.0
            ]
          ],
          "bbox": [
            110.0,
            79.0,
            705.0,
            904.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/110/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 110,
          "polygon": [
            [
              217.0,
              962.0
            ],
            [
              597.0,
              962.0
            ],
            [
              597.0,
              992.0
            ],
            [
              217.0,
              992.0
            ]
          ],
          "bbox": [
            217.0,
            962.0,
            597.0,
            992.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/110/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 110,
          "polygon": [
            [
              616.0,
              991.0
            ],
            [
              701.0,
              991.0
            ],
            [
              701.0,
              1006.0
            ],
            [
              616.0,
              1006.0
            ]
          ],
          "bbox": [
            616.0,
            991.0,
            701.0,
            1006.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst2_lane_s64(int64_t* ptr, int64x1x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST2 [Vt.d - Vt2.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2q_lane_s64(int64_t* ptr, int64x2x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST2 [Vt.d - Vt2.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2_lane_u64(uint64_t* ptr, uint64x1x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST2 [Vt.d - Vt2.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2q_lane_u64(uint64_t* ptr, uint64x2x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST2 [Vt.d - Vt2.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2_lane_p64(poly64_t* ptr, poly64x1x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST2 [Vt.d - Vt2.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2q_lane_p64(poly64_t* ptr, poly64x2x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST2 [Vt.d - Vt2.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2_lane_f64(float64_t* ptr, float64x1x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST2 [Vt.d - Vt2.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2q_lane_f64(float64_t* ptr, float64x2x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 2</td><td>ST2 [Vt.d - Vt2.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3_lane_s16(int16_t* ptr, int16x4x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST3 [Vt.h - Vt3.h][lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_s16(int16_t* ptr, int16x8x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST3 [Vt.h - Vt3.h][lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/111/Page/111",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/111/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 111,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/111/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 111,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/111/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst2_lane_s64(int64_t* ptr, int64x1x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST2 [Vt.d - Vt2.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2q_lane_s64(int64_t* ptr, int64x2x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST2 [Vt.d - Vt2.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2_lane_u64(uint64_t* ptr, uint64x1x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST2 [Vt.d - Vt2.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2q_lane_u64(uint64_t* ptr, uint64x2x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST2 [Vt.d - Vt2.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2_lane_p64(poly64_t* ptr, poly64x1x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST2 [Vt.d - Vt2.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2q_lane_p64(poly64_t* ptr, poly64x2x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST2 [Vt.d - Vt2.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2_lane_f64(float64_t* ptr, float64x1x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST2 [Vt.d - Vt2.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst2q_lane_f64(float64_t* ptr, float64x2x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 2</td><td>ST2 [Vt.d - Vt2.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3_lane_s16(int16_t* ptr, int16x4x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST3 [Vt.h - Vt3.h][lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_s16(int16_t* ptr, int16x8x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST3 [Vt.h - Vt3.h][lane], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 111,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1271.0
            ],
            [
              153.0,
              1271.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1271.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/111/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 111,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              841.0,
              1352.0
            ],
            [
              841.0,
              1395.0
            ],
            [
              304.0,
              1395.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            841.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/111/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 111,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst3_lane_s32(int32_t * ptr, int32x2x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt2S<br/>0 &lt;= lane &lt;= 1</td><td>ST3[Vt.s - Vt3.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_s32(int32_t * ptr, int32x4x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt4S<br/>0 &lt;= lane &lt;= 3</td><td>ST3[Vt.s - Vt3.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_lane_u16(uint16_t * ptr, uint16x4x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt4H<br/>0 &lt;= lane &lt;= 3</td><td>ST3[Vt.h - Vt3.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_u16(uint16_t * ptr, uint16x8x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt8H<br/>0 &lt;= lane &lt;= 7</td><td>ST3[Vt.h - Vt3.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_lane_u32(uint32_t * ptr, uint32x2x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt2S<br/>0 &lt;= lane &lt;= 1</td><td>ST3[Vt.s - Vt3.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_u32(uint32_t * ptr, uint32x4x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt4S<br/>0 &lt;= lane &lt;= 3</td><td>ST3[Vt.s - Vt3.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_lane_f16(float16_t * ptr, float16x4x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt4H<br/>0 &lt;= lane &lt;= 3</td><td>ST3[Vt.h - Vt3.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_f16(float16_t * ptr, float16x8x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt8H<br/>0 &lt;= lane &lt;= 7</td><td>ST3[Vt.h - Vt3.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/112/Page/112",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/112/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 112,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/112/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 112,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/112/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst3_lane_s32(int32_t * ptr, int32x2x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt2S<br/>0 &lt;= lane &lt;= 1</td><td>ST3[Vt.s - Vt3.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_s32(int32_t * ptr, int32x4x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt4S<br/>0 &lt;= lane &lt;= 3</td><td>ST3[Vt.s - Vt3.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_lane_u16(uint16_t * ptr, uint16x4x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt4H<br/>0 &lt;= lane &lt;= 3</td><td>ST3[Vt.h - Vt3.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_u16(uint16_t * ptr, uint16x8x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt8H<br/>0 &lt;= lane &lt;= 7</td><td>ST3[Vt.h - Vt3.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_lane_u32(uint32_t * ptr, uint32x2x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt2S<br/>0 &lt;= lane &lt;= 1</td><td>ST3[Vt.s - Vt3.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_u32(uint32_t * ptr, uint32x4x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt4S<br/>0 &lt;= lane &lt;= 3</td><td>ST3[Vt.s - Vt3.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_lane_f16(float16_t * ptr, float16x4x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt4H<br/>0 &lt;= lane &lt;= 3</td><td>ST3[Vt.h - Vt3.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_f16(float16_t * ptr, float16x8x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt8H<br/>0 &lt;= lane &lt;= 7</td><td>ST3[Vt.h - Vt3.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 112,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              995.0,
              109.0
            ],
            [
              995.0,
              1302.0
            ],
            [
              153.0,
              1302.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            995.0,
            1302.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/112/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 112,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/112/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 112,
          "polygon": [
            [
              865.0,
              1394.0
            ],
            [
              990.0,
              1394.0
            ],
            [
              990.0,
              1416.0
            ],
            [
              865.0,
              1416.0
            ]
          ],
          "bbox": [
            865.0,
            1394.0,
            990.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst3_lane_f32(float32_t* ptr, float32x2x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt2S<br/>0 &lt;= lane &lt;= 1</td><td>ST3{Vt.s - Vt3.s}[lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_f32(float32_t* ptr, float32x4x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt4S<br/>0 &lt;= lane &lt;= 3</td><td>ST3{Vt.s - Vt3.s}[lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_lane_p16(poly16_t* ptr, poly16x4x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt4H<br/>0 &lt;= lane &lt;= 3</td><td>ST3{Vt.h - Vt3.h}[lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_p16(poly16_t* ptr, poly16x8x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt8H<br/>0 &lt;= lane &lt;= 7</td><td>ST3{Vt.h - Vt3.h}[lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_s8(int8_t* ptr, int8x16x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt16B<br/>0 &lt;= lane &lt;= 15</td><td>ST3{Vt.b - Vt3.b}[lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_u8(uint8_t* ptr, uint8x16x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt16B<br/>0 &lt;= lane &lt;= 15</td><td>ST3{Vt.b - Vt3.b}[lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_p8(poly8_t* ptr, poly8x16x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt16B<br/>0 &lt;= lane &lt;= 15</td><td>ST3{Vt.b - Vt3.b}[lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_lane_s64(int64_t* ptr, int64x1x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt1D<br/>lane == 0</td><td>ST3{Vt.d - Vt3.d}[lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/113/Page/113",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/113/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 113,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/113/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 113,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/113/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst3_lane_f32(float32_t* ptr, float32x2x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt2S<br/>0 &lt;= lane &lt;= 1</td><td>ST3{Vt.s - Vt3.s}[lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_f32(float32_t* ptr, float32x4x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt4S<br/>0 &lt;= lane &lt;= 3</td><td>ST3{Vt.s - Vt3.s}[lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_lane_p16(poly16_t* ptr, poly16x4x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt4H<br/>0 &lt;= lane &lt;= 3</td><td>ST3{Vt.h - Vt3.h}[lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_p16(poly16_t* ptr, poly16x8x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt8H<br/>0 &lt;= lane &lt;= 7</td><td>ST3{Vt.h - Vt3.h}[lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_s8(int8_t* ptr, int8x16x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt16B<br/>0 &lt;= lane &lt;= 15</td><td>ST3{Vt.b - Vt3.b}[lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_u8(uint8_t* ptr, uint8x16x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt16B<br/>0 &lt;= lane &lt;= 15</td><td>ST3{Vt.b - Vt3.b}[lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3q_lane_p8(poly8_t* ptr, poly8x16x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt16B<br/>0 &lt;= lane &lt;= 15</td><td>ST3{Vt.b - Vt3.b}[lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst3_lane_s64(int64_t* ptr, int64x1x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt1D<br/>lane == 0</td><td>ST3{Vt.d - Vt3.d}[lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 113,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1284.0
            ],
            [
              153.0,
              1284.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1284.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/113/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 113,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              304.0,
              1395.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/113/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 113,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst3q_lane_s64(int64_t * ptr, int64x2x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[val[2] -&gt; Vt3.2D<br/>val[val[1] -&gt; Vt2.2D<br/>val[val[0] -&gt; Vt2D<br/>0 &lt;= lane &lt;= 1</td><td>ST3[Vt.d - Vt3.d][lane],[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3_lane_u64(uint64_t * ptr, uint64x1x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[val[2] -&gt; Vt3.1D<br/>val[val[1] -&gt; Vt2.1D<br/>val[val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST3[Vt.d - Vt3.d][lane],[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3q_lane_u64(uint64_t * ptr, uint64x2x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[val[2] -&gt; Vt3.2D<br/>val[val[1] -&gt; Vt2.2D<br/>val[val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST3[Vt.d - Vt3.d][lane],[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3_lane_p64(poly64_t * ptr, poly64x1x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[val[2] -&gt; Vt3.1D<br/>val[val[1] -&gt; Vt2.1D<br/>val[val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST3[Vt.d - Vt3.d][lane],[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3q_lane_p64(poly64_t * ptr, poly64x2x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[val[2] -&gt; Vt3.2D<br/>val[val[1] -&gt; Vt2.2D<br/>val[val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST3[Vt.d - Vt3.d][lane],[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3_lane_f64(float64_t * ptr, float64x1x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[val[2] -&gt; Vt3.1D<br/>val[val[1] -&gt; Vt2.1D<br/>val[val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST3[Vt.d - Vt3.d][lane],[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3q_lane_f64(float64_t * ptr, float64x2x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[val[2] -&gt; Vt3.2D<br/>val[val[1] -&gt; Vt2.2D<br/>val[val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST3[Vt.d - Vt3.d][lane],[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4_lane_s16(int16_t * ptr, int16x4x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[val[3] -&gt; Vt4.4H<br/>val[val[2] -&gt; Vt3.4H<br/>val[val[1] -&gt; Vt2.4H<br/>val[val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST4[Vt.h - Vt4.h][lane],[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/114/Page/114",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/114/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 114,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/114/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 114,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/114/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst3q_lane_s64(int64_t * ptr, int64x2x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[val[2] -&gt; Vt3.2D<br/>val[val[1] -&gt; Vt2.2D<br/>val[val[0] -&gt; Vt2D<br/>0 &lt;= lane &lt;= 1</td><td>ST3[Vt.d - Vt3.d][lane],[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3_lane_u64(uint64_t * ptr, uint64x1x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[val[2] -&gt; Vt3.1D<br/>val[val[1] -&gt; Vt2.1D<br/>val[val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST3[Vt.d - Vt3.d][lane],[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3q_lane_u64(uint64_t * ptr, uint64x2x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[val[2] -&gt; Vt3.2D<br/>val[val[1] -&gt; Vt2.2D<br/>val[val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST3[Vt.d - Vt3.d][lane],[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3_lane_p64(poly64_t * ptr, poly64x1x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[val[2] -&gt; Vt3.1D<br/>val[val[1] -&gt; Vt2.1D<br/>val[val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST3[Vt.d - Vt3.d][lane],[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3q_lane_p64(poly64_t * ptr, poly64x2x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[val[2] -&gt; Vt3.2D<br/>val[val[1] -&gt; Vt2.2D<br/>val[val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST3[Vt.d - Vt3.d][lane],[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3_lane_f64(float64_t * ptr, float64x1x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[val[2] -&gt; Vt3.1D<br/>val[val[1] -&gt; Vt2.1D<br/>val[val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST3[Vt.d - Vt3.d][lane],[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst3q_lane_f64(float64_t * ptr, float64x2x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[val[2] -&gt; Vt3.2D<br/>val[val[1] -&gt; Vt2.2D<br/>val[val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST3[Vt.d - Vt3.d][lane],[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4_lane_s16(int16_t * ptr, int16x4x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val[val[3] -&gt; Vt4.4H<br/>val[val[2] -&gt; Vt3.4H<br/>val[val[1] -&gt; Vt2.4H<br/>val[val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST4[Vt.h - Vt4.h][lane],[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 114,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              995.0,
              111.0
            ],
            [
              995.0,
              1284.0
            ],
            [
              153.0,
              1284.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            995.0,
            1284.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/114/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 114,
          "polygon": [
            [
              304.0,
              1354.0
            ],
            [
              841.0,
              1354.0
            ],
            [
              841.0,
              1395.0
            ],
            [
              304.0,
              1395.0
            ]
          ],
          "bbox": [
            304.0,
            1354.0,
            841.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/114/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 114,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              990.0,
              1394.0
            ],
            [
              990.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            990.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4q_lane_s16(int16_t * ptr, int16x8x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST4 [Vt.h - Vt4.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_lane_s32(int32_t * ptr, int32x2x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>ST4 [Vt.s - Vt4.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_lane_s32(int32_t * ptr, int32x4x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>ST4 [Vt.s - Vt4.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_lane_u16(uint16_t * ptr, uint16x4x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST4 [Vt.h - Vt4.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_lane_u16(uint16_t * ptr, uint16x8x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST4 [Vt.h - Vt4.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_lane_u32(uint32_t * ptr, uint32x2x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>ST4 [Vt.s - Vt4.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/115/Page/115",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/115/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 115,
          "polygon": [
            [
              153.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/115/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 115,
          "polygon": [
            [
              891.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/115/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4q_lane_s16(int16_t * ptr, int16x8x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST4 [Vt.h - Vt4.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_lane_s32(int32_t * ptr, int32x2x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>ST4 [Vt.s - Vt4.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_lane_s32(int32_t * ptr, int32x4x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt.4S<br/>0 &lt;= lane &lt;= 3</td><td>ST4 [Vt.s - Vt4.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_lane_u16(uint16_t * ptr, uint16x4x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST4 [Vt.h - Vt4.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_lane_u16(uint16_t * ptr, uint16x8x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST4 [Vt.h - Vt4.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_lane_u32(uint32_t * ptr, uint32x2x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S<br/>0 &lt;= lane &lt;= 1</td><td>ST4 [Vt.s - Vt4.s][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 115,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1205.0
            ],
            [
              153.0,
              1205.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1205.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/115/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 115,
          "polygon": [
            [
              304.0,
              1354.0
            ],
            [
              840.0,
              1354.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              304.0,
              1395.0
            ]
          ],
          "bbox": [
            304.0,
            1354.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/115/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 115,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4q_lane_u32(uint32_t* ptr, uint32x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt1.4S<br/>0 &lt;= lane &lt;= 3</td><td>ST4{Vt.s - Vt4.s}[lane].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_lane_f16(float16_t* ptr, float16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt1.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST4{Vt.h - Vt4.h}[lane].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_lane_f16(float16_t* ptr, float16x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt1.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST4{Vt.h - Vt4.h}[lane].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_lane_f32(float32_t* ptr, float32x2x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt1.2S<br/>0 &lt;= lane &lt;= 1</td><td>ST4{Vt.s - Vt4.s}[lane].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_lane_f32(float32_t* ptr, float32x4x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt1.4S<br/>0 &lt;= lane &lt;= 3</td><td>ST4{Vt.s - Vt4.s}[lane].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_lane_p16(poly16_t* ptr, poly16x4x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt1.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST4{Vt.h - Vt4.h}[lane].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/116/Page/116",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/116/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 116,
          "polygon": [
            [
              153.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/116/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 116,
          "polygon": [
            [
              890.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              890.0,
              59.0
            ]
          ],
          "bbox": [
            890.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/116/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4q_lane_u32(uint32_t* ptr, uint32x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt1.4S<br/>0 &lt;= lane &lt;= 3</td><td>ST4{Vt.s - Vt4.s}[lane].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_lane_f16(float16_t* ptr, float16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt1.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST4{Vt.h - Vt4.h}[lane].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_lane_f16(float16_t* ptr, float16x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt1.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST4{Vt.h - Vt4.h}[lane].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_lane_f32(float32_t* ptr, float32x2x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt1.2S<br/>0 &lt;= lane &lt;= 1</td><td>ST4{Vt.s - Vt4.s}[lane].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_lane_f32(float32_t* ptr, float32x4x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt1.4S<br/>0 &lt;= lane &lt;= 3</td><td>ST4{Vt.s - Vt4.s}[lane].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4_lane_p16(poly16_t* ptr, poly16x4x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt1.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST4{Vt.h - Vt4.h}[lane].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 116,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1205.0
            ],
            [
              153.0,
              1205.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1205.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/116/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 116,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/116/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 116,
          "polygon": [
            [
              863.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              863.0,
              1416.0
            ]
          ],
          "bbox": [
            863.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4q_lane_p16(poly16_t * ptr, poly16x8x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST4[Vt.h - Vt4.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_lane_s8(int8_t * ptr, int8x16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>ST4[Vt.b - Vt4.b][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4q_lane_u8(uint8_t * ptr, uint8x16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>ST4[Vt.b - Vt4.b][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4q_lane_p8(poly8_t * ptr, poly8x16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>ST4[Vt.b - Vt4.b][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4_lane_s64(int64_t * ptr, int64x1x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST4[Vt.d - Vt4.d][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4_lane_s64(int64_t * ptr, int64x2x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST4[Vt.d - Vt4.d][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4_lane_u64(uint64_t * ptr, uint64x1x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST4[Vt.d - Vt4.d][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/117/Page/117",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/117/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 117,
          "polygon": [
            [
              153.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/117/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 117,
          "polygon": [
            [
              891.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/117/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4q_lane_p16(poly16_t * ptr, poly16x8x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST4[Vt.h - Vt4.h][lane][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst4q_lane_s8(int8_t * ptr, int8x16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>ST4[Vt.b - Vt4.b][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4q_lane_u8(uint8_t * ptr, uint8x16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>ST4[Vt.b - Vt4.b][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4q_lane_p8(poly8_t * ptr, poly8x16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B<br/>0 &lt;= lane &lt;= 15</td><td>ST4[Vt.b - Vt4.b][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4_lane_s64(int64_t * ptr, int64x1x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST4[Vt.d - Vt4.d][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4_lane_s64(int64_t * ptr, int64x2x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST4[Vt.d - Vt4.d][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4_lane_u64(uint64_t * ptr, uint64x1x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST4[Vt.d - Vt4.d][lane][Xn]</td><td>void -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 117,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1346.0
            ],
            [
              153.0,
              1346.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1346.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/117/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 117,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1375.0
            ],
            [
              303.0,
              1375.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/117/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 117,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              639.0,
              1375.0
            ],
            [
              639.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            639.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/117/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 117,
          "polygon": [
            [
              864.0,
              1392.0
            ],
            [
              990.0,
              1392.0
            ],
            [
              990.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1392.0,
            990.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4q_lane_u64(uint64_t* ptr, uint64x2x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.1D<br/>0 &lt;= lane &lt;= 1</td><td>ST4 [Vt.d - Vt4.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4_lane_p64(poly64_t* ptr, poly64x4x1x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST4 [Vt.d - Vt4.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4q_lane_p64(poly64_t* ptr, poly64x2x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST4 [Vt.d - Vt4.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4_lane_f64(float64_t* ptr, float64x4x1x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST4 [Vt.d - Vt4.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4q_lane_f64(float64_t* ptr, float64x2x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST4 [Vt.d - Vt4.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1_s8_x2(int8_t* ptr, int8x8x2_t val)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt.2.8B<br/>val.val[0] -&gt; Vt.8B</td><td>ST1 [Vt.8B - Vt.2.8B], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s8_x2(int8_t* ptr, int8x16x2_t val)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt.2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST1 [Vt.16B - Vt.2.16B], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_s16_x2(int16_t* ptr, int16x4x2_t val)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt.2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1 [Vt.4H - Vt.2.4H], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s16_x2(int16_t* ptr, int16x8x2_t val)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt.2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1 [Vt.8H - Vt.2.8H], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/118/Page/118",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/118/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 118,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/118/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 118,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/118/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst4q_lane_u64(uint64_t* ptr, uint64x2x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.1D<br/>0 &lt;= lane &lt;= 1</td><td>ST4 [Vt.d - Vt4.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4_lane_p64(poly64_t* ptr, poly64x4x1x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST4 [Vt.d - Vt4.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4q_lane_p64(poly64_t* ptr, poly64x2x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST4 [Vt.d - Vt4.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4_lane_f64(float64_t* ptr, float64x4x1x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D<br/>lane == 0</td><td>ST4 [Vt.d - Vt4.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst4q_lane_f64(float64_t* ptr, float64x2x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt.2D<br/>0 &lt;= lane &lt;= 1</td><td>ST4 [Vt.d - Vt4.d][lane], [Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1_s8_x2(int8_t* ptr, int8x8x2_t val)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt.2.8B<br/>val.val[0] -&gt; Vt.8B</td><td>ST1 [Vt.8B - Vt.2.8B], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s8_x2(int8_t* ptr, int8x16x2_t val)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt.2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST1 [Vt.16B - Vt.2.16B], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_s16_x2(int16_t* ptr, int16x4x2_t val)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt.2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1 [Vt.4H - Vt.2.4H], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s16_x2(int16_t* ptr, int16x8x2_t val)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt.2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1 [Vt.8H - Vt.2.8H], [Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 118,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1318.0
            ],
            [
              153.0,
              1318.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1318.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/118/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 118,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              841.0,
              1352.0
            ],
            [
              841.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            841.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/118/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 118,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1_s32_x2(int32_t* ptr, int32x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.2S<br/>val[all] -&gt;<br/>V1.2S</td><td>ST1[VL2S - V12.2S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s32_x2(int32_t* ptr, int32x4x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.4S<br/>val[all] -&gt;<br/>V1.4S</td><td>ST1[VL4S - V12.4S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u8_x2(uint8_t* ptr, uint8x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.8B<br/>val[all] -&gt;<br/>V1.8B</td><td>ST1[VL8B - V12.8B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u8_x2(uint8_t* ptr, uint8x4x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.16B<br/>val[all] -&gt;<br/>V1.16B</td><td>ST1[VL16B - V12.16B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u16_x2(uint16_t* ptr, uint16x4x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.4H<br/>val[all] -&gt;<br/>V1.4H</td><td>ST1[VL4H - V12.4H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u16_x2(uint16_t* ptr, uint16x8x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.8H<br/>val[all] -&gt;<br/>V1.8H</td><td>ST1[VL8H - V12.8H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u32_x2(uint32_t* ptr, uint32x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.2S<br/>val[all] -&gt;<br/>V1.2S</td><td>ST1[VL2S - V12.2S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u32_x2(uint32_t* ptr, uint32x4x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.4S<br/>val[all] -&gt;<br/>V1.4S</td><td>ST1[VL4S - V12.4S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_f16_x2(float16_t* ptr, float16x4x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.4H<br/>val[all] -&gt;<br/>V1.4H</td><td>ST1[VL4H - V12.4H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_f16_x2(float16_t* ptr, float16x8x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.8H<br/>val[all] -&gt;<br/>V1.8H</td><td>ST1[VL8H - V12.8H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_f32_x2(float32_t* ptr, float32x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.2S<br/>val[all] -&gt;<br/>V1.2S</td><td>ST1[VL2S - V12.2S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_f32_x2(float32_t* ptr, float32x4x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.4S<br/>val[all] -&gt;<br/>V1.4S</td><td>ST1[VL4S - V12.4S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p8_x2(poly8_t* ptr, poly8x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.8B<br/>val[all] -&gt;<br/>V1.8B</td><td>ST1[VL8B - V12.8B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p8_x2(poly8_t* ptr, poly8x4x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.16B<br/>val[all] -&gt;<br/>V1.16B</td><td>ST1[VL16B - V12.16B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/119/Page/119",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/119/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 119,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/119/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 119,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            687.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/119/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1_s32_x2(int32_t* ptr, int32x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.2S<br/>val[all] -&gt;<br/>V1.2S</td><td>ST1[VL2S - V12.2S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s32_x2(int32_t* ptr, int32x4x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.4S<br/>val[all] -&gt;<br/>V1.4S</td><td>ST1[VL4S - V12.4S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u8_x2(uint8_t* ptr, uint8x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.8B<br/>val[all] -&gt;<br/>V1.8B</td><td>ST1[VL8B - V12.8B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u8_x2(uint8_t* ptr, uint8x4x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.16B<br/>val[all] -&gt;<br/>V1.16B</td><td>ST1[VL16B - V12.16B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u16_x2(uint16_t* ptr, uint16x4x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.4H<br/>val[all] -&gt;<br/>V1.4H</td><td>ST1[VL4H - V12.4H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u16_x2(uint16_t* ptr, uint16x8x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.8H<br/>val[all] -&gt;<br/>V1.8H</td><td>ST1[VL8H - V12.8H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u32_x2(uint32_t* ptr, uint32x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.2S<br/>val[all] -&gt;<br/>V1.2S</td><td>ST1[VL2S - V12.2S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u32_x2(uint32_t* ptr, uint32x4x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.4S<br/>val[all] -&gt;<br/>V1.4S</td><td>ST1[VL4S - V12.4S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_f16_x2(float16_t* ptr, float16x4x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.4H<br/>val[all] -&gt;<br/>V1.4H</td><td>ST1[VL4H - V12.4H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_f16_x2(float16_t* ptr, float16x8x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.8H<br/>val[all] -&gt;<br/>V1.8H</td><td>ST1[VL8H - V12.8H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_f32_x2(float32_t* ptr, float32x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.2S<br/>val[all] -&gt;<br/>V1.2S</td><td>ST1[VL2S - V12.2S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_f32_x2(float32_t* ptr, float32x4x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.4S<br/>val[all] -&gt;<br/>V1.4S</td><td>ST1[VL4S - V12.4S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p8_x2(poly8_t* ptr, poly8x2x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.8B<br/>val[all] -&gt;<br/>V1.8B</td><td>ST1[VL8B - V12.8B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p8_x2(poly8_t* ptr, poly8x4x2_t val)</td><td>ptr -&gt; Xn<br/>val[all] -&gt;<br/>V12.16B<br/>val[all] -&gt;<br/>V1.16B</td><td>ST1[VL16B - V12.16B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 119,
          "polygon": [
            [
              110.0,
              79.0
            ],
            [
              705.0,
              79.0
            ],
            [
              705.0,
              907.0
            ],
            [
              110.0,
              907.0
            ]
          ],
          "bbox": [
            110.0,
            79.0,
            705.0,
            907.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/119/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 119,
          "polygon": [
            [
              217.0,
              962.0
            ],
            [
              597.0,
              962.0
            ],
            [
              597.0,
              977.0
            ],
            [
              217.0,
              977.0
            ]
          ],
          "bbox": [
            217.0,
            962.0,
            597.0,
            977.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/119/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 119,
          "polygon": [
            [
              358.0,
              977.0
            ],
            [
              453.0,
              977.0
            ],
            [
              453.0,
              992.0
            ],
            [
              358.0,
              992.0
            ]
          ],
          "bbox": [
            358.0,
            977.0,
            453.0,
            992.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/119/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 119,
          "polygon": [
            [
              616.0,
              990.0
            ],
            [
              703.0,
              990.0
            ],
            [
              703.0,
              1007.0
            ],
            [
              616.0,
              1007.0
            ]
          ],
          "bbox": [
            616.0,
            990.0,
            703.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1_p16_x2(poly16_1*, ptr, poly16x4x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.4H<br/>val[all][0] -&gt;<br/>Vt.4H</td><td>ST1[VL4H - V2.4H][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst1q_p16_x2(poly16_1*, ptr, poly16x8x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.8H<br/>val[all][0] -&gt;<br/>Vt.8H</td><td>ST1[VL8H - V2.8H][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst1_s64_x2(int64_1*, ptr, int64x1x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.1D<br/>val[all][0] -&gt;<br/>Vt.1D</td><td>ST1[VL1D - V2.1D][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst1_u64_x2(uint64_1*, ptr, uint64x1x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.1D<br/>val[all][0] -&gt;<br/>Vt.1D</td><td>ST1[VL1D - V2.1D][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst1_p64_x2(poly64_1*, ptr, poly64x1x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.1D<br/>val[all][0] -&gt;<br/>Vt.1D</td><td>ST1[VL1D - V2.1D][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_s64_x2(int64_1*, ptr, int64x2x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.2D<br/>val[all][0] -&gt;<br/>Vt.2D</td><td>ST1[VL2D - V2.2D][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst1q_u64_x2(uint64_1*, ptr, uint64x2x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.2D<br/>val[all][0] -&gt;<br/>Vt.2D</td><td>ST1[VL2D - V2.2D][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst1q_p64_x2(poly64_1*, ptr, poly64x2x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.2D<br/>val[all][0] -&gt;<br/>Vt.2D</td><td>ST1[VL2D - V2.2D][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_f64_x2(float64_1*, ptr, float64x1x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.1D<br/>val[all][0] -&gt;<br/>Vt.1D</td><td>ST1[VL1D - V2.1D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1q_f64_x2(float64_1*, ptr, float64x2x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.2D<br/>val[all][0] -&gt;<br/>Vt.2D</td><td>ST1[VL2D - V2.2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1_s8_x3(int8_1*, ptr, int8x3x3_1 val)</td><td>ptr -&gt; Xn<br/>val[all][2] -&gt;<br/>V3.8B<br/>val[all][1] -&gt;<br/>V2.8B<br/>val[all][0] -&gt;<br/>Vt.8B</td><td>ST1[VL8B - V3.8B][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst1q_s8_x3(int8_1*, ptr, int8x16x3_1 val)</td><td>ptr -&gt; Xn<br/>val[all][2] -&gt;<br/>V3.16B<br/>val[all][1] -&gt;<br/>V2.16B<br/>val[all][0] -&gt;<br/>Vt.16B</td><td>ST1[VL16B - V3.16B][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst1_f32_x3(int16_1*, ptr, int16x4x3_1 val)</td><td>ptr -&gt; Xn<br/>val[all][2] -&gt;<br/>V3.4H<br/>val[all][1] -&gt;<br/>V2.4H<br/>val[all][0] -&gt;<br/>Vt.4H</td><td>ST1[VL4H - V3.4H][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/120/Page/120",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/120/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 120,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/120/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 120,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              688.0,
              26.0
            ],
            [
              688.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            688.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/120/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1_p16_x2(poly16_1*, ptr, poly16x4x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.4H<br/>val[all][0] -&gt;<br/>Vt.4H</td><td>ST1[VL4H - V2.4H][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst1q_p16_x2(poly16_1*, ptr, poly16x8x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.8H<br/>val[all][0] -&gt;<br/>Vt.8H</td><td>ST1[VL8H - V2.8H][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst1_s64_x2(int64_1*, ptr, int64x1x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.1D<br/>val[all][0] -&gt;<br/>Vt.1D</td><td>ST1[VL1D - V2.1D][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst1_u64_x2(uint64_1*, ptr, uint64x1x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.1D<br/>val[all][0] -&gt;<br/>Vt.1D</td><td>ST1[VL1D - V2.1D][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst1_p64_x2(poly64_1*, ptr, poly64x1x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.1D<br/>val[all][0] -&gt;<br/>Vt.1D</td><td>ST1[VL1D - V2.1D][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_s64_x2(int64_1*, ptr, int64x2x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.2D<br/>val[all][0] -&gt;<br/>Vt.2D</td><td>ST1[VL2D - V2.2D][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst1q_u64_x2(uint64_1*, ptr, uint64x2x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.2D<br/>val[all][0] -&gt;<br/>Vt.2D</td><td>ST1[VL2D - V2.2D][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst1q_p64_x2(poly64_1*, ptr, poly64x2x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.2D<br/>val[all][0] -&gt;<br/>Vt.2D</td><td>ST1[VL2D - V2.2D][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_f64_x2(float64_1*, ptr, float64x1x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.1D<br/>val[all][0] -&gt;<br/>Vt.1D</td><td>ST1[VL1D - V2.1D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1q_f64_x2(float64_1*, ptr, float64x2x2_1 val)</td><td>ptr -&gt; Xn<br/>val[all][1] -&gt;<br/>V2.2D<br/>val[all][0] -&gt;<br/>Vt.2D</td><td>ST1[VL2D - V2.2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1_s8_x3(int8_1*, ptr, int8x3x3_1 val)</td><td>ptr -&gt; Xn<br/>val[all][2] -&gt;<br/>V3.8B<br/>val[all][1] -&gt;<br/>V2.8B<br/>val[all][0] -&gt;<br/>Vt.8B</td><td>ST1[VL8B - V3.8B][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst1q_s8_x3(int8_1*, ptr, int8x16x3_1 val)</td><td>ptr -&gt; Xn<br/>val[all][2] -&gt;<br/>V3.16B<br/>val[all][1] -&gt;<br/>V2.16B<br/>val[all][0] -&gt;<br/>Vt.16B</td><td>ST1[VL16B - V3.16B][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>void vst1_f32_x3(int16_1*, ptr, int16x4x3_1 val)</td><td>ptr -&gt; Xn<br/>val[all][2] -&gt;<br/>V3.4H<br/>val[all][1] -&gt;<br/>V2.4H<br/>val[all][0] -&gt;<br/>Vt.4H</td><td>ST1[VL4H - V3.4H][Xn]</td><td>void -&gt; result</td><td>V7/A32/A64</td></tr></tbody></table>",
          "page": 120,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              707.0,
              78.0
            ],
            [
              707.0,
              917.0
            ],
            [
              110.0,
              917.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            707.0,
            917.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/120/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 120,
          "polygon": [
            [
              216.0,
              960.0
            ],
            [
              597.0,
              960.0
            ],
            [
              597.0,
              976.0
            ],
            [
              216.0,
              976.0
            ]
          ],
          "bbox": [
            216.0,
            960.0,
            597.0,
            976.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/120/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 120,
          "polygon": [
            [
              359.0,
              976.0
            ],
            [
              453.0,
              976.0
            ],
            [
              453.0,
              992.0
            ],
            [
              359.0,
              992.0
            ]
          ],
          "bbox": [
            359.0,
            976.0,
            453.0,
            992.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/120/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 120,
          "polygon": [
            [
              616.0,
              990.0
            ],
            [
              704.0,
              990.0
            ],
            [
              704.0,
              1007.0
            ],
            [
              616.0,
              1007.0
            ]
          ],
          "bbox": [
            616.0,
            990.0,
            704.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1q_s16_x3(int16_t* ptr, int16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.8H<br/>val.val[1] -&gt; Vt.2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1 [Vt.8H - Vt.3.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_s32_x3(int32_t* ptr, int32x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.2S<br/>val.val[1] -&gt; Vt.2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST1 [Vt.2S - Vt.3.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s32_x3(int32_t* ptr, int32x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4S<br/>val.val[1] -&gt; Vt.2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST1 [Vt.4S - Vt.3.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u8_x3(uint8_t* ptr, uint8x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.8B<br/>val.val[1] -&gt; Vt.2.8B<br/>val.val[0] -&gt; Vt.8B</td><td>ST1 [Vt.8B - Vt.3.8B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u8_x3(uint8_t* ptr, uint8x16x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.16B<br/>val.val[1] -&gt; Vt.2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST1 [Vt.16B - Vt.3.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u16_x3(uint16_t* ptr, uint16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4H<br/>val.val[1] -&gt; Vt.2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1 [Vt.4H - Vt.3.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u16_x3(uint16_t* ptr, uint16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.8H<br/>val.val[1] -&gt; Vt.2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1 [Vt.8H - Vt.3.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u32_x3(uint32_t* ptr, uint32x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.2S<br/>val.val[1] -&gt; Vt.2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST1 [Vt.2S - Vt.3.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u32_x3(uint32_t* ptr, uint32x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4S<br/>val.val[1] -&gt; Vt.2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST1 [Vt.4S - Vt.3.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_f16_x3(float16_t* ptr, float16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4H<br/>val.val[1] -&gt; Vt.2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1 [Vt.4H - Vt.3.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/121/Page/121",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/121/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 121,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/121/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 121,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/121/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1q_s16_x3(int16_t* ptr, int16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.8H<br/>val.val[1] -&gt; Vt.2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1 [Vt.8H - Vt.3.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_s32_x3(int32_t* ptr, int32x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.2S<br/>val.val[1] -&gt; Vt.2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST1 [Vt.2S - Vt.3.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s32_x3(int32_t* ptr, int32x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4S<br/>val.val[1] -&gt; Vt.2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST1 [Vt.4S - Vt.3.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u8_x3(uint8_t* ptr, uint8x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.8B<br/>val.val[1] -&gt; Vt.2.8B<br/>val.val[0] -&gt; Vt.8B</td><td>ST1 [Vt.8B - Vt.3.8B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u8_x3(uint8_t* ptr, uint8x16x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.16B<br/>val.val[1] -&gt; Vt.2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST1 [Vt.16B - Vt.3.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u16_x3(uint16_t* ptr, uint16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4H<br/>val.val[1] -&gt; Vt.2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1 [Vt.4H - Vt.3.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u16_x3(uint16_t* ptr, uint16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.8H<br/>val.val[1] -&gt; Vt.2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1 [Vt.8H - Vt.3.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u32_x3(uint32_t* ptr, uint32x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.2S<br/>val.val[1] -&gt; Vt.2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST1 [Vt.2S - Vt.3.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u32_x3(uint32_t* ptr, uint32x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4S<br/>val.val[1] -&gt; Vt.2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST1 [Vt.4S - Vt.3.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_f16_x3(float16_t* ptr, float16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt.3.4H<br/>val.val[1] -&gt; Vt.2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1 [Vt.4H - Vt.3.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 121,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1271.0
            ],
            [
              153.0,
              1271.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1271.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/121/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 121,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/121/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 121,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1q_f16_x3(float16_t * ptr, float16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1 [Vt.8H - Vt3.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_f32_x3(float32_t * ptr, float32x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST1 [Vt.2S - Vt3.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_f32_x3(float32_t * ptr, float32x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST1 [Vt.4S - Vt3.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p8_x3(poly8_t * ptr, poly8x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt.8B</td><td>ST1 [Vt.8B - Vt3.8B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p8_x3(poly8_t * ptr, poly8x16x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST1 [Vt.16B - Vt3.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p16_x3(poly16_t * ptr, poly16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1 [Vt.4H - Vt3.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p16_x3(poly16_t * ptr, poly16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1 [Vt.8H - Vt3.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_s64_x3(int64_t * ptr, int64x1x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D</td><td>ST1 [Vt.1D - Vt3.1D].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u64_x3(uint64_t * ptr, uint64x1x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D</td><td>ST1 [Vt.1D - Vt3.1D].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p64_x3(poly64_t * ptr, poly64x1x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D</td><td>ST1 [Vt.1D - Vt3.1D].[Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/122/Page/122",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/122/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 122,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/122/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 122,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/122/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1q_f16_x3(float16_t * ptr, float16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1 [Vt.8H - Vt3.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_f32_x3(float32_t * ptr, float32x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST1 [Vt.2S - Vt3.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_f32_x3(float32_t * ptr, float32x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST1 [Vt.4S - Vt3.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p8_x3(poly8_t * ptr, poly8x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt.8B</td><td>ST1 [Vt.8B - Vt3.8B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p8_x3(poly8_t * ptr, poly8x16x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST1 [Vt.16B - Vt3.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p16_x3(poly16_t * ptr, poly16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1 [Vt.4H - Vt3.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p16_x3(poly16_t * ptr, poly16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1 [Vt.8H - Vt3.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_s64_x3(int64_t * ptr, int64x1x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D</td><td>ST1 [Vt.1D - Vt3.1D].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u64_x3(uint64_t * ptr, uint64x1x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D</td><td>ST1 [Vt.1D - Vt3.1D].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p64_x3(poly64_t * ptr, poly64x1x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt.1D</td><td>ST1 [Vt.1D - Vt3.1D].[Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
          "page": 122,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1271.0
            ],
            [
              153.0,
              1271.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1271.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/122/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 122,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1375.0
            ],
            [
              303.0,
              1375.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/122/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 122,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              639.0,
              1375.0
            ],
            [
              639.0,
              1395.0
            ],
            [
              505.0,
              1395.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            639.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/122/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 122,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1q_s64_x3(int64_t* ptr, int64x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt2D</td><td>ST1{Vt.2D - Vt3.2D}[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u64_x3(uint64_t* ptr, uint64x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt2D</td><td>ST1{Vt.2D - Vt3.2D}[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p64_x3(poly64_t* ptr, poly64x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt2D</td><td>ST1{Vt.2D - Vt3.2D}[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_f64_x3(float64_t* ptr, float64x1x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt1D</td><td>ST1{Vt.1D - Vt3.1D}[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1q_f64_x3(float64_t* ptr, float64x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt2D</td><td>ST1{Vt.2D - Vt3.2D}[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1_s8_x4(int8_t* ptr, int8x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8B<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt8B</td><td>ST1{Vt.8B - Vt4.8B}[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s8_x4(int8_t* ptr, int8x16x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt16B</td><td>ST1{Vt.16B - Vt4.16B}[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_s16_x4(int16_t* ptr, int16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt4H</td><td>ST1{Vt.4H - Vt4.4H}[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s16_x4(int16_t* ptr, int16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt8H</td><td>ST1{Vt.8H - Vt4.8H}[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/123/Page/123",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/123/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 123,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/123/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 123,
          "polygon": [
            [
              893.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              893.0,
              59.0
            ]
          ],
          "bbox": [
            893.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/123/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1q_s64_x3(int64_t* ptr, int64x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt2D</td><td>ST1{Vt.2D - Vt3.2D}[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u64_x3(uint64_t* ptr, uint64x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt2D</td><td>ST1{Vt.2D - Vt3.2D}[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p64_x3(poly64_t* ptr, poly64x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt2D</td><td>ST1{Vt.2D - Vt3.2D}[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_f64_x3(float64_t* ptr, float64x1x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt1D</td><td>ST1{Vt.1D - Vt3.1D}[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1q_f64_x3(float64_t* ptr, float64x2x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt2D</td><td>ST1{Vt.2D - Vt3.2D}[Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1_s8_x4(int8_t* ptr, int8x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8B<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt8B</td><td>ST1{Vt.8B - Vt4.8B}[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s8_x4(int8_t* ptr, int8x16x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt16B</td><td>ST1{Vt.16B - Vt4.16B}[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_s16_x4(int16_t* ptr, int16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt4H</td><td>ST1{Vt.4H - Vt4.4H}[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s16_x4(int16_t* ptr, int16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt8H</td><td>ST1{Vt.8H - Vt4.8H}[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 123,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1286.0
            ],
            [
              153.0,
              1286.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1286.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/123/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 123,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              841.0,
              1352.0
            ],
            [
              841.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            841.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/123/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 123,
          "polygon": [
            [
              865.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              865.0,
              1416.0
            ]
          ],
          "bbox": [
            865.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1_s32_x4(int32_t * ptr, int32x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST1 [Vt.2S - Vt4.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s32_x4(int32_t * ptr, int32x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST1 [Vt.4S - Vt4.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u8_x4(uint8_t * ptr, uint8x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8B<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt.8B</td><td>ST1 [Vt.8B - Vt4.8B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u8_x4(uint8_t * ptr, uint8x16x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST1 [Vt.16B - Vt4.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u16_x4(uint16_t * ptr, uint16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1 [Vt.4H - Vt4.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u16_x4(uint16_t * ptr, uint16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1 [Vt.8H - Vt4.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u32_x4(uint32_t * ptr, uint32x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST1 [Vt.2S - Vt4.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u32_x4(uint32_t * ptr, uint32x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST1 [Vt.4S - Vt4.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/124/Page/124",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/124/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 124,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/124/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 124,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/124/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1_s32_x4(int32_t * ptr, int32x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST1 [Vt.2S - Vt4.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_s32_x4(int32_t * ptr, int32x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST1 [Vt.4S - Vt4.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u8_x4(uint8_t * ptr, uint8x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8B<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt.8B</td><td>ST1 [Vt.8B - Vt4.8B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u8_x4(uint8_t * ptr, uint8x16x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST1 [Vt.16B - Vt4.16B].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u16_x4(uint16_t * ptr, uint16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1 [Vt.4H - Vt4.4H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u16_x4(uint16_t * ptr, uint16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1 [Vt.8H - Vt4.8H].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u32_x4(uint32_t * ptr, uint32x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST1 [Vt.2S - Vt4.2S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u32_x4(uint32_t * ptr, uint32x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST1 [Vt.4S - Vt4.4S].[Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 124,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1300.0
            ],
            [
              153.0,
              1300.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1300.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/124/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 124,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              841.0,
              1352.0
            ],
            [
              841.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            841.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/124/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 124,
          "polygon": [
            [
              864.0,
              1392.0
            ],
            [
              990.0,
              1392.0
            ],
            [
              990.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1392.0,
            990.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1_f16_x4(float16_t * ptr, float16x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.H<br/>val.val[2] -&gt; Vt3.H<br/>val.val[1] -&gt; Vt2.H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1[Vt.4H - Vt4.H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_f16_x4(float16_t * ptr, float16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.BH<br/>val.val[2] -&gt; Vt3.BH<br/>val.val[1] -&gt; Vt2.BH<br/>val.val[0] -&gt; Vt.8H</td><td>ST1[Vt.8H - Vt4.8H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_f32_x4(float32_t * ptr, float32x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST1[Vt.2S - Vt4.2S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_f32_x4(float32_t * ptr, float32x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST1[Vt.4S - Vt4.4S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p8_x4(poly8_t * ptr, poly8x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8B<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt.8B</td><td>ST1[Vt.8B - Vt4.8B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p8_x4(poly8_t * ptr, poly8x16x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST1[Vt.16B - Vt4.16B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p16_x4(poly16_t * ptr, poly16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1[Vt.4H - Vt4.4H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p16_x4(poly16_t * ptr, poly16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1[Vt.8H - Vt4.8H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/125/Page/125",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/125/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 125,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/125/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 125,
          "polygon": [
            [
              893.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              893.0,
              59.0
            ]
          ],
          "bbox": [
            893.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/125/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1_f16_x4(float16_t * ptr, float16x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.H<br/>val.val[2] -&gt; Vt3.H<br/>val.val[1] -&gt; Vt2.H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1[Vt.4H - Vt4.H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_f16_x4(float16_t * ptr, float16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.BH<br/>val.val[2] -&gt; Vt3.BH<br/>val.val[1] -&gt; Vt2.BH<br/>val.val[0] -&gt; Vt.8H</td><td>ST1[Vt.8H - Vt4.8H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_f32_x4(float32_t * ptr, float32x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2S<br/>val.val[2] -&gt; Vt3.2S<br/>val.val[1] -&gt; Vt2.2S<br/>val.val[0] -&gt; Vt.2S</td><td>ST1[Vt.2S - Vt4.2S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_f32_x4(float32_t * ptr, float32x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4S<br/>val.val[2] -&gt; Vt3.4S<br/>val.val[1] -&gt; Vt2.4S<br/>val.val[0] -&gt; Vt.4S</td><td>ST1[Vt.4S - Vt4.4S][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p8_x4(poly8_t * ptr, poly8x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8B<br/>val.val[2] -&gt; Vt3.8B<br/>val.val[1] -&gt; Vt2.8B<br/>val.val[0] -&gt; Vt.8B</td><td>ST1[Vt.8B - Vt4.8B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p8_x4(poly8_t * ptr, poly8x16x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.16B<br/>val.val[2] -&gt; Vt3.16B<br/>val.val[1] -&gt; Vt2.16B<br/>val.val[0] -&gt; Vt.16B</td><td>ST1[Vt.16B - Vt4.16B][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p16_x4(poly16_t * ptr, poly16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1[Vt.4H - Vt4.4H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p16_x4(poly16_t * ptr, poly16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1[Vt.8H - Vt4.8H][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 125,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1300.0
            ],
            [
              153.0,
              1300.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1300.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/125/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 125,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              841.0,
              1352.0
            ],
            [
              841.0,
              1375.0
            ],
            [
              303.0,
              1375.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            841.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/125/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 125,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              639.0,
              1375.0
            ],
            [
              639.0,
              1395.0
            ],
            [
              505.0,
              1395.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            639.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/125/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 125,
          "polygon": [
            [
              865.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              865.0,
              1416.0
            ]
          ],
          "bbox": [
            865.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1_s64_x4(int64_t * ptr, int64x1x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt1.1D</td><td>ST1[Vt.1D - Vt4.1D][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u64_x4(uint64_t * ptr, uint64x1x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt1.1D</td><td>ST1[Vt.1D - Vt4.1D][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p64_x4(poly64_t * ptr, poly64x1x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt1.1D</td><td>ST1[Vt.1D - Vt4.1D][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_s64_x4(int64_t * ptr, int64x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt1.2D</td><td>ST1[Vt.2D - Vt4.2D][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u64_x4(uint64_t * ptr, uint64x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt1.2D</td><td>ST1[Vt.2D - Vt4.2D][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p64_x4(poly64_t * ptr, poly64x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt1.2D</td><td>ST1[Vt.2D - Vt4.2D][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_f64_x4(float64_t * ptr, float64x1x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt1.1D</td><td>ST1[Vt.1D - Vt4.1D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1q_f64_x4(float64_t * ptr, float64x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt1.2D</td><td>ST1[Vt.2D - Vt4.2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/126/Page/126",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/126/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 126,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/126/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 126,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/126/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst1_s64_x4(int64_t * ptr, int64x1x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt1.1D</td><td>ST1[Vt.1D - Vt4.1D][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_u64_x4(uint64_t * ptr, uint64x1x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt1.1D</td><td>ST1[Vt.1D - Vt4.1D][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1_p64_x4(poly64_t * ptr, poly64x1x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt1.1D</td><td>ST1[Vt.1D - Vt4.1D][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_s64_x4(int64_t * ptr, int64x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt1.2D</td><td>ST1[Vt.2D - Vt4.2D][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_u64_x4(uint64_t * ptr, uint64x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt1.2D</td><td>ST1[Vt.2D - Vt4.2D][Xn]</td><td>void -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>void vst1q_p64_x4(poly64_t * ptr, poly64x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt1.2D</td><td>ST1[Vt.2D - Vt4.2D][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_f64_x4(float64_t * ptr, float64x1x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.1D<br/>val.val[2] -&gt; Vt3.1D<br/>val.val[1] -&gt; Vt2.1D<br/>val.val[0] -&gt; Vt1.1D</td><td>ST1[Vt.1D - Vt4.1D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr><tr><td>void vst1q_f64_x4(float64_t * ptr, float64x2x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.2D<br/>val.val[2] -&gt; Vt3.2D<br/>val.val[1] -&gt; Vt2.2D<br/>val.val[0] -&gt; Vt1.2D</td><td>ST1[Vt.2D - Vt4.2D][Xn]</td><td>void -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 126,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1300.0
            ],
            [
              153.0,
              1300.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1300.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/126/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 126,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              304.0,
              1395.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/126/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 126,
          "polygon": [
            [
              864.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x8x2_t vld1_s8_x2(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8B - Vt.2.8B][Xn]</td><td>Vt.2.8B -&gt; result[val][1]<br/>Vt.8B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x2_t vld1q_s8_x2(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.16B - Vt.2.16B][Xn]</td><td>Vt.2.16B -&gt; result[val][1]<br/>Vt.16B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x2_t vld1_s16_x2(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt.2.4H][Xn]</td><td>Vt.2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x2_t vld1q_s16_x2(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt.2.8H][Xn]</td><td>Vt.2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x2_t vld1_s32_x2(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2S - Vt.2.2S][Xn]</td><td>Vt.2.2S -&gt; result[val][1]<br/>Vt.2S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x2_t vld1q_s32_x2(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4S - Vt.2.4S][Xn]</td><td>Vt.2.4S -&gt; result[val][1]<br/>Vt.4S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x2_t vld1_u8_x2(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8B - Vt.2.8B][Xn]</td><td>Vt.2.8B -&gt; result[val][1]<br/>Vt.8B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x2_t vld1q_u8_x2(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.16B - Vt.2.16B][Xn]</td><td>Vt.2.16B -&gt; result[val][1]<br/>Vt.16B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x2_t vld1_u16_x2(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt.2.4H][Xn]</td><td>Vt.2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x2_t vld1q_u16_x2(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt.2.8H][Xn]</td><td>Vt.2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x2_t vld1_u32_x2(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2S - Vt.2.2S][Xn]</td><td>Vt.2.2S -&gt; result[val][1]<br/>Vt.2S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x2_t vld1q_u32_x2(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4S - Vt.2.4S][Xn]</td><td>Vt.2.4S -&gt; result[val][1]<br/>Vt.4S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x2_t vld1_f16_x2(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt.2.4H][Xn]</td><td>Vt.2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x2_t vld1q_f16_x2(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt.2.8H][Xn]</td><td>Vt.2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x2_t vld1_f32_x2(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2S - Vt.2.2S][Xn]</td><td>Vt.2.2S -&gt; result[val][1]<br/>Vt.2S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x2_t vld1q_f32_x2(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4S - Vt.2.4S][Xn]</td><td>Vt.2.4S -&gt; result[val][1]<br/>Vt.4S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x2_t vld1_p8_x2(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8B - Vt.2.8B][Xn]</td><td>Vt.2.8B -&gt; result[val][1]<br/>Vt.8B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x2_t vld1q_p8_x2(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.16B - Vt.2.16B][Xn]</td><td>Vt.2.16B -&gt; result[val][1]<br/>Vt.16B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/127/Page/127",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/127/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 127,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/127/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 127,
          "polygon": [
            [
              891.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/127/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x8x2_t vld1_s8_x2(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8B - Vt.2.8B][Xn]</td><td>Vt.2.8B -&gt; result[val][1]<br/>Vt.8B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x2_t vld1q_s8_x2(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.16B - Vt.2.16B][Xn]</td><td>Vt.2.16B -&gt; result[val][1]<br/>Vt.16B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x2_t vld1_s16_x2(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt.2.4H][Xn]</td><td>Vt.2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x2_t vld1q_s16_x2(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt.2.8H][Xn]</td><td>Vt.2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x2_t vld1_s32_x2(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2S - Vt.2.2S][Xn]</td><td>Vt.2.2S -&gt; result[val][1]<br/>Vt.2S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x2_t vld1q_s32_x2(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4S - Vt.2.4S][Xn]</td><td>Vt.2.4S -&gt; result[val][1]<br/>Vt.4S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x2_t vld1_u8_x2(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8B - Vt.2.8B][Xn]</td><td>Vt.2.8B -&gt; result[val][1]<br/>Vt.8B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x2_t vld1q_u8_x2(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.16B - Vt.2.16B][Xn]</td><td>Vt.2.16B -&gt; result[val][1]<br/>Vt.16B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x2_t vld1_u16_x2(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt.2.4H][Xn]</td><td>Vt.2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x2_t vld1q_u16_x2(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt.2.8H][Xn]</td><td>Vt.2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x2_t vld1_u32_x2(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2S - Vt.2.2S][Xn]</td><td>Vt.2.2S -&gt; result[val][1]<br/>Vt.2S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x2_t vld1q_u32_x2(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4S - Vt.2.4S][Xn]</td><td>Vt.2.4S -&gt; result[val][1]<br/>Vt.4S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x2_t vld1_f16_x2(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt.2.4H][Xn]</td><td>Vt.2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x2_t vld1q_f16_x2(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt.2.8H][Xn]</td><td>Vt.2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x2_t vld1_f32_x2(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2S - Vt.2.2S][Xn]</td><td>Vt.2.2S -&gt; result[val][1]<br/>Vt.2S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x2_t vld1q_f32_x2(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4S - Vt.2.4S][Xn]</td><td>Vt.2.4S -&gt; result[val][1]<br/>Vt.4S -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x2_t vld1_p8_x2(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8B - Vt.2.8B][Xn]</td><td>Vt.2.8B -&gt; result[val][1]<br/>Vt.8B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x2_t vld1q_p8_x2(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.16B - Vt.2.16B][Xn]</td><td>Vt.2.16B -&gt; result[val][1]<br/>Vt.16B -&gt; result[val][0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 127,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              995.0,
              111.0
            ],
            [
              995.0,
              1311.0
            ],
            [
              154.0,
              1311.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            995.0,
            1311.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/127/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 127,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              305.0,
              1395.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/127/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 127,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly16x4x2_t vld1_p16_x2(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt2.4H], [Xn]</td><td>Vt2.4H -&gt; result[val[1]<br/>Vt.4H -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x2_t vld1q_p16_x2(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt2.8H], [Xn]</td><td>Vt2.8H -&gt; result[val[1]<br/>Vt.8H -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>int64x1x2_t vld1_s64_x2(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt2.1D], [Xn]</td><td>Vt2.1D -&gt; result[val[1]<br/>Vt.1D -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x1x2_t vld1_u64_x2(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt2.1D], [Xn]</td><td>Vt2.1D -&gt; result[val[1]<br/>Vt.1D -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x1x2_t vld1_p64_x2(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt2.1D], [Xn]</td><td>Vt2.1D -&gt; result[val[1]<br/>Vt.1D -&gt; result[val[0]</td><td>A32/A64</td></tr><tr><td>int64x2x2_t vld1q_s64_x2(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt2.2D], [Xn]</td><td>Vt2.2D -&gt; result[val[1]<br/>Vt.2D -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x2x2_t vld1q_u64_x2(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt2.2D], [Xn]</td><td>Vt2.2D -&gt; result[val[1]<br/>Vt.2D -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x2x2_t vld1q_p64_x2(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt2.2D], [Xn]</td><td>Vt2.2D -&gt; result[val[1]<br/>Vt.2D -&gt; result[val[0]</td><td>A32/A64</td></tr><tr><td>float64x1x2_t vld1_f64_x2(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt2.1D], [Xn]</td><td>Vt2.1D -&gt; result[val[1]<br/>Vt.1D -&gt; result[val[0]</td><td>A64</td></tr><tr><td>float64x2x2_t vld1q_f64_x2(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt2.2D], [Xn]</td><td>Vt2.2D -&gt; result[val[1]<br/>Vt.2D -&gt; result[val[0]</td><td>A64</td></tr><tr><td>int8x8x3_t vld1_s8_x3(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8B - Vt3.8B], [Xn]</td><td>Vt3.8B -&gt; result[val[2]<br/>Vt2.8B -&gt; result[val[1]<br/>Vt.8B -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x3_t vld1q_s8_x3(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.16B - Vt3.16B], [Xn]</td><td>Vt3.16B -&gt; result[val[2]<br/>Vt2.16B -&gt; result[val[1]<br/>Vt.16B -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x3_t vld1_s16_x3(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt3.4H], [Xn]</td><td>Vt3.4H -&gt; result[val[2]<br/>Vt2.4H -&gt; result[val[1]<br/>Vt.4H -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x3_t vld1q_s16_x3(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt3.8H], [Xn]</td><td>Vt3.8H -&gt; result[val[2]<br/>Vt2.8H -&gt; result[val[1]<br/>Vt.8H -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x3_t vld1_s32_x3(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2S - Vt3.2S], [Xn]</td><td>Vt3.2S -&gt; result[val[2]<br/>Vt2.2S -&gt; result[val[1]<br/>Vt.2S -&gt; result[val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/128/Page/128",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/128/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 128,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/128/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 128,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/128/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly16x4x2_t vld1_p16_x2(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt2.4H], [Xn]</td><td>Vt2.4H -&gt; result[val[1]<br/>Vt.4H -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x2_t vld1q_p16_x2(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt2.8H], [Xn]</td><td>Vt2.8H -&gt; result[val[1]<br/>Vt.8H -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>int64x1x2_t vld1_s64_x2(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt2.1D], [Xn]</td><td>Vt2.1D -&gt; result[val[1]<br/>Vt.1D -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x1x2_t vld1_u64_x2(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt2.1D], [Xn]</td><td>Vt2.1D -&gt; result[val[1]<br/>Vt.1D -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x1x2_t vld1_p64_x2(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt2.1D], [Xn]</td><td>Vt2.1D -&gt; result[val[1]<br/>Vt.1D -&gt; result[val[0]</td><td>A32/A64</td></tr><tr><td>int64x2x2_t vld1q_s64_x2(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt2.2D], [Xn]</td><td>Vt2.2D -&gt; result[val[1]<br/>Vt.2D -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x2x2_t vld1q_u64_x2(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt2.2D], [Xn]</td><td>Vt2.2D -&gt; result[val[1]<br/>Vt.2D -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x2x2_t vld1q_p64_x2(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt2.2D], [Xn]</td><td>Vt2.2D -&gt; result[val[1]<br/>Vt.2D -&gt; result[val[0]</td><td>A32/A64</td></tr><tr><td>float64x1x2_t vld1_f64_x2(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt2.1D], [Xn]</td><td>Vt2.1D -&gt; result[val[1]<br/>Vt.1D -&gt; result[val[0]</td><td>A64</td></tr><tr><td>float64x2x2_t vld1q_f64_x2(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt2.2D], [Xn]</td><td>Vt2.2D -&gt; result[val[1]<br/>Vt.2D -&gt; result[val[0]</td><td>A64</td></tr><tr><td>int8x8x3_t vld1_s8_x3(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8B - Vt3.8B], [Xn]</td><td>Vt3.8B -&gt; result[val[2]<br/>Vt2.8B -&gt; result[val[1]<br/>Vt.8B -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>int8x16x3_t vld1q_s8_x3(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.16B - Vt3.16B], [Xn]</td><td>Vt3.16B -&gt; result[val[2]<br/>Vt2.16B -&gt; result[val[1]<br/>Vt.16B -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x3_t vld1_s16_x3(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt3.4H], [Xn]</td><td>Vt3.4H -&gt; result[val[2]<br/>Vt2.4H -&gt; result[val[1]<br/>Vt.4H -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x3_t vld1q_s16_x3(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt3.8H], [Xn]</td><td>Vt3.8H -&gt; result[val[2]<br/>Vt2.8H -&gt; result[val[1]<br/>Vt.8H -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x3_t vld1_s32_x3(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2S - Vt3.2S], [Xn]</td><td>Vt3.2S -&gt; result[val[2]<br/>Vt2.2S -&gt; result[val[1]<br/>Vt.2S -&gt; result[val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 128,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1274.0
            ],
            [
              154.0,
              1274.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1274.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/128/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 128,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1373.0
            ],
            [
              305.0,
              1373.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1373.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/128/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 128,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/128/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 128,
          "polygon": [
            [
              860.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4x3_t vld1q_s32_x3int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.4S-Vt.3.4S)[Xn]</td><td>Vt.3.4S -&gt; result.val[2]<br/>Vt.2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x3_t vld1_u8_x3uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.8B-Vt.3.8B)[Xn]</td><td>Vt.3.8B -&gt; result.val[2]<br/>Vt.2.8B -&gt; result.val[1]<br/>Vt.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x3_t vld1q_u8_x3uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.16B-Vt.3.16B)[Xn]</td><td>Vt.3.16B -&gt; result.val[2]<br/>Vt.2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x3_t vld1_u16_x3uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.4H-Vt.3.4H)[Xn]</td><td>Vt.3.4H -&gt; result.val[2]<br/>Vt.2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x3_t vld1q_u16_x3uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.8H-Vt.3.8H)[Xn]</td><td>Vt.3.8H -&gt; result.val[2]<br/>Vt.2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x3_t vld1q_x3uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.2S-Vt.3.2S)[Xn]</td><td>Vt.3.2S -&gt; result.val[2]<br/>Vt.2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x3_t vld1q_x32_x3uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.4S-Vt.3.4S)[Xn]</td><td>Vt.3.4S -&gt; result.val[2]<br/>Vt.2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x3_t vld1_f16_x3float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.4H-Vt.3.4H)[Xn]</td><td>Vt.3.4H -&gt; result.val[2]<br/>Vt.2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x3_t vld1q_f16_x3float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.8H-Vt.3.8H)[Xn]</td><td>Vt.3.8H -&gt; result.val[2]<br/>Vt.2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x3_t vld1_f32_x3float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.2S-Vt.3.2S)[Xn]</td><td>Vt.3.2S -&gt; result.val[2]<br/>Vt.2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x3_t vld1q_f32_x3float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.4S-Vt.3.4S)[Xn]</td><td>Vt.3.4S -&gt; result.val[2]<br/>Vt.2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x3_t vld1_p8_x3poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.8B-Vt.3.8B)[Xn]</td><td>Vt.3.8B -&gt; result.val[2]<br/>Vt.2.8B -&gt; result.val[1]<br/>Vt.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/129/Page/129",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/129/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 129,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/129/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 129,
          "polygon": [
            [
              635.0,
              26.0
            ],
            [
              688.0,
              26.0
            ],
            [
              688.0,
              42.0
            ],
            [
              635.0,
              42.0
            ]
          ],
          "bbox": [
            635.0,
            26.0,
            688.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/129/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4x3_t vld1q_s32_x3int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.4S-Vt.3.4S)[Xn]</td><td>Vt.3.4S -&gt; result.val[2]<br/>Vt.2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x3_t vld1_u8_x3uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.8B-Vt.3.8B)[Xn]</td><td>Vt.3.8B -&gt; result.val[2]<br/>Vt.2.8B -&gt; result.val[1]<br/>Vt.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x3_t vld1q_u8_x3uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.16B-Vt.3.16B)[Xn]</td><td>Vt.3.16B -&gt; result.val[2]<br/>Vt.2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x3_t vld1_u16_x3uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.4H-Vt.3.4H)[Xn]</td><td>Vt.3.4H -&gt; result.val[2]<br/>Vt.2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x3_t vld1q_u16_x3uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.8H-Vt.3.8H)[Xn]</td><td>Vt.3.8H -&gt; result.val[2]<br/>Vt.2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x3_t vld1q_x3uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.2S-Vt.3.2S)[Xn]</td><td>Vt.3.2S -&gt; result.val[2]<br/>Vt.2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x3_t vld1q_x32_x3uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.4S-Vt.3.4S)[Xn]</td><td>Vt.3.4S -&gt; result.val[2]<br/>Vt.2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x3_t vld1_f16_x3float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.4H-Vt.3.4H)[Xn]</td><td>Vt.3.4H -&gt; result.val[2]<br/>Vt.2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x3_t vld1q_f16_x3float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.8H-Vt.3.8H)[Xn]</td><td>Vt.3.8H -&gt; result.val[2]<br/>Vt.2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x3_t vld1_f32_x3float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.2S-Vt.3.2S)[Xn]</td><td>Vt.3.2S -&gt; result.val[2]<br/>Vt.2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x3_t vld1q_f32_x3float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.4S-Vt.3.4S)[Xn]</td><td>Vt.3.4S -&gt; result.val[2]<br/>Vt.2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x3_t vld1_p8_x3poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 (Vt.8B-Vt.3.8B)[Xn]</td><td>Vt.3.8B -&gt; result.val[2]<br/>Vt.2.8B -&gt; result.val[1]<br/>Vt.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 129,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              707.0,
              78.0
            ],
            [
              707.0,
              929.0
            ],
            [
              110.0,
              929.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            707.0,
            929.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/129/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 129,
          "polygon": [
            [
              216.0,
              960.0
            ],
            [
              597.0,
              960.0
            ],
            [
              597.0,
              976.0
            ],
            [
              216.0,
              976.0
            ]
          ],
          "bbox": [
            216.0,
            960.0,
            597.0,
            976.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/129/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 129,
          "polygon": [
            [
              359.0,
              976.0
            ],
            [
              454.0,
              976.0
            ],
            [
              454.0,
              992.0
            ],
            [
              359.0,
              992.0
            ]
          ],
          "bbox": [
            359.0,
            976.0,
            454.0,
            992.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/129/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 129,
          "polygon": [
            [
              616.0,
              990.0
            ],
            [
              704.0,
              990.0
            ],
            [
              704.0,
              1007.0
            ],
            [
              616.0,
              1007.0
            ]
          ],
          "bbox": [
            616.0,
            990.0,
            704.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x16x3_t vld1q_p8_x3(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.16B - Vt.3.16B][Xn]</td><td>Vt.3.16B -&gt; resultval[2]<br/>Vt.2.16B -&gt; resultval[1]<br/>Vt.1.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x3_t vld1_p16_x3(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt.3.4H][Xn]</td><td>Vt.3.4H -&gt; resultval[2]<br/>Vt.2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x3_t vld1q_p16_x3(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt.3.8H][Xn]</td><td>Vt.3.8H -&gt; resultval[2]<br/>Vt.2.8H -&gt; resultval[1]<br/>Vt.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int64x1x3_t vld1_s64_x3(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.3.1D][Xn]</td><td>Vt.3.1D -&gt; resultval[2]<br/>Vt.2.1D -&gt; resultval[1]<br/>Vt.1D -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x1x3_t vld1_u64_x3(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.3.1D][Xn]</td><td>Vt.3.1D -&gt; resultval[2]<br/>Vt.2.1D -&gt; resultval[1]<br/>Vt.1D -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x1x3_t vld1_p64_x3(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.3.1D][Xn]</td><td>Vt.3.1D -&gt; resultval[2]<br/>Vt.2.1D -&gt; resultval[1]<br/>Vt.1D -&gt; resultval[0]</td><td>A32/A64</td></tr><tr><td>int64x2x3_t vld1q_s64_x3(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt.3.2D][Xn]</td><td>Vt.3.2D -&gt; resultval[2]<br/>Vt.2.2D -&gt; resultval[1]<br/>Vt.2D -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x2x3_t vld1q_u64_x3(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt.3.2D][Xn]</td><td>Vt.3.2D -&gt; resultval[2]<br/>Vt.2.2D -&gt; resultval[1]<br/>Vt.2D -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x2x3_t vld1q_p64_x3(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt.3.2D][Xn]</td><td>Vt.3.2D -&gt; resultval[2]<br/>Vt.2.2D -&gt; resultval[1]<br/>Vt.2D -&gt; resultval[0]</td><td>A32/A64</td></tr><tr><td>float64x1x3_t vld1_f64_x3(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.3.1D][Xn]</td><td>Vt.3.1D -&gt; resultval[2]<br/>Vt.2.1D -&gt; resultval[1]<br/>Vt.1D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>float64x2x3_t vld1q_f64_x3(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt.3.2D][Xn]</td><td>Vt.3.2D -&gt; resultval[2]<br/>Vt.2.2D -&gt; resultval[1]<br/>Vt.2D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>int8x8x4_t vld1_s8_x4(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8B - Vt.4.8B][Xn]</td><td>Vt.4.8B -&gt; resultval[3]<br/>Vt.3.8B -&gt; resultval[2]<br/>Vt.2.8B -&gt; resultval[1]<br/>Vt.8B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/130/Page/130",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/130/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 130,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/130/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 130,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/130/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x16x3_t vld1q_p8_x3(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.16B - Vt.3.16B][Xn]</td><td>Vt.3.16B -&gt; resultval[2]<br/>Vt.2.16B -&gt; resultval[1]<br/>Vt.1.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x3_t vld1_p16_x3(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt.3.4H][Xn]</td><td>Vt.3.4H -&gt; resultval[2]<br/>Vt.2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x3_t vld1q_p16_x3(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt.3.8H][Xn]</td><td>Vt.3.8H -&gt; resultval[2]<br/>Vt.2.8H -&gt; resultval[1]<br/>Vt.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int64x1x3_t vld1_s64_x3(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.3.1D][Xn]</td><td>Vt.3.1D -&gt; resultval[2]<br/>Vt.2.1D -&gt; resultval[1]<br/>Vt.1D -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x1x3_t vld1_u64_x3(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.3.1D][Xn]</td><td>Vt.3.1D -&gt; resultval[2]<br/>Vt.2.1D -&gt; resultval[1]<br/>Vt.1D -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x1x3_t vld1_p64_x3(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.3.1D][Xn]</td><td>Vt.3.1D -&gt; resultval[2]<br/>Vt.2.1D -&gt; resultval[1]<br/>Vt.1D -&gt; resultval[0]</td><td>A32/A64</td></tr><tr><td>int64x2x3_t vld1q_s64_x3(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt.3.2D][Xn]</td><td>Vt.3.2D -&gt; resultval[2]<br/>Vt.2.2D -&gt; resultval[1]<br/>Vt.2D -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x2x3_t vld1q_u64_x3(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt.3.2D][Xn]</td><td>Vt.3.2D -&gt; resultval[2]<br/>Vt.2.2D -&gt; resultval[1]<br/>Vt.2D -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x2x3_t vld1q_p64_x3(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt.3.2D][Xn]</td><td>Vt.3.2D -&gt; resultval[2]<br/>Vt.2.2D -&gt; resultval[1]<br/>Vt.2D -&gt; resultval[0]</td><td>A32/A64</td></tr><tr><td>float64x1x3_t vld1_f64_x3(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt.3.1D][Xn]</td><td>Vt.3.1D -&gt; resultval[2]<br/>Vt.2.1D -&gt; resultval[1]<br/>Vt.1D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>float64x2x3_t vld1q_f64_x3(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt.3.2D][Xn]</td><td>Vt.3.2D -&gt; resultval[2]<br/>Vt.2.2D -&gt; resultval[1]<br/>Vt.2D -&gt; resultval[0]</td><td>A64</td></tr><tr><td>int8x8x4_t vld1_s8_x4(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8B - Vt.4.8B][Xn]</td><td>Vt.4.8B -&gt; resultval[3]<br/>Vt.3.8B -&gt; resultval[2]<br/>Vt.2.8B -&gt; resultval[1]<br/>Vt.8B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 130,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1336.0
            ],
            [
              153.0,
              1336.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1336.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/130/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 130,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/130/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 130,
          "polygon": [
            [
              864.0,
              1392.0
            ],
            [
              990.0,
              1392.0
            ],
            [
              990.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1392.0,
            990.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x16x4_t vld1q_s8_x4(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.16B - Vt4.16B][Xn]</td><td>Vt4.16B -&gt; resultval[3]<br/>Vt3.16B -&gt; resultval[2]<br/>Vt2.16B -&gt; resultval[1]<br/>Vt.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x4_t vld1_s16_x4(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt4.4H][Xn]</td><td>Vt4.4H -&gt; resultval[3]<br/>Vt3.4H -&gt; resultval[2]<br/>Vt2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x4_t vld1q_s16_x4(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt4.8H][Xn]</td><td>Vt4.8H -&gt; resultval[3]<br/>Vt3.8H -&gt; resultval[2]<br/>Vt2.8H -&gt; resultval[1]<br/>Vt.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x4_t vld1_s32_x4(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2S - Vt4.2S][Xn]</td><td>Vt4.2S -&gt; resultval[3]<br/>Vt3.2S -&gt; resultval[2]<br/>Vt2.2S -&gt; resultval[1]<br/>Vt.2S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x4_t vld1q_s32_x4(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4S - Vt4.4S][Xn]</td><td>Vt4.4S -&gt; resultval[3]<br/>Vt3.4S -&gt; resultval[2]<br/>Vt2.4S -&gt; resultval[1]<br/>Vt.4S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x4_t vld1_u8_x4(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8B - Vt4.8B][Xn]</td><td>Vt4.8B -&gt; resultval[3]<br/>Vt3.8B -&gt; resultval[2]<br/>Vt2.8B -&gt; resultval[1]<br/>Vt.8B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x4_t vld1q_u8_x4(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.16B - Vt4.16B][Xn]</td><td>Vt4.16B -&gt; resultval[3]<br/>Vt3.16B -&gt; resultval[2]<br/>Vt2.16B -&gt; resultval[1]<br/>Vt.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x4_t vld1_u16_x4(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt4.4H][Xn]</td><td>Vt4.4H -&gt; resultval[3]<br/>Vt3.4H -&gt; resultval[2]<br/>Vt2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x4_t vld1q_u16_x4(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt4.8H][Xn]</td><td>Vt4.8H -&gt; resultval[3]<br/>Vt3.8H -&gt; resultval[2]<br/>Vt2.8H -&gt; resultval[1]<br/>Vt.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/131/Page/131",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/131/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 131,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/131/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 131,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/131/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x16x4_t vld1q_s8_x4(int8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.16B - Vt4.16B][Xn]</td><td>Vt4.16B -&gt; resultval[3]<br/>Vt3.16B -&gt; resultval[2]<br/>Vt2.16B -&gt; resultval[1]<br/>Vt.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x4_t vld1_s16_x4(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt4.4H][Xn]</td><td>Vt4.4H -&gt; resultval[3]<br/>Vt3.4H -&gt; resultval[2]<br/>Vt2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x4_t vld1q_s16_x4(int16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt4.8H][Xn]</td><td>Vt4.8H -&gt; resultval[3]<br/>Vt3.8H -&gt; resultval[2]<br/>Vt2.8H -&gt; resultval[1]<br/>Vt.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x4_t vld1_s32_x4(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2S - Vt4.2S][Xn]</td><td>Vt4.2S -&gt; resultval[3]<br/>Vt3.2S -&gt; resultval[2]<br/>Vt2.2S -&gt; resultval[1]<br/>Vt.2S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x4_t vld1q_s32_x4(int32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4S - Vt4.4S][Xn]</td><td>Vt4.4S -&gt; resultval[3]<br/>Vt3.4S -&gt; resultval[2]<br/>Vt2.4S -&gt; resultval[1]<br/>Vt.4S -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x4_t vld1_u8_x4(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8B - Vt4.8B][Xn]</td><td>Vt4.8B -&gt; resultval[3]<br/>Vt3.8B -&gt; resultval[2]<br/>Vt2.8B -&gt; resultval[1]<br/>Vt.8B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x4_t vld1q_u8_x4(uint8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.16B - Vt4.16B][Xn]</td><td>Vt4.16B -&gt; resultval[3]<br/>Vt3.16B -&gt; resultval[2]<br/>Vt2.16B -&gt; resultval[1]<br/>Vt.16B -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x4_t vld1_u16_x4(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt4.4H][Xn]</td><td>Vt4.4H -&gt; resultval[3]<br/>Vt3.4H -&gt; resultval[2]<br/>Vt2.4H -&gt; resultval[1]<br/>Vt.4H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x4_t vld1q_u16_x4(uint16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt4.8H][Xn]</td><td>Vt4.8H -&gt; resultval[3]<br/>Vt3.8H -&gt; resultval[2]<br/>Vt2.8H -&gt; resultval[1]<br/>Vt.8H -&gt; resultval[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 131,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1302.0
            ],
            [
              153.0,
              1302.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1302.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/131/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 131,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              841.0,
              1352.0
            ],
            [
              841.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            841.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/131/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 131,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x2x4_t vld1_u32_x4(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2S - Vt.2S][Xn]</td><td>Vt.2S -&gt; result.val[3]<br/>Vt.3.2S -&gt; result.val[2]<br/>Vt.2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x4_t vld1q_u32_x4(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4S - Vt.4S][Xn]</td><td>Vt.4S -&gt; result.val[3]<br/>Vt.3.4S -&gt; result.val[2]<br/>Vt.2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x4_t vld1_f16_x4(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt.4H][Xn]</td><td>Vt.4H -&gt; result.val[3]<br/>Vt.3.4H -&gt; result.val[2]<br/>Vt.2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x4_t vld1q_f16_x4(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt.8H][Xn]</td><td>Vt.8H -&gt; result.val[3]<br/>Vt.3.8H -&gt; result.val[2]<br/>Vt.2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x4_t vld1_f32_x4(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2S - Vt.2S][Xn]</td><td>Vt.2S -&gt; result.val[3]<br/>Vt.3.2S -&gt; result.val[2]<br/>Vt.2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x4_t vld1q_f32_x4(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4S - Vt.4S][Xn]</td><td>Vt.4S -&gt; result.val[3]<br/>Vt.3.4S -&gt; result.val[2]<br/>Vt.2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x4_t vld1_p8_x4(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8B - Vt.8B][Xn]</td><td>Vt.8B -&gt; result.val[3]<br/>Vt.3.8B -&gt; result.val[2]<br/>Vt.2.8B -&gt; result.val[1]<br/>Vt.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x4_t vld1q_p8_x4(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.16B - Vt.16B][Xn]</td><td>Vt.16B -&gt; result.val[3]<br/>Vt.3.16B -&gt; result.val[2]<br/>Vt.2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x4_t vld1_p16_x4(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt.4H][Xn]</td><td>Vt.4H -&gt; result.val[3]<br/>Vt.3.4H -&gt; result.val[2]<br/>Vt.2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/132/Page/132",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/132/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 132,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/132/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 132,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/132/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x2x4_t vld1_u32_x4(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2S - Vt.2S][Xn]</td><td>Vt.2S -&gt; result.val[3]<br/>Vt.3.2S -&gt; result.val[2]<br/>Vt.2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x4_t vld1q_u32_x4(uint32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4S - Vt.4S][Xn]</td><td>Vt.4S -&gt; result.val[3]<br/>Vt.3.4S -&gt; result.val[2]<br/>Vt.2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x4_t vld1_f16_x4(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt.4H][Xn]</td><td>Vt.4H -&gt; result.val[3]<br/>Vt.3.4H -&gt; result.val[2]<br/>Vt.2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x4_t vld1q_f16_x4(float16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt.8H][Xn]</td><td>Vt.8H -&gt; result.val[3]<br/>Vt.3.8H -&gt; result.val[2]<br/>Vt.2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x4_t vld1_f32_x4(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2S - Vt.2S][Xn]</td><td>Vt.2S -&gt; result.val[3]<br/>Vt.3.2S -&gt; result.val[2]<br/>Vt.2.2S -&gt; result.val[1]<br/>Vt.2S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x4_t vld1q_f32_x4(float32_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4S - Vt.4S][Xn]</td><td>Vt.4S -&gt; result.val[3]<br/>Vt.3.4S -&gt; result.val[2]<br/>Vt.2.4S -&gt; result.val[1]<br/>Vt.4S -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x4_t vld1_p8_x4(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8B - Vt.8B][Xn]</td><td>Vt.8B -&gt; result.val[3]<br/>Vt.3.8B -&gt; result.val[2]<br/>Vt.2.8B -&gt; result.val[1]<br/>Vt.8B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x4_t vld1q_p8_x4(poly8_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.16B - Vt.16B][Xn]</td><td>Vt.16B -&gt; result.val[3]<br/>Vt.3.16B -&gt; result.val[2]<br/>Vt.2.16B -&gt; result.val[1]<br/>Vt.16B -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x4_t vld1_p16_x4(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt.4H][Xn]</td><td>Vt.4H -&gt; result.val[3]<br/>Vt.3.4H -&gt; result.val[2]<br/>Vt.2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 132,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1302.0
            ],
            [
              154.0,
              1302.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1302.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/132/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 132,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/132/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 132,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/132/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 132,
          "polygon": [
            [
              860.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly16x8x4_t vld1q_p16_x4(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt4.8H], [Xn]</td><td>Vt4.8H -&gt; result.val[3]<br/>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int64x1x4_t vld1_s64_x4(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt4.1D], [Xn]</td><td>Vt4.1D -&gt; result.val[3]<br/>Vt3.1D -&gt; result.val[2]<br/>Vt2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x1x4_t vld1_u64_x4(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt4.1D], [Xn]</td><td>Vt4.1D -&gt; result.val[3]<br/>Vt3.1D -&gt; result.val[2]<br/>Vt2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x1x4_t vld1_p64_x4(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt4.1D], [Xn]</td><td>Vt4.1D -&gt; result.val[3]<br/>Vt3.1D -&gt; result.val[2]<br/>Vt2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>int64x2x4_t vld1q_s64_x4(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt4.2D], [Xn]</td><td>Vt4.2D -&gt; result.val[3]<br/>Vt3.2D -&gt; result.val[2]<br/>Vt2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x2x4_t vld1q_u64_x4(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt4.2D], [Xn]</td><td>Vt4.2D -&gt; result.val[3]<br/>Vt3.2D -&gt; result.val[2]<br/>Vt2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x2x4_t vld1q_p64_x4(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt4.2D], [Xn]</td><td>Vt4.2D -&gt; result.val[3]<br/>Vt3.2D -&gt; result.val[2]<br/>Vt2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>float64x1x4_t vld1_f64_x4(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt4.1D], [Xn]</td><td>Vt4.1D -&gt; result.val[3]<br/>Vt3.1D -&gt; result.val[2]<br/>Vt2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>float64x2x4_t vld1q_f64_x4(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt4.2D], [Xn]</td><td>Vt4.2D -&gt; result.val[3]<br/>Vt3.2D -&gt; result.val[2]<br/>Vt2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>int8x8_t vpadd_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ADDP Vd.8B, Vn.8B, Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/133/Page/133",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/133/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 133,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/133/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 133,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/133/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly16x8x4_t vld1q_p16_x4(poly16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt4.8H], [Xn]</td><td>Vt4.8H -&gt; result.val[3]<br/>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>int64x1x4_t vld1_s64_x4(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt4.1D], [Xn]</td><td>Vt4.1D -&gt; result.val[3]<br/>Vt3.1D -&gt; result.val[2]<br/>Vt2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x1x4_t vld1_u64_x4(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt4.1D], [Xn]</td><td>Vt4.1D -&gt; result.val[3]<br/>Vt3.1D -&gt; result.val[2]<br/>Vt2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x1x4_t vld1_p64_x4(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt4.1D], [Xn]</td><td>Vt4.1D -&gt; result.val[3]<br/>Vt3.1D -&gt; result.val[2]<br/>Vt2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>int64x2x4_t vld1q_s64_x4(int64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt4.2D], [Xn]</td><td>Vt4.2D -&gt; result.val[3]<br/>Vt3.2D -&gt; result.val[2]<br/>Vt2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>uint64x2x4_t vld1q_u64_x4(uint64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt4.2D], [Xn]</td><td>Vt4.2D -&gt; result.val[3]<br/>Vt3.2D -&gt; result.val[2]<br/>Vt2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>v7/A32/A64</td></tr><tr><td>poly64x2x4_t vld1q_p64_x4(poly64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt4.2D], [Xn]</td><td>Vt4.2D -&gt; result.val[3]<br/>Vt3.2D -&gt; result.val[2]<br/>Vt2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>float64x1x4_t vld1_f64_x4(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.1D - Vt4.1D], [Xn]</td><td>Vt4.1D -&gt; result.val[3]<br/>Vt3.1D -&gt; result.val[2]<br/>Vt2.1D -&gt; result.val[1]<br/>Vt.1D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>float64x2x4_t vld1q_f64_x4(float64_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.2D - Vt4.2D], [Xn]</td><td>Vt4.2D -&gt; result.val[3]<br/>Vt3.2D -&gt; result.val[2]<br/>Vt2.2D -&gt; result.val[1]<br/>Vt.2D -&gt; result.val[0]</td><td>A64</td></tr><tr><td>int8x8_t vpadd_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ADDP Vd.8B, Vn.8B, Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 133,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1335.0
            ],
            [
              153.0,
              1335.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1335.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/133/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 133,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1375.0
            ],
            [
              303.0,
              1375.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/133/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 133,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              639.0,
              1375.0
            ],
            [
              639.0,
              1395.0
            ],
            [
              505.0,
              1395.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            639.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/133/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 133,
          "polygon": [
            [
              864.0,
              1392.0
            ],
            [
              990.0,
              1392.0
            ],
            [
              990.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1392.0,
            990.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x4_t vpadd_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ADDP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vpadd_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ADDP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vpadd_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ADDP Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vpadd_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ADDP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vpadd_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ADDP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vpadd_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FADDP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vpaddq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ADDP Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vpaddq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ADDP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vpaddq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ADDP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vpaddq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ADDP Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vpaddq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ADDP Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vpaddq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ADDP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vpaddq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ADDP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vpaddq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ADDP Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vpaddq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FADDP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vpaddq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FADDP Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vpaddl_s8(int8x8_t a)</td><td>a -&gt; Vn.8B</td><td>SADDLP Vd.4H,Vn.8B</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vpaddlq_s8(int8x16_t a)</td><td>a -&gt; Vn.16B</td><td>SADDLP Vd.8H,Vn.16B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vpaddl_s16(int16x4_t a)</td><td>a -&gt; Vn.4H</td><td>SADDLP Vd.2S,Vn.4H</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vpaddlq_s16(int16x8_t a)</td><td>a -&gt; Vn.8H</td><td>SADDLP Vd.4S,Vn.8H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vpaddl_s32(int32x2_t a)</td><td>a -&gt; Vn.2D</td><td>SADDLP Vd.1D,Vn.2D</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x4_t vpaddlq_s32(int32x4_t a)</td><td>a -&gt; Vn.4S</td><td>SADDLP Vd.2D,Vn.4S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vpaddl_u8(uint8x8_t a)</td><td>a -&gt; Vn.8B</td><td>UADDLP Vd.4H,Vn.8B</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vpaddlq_u8(uint8x16_t a)</td><td>a -&gt; Vn.16B</td><td>UADDLP Vd.8H,Vn.16B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vpaddl_u16(uint16x4_t a)</td><td>a -&gt; Vn.4H</td><td>UADDLP Vd.2S,Vn.4H</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vpaddlq_u16(uint16x8_t a)</td><td>a -&gt; Vn.8H</td><td>UADDLP Vd.4S,Vn.8H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vpaddl_u32(uint32x2_t a)</td><td>a -&gt; Vn.2D</td><td>UADDLP Vd.1D,Vn.2D</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x4_t vpaddlq_u32(uint32x4_t a)</td><td>a -&gt; Vn.4S</td><td>UADDLP Vd.2D,Vn.4S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vpaddl_s8(int16x4_t a, int8x8_t b)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.8B</td><td>SADALP Vd.4H,Vn.8B</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vpaddlq_s8(int16x8_t a, int8x16_t b)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.16B</td><td>SADALP Vd.8H,Vn.16B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vpaddl_s16(int32x2_t a, int16x4_t b)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.4H</td><td>SADALP Vd.2S,Vn.4H</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vpaddlq_s16(int32x4_t a, int16x8_t b)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H</td><td>SADALP Vd.4S,Vn.8H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vpaddl_s32(int64x2_t a, int32x4_t b)</td><td>a -&gt; Vd.1D<br/>b -&gt; Vn.2S</td><td>SADALP Vd.1D,Vn.2S</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x4_t vpaddlq_s32(int64x4_t a, int32x8_t b)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S</td><td>SADALP Vd.2D,Vn.4S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vpaddl_u8(uint16x4_t a, uint8x8_t b)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.8B</td><td>UADALP Vd.4H,Vn.8B</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vpaddlq_u8(uint16x8_t a, uint8x16_t b)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.16B</td><td>UADALP Vd.8H,Vn.16B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vpaddl_u16(uint32x2_t a, uint16x4_t b)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.4H</td><td>UADALP Vd.2S,Vn.4H</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vpaddlq_u16(uint32x4_t a, uint16x8_t b)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H</td><td>UADALP Vd.4S,Vn.8H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vpaddl_u32(uint64x2_t a, uint32x4_t b)</td><td>a -&gt; Vd.1D<br/>b -&gt; Vn.2S</td><td>UADALP Vd.1D,Vn.2S</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x4_t vpaddlq_u32(uint64x4_t a, uint32x8_t b)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S</td><td>UADALP Vd.2D,Vn.4S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vpmax_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SMAXP Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vpmax_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SMAXP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/134/Page/134",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/134/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 134,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/134/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 134,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/134/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x4_t vpadd_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ADDP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vpadd_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ADDP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vpadd_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ADDP Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vpadd_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ADDP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vpadd_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ADDP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vpadd_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FADDP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vpaddq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ADDP Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vpaddq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ADDP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vpaddq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ADDP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vpaddq_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ADDP Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vpaddq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ADDP Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vpaddq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ADDP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vpaddq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ADDP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vpaddq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ADDP Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vpaddq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FADDP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vpaddq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FADDP Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vpaddl_s8(int8x8_t a)</td><td>a -&gt; Vn.8B</td><td>SADDLP Vd.4H,Vn.8B</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vpaddlq_s8(int8x16_t a)</td><td>a -&gt; Vn.16B</td><td>SADDLP Vd.8H,Vn.16B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vpaddl_s16(int16x4_t a)</td><td>a -&gt; Vn.4H</td><td>SADDLP Vd.2S,Vn.4H</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vpaddlq_s16(int16x8_t a)</td><td>a -&gt; Vn.8H</td><td>SADDLP Vd.4S,Vn.8H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vpaddl_s32(int32x2_t a)</td><td>a -&gt; Vn.2D</td><td>SADDLP Vd.1D,Vn.2D</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x4_t vpaddlq_s32(int32x4_t a)</td><td>a -&gt; Vn.4S</td><td>SADDLP Vd.2D,Vn.4S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vpaddl_u8(uint8x8_t a)</td><td>a -&gt; Vn.8B</td><td>UADDLP Vd.4H,Vn.8B</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vpaddlq_u8(uint8x16_t a)</td><td>a -&gt; Vn.16B</td><td>UADDLP Vd.8H,Vn.16B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vpaddl_u16(uint16x4_t a)</td><td>a -&gt; Vn.4H</td><td>UADDLP Vd.2S,Vn.4H</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vpaddlq_u16(uint16x8_t a)</td><td>a -&gt; Vn.8H</td><td>UADDLP Vd.4S,Vn.8H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vpaddl_u32(uint32x2_t a)</td><td>a -&gt; Vn.2D</td><td>UADDLP Vd.1D,Vn.2D</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x4_t vpaddlq_u32(uint32x4_t a)</td><td>a -&gt; Vn.4S</td><td>UADDLP Vd.2D,Vn.4S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vpaddl_s8(int16x4_t a, int8x8_t b)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.8B</td><td>SADALP Vd.4H,Vn.8B</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vpaddlq_s8(int16x8_t a, int8x16_t b)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.16B</td><td>SADALP Vd.8H,Vn.16B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vpaddl_s16(int32x2_t a, int16x4_t b)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.4H</td><td>SADALP Vd.2S,Vn.4H</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vpaddlq_s16(int32x4_t a, int16x8_t b)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H</td><td>SADALP Vd.4S,Vn.8H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vpaddl_s32(int64x2_t a, int32x4_t b)</td><td>a -&gt; Vd.1D<br/>b -&gt; Vn.2S</td><td>SADALP Vd.1D,Vn.2S</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x4_t vpaddlq_s32(int64x4_t a, int32x8_t b)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S</td><td>SADALP Vd.2D,Vn.4S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vpaddl_u8(uint16x4_t a, uint8x8_t b)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.8B</td><td>UADALP Vd.4H,Vn.8B</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vpaddlq_u8(uint16x8_t a, uint8x16_t b)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.16B</td><td>UADALP Vd.8H,Vn.16B</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vpaddl_u16(uint32x2_t a, uint16x4_t b)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.4H</td><td>UADALP Vd.2S,Vn.4H</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vpaddlq_u16(uint32x4_t a, uint16x8_t b)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.8H</td><td>UADALP Vd.4S,Vn.8H</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vpaddl_u32(uint64x2_t a, uint32x4_t b)</td><td>a -&gt; Vd.1D<br/>b -&gt; Vn.2S</td><td>UADALP Vd.1D,Vn.2S</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x4_t vpaddlq_u32(uint64x4_t a, uint32x8_t b)</td><td>a -&gt; Vd.2D<br/>b -&gt; Vn.4S</td><td>UADALP Vd.2D,Vn.4S</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vpmax_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SMAXP Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vpmax_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SMAXP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 134,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1330.0
            ],
            [
              154.0,
              1330.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1330.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/134/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 134,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/134/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 134,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/134/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 134,
          "polygon": [
            [
              860.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1415.0
            ],
            [
              860.0,
              1415.0
            ]
          ],
          "bbox": [
            860.0,
            1392.0,
            988.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x2_t vpmax_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SMAXP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vpmax_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UMAXP Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vpmax_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UMAXP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vpmax_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UMAXP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vpmax_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMAXP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vpmaxq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SMAXP Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vpmaxq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SMAXP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vpmaxq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SMAXP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vpmaxq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UMAXP Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vpmaxq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UMAXP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vpmaxq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UMAXP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vpmaxq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMAXP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vpmaxq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMAXP Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vpminq_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SMINP Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vpminq_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SMINP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vpminq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SMINP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vpminq_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UMINP Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vpminq_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UMINP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vpminq_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UMINP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vpminq_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMINP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vpminq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SMINP Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vpminq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SMINP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vpminq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SMINP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vpminq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UMINP Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vpminq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UMINP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vpminq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UMINP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vpminq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMINP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vpminq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMINP Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vpmaxnm_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMAXNMP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vpmaxnmq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMAXNMP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vpmaxnmq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMAXNMP Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vpminnm_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMINNMP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vpminnmq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMINNMP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vpminnmq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMINNMP Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int64_t vppadd_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>ADDP Dd,Vn.2D</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vppadd_u64(uint64x2_t a)</td><td>a -&gt; Vn.2D</td><td>ADDP Dd,Vn.2D</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32_t vppadd_f32(float32x2_t a)</td><td>a -&gt; Vn.2S</td><td>FADDP Sd,Vn.2S</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vppadd_f64(float64x2_t a)</td><td>a -&gt; Vn.2D</td><td>FADDP Dd,Vn.2D</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32_t vpmaxs_f32(float32x2_t a)</td><td>a -&gt; Vn.2S</td><td>FMAXP Sd,Vn.2S</td><td>Sd -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/135/Page/135",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/135/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 135,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              381.0,
              38.0
            ],
            [
              381.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            381.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/135/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 135,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              964.0,
              38.0
            ],
            [
              964.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            964.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/135/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x2_t vpmax_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SMAXP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vpmax_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UMAXP Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vpmax_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UMAXP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vpmax_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UMAXP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vpmax_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMAXP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vpmaxq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SMAXP Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vpmaxq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SMAXP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vpmaxq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SMAXP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vpmaxq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UMAXP Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vpmaxq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UMAXP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vpmaxq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UMAXP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vpmaxq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMAXP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vpmaxq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMAXP Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vpminq_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SMINP Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vpminq_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>SMINP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vpminq_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>SMINP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vpminq_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UMINP Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vpminq_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UMINP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vpminq_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UMINP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vpminq_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMINP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vpminq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SMINP Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vpminq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>SMINP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vpminq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>SMINP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vpminq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UMINP Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vpminq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UMINP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vpminq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UMINP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vpminq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMINP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vpminq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMINP Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vpmaxnm_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMAXNMP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vpmaxnmq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMAXNMP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vpmaxnmq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMAXNMP Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vpminnm_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>FMINNMP Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vpminnmq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>FMINNMP Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vpminnmq_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>FMINNMP Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>int64_t vppadd_s64(int64x2_t a)</td><td>a -&gt; Vn.2D</td><td>ADDP Dd,Vn.2D</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>uint64_t vppadd_u64(uint64x2_t a)</td><td>a -&gt; Vn.2D</td><td>ADDP Dd,Vn.2D</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32_t vppadd_f32(float32x2_t a)</td><td>a -&gt; Vn.2S</td><td>FADDP Sd,Vn.2S</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vppadd_f64(float64x2_t a)</td><td>a -&gt; Vn.2D</td><td>FADDP Dd,Vn.2D</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32_t vpmaxs_f32(float32x2_t a)</td><td>a -&gt; Vn.2S</td><td>FMAXP Sd,Vn.2S</td><td>Sd -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 135,
          "polygon": [
            [
              156.0,
              112.0
            ],
            [
              989.0,
              112.0
            ],
            [
              989.0,
              1345.0
            ],
            [
              156.0,
              1345.0
            ]
          ],
          "bbox": [
            156.0,
            112.0,
            989.0,
            1345.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/135/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 135,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              836.0,
              1354.0
            ],
            [
              836.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            836.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/135/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 135,
          "polygon": [
            [
              507.0,
              1376.0
            ],
            [
              635.0,
              1376.0
            ],
            [
              635.0,
              1395.0
            ],
            [
              507.0,
              1395.0
            ]
          ],
          "bbox": [
            507.0,
            1376.0,
            635.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/135/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 135,
          "polygon": [
            [
              860.0,
              1395.0
            ],
            [
              986.0,
              1395.0
            ],
            [
              986.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1395.0,
            986.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64_t vpmaxqd_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FMAXP Dd,Vn,2D</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vpmins_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FMINP Sd,Vn,2S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vpminqd_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FMINP Dd,Vn,2D</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vpmaxnms_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FMAXNMP Sd,Vn,2S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vpmaxnqmd_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FMAXNMP Dd,Vn,2D</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vpminnms_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FMINNMP Sd,Vn,2S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vpminnqm_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FMINNMP Dd,Vn,2D</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int8_t vaddv_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>ADDV Bd,Vn,8B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>int8_t vaddvq_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>ADDV Bd,Vn,16B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vaddv_s16(int16x4_t a)</td><td>a-&gt;Vn,4H</td><td>ADDV Hd,Vn,4H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vaddvq_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>ADDV Hd,Vn,8H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vaddv_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>ADDP Vd,2S,Vn,2S,Vm,2S</td><td>Vd,S[0]-&gt;result</td><td>A64</td></tr><tr><td>int32_t vaddvq_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>ADDV Sd,Vn,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int64_t vaddvq_s64(int64x2_t a)</td><td>a-&gt;Vn,2D</td><td>ADDP Dd,Vn,2D</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint8_t vaddv_u8(uint8x8_t a)</td><td>a-&gt;Vn,8B</td><td>ADDV Bd,Vn,8B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>uint8_t vaddvq_u8(uint8x16_t a)</td><td>a-&gt;Vn,16B</td><td>ADDV Bd,Vn,16B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vaddv_u16(uint16x4_t a)</td><td>a-&gt;Vn,4H</td><td>ADDV Hd,Vn,4H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vaddvq_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>ADDV Hd,Vn,8H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vaddvq_u32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>ADDP Vd,2S,Vn,2S,Vm,2S</td><td>Vd,S[0]-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vaddvq_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>ADDV Sd,Vn,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vaddvq_u64(uint64x2_t a)</td><td>a-&gt;Vn,2D</td><td>ADDP Dd,Vn,2D</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vaddv_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FADDP Sd,Vn,2S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vaddvq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FADDP Vt,4S,Vn,4S,Vm,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vaddvq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FADDP Sd,Vn,2D</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vaddlv_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>SADDLV Hd,Vn,8B</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vaddlvq_s16(int16x16_t a)</td><td>a-&gt;Vn,16B</td><td>SADDLV Hd,Vn,16B</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vaddlv_s32(int32x2_t a)</td><td>a-&gt;Vn,4H</td><td>SADDLV Sd,Vn,4H</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vaddlvq_s32(int32x4_t a)</td><td>a-&gt;Vn,8H</td><td>SADDLV Sd,Vn,8H</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int64_t vaddlvq_s32(int32x4_t a)</td><td>a-&gt;Vn,2S</td><td>SADDLP Vd,1D,Vn,2S</td><td>Vd-&gt;result</td><td>A64</td></tr><tr><td>int64_t vaddlvq_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>SADDLV Dd,Vn,4S</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vaddlv_u16(uint16x8_t a)</td><td>a-&gt;Vn,8B</td><td>UADDLV Hd,Vn,8B</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vaddlvq_u16(uint16x16_t a)</td><td>a-&gt;Vn,16B</td><td>UADDLV Hd,Vn,16B</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vaddlvq_u32(uint32x2_t a)</td><td>a-&gt;Vn,4H</td><td>UADDLV Sd,Vn,4H</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vaddlvq_u32(uint32x4_t a)</td><td>a-&gt;Vn,8H</td><td>UADDLV Sd,Vn,8H</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vaddlvq_u32(uint32x4_t a)</td><td>a-&gt;Vn,2S</td><td>UADDLP Vd,1D,Vn,2S</td><td>Vd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vaddlvq_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>UADDLV Dd,Vn,4S</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int8_t vmavx_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>SMAXV Bd,Vn,8B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>int8_t vmavxq_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>SMAXV Bd,Vn,16B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vmavx_s16(int16x4_t a)</td><td>a-&gt;Vn,4H</td><td>SMAXV Hd,Vn,4H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vmavxq_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>SMAXV Hd,Vn,8H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vmavx_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>SMAXP Vd,2S,Vn,2S,Vm,2S</td><td>Vd,S[0]-&gt;result</td><td>A64</td></tr><tr><td>int32_t vmavxq_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>SMAXV Sd,Vn,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint8_t vmavx_u8(uint8x8_t a)</td><td>a-&gt;Vn,8B</td><td>UMAXV Bd,Vn,8B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>uint8_t vmavxq_u8(uint8x16_t a)</td><td>a-&gt;Vn,16B</td><td>UMAXV Bd,Vn,16B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vmavx_u16(uint16x4_t a)</td><td>a-&gt;Vn,4H</td><td>UMAXV Hd,Vn,4H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vmavxq_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>UMAXV Hd,Vn,8H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vmavxq_u32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>UMAXP Vd,2S,Vn,2S,Vm,2S</td><td>Vd,S[0]-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vmavxq_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>UMAXV Sd,Vn,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vmavx_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FMAXP Sd,Vn,2S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vmavxq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FMAXP Sd,Vn,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vmavxq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FMAXP Dd,Vn,2D</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int8_t vminv_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>SMINV Bd,Vn,8B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>int8_t vminvq_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>SMINV Bd,Vn,16B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vminv_s16(int16x4_t a)</td><td>a-&gt;Vn,4H</td><td>SMINV Hd,Vn,4H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vminvq_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>SMINV Hd,Vn,8H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vminv_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>SMINP Vd,2S,Vn,2S,Vm,2S</td><td>Vd,S[0]-&gt;result</td><td>A64</td></tr><tr><td>int32_t vminvq_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>SMINV Sd,Vn,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint8_t vminvq_u8(uint8x8_t a)</td><td>a-&gt;Vn,8B</td><td>UMINV Bd,Vn,8B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>uint8_t vminvq_u8(uint8x16_t a)</td><td>a-&gt;Vn,16B</td><td>UMINV Bd,Vn,16B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vminvq_u16(uint16x4_t a)</td><td>a-&gt;Vn,4H</td><td>UMINV Hd,Vn,4H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vminvq_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>UMINV Hd,Vn,8H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vminvq_u32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>UMINP Vd,2S,Vn,2S,Vm,2S</td><td>Vd,S[0]-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vminvq_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>UMINV Sd,Vn,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vminv_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FMINP Sd,Vn,2S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vminvq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FMINP Sd,Vn,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vminvq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FMINP Dd,Vn,2D</td><td>Dd-&gt;result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/136/Page/136",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/136/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 136,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/136/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 136,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/136/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64_t vpmaxqd_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FMAXP Dd,Vn,2D</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vpmins_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FMINP Sd,Vn,2S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vpminqd_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FMINP Dd,Vn,2D</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vpmaxnms_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FMAXNMP Sd,Vn,2S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vpmaxnqmd_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FMAXNMP Dd,Vn,2D</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vpminnms_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FMINNMP Sd,Vn,2S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vpminnqm_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FMINNMP Dd,Vn,2D</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int8_t vaddv_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>ADDV Bd,Vn,8B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>int8_t vaddvq_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>ADDV Bd,Vn,16B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vaddv_s16(int16x4_t a)</td><td>a-&gt;Vn,4H</td><td>ADDV Hd,Vn,4H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vaddvq_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>ADDV Hd,Vn,8H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vaddv_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>ADDP Vd,2S,Vn,2S,Vm,2S</td><td>Vd,S[0]-&gt;result</td><td>A64</td></tr><tr><td>int32_t vaddvq_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>ADDV Sd,Vn,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int64_t vaddvq_s64(int64x2_t a)</td><td>a-&gt;Vn,2D</td><td>ADDP Dd,Vn,2D</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint8_t vaddv_u8(uint8x8_t a)</td><td>a-&gt;Vn,8B</td><td>ADDV Bd,Vn,8B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>uint8_t vaddvq_u8(uint8x16_t a)</td><td>a-&gt;Vn,16B</td><td>ADDV Bd,Vn,16B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vaddv_u16(uint16x4_t a)</td><td>a-&gt;Vn,4H</td><td>ADDV Hd,Vn,4H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vaddvq_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>ADDV Hd,Vn,8H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vaddvq_u32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>ADDP Vd,2S,Vn,2S,Vm,2S</td><td>Vd,S[0]-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vaddvq_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>ADDV Sd,Vn,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vaddvq_u64(uint64x2_t a)</td><td>a-&gt;Vn,2D</td><td>ADDP Dd,Vn,2D</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vaddv_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FADDP Sd,Vn,2S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vaddvq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FADDP Vt,4S,Vn,4S,Vm,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vaddvq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FADDP Sd,Vn,2D</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vaddlv_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>SADDLV Hd,Vn,8B</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vaddlvq_s16(int16x16_t a)</td><td>a-&gt;Vn,16B</td><td>SADDLV Hd,Vn,16B</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vaddlv_s32(int32x2_t a)</td><td>a-&gt;Vn,4H</td><td>SADDLV Sd,Vn,4H</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vaddlvq_s32(int32x4_t a)</td><td>a-&gt;Vn,8H</td><td>SADDLV Sd,Vn,8H</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>int64_t vaddlvq_s32(int32x4_t a)</td><td>a-&gt;Vn,2S</td><td>SADDLP Vd,1D,Vn,2S</td><td>Vd-&gt;result</td><td>A64</td></tr><tr><td>int64_t vaddlvq_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>SADDLV Dd,Vn,4S</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vaddlv_u16(uint16x8_t a)</td><td>a-&gt;Vn,8B</td><td>UADDLV Hd,Vn,8B</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vaddlvq_u16(uint16x16_t a)</td><td>a-&gt;Vn,16B</td><td>UADDLV Hd,Vn,16B</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vaddlvq_u32(uint32x2_t a)</td><td>a-&gt;Vn,4H</td><td>UADDLV Sd,Vn,4H</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vaddlvq_u32(uint32x4_t a)</td><td>a-&gt;Vn,8H</td><td>UADDLV Sd,Vn,8H</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vaddlvq_u32(uint32x4_t a)</td><td>a-&gt;Vn,2S</td><td>UADDLP Vd,1D,Vn,2S</td><td>Vd-&gt;result</td><td>A64</td></tr><tr><td>uint64_t vaddlvq_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>UADDLV Dd,Vn,4S</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int8_t vmavx_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>SMAXV Bd,Vn,8B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>int8_t vmavxq_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>SMAXV Bd,Vn,16B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vmavx_s16(int16x4_t a)</td><td>a-&gt;Vn,4H</td><td>SMAXV Hd,Vn,4H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vmavxq_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>SMAXV Hd,Vn,8H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vmavx_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>SMAXP Vd,2S,Vn,2S,Vm,2S</td><td>Vd,S[0]-&gt;result</td><td>A64</td></tr><tr><td>int32_t vmavxq_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>SMAXV Sd,Vn,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint8_t vmavx_u8(uint8x8_t a)</td><td>a-&gt;Vn,8B</td><td>UMAXV Bd,Vn,8B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>uint8_t vmavxq_u8(uint8x16_t a)</td><td>a-&gt;Vn,16B</td><td>UMAXV Bd,Vn,16B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vmavx_u16(uint16x4_t a)</td><td>a-&gt;Vn,4H</td><td>UMAXV Hd,Vn,4H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vmavxq_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>UMAXV Hd,Vn,8H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vmavxq_u32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>UMAXP Vd,2S,Vn,2S,Vm,2S</td><td>Vd,S[0]-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vmavxq_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>UMAXV Sd,Vn,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vmavx_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FMAXP Sd,Vn,2S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vmavxq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FMAXP Sd,Vn,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vmavxq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FMAXP Dd,Vn,2D</td><td>Dd-&gt;result</td><td>A64</td></tr><tr><td>int8_t vminv_s8(int8x8_t a)</td><td>a-&gt;Vn,8B</td><td>SMINV Bd,Vn,8B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>int8_t vminvq_s8(int8x16_t a)</td><td>a-&gt;Vn,16B</td><td>SMINV Bd,Vn,16B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vminv_s16(int16x4_t a)</td><td>a-&gt;Vn,4H</td><td>SMINV Hd,Vn,4H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vminvq_s16(int16x8_t a)</td><td>a-&gt;Vn,8H</td><td>SMINV Hd,Vn,8H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vminv_s32(int32x2_t a)</td><td>a-&gt;Vn,2S</td><td>SMINP Vd,2S,Vn,2S,Vm,2S</td><td>Vd,S[0]-&gt;result</td><td>A64</td></tr><tr><td>int32_t vminvq_s32(int32x4_t a)</td><td>a-&gt;Vn,4S</td><td>SMINV Sd,Vn,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>uint8_t vminvq_u8(uint8x8_t a)</td><td>a-&gt;Vn,8B</td><td>UMINV Bd,Vn,8B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>uint8_t vminvq_u8(uint8x16_t a)</td><td>a-&gt;Vn,16B</td><td>UMINV Bd,Vn,16B</td><td>Bd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vminvq_u16(uint16x4_t a)</td><td>a-&gt;Vn,4H</td><td>UMINV Hd,Vn,4H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vminvq_u16(uint16x8_t a)</td><td>a-&gt;Vn,8H</td><td>UMINV Hd,Vn,8H</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vminvq_u32(uint32x2_t a)</td><td>a-&gt;Vn,2S</td><td>UMINP Vd,2S,Vn,2S,Vm,2S</td><td>Vd,S[0]-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vminvq_u32(uint32x4_t a)</td><td>a-&gt;Vn,4S</td><td>UMINV Sd,Vn,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vminv_f32(float32x2_t a)</td><td>a-&gt;Vn,2S</td><td>FMINP Sd,Vn,2S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float32_t vminvq_f32(float32x4_t a)</td><td>a-&gt;Vn,4S</td><td>FMINP Sd,Vn,4S</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float64_t vminvq_f64(float64x2_t a)</td><td>a-&gt;Vn,2D</td><td>FMINP Dd,Vn,2D</td><td>Dd-&gt;result</td><td>A64</td></tr></tbody></table>",
          "page": 136,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1337.0
            ],
            [
              154.0,
              1337.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1337.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/136/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 136,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/136/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 136,
          "polygon": [
            [
              506.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/136/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 136,
          "polygon": [
            [
              860.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32_t vmlmqd_f32(float32x4_t a)</td><td>a -&gt; Vn,4S</td><td>FMINM Sd,Vn,4S</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vmlmqd_f64(float64x2_t a)</td><td>a -&gt; Vn,2D</td><td>FMINM Dd,Vn,2D</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32_t vmnmmqd_f32(float32x2_t a)</td><td>a -&gt; Vn,2S</td><td>FMAXNM Mp,Vn,2S</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float32_t vmnmmqd_f32(float32x4_t a)</td><td>a -&gt; Vn,4S</td><td>FMAXNM Sd,Vn,4S</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vmnmmqd_f64(float64x2_t a)</td><td>a -&gt; Vn,2D</td><td>FMAXNM Dd,Vn,2D</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32_t vmnmmqd_f32(float32x2_t a)</td><td>a -&gt; Vn,2S</td><td>FMINMMP Sd,Vn,2S</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float32_t vmnmmqd_f32(float32x4_t a)</td><td>a -&gt; Vn,4S</td><td>FMINMMP Sd,Vn,4S</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vmnmmqd_f64(float64x2_t a)</td><td>a -&gt; Vn,2D</td><td>FMINMMP Dd,Vn,2D</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vextq_s8(int8x8_t a, int8x8_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 7</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#n</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vextq_s8(int8x16_t a, int8x16_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 15</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#n</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vextq_s16(int16x4_t a, int16x4_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;1)</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vextq_s16(int16x8_t a, int16x8_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 7</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#(n&lt;&lt;1)</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vextq_s32(int32x2_t a, int32x2_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 1</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;2)</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vextq_s32(int32x4_t a, int32x4_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#(n&lt;&lt;2)</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int64x1_t vextq_s64(int64x1_t a, int64x1_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 1</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;3)</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int64x2_t vextq_s64(int64x2_t a, int64x2_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#(n&lt;&lt;3)</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vextq_u8(uint8x8_t a, uint8x8_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 7</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#n</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x16_t vextq_u8(uint8x16_t a, uint8x16_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 15</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#n</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vextq_u16(uint16x4_t a, uint16x4_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;1)</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vextq_u16(uint16x8_t a, uint16x8_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 7</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#(n&lt;&lt;1)</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vextq_u32(uint32x2_t a, uint32x2_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 1</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;2)</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vextq_u32(uint32x4_t a, uint32x4_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#(n&lt;&lt;2)</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint64x1_t vextq_u64(uint64x1_t a, uint64x1_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 1</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;3)</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint64x2_t vextq_u64(uint64x2_t a, uint64x2_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#(n&lt;&lt;3)</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>poly64x1_t vextq_p64(poly64x1_t a, poly64x1_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 1</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;3)</td><td>Vd,BB -&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vextq_p64(poly64x2_t a, poly64x2_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#(n&lt;&lt;3)</td><td>Vd,16B -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vext_f32(float32x2_t a, float32x2_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 1</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;2)</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x4_t vextq_f32(float32x4_t a, float32x4_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#(n&lt;&lt;2)</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float64x1_t vext_f64(float64x1_t a, float64x1_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 1</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;3)</td><td>Vd,BB -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/137/Page/137",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/137/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 137,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              270.0,
              26.0
            ],
            [
              270.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            270.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/137/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 137,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              41.0
            ],
            [
              634.0,
              41.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            687.0,
            41.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/137/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32_t vmlmqd_f32(float32x4_t a)</td><td>a -&gt; Vn,4S</td><td>FMINM Sd,Vn,4S</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vmlmqd_f64(float64x2_t a)</td><td>a -&gt; Vn,2D</td><td>FMINM Dd,Vn,2D</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32_t vmnmmqd_f32(float32x2_t a)</td><td>a -&gt; Vn,2S</td><td>FMAXNM Mp,Vn,2S</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float32_t vmnmmqd_f32(float32x4_t a)</td><td>a -&gt; Vn,4S</td><td>FMAXNM Sd,Vn,4S</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vmnmmqd_f64(float64x2_t a)</td><td>a -&gt; Vn,2D</td><td>FMAXNM Dd,Vn,2D</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32_t vmnmmqd_f32(float32x2_t a)</td><td>a -&gt; Vn,2S</td><td>FMINMMP Sd,Vn,2S</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float32_t vmnmmqd_f32(float32x4_t a)</td><td>a -&gt; Vn,4S</td><td>FMINMMP Sd,Vn,4S</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>float64_t vmnmmqd_f64(float64x2_t a)</td><td>a -&gt; Vn,2D</td><td>FMINMMP Dd,Vn,2D</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vextq_s8(int8x8_t a, int8x8_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 7</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#n</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x16_t vextq_s8(int8x16_t a, int8x16_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 15</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#n</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x4_t vextq_s16(int16x4_t a, int16x4_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;1)</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int16x8_t vextq_s16(int16x8_t a, int16x8_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 7</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#(n&lt;&lt;1)</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x2_t vextq_s32(int32x2_t a, int32x2_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 1</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;2)</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int32x4_t vextq_s32(int32x4_t a, int32x4_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#(n&lt;&lt;2)</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int64x1_t vextq_s64(int64x1_t a, int64x1_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 1</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;3)</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int64x2_t vextq_s64(int64x2_t a, int64x2_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#(n&lt;&lt;3)</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vextq_u8(uint8x8_t a, uint8x8_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 7</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#n</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x16_t vextq_u8(uint8x16_t a, uint8x16_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 15</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#n</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x4_t vextq_u16(uint16x4_t a, uint16x4_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;1)</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint16x8_t vextq_u16(uint16x8_t a, uint16x8_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 7</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#(n&lt;&lt;1)</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x2_t vextq_u32(uint32x2_t a, uint32x2_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 1</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;2)</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint32x4_t vextq_u32(uint32x4_t a, uint32x4_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#(n&lt;&lt;2)</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint64x1_t vextq_u64(uint64x1_t a, uint64x1_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 1</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;3)</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint64x2_t vextq_u64(uint64x2_t a, uint64x2_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#(n&lt;&lt;3)</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>poly64x1_t vextq_p64(poly64x1_t a, poly64x1_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 1</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;3)</td><td>Vd,BB -&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vextq_p64(poly64x2_t a, poly64x2_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#(n&lt;&lt;3)</td><td>Vd,16B -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vext_f32(float32x2_t a, float32x2_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 1</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;2)</td><td>Vd,BB -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float32x4_t vextq_f32(float32x4_t a, float32x4_t b, const int n)</td><td>a -&gt; Vn,16B<br/>b -&gt; Vm,16B<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd,16B,Vn,16B,Vm,16B,#(n&lt;&lt;2)</td><td>Vd,16B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>float64x1_t vext_f64(float64x1_t a, float64x1_t b, const int n)</td><td>a -&gt; Vn,BB<br/>b -&gt; Vm,BB<br/>0 &lt;= n &lt;= 1</td><td>EXT Vd,BB,Vn,BB,Vm,BB,#(n&lt;&lt;3)</td><td>Vd,BB -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 137,
          "polygon": [
            [
              110.0,
              79.0
            ],
            [
              706.0,
              79.0
            ],
            [
              706.0,
              929.0
            ],
            [
              110.0,
              929.0
            ]
          ],
          "bbox": [
            110.0,
            79.0,
            706.0,
            929.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/137/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 137,
          "polygon": [
            [
              216.0,
              960.0
            ],
            [
              595.0,
              960.0
            ],
            [
              595.0,
              976.0
            ],
            [
              216.0,
              976.0
            ]
          ],
          "bbox": [
            216.0,
            960.0,
            595.0,
            976.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/137/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 137,
          "polygon": [
            [
              357.0,
              976.0
            ],
            [
              452.0,
              976.0
            ],
            [
              452.0,
              990.0
            ],
            [
              357.0,
              990.0
            ]
          ],
          "bbox": [
            357.0,
            976.0,
            452.0,
            990.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/137/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 137,
          "polygon": [
            [
              616.0,
              990.0
            ],
            [
              702.0,
              990.0
            ],
            [
              702.0,
              1006.0
            ],
            [
              616.0,
              1006.0
            ]
          ],
          "bbox": [
            616.0,
            990.0,
            702.0,
            1006.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x2_t vextq_f64(float64x2_t a, float64x2_t b, const int n)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B<br/>0 &lt;= n &lt;= 7</td><td>EXT Vd.16B.Vn.16B.Vm.16B.#(n&lt;3)</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vext_p8(poly8x8_t a, poly8x8_t b, const int n)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B<br/>0 &lt;= n &lt;= 7</td><td>EXT V0.8B.Vn.8B.Vm.8B.#n</td><td>V0.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vextq_p8(poly8x16_t a, poly8x16_t b, const int n)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B<br/>0 &lt;= n &lt;= 15</td><td>EXT Vd.16B.Vn.16B.Vm.16B.#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vext_p16(poly16x8_t a, poly16x8_t b, const int n)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B<br/>0 &lt;= n &lt;= 7</td><td>EXT V0.8B.Vn.8B.Vm.8B.#(n&lt;1)</td><td>V0.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vextq_p16(poly16x8_t a, poly16x8_t b, const int n)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B<br/>0 &lt;= n &lt;= 7</td><td>EXT Vd.16B.Vn.16B.Vm.16B.#(n&lt;1)</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vrevd_8(int8x8_t vec)</td><td>vec -&gt; Vn.8B</td><td>REVd Vd.8B.Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vrevd_8q_8q(int8x16_t vec)</td><td>Vn.16B</td><td>REVd Vd.16B.Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vrevd_4(int16x4_t vec)</td><td>vec -&gt; Vn.4H</td><td>REVd Vd.4H.Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vrevd_4q_4q(int16x8_t vec)</td><td>vec -&gt; Vn.8H</td><td>REVd Vd.8H.Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vrevd_4(int32x2_t vec)</td><td>vec -&gt; Vn.2S</td><td>REVd Vd.2S.Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vrevd_4q_4q(int32x4_t vec)</td><td>vec -&gt; Vn.4S</td><td>REVd Vd.4S.Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vrevd_8(uint8x8_t vec)</td><td>vec -&gt; Vn.8B</td><td>REVd Vd.8B.Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vrevd_8q_8q(uint8x16_t vec)</td><td>vec -&gt; Vn.16B</td><td>REVd Vd.16B.Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vrevd_4(uint16x4_t vec)</td><td>vec -&gt; Vn.4H</td><td>REVd Vd.4H.Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vrevd_4q_4q(uint16x8_t vec)</td><td>vec -&gt; Vn.8H</td><td>REVd Vd.8H.Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vrevd_4(uint32x2_t vec)</td><td>vec -&gt; Vn.2S</td><td>REVd Vd.2S.Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vrevd_4q_4q(uint32x4_t vec)</td><td>vec -&gt; Vn.4S</td><td>REVd Vd.4S.Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vrevd_8(poly8x8_t vec)</td><td>vec -&gt; Vn.8B</td><td>REVd Vd.8B.Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vrevd_8q_8q(poly8x16_t vec)</td><td>Vn.16B</td><td>REVd Vd.16B.Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vrevd_4(poly16x4_t vec)</td><td>vec -&gt; Vn.4H</td><td>REVd Vd.4H.Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vrevd_4q_4q(poly16x8_t vec)</td><td>vec -&gt; Vn.8H</td><td>REVd Vd.8H.Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vrev32_8(int8x8_t vec)</td><td>vec -&gt; Vn.8B</td><td>REV32 Vd.8B.Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vrev32_8q_8q(int8x16_t vec)</td><td>Vn.16B</td><td>REV32 Vd.16B.Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vrev32_4(int16x4_t vec)</td><td>vec -&gt; Vn.4H</td><td>REV32 Vd.4H.Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vrev32_4q_4q(int16x8_t vec)</td><td>vec -&gt; Vn.8H</td><td>REV32 Vd.8H.Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vrev32_2(int32x2_t vec)</td><td>vec -&gt; Vn.2S</td><td>REV32 Vd.2S.Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vrev32_4q_4q(int32x4_t vec)</td><td>vec -&gt; Vn.4S</td><td>REV32 Vd.4S.Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vrev32_8(uint8x8_t vec)</td><td>vec -&gt; Vn.8B</td><td>REV32 Vd.8B.Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vrev32_8q_8q(uint8x16_t vec)</td><td>Vn.16B</td><td>REV32 Vd.16B.Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vrev32_4(uint16x4_t vec)</td><td>vec -&gt; Vn.4H</td><td>REV32 Vd.4H.Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vrev32_4q_4q(uint16x8_t vec)</td><td>vec -&gt; Vn.8H</td><td>REV32 Vd.8H.Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vrev32_2(uint32x2_t vec)</td><td>vec -&gt; Vn.2S</td><td>REV32 Vd.2S.Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vrev32_4q_4q(uint32x4_t vec)</td><td>vec -&gt; Vn.4S</td><td>REV32 Vd.4S.Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vrev32_8(poly8x8_t vec)</td><td>vec -&gt; Vn.8B</td><td>REV32 Vd.8B.Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vrev32_8q_8q(poly8x16_t vec)</td><td>Vn.16B</td><td>REV32 Vd.16B.Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vrev32_4(poly16x4_t vec)</td><td>vec -&gt; Vn.4H</td><td>REV32 Vd.4H.Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vrev32_4q_4q(poly16x8_t vec)</td><td>vec -&gt; Vn.8H</td><td>REV32 Vd.8H.Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vextv_8(int8x8_t vec)</td><td>vec -&gt; Vn.8B</td><td>EXT Vd.8B.Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vextv_16_8(int8x16_t vec)</td><td>vec -&gt; Vn.16B</td><td>EXT Vd.16B.Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vextq_16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP1 Vd.4H.Vn.4H.Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vextq_16_16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP1 Vd.8H.Vn.8H.Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vextq_16_16(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP1 Vd.2S.Vn.2S.Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vextq_16_16(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP1 Vd.4S.Vn.4S.Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/138/Page/138",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/138/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 138,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/138/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 138,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            687.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/138/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x2_t vextq_f64(float64x2_t a, float64x2_t b, const int n)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B<br/>0 &lt;= n &lt;= 7</td><td>EXT Vd.16B.Vn.16B.Vm.16B.#(n&lt;3)</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vext_p8(poly8x8_t a, poly8x8_t b, const int n)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B<br/>0 &lt;= n &lt;= 7</td><td>EXT V0.8B.Vn.8B.Vm.8B.#n</td><td>V0.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vextq_p8(poly8x16_t a, poly8x16_t b, const int n)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B<br/>0 &lt;= n &lt;= 15</td><td>EXT Vd.16B.Vn.16B.Vm.16B.#n</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vext_p16(poly16x8_t a, poly16x8_t b, const int n)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B<br/>0 &lt;= n &lt;= 7</td><td>EXT V0.8B.Vn.8B.Vm.8B.#(n&lt;1)</td><td>V0.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vextq_p16(poly16x8_t a, poly16x8_t b, const int n)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B<br/>0 &lt;= n &lt;= 7</td><td>EXT Vd.16B.Vn.16B.Vm.16B.#(n&lt;1)</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vrevd_8(int8x8_t vec)</td><td>vec -&gt; Vn.8B</td><td>REVd Vd.8B.Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vrevd_8q_8q(int8x16_t vec)</td><td>Vn.16B</td><td>REVd Vd.16B.Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vrevd_4(int16x4_t vec)</td><td>vec -&gt; Vn.4H</td><td>REVd Vd.4H.Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vrevd_4q_4q(int16x8_t vec)</td><td>vec -&gt; Vn.8H</td><td>REVd Vd.8H.Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vrevd_4(int32x2_t vec)</td><td>vec -&gt; Vn.2S</td><td>REVd Vd.2S.Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vrevd_4q_4q(int32x4_t vec)</td><td>vec -&gt; Vn.4S</td><td>REVd Vd.4S.Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vrevd_8(uint8x8_t vec)</td><td>vec -&gt; Vn.8B</td><td>REVd Vd.8B.Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vrevd_8q_8q(uint8x16_t vec)</td><td>vec -&gt; Vn.16B</td><td>REVd Vd.16B.Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vrevd_4(uint16x4_t vec)</td><td>vec -&gt; Vn.4H</td><td>REVd Vd.4H.Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vrevd_4q_4q(uint16x8_t vec)</td><td>vec -&gt; Vn.8H</td><td>REVd Vd.8H.Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vrevd_4(uint32x2_t vec)</td><td>vec -&gt; Vn.2S</td><td>REVd Vd.2S.Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vrevd_4q_4q(uint32x4_t vec)</td><td>vec -&gt; Vn.4S</td><td>REVd Vd.4S.Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vrevd_8(poly8x8_t vec)</td><td>vec -&gt; Vn.8B</td><td>REVd Vd.8B.Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vrevd_8q_8q(poly8x16_t vec)</td><td>Vn.16B</td><td>REVd Vd.16B.Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vrevd_4(poly16x4_t vec)</td><td>vec -&gt; Vn.4H</td><td>REVd Vd.4H.Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vrevd_4q_4q(poly16x8_t vec)</td><td>vec -&gt; Vn.8H</td><td>REVd Vd.8H.Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vrev32_8(int8x8_t vec)</td><td>vec -&gt; Vn.8B</td><td>REV32 Vd.8B.Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vrev32_8q_8q(int8x16_t vec)</td><td>Vn.16B</td><td>REV32 Vd.16B.Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vrev32_4(int16x4_t vec)</td><td>vec -&gt; Vn.4H</td><td>REV32 Vd.4H.Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vrev32_4q_4q(int16x8_t vec)</td><td>vec -&gt; Vn.8H</td><td>REV32 Vd.8H.Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vrev32_2(int32x2_t vec)</td><td>vec -&gt; Vn.2S</td><td>REV32 Vd.2S.Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vrev32_4q_4q(int32x4_t vec)</td><td>vec -&gt; Vn.4S</td><td>REV32 Vd.4S.Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vrev32_8(uint8x8_t vec)</td><td>vec -&gt; Vn.8B</td><td>REV32 Vd.8B.Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vrev32_8q_8q(uint8x16_t vec)</td><td>Vn.16B</td><td>REV32 Vd.16B.Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vrev32_4(uint16x4_t vec)</td><td>vec -&gt; Vn.4H</td><td>REV32 Vd.4H.Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vrev32_4q_4q(uint16x8_t vec)</td><td>vec -&gt; Vn.8H</td><td>REV32 Vd.8H.Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vrev32_2(uint32x2_t vec)</td><td>vec -&gt; Vn.2S</td><td>REV32 Vd.2S.Vn.2S</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vrev32_4q_4q(uint32x4_t vec)</td><td>vec -&gt; Vn.4S</td><td>REV32 Vd.4S.Vn.4S</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vrev32_8(poly8x8_t vec)</td><td>vec -&gt; Vn.8B</td><td>REV32 Vd.8B.Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vrev32_8q_8q(poly8x16_t vec)</td><td>Vn.16B</td><td>REV32 Vd.16B.Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vrev32_4(poly16x4_t vec)</td><td>vec -&gt; Vn.4H</td><td>REV32 Vd.4H.Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vrev32_4q_4q(poly16x8_t vec)</td><td>vec -&gt; Vn.8H</td><td>REV32 Vd.8H.Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vextv_8(int8x8_t vec)</td><td>vec -&gt; Vn.8B</td><td>EXT Vd.8B.Vn.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vextv_16_8(int8x16_t vec)</td><td>vec -&gt; Vn.16B</td><td>EXT Vd.16B.Vn.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vextq_16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP1 Vd.4H.Vn.4H.Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vextq_16_16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP1 Vd.8H.Vn.8H.Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vextq_16_16(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP1 Vd.2S.Vn.2S.Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vextq_16_16(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP1 Vd.4S.Vn.4S.Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 138,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              705.0,
              78.0
            ],
            [
              705.0,
              951.0
            ],
            [
              110.0,
              951.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            705.0,
            951.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/138/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 138,
          "polygon": [
            [
              217.0,
              962.0
            ],
            [
              595.0,
              962.0
            ],
            [
              595.0,
              976.0
            ],
            [
              217.0,
              976.0
            ]
          ],
          "bbox": [
            217.0,
            962.0,
            595.0,
            976.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/138/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 138,
          "polygon": [
            [
              358.0,
              976.0
            ],
            [
              452.0,
              976.0
            ],
            [
              452.0,
              990.0
            ],
            [
              358.0,
              990.0
            ]
          ],
          "bbox": [
            358.0,
            976.0,
            452.0,
            990.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/138/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 138,
          "polygon": [
            [
              614.0,
              990.0
            ],
            [
              701.0,
              990.0
            ],
            [
              701.0,
              1006.0
            ],
            [
              614.0,
              1006.0
            ]
          ],
          "bbox": [
            614.0,
            990.0,
            701.0,
            1006.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int64x2_t vzip1q_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ZIP1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vzip1_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ZIP1 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vzip1q_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ZIP1 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vzip1_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vzip1q_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vzip1_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP1 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vzip1q_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP1 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vzip1q_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ZIP1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vzip1p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ZIP1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vzip1_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP1 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vzip1q_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP1 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vzip1q_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ZIP1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vzip1_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ZIP1 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vzip1q_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ZIP1 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vzip1p16(poly16x4_t a, poly16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vzip1q_p16(poly16x8_t a, poly16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vzip2_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ZIP2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vzip2q_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ZIP2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vzip2_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vzip2q_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vzip2_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vzip2q_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vzip2q_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ZIP2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vzip2_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ZIP2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vzip2q_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ZIP2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vzip2_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vzip2q_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vzip2_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vzip2q_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vzip2q_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ZIP2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vzip2p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ZIP2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vzip2_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vzip2q_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vzip2q_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ZIP2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vzip2_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ZIP2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vzip2q_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ZIP2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/139/Page/139",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/139/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 139,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              153.0,
              57.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/139/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 139,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/139/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int64x2_t vzip1q_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ZIP1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vzip1_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ZIP1 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vzip1q_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ZIP1 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vzip1_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vzip1q_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vzip1_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP1 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vzip1q_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP1 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vzip1q_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ZIP1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vzip1p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ZIP1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vzip1_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP1 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vzip1q_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP1 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vzip1q_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ZIP1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vzip1_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ZIP1 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vzip1q_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ZIP1 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vzip1p16(poly16x4_t a, poly16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vzip1q_p16(poly16x8_t a, poly16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vzip2_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ZIP2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vzip2q_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ZIP2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vzip2_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vzip2q_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vzip2_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vzip2q_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vzip2q_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ZIP2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vzip2_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ZIP2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vzip2q_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ZIP2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vzip2_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vzip2q_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vzip2_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vzip2q_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vzip2q_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ZIP2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vzip2p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ZIP2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vzip2_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vzip2q_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vzip2q_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>ZIP2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vzip2_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>ZIP2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vzip2q_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ZIP2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 139,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1329.0
            ],
            [
              153.0,
              1329.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1329.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/139/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 139,
          "polygon": [
            [
              303.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              303.0,
              1375.0
            ]
          ],
          "bbox": [
            303.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/139/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 139,
          "polygon": [
            [
              505.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              505.0,
              1395.0
            ]
          ],
          "bbox": [
            505.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/139/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 139,
          "polygon": [
            [
              864.0,
              1395.0
            ],
            [
              988.0,
              1395.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1395.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly16x4_t vzip2_p16(poly16x4_t a, poly16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vzip2q_p16(poly16x8_t a, poly16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vuzp1_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP1 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vuzp1q_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP1 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vuzp1_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vuzp1q_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vuzp1_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP1 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vuzp1q_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP1 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vuzp1q_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UZP1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vuzp1_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP1 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vuzp1q_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP1 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vuzp1_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vuzp1q_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vuzp1_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP1 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vuzp1q_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP1 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vuzp1q_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UZP1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vuzp1q_p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UZP1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vuzp1_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP1 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vuzp1q_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP1 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vuzp1q_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UZP1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vuzp1_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP1 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vuzp1q_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP1 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vuzp1_p16(poly16x4_t a, poly16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vuzp1q_p16(poly16x8_t a, poly16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vuzp2_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vuzp2q_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vuzp2_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vuzp2q_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vuzp2_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vuzp2q_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vuzp2q_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UZP2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vuzp2_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vuzp2q_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vuzp2_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vuzp2q_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vuzp2_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/140/Page/140",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/140/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 140,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/140/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 140,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/140/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly16x4_t vzip2_p16(poly16x4_t a, poly16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vzip2q_p16(poly16x8_t a, poly16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vuzp1_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP1 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vuzp1q_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP1 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vuzp1_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vuzp1q_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vuzp1_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP1 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vuzp1q_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP1 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vuzp1q_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UZP1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vuzp1_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP1 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vuzp1q_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP1 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vuzp1_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vuzp1q_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vuzp1_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP1 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vuzp1q_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP1 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vuzp1q_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UZP1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vuzp1q_p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UZP1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vuzp1_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP1 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vuzp1q_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP1 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vuzp1q_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UZP1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vuzp1_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP1 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vuzp1q_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP1 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vuzp1_p16(poly16x4_t a, poly16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vuzp1q_p16(poly16x8_t a, poly16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vuzp2_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vuzp2q_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vuzp2_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vuzp2q_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vuzp2_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vuzp2q_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vuzp2q_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UZP2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vuzp2_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vuzp2q_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vuzp2_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vuzp2q_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vuzp2_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 140,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1327.0
            ],
            [
              154.0,
              1327.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1327.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/140/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 140,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/140/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 140,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/140/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 140,
          "polygon": [
            [
              860.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4_t vuzp2q_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vuzp2q_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UZP2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vuzp2q_p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UZP2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vuzp2_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vuzp2q_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vuzp2q_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UZP2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vuzp2_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vuzp2q_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vuzp2_p16(poly16x4_t a, poly16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vuzp2q_p16(poly16x8_t a, poly16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vtrn1_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>TRN1 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vtrn1q_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>TRN1 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vtrn1_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vtrn1q_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vtrn1_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>TRN1 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vtrn1q_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN1 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vtrn1q_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>TRN1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vtrn1_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>TRN1 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vtrn1q_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>TRN1 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vtrn1_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vtrn1q_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vtrn1_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>TRN1 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vtrn1q_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN1 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vtrn1q_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>TRN1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vtrn1q_p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>TRN1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vtrn1_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>TRN1 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vtrn1q_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN1 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vtrn1q_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>TRN1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vtrn1_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>TRN1 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vtrn1q_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>TRN1 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vtrn1_p16(poly16x4_t a, poly16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vtrn1q_p16(poly16x8_t a, poly16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vtrn2_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>TRN2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vtrn2q_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>TRN2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vtrn2_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vtrn2q_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/141/Page/141",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/141/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 141,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/141/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 141,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/141/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4_t vuzp2q_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vuzp2q_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UZP2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vuzp2q_p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UZP2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vuzp2_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vuzp2q_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vuzp2q_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>UZP2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vuzp2_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vuzp2q_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vuzp2_p16(poly16x4_t a, poly16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vuzp2q_p16(poly16x8_t a, poly16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vtrn1_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>TRN1 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vtrn1q_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>TRN1 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vtrn1_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vtrn1q_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vtrn1_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>TRN1 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vtrn1q_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN1 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vtrn1q_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>TRN1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vtrn1_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>TRN1 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vtrn1q_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>TRN1 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vtrn1_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vtrn1q_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vtrn1_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>TRN1 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vtrn1q_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN1 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vtrn1q_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>TRN1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vtrn1q_p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>TRN1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vtrn1_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>TRN1 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vtrn1q_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN1 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vtrn1q_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>TRN1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vtrn1_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>TRN1 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vtrn1q_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>TRN1 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vtrn1_p16(poly16x4_t a, poly16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vtrn1q_p16(poly16x8_t a, poly16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vtrn2_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>TRN2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vtrn2q_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>TRN2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vtrn2_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vtrn2q_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 141,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1327.0
            ],
            [
              154.0,
              1327.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1327.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/141/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 141,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/141/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 141,
          "polygon": [
            [
              507.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              507.0,
              1395.0
            ]
          ],
          "bbox": [
            507.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/141/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 141,
          "polygon": [
            [
              860.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x2_t vtrn2_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>TRN2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vtrn2q_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vtrn2q_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>TRN2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vtrn2_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>TRN2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vtrn2q_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>TRN2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vtrn2_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vtrn2q_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vtrn2_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>TRN2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vtrn2q_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vtrn2q_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>TRN2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vtrn2q_p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>TRN2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vtrn2_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>TRN2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vtrn2q_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vtrn2q_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>TRN2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vtrn2_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>TRN2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vtrn2q_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>TRN2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vtrn2_p16(poly16x4_t a, poly16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vtrn2q_p16(poly16x8_t a, poly16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vtbl1_s8(int8x8_t a, int8x8_t idx)</td><td>Zeros(64):a -&gt; Vn.16B</td><td>TBL Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vtbl1_u8(uint8x8_t a, uint8x8_t idx)</td><td>Zeros(64):a -&gt; Vn.16B</td><td>TBL Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>poly8x8_t vtbl1_p8(poly8x8_t a, uint8x8_t idx)</td><td>Zeros(64):a -&gt; Vn.16B</td><td>TBL Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x8_t vtbx1_s8(int8x8_t a, int8x8_t idx)</td><td>Zeros(64):b -&gt; Vn.16B</td><td>MOVI Vtmp.BB.#8<br/>CMHS Vtmp.BB,Vm.8B,Vtmp.BB<br/>TBL Vtmp1.8B,[Vn.16B],Vm.8B<br/>BIF Vd.8B,Vtmp1.8B,Vtmp.BB</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vtbx1_u8(uint8x8_t a, uint8x8_t b, uint8x8_t idx)</td><td>Zeros(64):b -&gt; Vn.16B</td><td>MOVI Vtmp.BB.#8<br/>CMHS Vtmp.BB,Vm.8B,Vtmp.BB<br/>TBL Vtmp1.8B,[Vn.16B],Vm.8B<br/>BIF Vd.8B,Vtmp1.8B,Vtmp.BB</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>poly8x8_t vtbx1_p8(poly8x8_t a, poly8x8_t b, uint8x8_t idx)</td><td>Zeros(64):b -&gt; Vn.16B</td><td>MOVI Vtmp.BB.#8<br/>CMHS Vtmp.BB,Vm.8B,Vtmp.BB<br/>TBL Vtmp1.8B,[Vn.16B],Vm.8B<br/>BIF Vd.8B,Vtmp1.8B,Vtmp.BB</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x8_t vtbl2_s8(int8x8x2_t a, int8x8_t idx)</td><td>avall[1]:avall[0] -&gt; Vn.16B</td><td>TBL Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vtbl2_u8(uint8x8x2_t a, uint8x8_t idx)</td><td>avall[1]:avall[0] -&gt; Vn.16B</td><td>TBL Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>poly8x8_t vtbl2_p8(poly8x8x2_t a, uint8x8_t idx)</td><td>avall[1]:avall[0] -&gt; Vn.16B</td><td>TBL Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x8_t vtbl3_s8(int8x8x3_t a, int8x8_t idx)</td><td>avall[1]:avall[0] -&gt; Vn.16B<br/>Zeros(64):a.val[2] -&gt; Vn+1.16B</td><td>TBL Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vtbl3_u8(uint8x8x3_t a, uint8x8_t idx)</td><td>avall[1]:avall[0] -&gt; Vn.16B<br/>Zeros(64):a.val[2] -&gt; Vn+1.16B</td><td>TBL Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/142/Page/142",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/142/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 142,
          "polygon": [
            [
              156.0,
              40.0
            ],
            [
              381.0,
              40.0
            ],
            [
              381.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            40.0,
            381.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/142/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 142,
          "polygon": [
            [
              888.0,
              40.0
            ],
            [
              960.0,
              40.0
            ],
            [
              960.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            40.0,
            960.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/142/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x2_t vtrn2_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>TRN2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vtrn2q_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vtrn2q_s64(int64x2_t a, int64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>TRN2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vtrn2_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>TRN2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vtrn2q_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>TRN2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vtrn2_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vtrn2q_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vtrn2_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>TRN2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vtrn2q_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vtrn2q_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>TRN2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vtrn2q_p64(poly64x2_t a, poly64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>TRN2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vtrn2_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>TRN2 Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vtrn2q_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN2 Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vtrn2q_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vm.2D</td><td>TRN2 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vtrn2_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>TRN2 Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vtrn2q_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>TRN2 Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vtrn2_p16(poly16x4_t a, poly16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vtrn2q_p16(poly16x8_t a, poly16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vtbl1_s8(int8x8_t a, int8x8_t idx)</td><td>Zeros(64):a -&gt; Vn.16B</td><td>TBL Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vtbl1_u8(uint8x8_t a, uint8x8_t idx)</td><td>Zeros(64):a -&gt; Vn.16B</td><td>TBL Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>poly8x8_t vtbl1_p8(poly8x8_t a, uint8x8_t idx)</td><td>Zeros(64):a -&gt; Vn.16B</td><td>TBL Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x8_t vtbx1_s8(int8x8_t a, int8x8_t idx)</td><td>Zeros(64):b -&gt; Vn.16B</td><td>MOVI Vtmp.BB.#8<br/>CMHS Vtmp.BB,Vm.8B,Vtmp.BB<br/>TBL Vtmp1.8B,[Vn.16B],Vm.8B<br/>BIF Vd.8B,Vtmp1.8B,Vtmp.BB</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vtbx1_u8(uint8x8_t a, uint8x8_t b, uint8x8_t idx)</td><td>Zeros(64):b -&gt; Vn.16B</td><td>MOVI Vtmp.BB.#8<br/>CMHS Vtmp.BB,Vm.8B,Vtmp.BB<br/>TBL Vtmp1.8B,[Vn.16B],Vm.8B<br/>BIF Vd.8B,Vtmp1.8B,Vtmp.BB</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>poly8x8_t vtbx1_p8(poly8x8_t a, poly8x8_t b, uint8x8_t idx)</td><td>Zeros(64):b -&gt; Vn.16B</td><td>MOVI Vtmp.BB.#8<br/>CMHS Vtmp.BB,Vm.8B,Vtmp.BB<br/>TBL Vtmp1.8B,[Vn.16B],Vm.8B<br/>BIF Vd.8B,Vtmp1.8B,Vtmp.BB</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x8_t vtbl2_s8(int8x8x2_t a, int8x8_t idx)</td><td>avall[1]:avall[0] -&gt; Vn.16B</td><td>TBL Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vtbl2_u8(uint8x8x2_t a, uint8x8_t idx)</td><td>avall[1]:avall[0] -&gt; Vn.16B</td><td>TBL Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>poly8x8_t vtbl2_p8(poly8x8x2_t a, uint8x8_t idx)</td><td>avall[1]:avall[0] -&gt; Vn.16B</td><td>TBL Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>int8x8_t vtbl3_s8(int8x8x3_t a, int8x8_t idx)</td><td>avall[1]:avall[0] -&gt; Vn.16B<br/>Zeros(64):a.val[2] -&gt; Vn+1.16B</td><td>TBL Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr><tr><td>uint8x8_t vtbl3_u8(uint8x8x3_t a, uint8x8_t idx)</td><td>avall[1]:avall[0] -&gt; Vn.16B<br/>Zeros(64):a.val[2] -&gt; Vn+1.16B</td><td>TBL Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>V7/A32/A64</td></tr></tbody></table>",
          "page": 142,
          "polygon": [
            [
              156.0,
              112.0
            ],
            [
              988.0,
              112.0
            ],
            [
              988.0,
              1288.0
            ],
            [
              156.0,
              1288.0
            ]
          ],
          "bbox": [
            156.0,
            112.0,
            988.0,
            1288.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/142/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 142,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              833.0,
              1354.0
            ],
            [
              833.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            833.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/142/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 142,
          "polygon": [
            [
              507.0,
              1376.0
            ],
            [
              634.0,
              1376.0
            ],
            [
              634.0,
              1394.0
            ],
            [
              507.0,
              1394.0
            ]
          ],
          "bbox": [
            507.0,
            1376.0,
            634.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/142/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 142,
          "polygon": [
            [
              860.0,
              1394.0
            ],
            [
              980.0,
              1394.0
            ],
            [
              980.0,
              1415.0
            ],
            [
              860.0,
              1415.0
            ]
          ],
          "bbox": [
            860.0,
            1394.0,
            980.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x8_t vtbi3_8(poly8x8x3_t a, uint8x8_t idx)</td><td>avval[1]:avval[0] -&gt; Vn.16B<br/>Zeros(64):a.<br/>val[2] -&gt; Vn+1.16B</td><td>TBL<br/>Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vtbi4_s8(int8x8x4_t a, int8x8_t idx)</td><td>avval[1]:avval[0] -&gt; Vn.16B<br/>avval[3]:avval[2] -&gt; Vn+1.16B</td><td>TBL<br/>Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vtbi4_u8(uint8x8x4_t a, uint8x8_t idx)</td><td>avval[1]:avval[0] -&gt; Vn.16B<br/>avval[3]:avval[2] -&gt; Vn+1.16B</td><td>TBL<br/>Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vtbi4_p8(poly8x8x4_t a, uint8x8_t idx)</td><td>avval[1]:avval[0] -&gt; Vn.16B<br/>avval[3]:avval[2] -&gt; Vn+1.16B</td><td>TBL<br/>Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vtbx2_s8(int8x8_t a, int8x8x2_t b, int8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B</td><td>TBX<br/>Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vtbx2_u8(uint8x8_t a, uint8x8x2_t b, uint8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B</td><td>TBX<br/>Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vtbx2_p8(poly8x8_t a, poly8x8x2_t b, uint8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B</td><td>TBX<br/>Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vtbx3_s8(int8x8_t a, int8x8x3_t b, int8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B<br/>Zeros(64):b.<br/>val[2] -&gt; Vn+1.16B</td><td>MOVI Vtmp.8B,#24<br/>CMHS Vtmp.8B,Vm.8B,Vtmp.8B<br/>TBL<br/>Vtmp1.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vtbx3_u8(uint8x8_t a, uint8x8x3_t b, uint8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B<br/>Zeros(64):b.<br/>val[2] -&gt; Vn+1.16B</td><td>MOVI Vtmp.8B,#24<br/>CMHS Vtmp.8B,Vm.8B,Vtmp.8B<br/>TBL<br/>Vtmp1.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vtbx3_p8(poly8x8_t a, poly8x8x3_t b, uint8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B<br/>Zeros(64):b.<br/>val[2] -&gt; Vn+1.16B</td><td>MOVI Vtmp.8B,#24<br/>CMHS Vtmp.8B,Vm.8B,Vtmp.8B<br/>TBL<br/>Vtmp1.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vtbx4_s8(int8x8_t a, int8x8x4_t b, int8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B<br/>Zeros(64):b.<br/>val[2] -&gt; Vn+1.16B</td><td>TBX<br/>Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vtbx4_u8(uint8x8_t a, uint8x8x4_t b, uint8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B<br/>bval[3]:bval[2] -&gt; Vn+1.16B</td><td>TBX<br/>Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vtbx4_p8(poly8x8_t a, poly8x8x4_t b, uint8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B<br/>bval[3]:bval[2] -&gt; Vn+1.16B</td><td>TBX<br/>Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vqtb1_s8(int8x16_t t, uint8x8_t idx)</td><td>t -&gt; Vn.16B<br/>idx -&gt; Vm.8B</td><td>TBL<br/>Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vqtb1q1_s8(int8x16_t t, uint8x16_t idx)</td><td>t -&gt; Vn.16B<br/>idx -&gt; Vm.16B</td><td>TBL<br/>Vd.16B,[Vn.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqtb1_u8(uint8x16_t t, uint8x8_t idx)</td><td>t -&gt; Vn.16B<br/>idx -&gt; Vm.8B</td><td>TBL<br/>Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/143/Page/143",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/143/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 143,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/143/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 143,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/143/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x8_t vtbi3_8(poly8x8x3_t a, uint8x8_t idx)</td><td>avval[1]:avval[0] -&gt; Vn.16B<br/>Zeros(64):a.<br/>val[2] -&gt; Vn+1.16B</td><td>TBL<br/>Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vtbi4_s8(int8x8x4_t a, int8x8_t idx)</td><td>avval[1]:avval[0] -&gt; Vn.16B<br/>avval[3]:avval[2] -&gt; Vn+1.16B</td><td>TBL<br/>Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vtbi4_u8(uint8x8x4_t a, uint8x8_t idx)</td><td>avval[1]:avval[0] -&gt; Vn.16B<br/>avval[3]:avval[2] -&gt; Vn+1.16B</td><td>TBL<br/>Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vtbi4_p8(poly8x8x4_t a, uint8x8_t idx)</td><td>avval[1]:avval[0] -&gt; Vn.16B<br/>avval[3]:avval[2] -&gt; Vn+1.16B</td><td>TBL<br/>Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vtbx2_s8(int8x8_t a, int8x8x2_t b, int8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B</td><td>TBX<br/>Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vtbx2_u8(uint8x8_t a, uint8x8x2_t b, uint8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B</td><td>TBX<br/>Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vtbx2_p8(poly8x8_t a, poly8x8x2_t b, uint8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B</td><td>TBX<br/>Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vtbx3_s8(int8x8_t a, int8x8x3_t b, int8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B<br/>Zeros(64):b.<br/>val[2] -&gt; Vn+1.16B</td><td>MOVI Vtmp.8B,#24<br/>CMHS Vtmp.8B,Vm.8B,Vtmp.8B<br/>TBL<br/>Vtmp1.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vtbx3_u8(uint8x8_t a, uint8x8x3_t b, uint8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B<br/>Zeros(64):b.<br/>val[2] -&gt; Vn+1.16B</td><td>MOVI Vtmp.8B,#24<br/>CMHS Vtmp.8B,Vm.8B,Vtmp.8B<br/>TBL<br/>Vtmp1.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vtbx3_p8(poly8x8_t a, poly8x8x3_t b, uint8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B<br/>Zeros(64):b.<br/>val[2] -&gt; Vn+1.16B</td><td>MOVI Vtmp.8B,#24<br/>CMHS Vtmp.8B,Vm.8B,Vtmp.8B<br/>TBL<br/>Vtmp1.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vtbx4_s8(int8x8_t a, int8x8x4_t b, int8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B<br/>Zeros(64):b.<br/>val[2] -&gt; Vn+1.16B</td><td>TBX<br/>Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vtbx4_u8(uint8x8_t a, uint8x8x4_t b, uint8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B<br/>bval[3]:bval[2] -&gt; Vn+1.16B</td><td>TBX<br/>Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vtbx4_p8(poly8x8_t a, poly8x8x4_t b, uint8x8_t idx)</td><td>bval[1]:bval[0] -&gt; Vn.16B<br/>bval[3]:bval[2] -&gt; Vn+1.16B</td><td>TBX<br/>Vd.8B,[Vn.16B,Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vqtb1_s8(int8x16_t t, uint8x8_t idx)</td><td>t -&gt; Vn.16B<br/>idx -&gt; Vm.8B</td><td>TBL<br/>Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vqtb1q1_s8(int8x16_t t, uint8x16_t idx)</td><td>t -&gt; Vn.16B<br/>idx -&gt; Vm.16B</td><td>TBL<br/>Vd.16B,[Vn.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqtb1_u8(uint8x16_t t, uint8x8_t idx)</td><td>t -&gt; Vn.16B<br/>idx -&gt; Vm.8B</td><td>TBL<br/>Vd.8B,[Vn.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 143,
          "polygon": [
            [
              156.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1308.0
            ],
            [
              156.0,
              1308.0
            ]
          ],
          "bbox": [
            156.0,
            111.0,
            989.0,
            1308.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/143/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 143,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/143/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 143,
          "polygon": [
            [
              507.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              507.0,
              1394.0
            ]
          ],
          "bbox": [
            507.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/143/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 143,
          "polygon": [
            [
              860.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x16_t vqtbl1q_u8(uint8x16_t t, uint8x16_t idx)</td><td>t -&gt; Vn.16B<br/>idx -&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vqtbl1_p8(poly8x16_t t, uint8x8_t idx)</td><td>t -&gt; Vn.16B<br/>idx -&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vqtbl1q_p8(poly8x16_t t, uint8x16_t idx)</td><td>t -&gt; Vn.16B<br/>idx -&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqtbl1_s8(int8x8_t a, int8x16_t t, uint8x8_t idx)</td><td>a -&gt; Vd.8B<br/>t -&gt; Vn.16B<br/>idx -&gt; Vm.8B</td><td>TBX Vd.8B,[Vn.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vqtbl1q_s8(int8x16_t a, int8x16_t t, uint8x16_t idx)</td><td>a -&gt; Vd.16B<br/>t -&gt; Vn.16B<br/>idx -&gt; Vm.16B</td><td>TBX Vd.16B,[Vn.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqtblx1_u8(uint8x8_t a, uint8x16_t t, uint8x8_t idx)</td><td>a -&gt; Vd.8B<br/>t -&gt; Vn.16B<br/>idx -&gt; Vm.8B</td><td>TBX Vd.8B,[Vn.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqtblx1q_u8(uint8x16_t a, uint8x16_t t, uint8x16_t idx)</td><td>a -&gt; Vd.16B<br/>t -&gt; Vn.16B<br/>idx -&gt; Vm.16B</td><td>TBX Vd.16B,[Vn.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vqtblx1_p8(poly8x8_t a, poly8x16_t t, uint8x8_t idx)</td><td>a -&gt; Vd.8B<br/>t -&gt; Vn.16B<br/>idx -&gt; Vm.8B</td><td>TBX Vd.8B,[Vn.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vqtblx1q_p8(poly8x16_t a, poly8x16_t t, uint8x16_t idx)</td><td>a -&gt; Vd.16B<br/>t -&gt; Vn.16B<br/>idx -&gt; Vm.16B</td><td>TBX Vd.16B,[Vn.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqtbl2_s8(int8x16x2_t t, uint8x8_t idx)</td><td>t.val[0] -&gt; Vn.16B<br/>t.val[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+1.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vqtbl2q_s8(int8x16x2_t t, uint8x16_t idx)</td><td>t.val[0] -&gt; Vn.16B<br/>t.val[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+1.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqtbl2_u8(uint8x16x2_t t, uint8x8_t idx)</td><td>t.val[0] -&gt; Vn.16B<br/>t.val[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+1.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqtbl2q_u8(uint8x16x2_t t, uint8x16_t idx)</td><td>t.val[0] -&gt; Vn.16B<br/>t.val[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+1.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vqtbl2_p8(poly8x16x2_t t, uint8x8_t idx)</td><td>t.val[0] -&gt; Vn.16B<br/>t.val[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+1.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vqtbl2q_p8(poly8x16x2_t t, uint8x16_t idx)</td><td>t.val[0] -&gt; Vn.16B<br/>t.val[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+1.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqtbl3_s8(int8x16x3_t t, uint8x8_t idx)</td><td>t.val[0] -&gt; Vn.16B<br/>t.val[1] -&gt; Vn+1.16B<br/>t.val[2] -&gt; Vn+2.16B<br/>idx -&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+2.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/144/Page/144",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/144/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 144,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/144/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 144,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/144/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x16_t vqtbl1q_u8(uint8x16_t t, uint8x16_t idx)</td><td>t -&gt; Vn.16B<br/>idx -&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vqtbl1_p8(poly8x16_t t, uint8x8_t idx)</td><td>t -&gt; Vn.16B<br/>idx -&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vqtbl1q_p8(poly8x16_t t, uint8x16_t idx)</td><td>t -&gt; Vn.16B<br/>idx -&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqtbl1_s8(int8x8_t a, int8x16_t t, uint8x8_t idx)</td><td>a -&gt; Vd.8B<br/>t -&gt; Vn.16B<br/>idx -&gt; Vm.8B</td><td>TBX Vd.8B,[Vn.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vqtbl1q_s8(int8x16_t a, int8x16_t t, uint8x16_t idx)</td><td>a -&gt; Vd.16B<br/>t -&gt; Vn.16B<br/>idx -&gt; Vm.16B</td><td>TBX Vd.16B,[Vn.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqtblx1_u8(uint8x8_t a, uint8x16_t t, uint8x8_t idx)</td><td>a -&gt; Vd.8B<br/>t -&gt; Vn.16B<br/>idx -&gt; Vm.8B</td><td>TBX Vd.8B,[Vn.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqtblx1q_u8(uint8x16_t a, uint8x16_t t, uint8x16_t idx)</td><td>a -&gt; Vd.16B<br/>t -&gt; Vn.16B<br/>idx -&gt; Vm.16B</td><td>TBX Vd.16B,[Vn.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vqtblx1_p8(poly8x8_t a, poly8x16_t t, uint8x8_t idx)</td><td>a -&gt; Vd.8B<br/>t -&gt; Vn.16B<br/>idx -&gt; Vm.8B</td><td>TBX Vd.8B,[Vn.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vqtblx1q_p8(poly8x16_t a, poly8x16_t t, uint8x16_t idx)</td><td>a -&gt; Vd.16B<br/>t -&gt; Vn.16B<br/>idx -&gt; Vm.16B</td><td>TBX Vd.16B,[Vn.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqtbl2_s8(int8x16x2_t t, uint8x8_t idx)</td><td>t.val[0] -&gt; Vn.16B<br/>t.val[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+1.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vqtbl2q_s8(int8x16x2_t t, uint8x16_t idx)</td><td>t.val[0] -&gt; Vn.16B<br/>t.val[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+1.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqtbl2_u8(uint8x16x2_t t, uint8x8_t idx)</td><td>t.val[0] -&gt; Vn.16B<br/>t.val[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+1.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqtbl2q_u8(uint8x16x2_t t, uint8x16_t idx)</td><td>t.val[0] -&gt; Vn.16B<br/>t.val[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+1.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vqtbl2_p8(poly8x16x2_t t, uint8x8_t idx)</td><td>t.val[0] -&gt; Vn.16B<br/>t.val[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+1.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vqtbl2q_p8(poly8x16x2_t t, uint8x16_t idx)</td><td>t.val[0] -&gt; Vn.16B<br/>t.val[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+1.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqtbl3_s8(int8x16x3_t t, uint8x8_t idx)</td><td>t.val[0] -&gt; Vn.16B<br/>t.val[1] -&gt; Vn+1.16B<br/>t.val[2] -&gt; Vn+2.16B<br/>idx -&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+2.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 144,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1260.0
            ],
            [
              154.0,
              1260.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1260.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/144/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 144,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1395.0
            ],
            [
              304.0,
              1395.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/144/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 144,
          "polygon": [
            [
              860.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1415.0
            ],
            [
              860.0,
              1415.0
            ]
          ],
          "bbox": [
            860.0,
            1392.0,
            988.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x16_t vqtbl3q_s8(int8x16x3_t t, uint8x16_t idx)</td><td>tval[0]-&gt; Vn.16B<br/>tval[1]-&gt; Vn+1.16B<br/>tval[2]-&gt; Vn+2.16B<br/>idx-&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+2.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqtbl3_u8(uint8x16x3_t t, uint8x8_t idx)</td><td>tval[0]-&gt; Vn.16B<br/>tval[1]-&gt; Vn+1.16B<br/>tval[2]-&gt; Vn+2.16B<br/>idx-&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+2.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqtbl3q_u8(uint8x16x3_t t, uint8x16_t idx)</td><td>tval[0]-&gt; Vn.16B<br/>tval[1]-&gt; Vn+1.16B<br/>tval[2]-&gt; Vn+2.16B<br/>idx-&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+2.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vqtbl3_p8(poly8x16x3_t t, uint8x8_t idx)</td><td>tval[0]-&gt; Vn.16B<br/>tval[1]-&gt; Vn+1.16B<br/>tval[2]-&gt; Vn+2.16B<br/>idx-&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+2.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vqtbl3q_p8(poly8x16x3_t t, uint8x16_t idx)</td><td>tval[0]-&gt; Vn.16B<br/>tval[1]-&gt; Vn+1.16B<br/>tval[2]-&gt; Vn+2.16B<br/>idx-&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+2.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqtbl4_s8(int8x16x4_t t, uint8x8_t idx)</td><td>tval[0]-&gt; Vn.16B<br/>tval[1]-&gt; Vn+1.16B<br/>tval[2]-&gt; Vn+2.16B<br/>tval[3]-&gt; Vn+3.16B<br/>idx-&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+3.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vqtbl4q_s8(int8x16x4_t t, uint8x16_t idx)</td><td>tval[0]-&gt; Vn.16B<br/>tval[1]-&gt; Vn+1.16B<br/>tval[2]-&gt; Vn+2.16B<br/>tval[3]-&gt; Vn+3.16B<br/>idx-&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+3.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqtbl4_u8(uint8x16x4_t t, uint8x8_t idx)</td><td>tval[0]-&gt; Vn.16B<br/>tval[1]-&gt; Vn+1.16B<br/>tval[2]-&gt; Vn+2.16B<br/>tval[3]-&gt; Vn+3.16B<br/>idx-&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+3.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/145/Page/145",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/145/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 145,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/145/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 145,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/145/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x16_t vqtbl3q_s8(int8x16x3_t t, uint8x16_t idx)</td><td>tval[0]-&gt; Vn.16B<br/>tval[1]-&gt; Vn+1.16B<br/>tval[2]-&gt; Vn+2.16B<br/>idx-&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+2.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqtbl3_u8(uint8x16x3_t t, uint8x8_t idx)</td><td>tval[0]-&gt; Vn.16B<br/>tval[1]-&gt; Vn+1.16B<br/>tval[2]-&gt; Vn+2.16B<br/>idx-&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+2.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqtbl3q_u8(uint8x16x3_t t, uint8x16_t idx)</td><td>tval[0]-&gt; Vn.16B<br/>tval[1]-&gt; Vn+1.16B<br/>tval[2]-&gt; Vn+2.16B<br/>idx-&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+2.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vqtbl3_p8(poly8x16x3_t t, uint8x8_t idx)</td><td>tval[0]-&gt; Vn.16B<br/>tval[1]-&gt; Vn+1.16B<br/>tval[2]-&gt; Vn+2.16B<br/>idx-&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+2.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vqtbl3q_p8(poly8x16x3_t t, uint8x16_t idx)</td><td>tval[0]-&gt; Vn.16B<br/>tval[1]-&gt; Vn+1.16B<br/>tval[2]-&gt; Vn+2.16B<br/>idx-&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+2.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqtbl4_s8(int8x16x4_t t, uint8x8_t idx)</td><td>tval[0]-&gt; Vn.16B<br/>tval[1]-&gt; Vn+1.16B<br/>tval[2]-&gt; Vn+2.16B<br/>tval[3]-&gt; Vn+3.16B<br/>idx-&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+3.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vqtbl4q_s8(int8x16x4_t t, uint8x16_t idx)</td><td>tval[0]-&gt; Vn.16B<br/>tval[1]-&gt; Vn+1.16B<br/>tval[2]-&gt; Vn+2.16B<br/>tval[3]-&gt; Vn+3.16B<br/>idx-&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+3.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqtbl4_u8(uint8x16x4_t t, uint8x8_t idx)</td><td>tval[0]-&gt; Vn.16B<br/>tval[1]-&gt; Vn+1.16B<br/>tval[2]-&gt; Vn+2.16B<br/>tval[3]-&gt; Vn+3.16B<br/>idx-&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+3.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 145,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1205.0
            ],
            [
              153.0,
              1205.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            994.0,
            1205.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/145/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 145,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/145/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 145,
          "polygon": [
            [
              864.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x16_t vqtbl4q_u8(uint8x16x4_t t, uint8x16_t idx)</td><td>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>tval[2] -&gt; Vn+2.16B<br/>tval[3] -&gt; Vn+3.16B<br/>idx -&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+3.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vqtbl4_p8(poly8x16x4_t t, uint8x8_t idx)</td><td>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>tval[2] -&gt; Vn+2.16B<br/>tval[3] -&gt; Vn+3.16B<br/>idx -&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+3.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vqtbl4q_p8(poly8x16x4_t t, uint8x16_t idx)</td><td>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>tval[2] -&gt; Vn+2.16B<br/>tval[3] -&gt; Vn+3.16B<br/>idx -&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+3.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqtbx2_s8(int8x8_t a, int8x16x2_t t, uint8x8_t idx)</td><td>a -&gt; Vd.8B<br/>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.8B</td><td>TBX Vd.8B,[Vn.16B - Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vqtbx2q_s8(int8x16_t a, int8x16x2_t t, uint8x16_t idx)</td><td>a -&gt; Vd.16B<br/>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.16B</td><td>TBX Vd.16B,[Vn.16B - Vn+1.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqtbx2_u8(uint8x8_t a, uint8x16x2_t t, uint8x8_t idx)</td><td>a -&gt; Vd.8B<br/>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.8B</td><td>TBX Vd.8B,[Vn.16B - Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqtbx2q_u8(uint8x16_t a, uint8x16x2_t t, uint8x16_t idx)</td><td>a -&gt; Vd.16B<br/>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.16B</td><td>TBX Vd.16B,[Vn.16B - Vn+1.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vqtbx2_p8(poly8x8_t a, poly8x16x2_t t, uint8x8_t idx)</td><td>a -&gt; Vd.8B<br/>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.8B</td><td>TBX Vd.8B,[Vn.16B - Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vqtbx2q_p8(poly8x16_t a, poly8x16x2_t t, uint8x16_t idx)</td><td>a -&gt; Vd.16B<br/>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.16B</td><td>TBX Vd.16B,[Vn.16B - Vn+1.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/146/Page/146",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/146/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 146,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/146/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 146,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/146/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x16_t vqtbl4q_u8(uint8x16x4_t t, uint8x16_t idx)</td><td>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>tval[2] -&gt; Vn+2.16B<br/>tval[3] -&gt; Vn+3.16B<br/>idx -&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+3.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vqtbl4_p8(poly8x16x4_t t, uint8x8_t idx)</td><td>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>tval[2] -&gt; Vn+2.16B<br/>tval[3] -&gt; Vn+3.16B<br/>idx -&gt; Vm.8B</td><td>TBL Vd.8B,[Vn.16B - Vn+3.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vqtbl4q_p8(poly8x16x4_t t, uint8x16_t idx)</td><td>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>tval[2] -&gt; Vn+2.16B<br/>tval[3] -&gt; Vn+3.16B<br/>idx -&gt; Vm.16B</td><td>TBL Vd.16B,[Vn.16B - Vn+3.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vqtbx2_s8(int8x8_t a, int8x16x2_t t, uint8x8_t idx)</td><td>a -&gt; Vd.8B<br/>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.8B</td><td>TBX Vd.8B,[Vn.16B - Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vqtbx2q_s8(int8x16_t a, int8x16x2_t t, uint8x16_t idx)</td><td>a -&gt; Vd.16B<br/>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.16B</td><td>TBX Vd.16B,[Vn.16B - Vn+1.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vqtbx2_u8(uint8x8_t a, uint8x16x2_t t, uint8x8_t idx)</td><td>a -&gt; Vd.8B<br/>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.8B</td><td>TBX Vd.8B,[Vn.16B - Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqtbx2q_u8(uint8x16_t a, uint8x16x2_t t, uint8x16_t idx)</td><td>a -&gt; Vd.16B<br/>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.16B</td><td>TBX Vd.16B,[Vn.16B - Vn+1.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vqtbx2_p8(poly8x8_t a, poly8x16x2_t t, uint8x8_t idx)</td><td>a -&gt; Vd.8B<br/>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.8B</td><td>TBX Vd.8B,[Vn.16B - Vn+1.16B],Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vqtbx2q_p8(poly8x16_t a, poly8x16x2_t t, uint8x16_t idx)</td><td>a -&gt; Vd.16B<br/>tval[0] -&gt; Vn.16B<br/>tval[1] -&gt; Vn+1.16B<br/>idx -&gt; Vm.16B</td><td>TBX Vd.16B,[Vn.16B - Vn+1.16B],Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 146,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1239.0
            ],
            [
              153.0,
              1239.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1239.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/146/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 146,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1395.0
            ],
            [
              303.0,
              1395.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/146/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 146,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x8_t vqtbx3_s8(int8x8_t a, int8x16x3_t t, uint8x8_t idx)</td><td>a-&gt;Vd.BB<br/>tvall[0]-&gt;Vn.16B<br/>tvall[1]-&gt;Vn+1.16B<br/>tvall[2]-&gt;Vn+2.16B<br/>idx-&gt;Vm.BB</td><td>TBX Vd.BB,[Vn.16B-Vn+2.16B].Vm.BB</td><td>Vd.BB-&gt;result</td><td>A64</td></tr><tr><td>int8x16_t vqtbx3q_s8(int8x16_t a, int8x16x3_t t, uint8x16_t idx)</td><td>a-&gt;Vd.16B<br/>tvall[0]-&gt;Vn.16B<br/>tvall[1]-&gt;Vn+1.16B<br/>tvall[2]-&gt;Vn+2.16B<br/>idx-&gt;Vm.16B</td><td>TBX Vd.16B,[Vn.16B-Vn+2.16B].Vm.16B</td><td>Vd.16B-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vqtbx3_u8(uint8x8_t a, uint8x16x3_t t, uint8x8_t idx)</td><td>a-&gt;Vd.BB<br/>tvall[0]-&gt;Vn.16B<br/>tvall[1]-&gt;Vn+1.16B<br/>tvall[2]-&gt;Vn+2.16B<br/>idx-&gt;Vm.BB</td><td>TBX Vd.BB,[Vn.16B-Vn+2.16B].Vm.BB</td><td>Vd.BB-&gt;result</td><td>A64</td></tr><tr><td>uint8x16_t vqtbx3q_u8(uint8x16_t a, uint8x16x3_t t, uint8x16_t idx)</td><td>a-&gt;Vd.16B<br/>tvall[0]-&gt;Vn.16B<br/>tvall[1]-&gt;Vn+1.16B<br/>tvall[2]-&gt;Vn+2.16B<br/>idx-&gt;Vm.16B</td><td>TBX Vd.16B,[Vn.16B-Vn+2.16B].Vm.16B</td><td>Vd.16B-&gt;result</td><td>A64</td></tr><tr><td>poly8x8_t vqtbx3_p8(poly8x8_t a, poly8x16x3_t t, uint8x8_t idx)</td><td>a-&gt;Vd.BB<br/>tvall[0]-&gt;Vn.16B<br/>tvall[1]-&gt;Vn+1.16B<br/>tvall[2]-&gt;Vn+2.16B<br/>idx-&gt;Vm.BB</td><td>TBX Vd.BB,[Vn.16B-Vn+2.16B].Vm.BB</td><td>Vd.BB-&gt;result</td><td>A64</td></tr><tr><td>poly8x16_t vqtbx3q_p8(poly8x16_t a, poly8x16x3_t t, uint8x16_t idx)</td><td>a-&gt;Vd.16B<br/>tvall[0]-&gt;Vn.16B<br/>tvall[1]-&gt;Vn+1.16B<br/>tvall[2]-&gt;Vn+2.16B<br/>idx-&gt;Vm.16B</td><td>TBX Vd.16B,[Vn.16B-Vn+2.16B].Vm.16B</td><td>Vd.16B-&gt;result</td><td>A64</td></tr><tr><td>int8x8_t vqtbx4_s8(int8x8_t a, int8x16x4_t t, uint8x8_t idx)</td><td>a-&gt;Vd.BB<br/>tvall[0]-&gt;Vn.16B<br/>tvall[1]-&gt;Vn+1.16B<br/>tvall[2]-&gt;Vn+2.16B<br/>tvall[3]-&gt;Vn+3.16B<br/>idx-&gt;Vm.BB</td><td>TBX Vd.BB,[Vn.16B-Vn+3.16B].Vm.BB</td><td>Vd.BB-&gt;result</td><td>A64</td></tr><tr><td>int8x16_t vqtbx4q_s8(int8x16_t a, int8x16x4_t t, uint8x16_t idx)</td><td>a-&gt;Vd.16B<br/>tvall[0]-&gt;Vn.16B<br/>tvall[1]-&gt;Vn+1.16B<br/>tvall[2]-&gt;Vn+2.16B<br/>tvall[3]-&gt;Vn+3.16B<br/>idx-&gt;Vm.16B</td><td>TBX Vd.16B,[Vn.16B-Vn+3.16B].Vm.16B</td><td>Vd.16B-&gt;result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/147/Page/147",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/147/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 147,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/147/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 147,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/147/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x8_t vqtbx3_s8(int8x8_t a, int8x16x3_t t, uint8x8_t idx)</td><td>a-&gt;Vd.BB<br/>tvall[0]-&gt;Vn.16B<br/>tvall[1]-&gt;Vn+1.16B<br/>tvall[2]-&gt;Vn+2.16B<br/>idx-&gt;Vm.BB</td><td>TBX Vd.BB,[Vn.16B-Vn+2.16B].Vm.BB</td><td>Vd.BB-&gt;result</td><td>A64</td></tr><tr><td>int8x16_t vqtbx3q_s8(int8x16_t a, int8x16x3_t t, uint8x16_t idx)</td><td>a-&gt;Vd.16B<br/>tvall[0]-&gt;Vn.16B<br/>tvall[1]-&gt;Vn+1.16B<br/>tvall[2]-&gt;Vn+2.16B<br/>idx-&gt;Vm.16B</td><td>TBX Vd.16B,[Vn.16B-Vn+2.16B].Vm.16B</td><td>Vd.16B-&gt;result</td><td>A64</td></tr><tr><td>uint8x8_t vqtbx3_u8(uint8x8_t a, uint8x16x3_t t, uint8x8_t idx)</td><td>a-&gt;Vd.BB<br/>tvall[0]-&gt;Vn.16B<br/>tvall[1]-&gt;Vn+1.16B<br/>tvall[2]-&gt;Vn+2.16B<br/>idx-&gt;Vm.BB</td><td>TBX Vd.BB,[Vn.16B-Vn+2.16B].Vm.BB</td><td>Vd.BB-&gt;result</td><td>A64</td></tr><tr><td>uint8x16_t vqtbx3q_u8(uint8x16_t a, uint8x16x3_t t, uint8x16_t idx)</td><td>a-&gt;Vd.16B<br/>tvall[0]-&gt;Vn.16B<br/>tvall[1]-&gt;Vn+1.16B<br/>tvall[2]-&gt;Vn+2.16B<br/>idx-&gt;Vm.16B</td><td>TBX Vd.16B,[Vn.16B-Vn+2.16B].Vm.16B</td><td>Vd.16B-&gt;result</td><td>A64</td></tr><tr><td>poly8x8_t vqtbx3_p8(poly8x8_t a, poly8x16x3_t t, uint8x8_t idx)</td><td>a-&gt;Vd.BB<br/>tvall[0]-&gt;Vn.16B<br/>tvall[1]-&gt;Vn+1.16B<br/>tvall[2]-&gt;Vn+2.16B<br/>idx-&gt;Vm.BB</td><td>TBX Vd.BB,[Vn.16B-Vn+2.16B].Vm.BB</td><td>Vd.BB-&gt;result</td><td>A64</td></tr><tr><td>poly8x16_t vqtbx3q_p8(poly8x16_t a, poly8x16x3_t t, uint8x16_t idx)</td><td>a-&gt;Vd.16B<br/>tvall[0]-&gt;Vn.16B<br/>tvall[1]-&gt;Vn+1.16B<br/>tvall[2]-&gt;Vn+2.16B<br/>idx-&gt;Vm.16B</td><td>TBX Vd.16B,[Vn.16B-Vn+2.16B].Vm.16B</td><td>Vd.16B-&gt;result</td><td>A64</td></tr><tr><td>int8x8_t vqtbx4_s8(int8x8_t a, int8x16x4_t t, uint8x8_t idx)</td><td>a-&gt;Vd.BB<br/>tvall[0]-&gt;Vn.16B<br/>tvall[1]-&gt;Vn+1.16B<br/>tvall[2]-&gt;Vn+2.16B<br/>tvall[3]-&gt;Vn+3.16B<br/>idx-&gt;Vm.BB</td><td>TBX Vd.BB,[Vn.16B-Vn+3.16B].Vm.BB</td><td>Vd.BB-&gt;result</td><td>A64</td></tr><tr><td>int8x16_t vqtbx4q_s8(int8x16_t a, int8x16x4_t t, uint8x16_t idx)</td><td>a-&gt;Vd.16B<br/>tvall[0]-&gt;Vn.16B<br/>tvall[1]-&gt;Vn+1.16B<br/>tvall[2]-&gt;Vn+2.16B<br/>tvall[3]-&gt;Vn+3.16B<br/>idx-&gt;Vm.16B</td><td>TBX Vd.16B,[Vn.16B-Vn+3.16B].Vm.16B</td><td>Vd.16B-&gt;result</td><td>A64</td></tr></tbody></table>",
          "page": 147,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1300.0
            ],
            [
              153.0,
              1300.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1300.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/147/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 147,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1375.0
            ],
            [
              303.0,
              1375.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/147/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 147,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              505.0,
              1394.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/147/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 147,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x8_t vqtbx4_u8(uint8x8_t a, uint8x16x4_t t, uint8x8_t idx)</td><td>a-&gt;Vd.8B<br/>tvall[0]-&gt;<br/>Vn.16B<br/>tvall[1]-&gt;<br/>Vn+1.16B<br/>tvall[2]-&gt;<br/>Vn+2.16B<br/>tvall[3]-&gt;<br/>Vn+3.16B<br/>idx-&gt;Vm.8B</td><td>TBX Vd.8B,[Vn.16B - Vn+3.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqtbx4q_u8(uint8x16_t a, uint8x16x4_t t, uint8x16_t idx)</td><td>a-&gt;Vd.16B<br/>tvall[0]-&gt;<br/>Vn.16B<br/>tvall[1]-&gt;<br/>Vn+1.16B<br/>tvall[2]-&gt;<br/>Vn+2.16B<br/>tvall[3]-&gt;<br/>Vn+3.16B<br/>idx-&gt;Vm.16B</td><td>TBX Vd.16B,[Vn.16B - Vn+3.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vqtbx4_p8(poly8x8_t a, poly8x16x4_t t, uint8x8_t idx)</td><td>a-&gt;Vd.8B<br/>tvall[0]-&gt;<br/>Vn.16B<br/>tvall[1]-&gt;<br/>Vn+1.16B<br/>tvall[2]-&gt;<br/>Vn+2.16B<br/>tvall[3]-&gt;<br/>Vn+3.16B<br/>idx-&gt;Vm.8B</td><td>TBX Vd.8B,[Vn.16B - Vn+3.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vqtbx4q_p8(poly8x16_t a, poly8x16x4_t t, uint8x16_t idx)</td><td>a-&gt;Vd.16B<br/>tvall[0]-&gt;<br/>Vn.16B<br/>tvall[1]-&gt;<br/>Vn+1.16B<br/>tvall[2]-&gt;<br/>Vn+2.16B<br/>tvall[3]-&gt;<br/>Vn+3.16B<br/>idx-&gt;Vm.16B</td><td>TBX Vd.16B,[Vn.16B - Vn+3.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vget_lane_u8(uint8x8_t v, const int lane)</td><td>v-&gt;Vn.8B<br/>0 &lt;= lane &lt;= 7</td><td>UMOV Rd,Vn.B[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16_t vget_lane_u16(uint16x4_t v, const int lane)</td><td>v-&gt;Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>UMOV Rd,Vn.H[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32_t vget_lane_u32(uint32x2_t v, const int lane)</td><td>v-&gt;Vn.2S<br/>0 &lt;= lane &lt;= 1</td><td>UMOV Rd,Vn.S[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64_t vget_lane_u64(uint64x1_t v, const int lane)</td><td>v-&gt;Vn.1D<br/>lane == 0</td><td>UMOV Rd,Vn.D[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64_t vget_lane_p64(poly64x1_t v, const int lane)</td><td>v-&gt;Vn.1D<br/>lane == 0</td><td>UMOV Rd,Vn.D[lane]</td><td>Rd -&gt; result</td><td>A32/A64</td></tr><tr><td>int8_t vget_lane_s8(int8x8_t v, const int lane)</td><td>v-&gt;Vn.8B<br/>0 &lt;= lane &lt;= 7</td><td>SMOV Rd,Vn.B[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16_t vget_lane_s16(int16x4_t v, const int lane)</td><td>v-&gt;Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>SMOV Rd,Vn.H[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vget_lane_s32(int32x2_t v, const int lane)</td><td>v-&gt;Vn.2S<br/>0 &lt;= lane &lt;= 1</td><td>SMOV Rd,Vn.S[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vget_lane_s64(int64x1_t v, const int lane)</td><td>v-&gt;Vn.1D<br/>lane == 0</td><td>UMOV Rd,Vn.D[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8_t vget_lane_p8(poly8x8_t v, const int lane)</td><td>v-&gt;Vn.8B<br/>0 &lt;= lane &lt;= 7</td><td>UMOV Rd,Vn.B[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16_t vget_lane_p16(poly16x4_t v, const int lane)</td><td>v-&gt;Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>UMOV Rd,Vn.H[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/148/Page/148",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/148/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 148,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/148/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 148,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/148/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x8_t vqtbx4_u8(uint8x8_t a, uint8x16x4_t t, uint8x8_t idx)</td><td>a-&gt;Vd.8B<br/>tvall[0]-&gt;<br/>Vn.16B<br/>tvall[1]-&gt;<br/>Vn+1.16B<br/>tvall[2]-&gt;<br/>Vn+2.16B<br/>tvall[3]-&gt;<br/>Vn+3.16B<br/>idx-&gt;Vm.8B</td><td>TBX Vd.8B,[Vn.16B - Vn+3.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vqtbx4q_u8(uint8x16_t a, uint8x16x4_t t, uint8x16_t idx)</td><td>a-&gt;Vd.16B<br/>tvall[0]-&gt;<br/>Vn.16B<br/>tvall[1]-&gt;<br/>Vn+1.16B<br/>tvall[2]-&gt;<br/>Vn+2.16B<br/>tvall[3]-&gt;<br/>Vn+3.16B<br/>idx-&gt;Vm.16B</td><td>TBX Vd.16B,[Vn.16B - Vn+3.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vqtbx4_p8(poly8x8_t a, poly8x16x4_t t, uint8x8_t idx)</td><td>a-&gt;Vd.8B<br/>tvall[0]-&gt;<br/>Vn.16B<br/>tvall[1]-&gt;<br/>Vn+1.16B<br/>tvall[2]-&gt;<br/>Vn+2.16B<br/>tvall[3]-&gt;<br/>Vn+3.16B<br/>idx-&gt;Vm.8B</td><td>TBX Vd.8B,[Vn.16B - Vn+3.16B].Vm.8B</td><td>Vd.8B -&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vqtbx4q_p8(poly8x16_t a, poly8x16x4_t t, uint8x16_t idx)</td><td>a-&gt;Vd.16B<br/>tvall[0]-&gt;<br/>Vn.16B<br/>tvall[1]-&gt;<br/>Vn+1.16B<br/>tvall[2]-&gt;<br/>Vn+2.16B<br/>tvall[3]-&gt;<br/>Vn+3.16B<br/>idx-&gt;Vm.16B</td><td>TBX Vd.16B,[Vn.16B - Vn+3.16B].Vm.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint8_t vget_lane_u8(uint8x8_t v, const int lane)</td><td>v-&gt;Vn.8B<br/>0 &lt;= lane &lt;= 7</td><td>UMOV Rd,Vn.B[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16_t vget_lane_u16(uint16x4_t v, const int lane)</td><td>v-&gt;Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>UMOV Rd,Vn.H[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32_t vget_lane_u32(uint32x2_t v, const int lane)</td><td>v-&gt;Vn.2S<br/>0 &lt;= lane &lt;= 1</td><td>UMOV Rd,Vn.S[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64_t vget_lane_u64(uint64x1_t v, const int lane)</td><td>v-&gt;Vn.1D<br/>lane == 0</td><td>UMOV Rd,Vn.D[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64_t vget_lane_p64(poly64x1_t v, const int lane)</td><td>v-&gt;Vn.1D<br/>lane == 0</td><td>UMOV Rd,Vn.D[lane]</td><td>Rd -&gt; result</td><td>A32/A64</td></tr><tr><td>int8_t vget_lane_s8(int8x8_t v, const int lane)</td><td>v-&gt;Vn.8B<br/>0 &lt;= lane &lt;= 7</td><td>SMOV Rd,Vn.B[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16_t vget_lane_s16(int16x4_t v, const int lane)</td><td>v-&gt;Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>SMOV Rd,Vn.H[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vget_lane_s32(int32x2_t v, const int lane)</td><td>v-&gt;Vn.2S<br/>0 &lt;= lane &lt;= 1</td><td>SMOV Rd,Vn.S[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vget_lane_s64(int64x1_t v, const int lane)</td><td>v-&gt;Vn.1D<br/>lane == 0</td><td>UMOV Rd,Vn.D[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8_t vget_lane_p8(poly8x8_t v, const int lane)</td><td>v-&gt;Vn.8B<br/>0 &lt;= lane &lt;= 7</td><td>UMOV Rd,Vn.B[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16_t vget_lane_p16(poly16x4_t v, const int lane)</td><td>v-&gt;Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>UMOV Rd,Vn.H[lane]</td><td>Rd -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 148,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1308.0
            ],
            [
              154.0,
              1308.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1308.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/148/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 148,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/148/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 148,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/148/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 148,
          "polygon": [
            [
              860.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32_t vget_lane_f32(float32x2_t v, const int lane)</td><td>v-&gt;Vn,2S<br/>0 &lt;= lane &lt;=<br/>1</td><td>DUP Sd,Vn,S[lane]</td><td>Sd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64_t vget_lane_f64(float64x1_t v, const int lane)</td><td>v-&gt;Vn,1D<br/>lane==0</td><td>DUP Dd,Vn,D[lane]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint8_t vgetq_lane_u8(uint8x16_t v, const int lane)</td><td>v-&gt;Vn,16B<br/>0 &lt;= lane &lt;=<br/>15</td><td>UMOV Rd,Vn,B[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16_t vgetq_lane_u16(uint16x8_t v, const int lane)</td><td>v-&gt;Vn,8H<br/>0 &lt;= lane &lt;=<br/>7</td><td>UMOV Rd,Vn,H[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32_t vgetq_lane_u32(uint32x4_t v, const int lane)</td><td>v-&gt;Vn,4S<br/>0 &lt;= lane &lt;=<br/>3</td><td>UMOV Rd,Vn,S[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64_t vgetq_lane_u64(uint64x2_t v, const int lane)</td><td>v-&gt;Vn,2D<br/>0 &lt;= lane &lt;=<br/>1</td><td>UMOV Rd,Vn,D[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64_t vgetq_lane_p64(poly64x2_t v, const int lane)</td><td>v-&gt;Vn,2D<br/>0 &lt;= lane &lt;=<br/>1</td><td>UMOV Rd,Vn,D[lane]</td><td>Rd-&gt; result</td><td>A32/A64</td></tr><tr><td>int8_t vgetq_lane_s8(int8x16_t v, const int lane)</td><td>v-&gt;Vn,16B<br/>0 &lt;= lane &lt;=<br/>15</td><td>SMOV Rd,Vn,B[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16_t vgetq_lane_s16(int16x8_t v, const int lane)</td><td>v-&gt;Vn,8H<br/>0 &lt;= lane &lt;=<br/>7</td><td>SMOV Rd,Vn,H[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vgetq_lane_s32(int32x4_t v, const int lane)</td><td>v-&gt;Vn,4S<br/>0 &lt;= lane &lt;=<br/>3</td><td>SMOV Rd,Vn,S[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vgetq_lane_s64(int64x2_t v, const int lane)</td><td>v-&gt;Vn,2D<br/>0 &lt;= lane &lt;=<br/>1</td><td>UMOV Rd,Vn,D[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8_t vgetq_lane_p8(poly8x16_t v, const int lane)</td><td>v-&gt;Vn,16B<br/>0 &lt;= lane &lt;=<br/>15</td><td>UMOV Rd,Vn,B[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16_t vgetq_lane_p16(poly16x8_t v, const int lane)</td><td>v-&gt;Vn,8H<br/>0 &lt;= lane &lt;=<br/>7</td><td>UMOV Rd,Vn,H[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16_t vget_lane_f16(float16x4_t v, const int lane)</td><td>v-&gt;Vn,4H<br/>0 &lt;= lane &lt;=<br/>3</td><td>DUP Hd,Vn,H[lane]</td><td>Hd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16_t vgetq_lane_f16(float16x8_t v, const int lane)</td><td>v-&gt;Vn,8H<br/>0 &lt;= lane &lt;=<br/>7</td><td>DUP Hd,Vn,H[lane]</td><td>Hd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32_t vgetq_lane_f32(float32x4_t v, const int lane)</td><td>v-&gt;Vn,4S<br/>0 &lt;= lane &lt;=<br/>3</td><td>DUP Sd,Vn,S[lane]</td><td>Sd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64_t vgetq_lane_f64(float64x2_t v, const int lane)</td><td>v-&gt;Vn,2D<br/>0 &lt;= lane &lt;=<br/>1</td><td>DUP Dd,Vn,D[lane]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vset_lane_u8(uint8_t a, uint8x8_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,8B<br/>0 &lt;= lane &lt;=<br/>7</td><td>MOV Vd,B[lane],Rn</td><td>Vd,8B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vset_lane_u16(uint16_t a, uint16x4_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,4H<br/>0 &lt;= lane &lt;=<br/>3</td><td>MOV Vd,H[lane],Rn</td><td>Vd,4H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vset_lane_u32(uint32_t a, uint32x2_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,2S<br/>0 &lt;= lane &lt;=<br/>1</td><td>MOV Vd,S[lane],Rn</td><td>Vd,2S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vset_lane_u64(uint64_t a, uint64x1_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,1D<br/>lane==0</td><td>MOV Vd,D[lane],Rn</td><td>Vd,1D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vset_lane_p64(poly64_t a, poly64x1_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,1D<br/>lane==0</td><td>MOV Vd,D[lane],Rn</td><td>Vd,1D-&gt; result</td><td>A32/A64</td></tr><tr><td>int8x8_t vset_lane_s8(int8_t a, int8x8_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,8B<br/>0 &lt;= lane &lt;=<br/>7</td><td>MOV Vd,B[lane],Rn</td><td>Vd,8B-&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/149/Page/149",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/149/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 149,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              381.0,
              38.0
            ],
            [
              381.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            381.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/149/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 149,
          "polygon": [
            [
              889.0,
              38.0
            ],
            [
              964.0,
              38.0
            ],
            [
              964.0,
              59.0
            ],
            [
              889.0,
              59.0
            ]
          ],
          "bbox": [
            889.0,
            38.0,
            964.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/149/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32_t vget_lane_f32(float32x2_t v, const int lane)</td><td>v-&gt;Vn,2S<br/>0 &lt;= lane &lt;=<br/>1</td><td>DUP Sd,Vn,S[lane]</td><td>Sd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64_t vget_lane_f64(float64x1_t v, const int lane)</td><td>v-&gt;Vn,1D<br/>lane==0</td><td>DUP Dd,Vn,D[lane]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint8_t vgetq_lane_u8(uint8x16_t v, const int lane)</td><td>v-&gt;Vn,16B<br/>0 &lt;= lane &lt;=<br/>15</td><td>UMOV Rd,Vn,B[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16_t vgetq_lane_u16(uint16x8_t v, const int lane)</td><td>v-&gt;Vn,8H<br/>0 &lt;= lane &lt;=<br/>7</td><td>UMOV Rd,Vn,H[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32_t vgetq_lane_u32(uint32x4_t v, const int lane)</td><td>v-&gt;Vn,4S<br/>0 &lt;= lane &lt;=<br/>3</td><td>UMOV Rd,Vn,S[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64_t vgetq_lane_u64(uint64x2_t v, const int lane)</td><td>v-&gt;Vn,2D<br/>0 &lt;= lane &lt;=<br/>1</td><td>UMOV Rd,Vn,D[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64_t vgetq_lane_p64(poly64x2_t v, const int lane)</td><td>v-&gt;Vn,2D<br/>0 &lt;= lane &lt;=<br/>1</td><td>UMOV Rd,Vn,D[lane]</td><td>Rd-&gt; result</td><td>A32/A64</td></tr><tr><td>int8_t vgetq_lane_s8(int8x16_t v, const int lane)</td><td>v-&gt;Vn,16B<br/>0 &lt;= lane &lt;=<br/>15</td><td>SMOV Rd,Vn,B[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16_t vgetq_lane_s16(int16x8_t v, const int lane)</td><td>v-&gt;Vn,8H<br/>0 &lt;= lane &lt;=<br/>7</td><td>SMOV Rd,Vn,H[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32_t vgetq_lane_s32(int32x4_t v, const int lane)</td><td>v-&gt;Vn,4S<br/>0 &lt;= lane &lt;=<br/>3</td><td>SMOV Rd,Vn,S[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64_t vgetq_lane_s64(int64x2_t v, const int lane)</td><td>v-&gt;Vn,2D<br/>0 &lt;= lane &lt;=<br/>1</td><td>UMOV Rd,Vn,D[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8_t vgetq_lane_p8(poly8x16_t v, const int lane)</td><td>v-&gt;Vn,16B<br/>0 &lt;= lane &lt;=<br/>15</td><td>UMOV Rd,Vn,B[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16_t vgetq_lane_p16(poly16x8_t v, const int lane)</td><td>v-&gt;Vn,8H<br/>0 &lt;= lane &lt;=<br/>7</td><td>UMOV Rd,Vn,H[lane]</td><td>Rd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16_t vget_lane_f16(float16x4_t v, const int lane)</td><td>v-&gt;Vn,4H<br/>0 &lt;= lane &lt;=<br/>3</td><td>DUP Hd,Vn,H[lane]</td><td>Hd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16_t vgetq_lane_f16(float16x8_t v, const int lane)</td><td>v-&gt;Vn,8H<br/>0 &lt;= lane &lt;=<br/>7</td><td>DUP Hd,Vn,H[lane]</td><td>Hd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32_t vgetq_lane_f32(float32x4_t v, const int lane)</td><td>v-&gt;Vn,4S<br/>0 &lt;= lane &lt;=<br/>3</td><td>DUP Sd,Vn,S[lane]</td><td>Sd-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64_t vgetq_lane_f64(float64x2_t v, const int lane)</td><td>v-&gt;Vn,2D<br/>0 &lt;= lane &lt;=<br/>1</td><td>DUP Dd,Vn,D[lane]</td><td>Dd-&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vset_lane_u8(uint8_t a, uint8x8_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,8B<br/>0 &lt;= lane &lt;=<br/>7</td><td>MOV Vd,B[lane],Rn</td><td>Vd,8B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vset_lane_u16(uint16_t a, uint16x4_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,4H<br/>0 &lt;= lane &lt;=<br/>3</td><td>MOV Vd,H[lane],Rn</td><td>Vd,4H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vset_lane_u32(uint32_t a, uint32x2_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,2S<br/>0 &lt;= lane &lt;=<br/>1</td><td>MOV Vd,S[lane],Rn</td><td>Vd,2S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vset_lane_u64(uint64_t a, uint64x1_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,1D<br/>lane==0</td><td>MOV Vd,D[lane],Rn</td><td>Vd,1D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vset_lane_p64(poly64_t a, poly64x1_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,1D<br/>lane==0</td><td>MOV Vd,D[lane],Rn</td><td>Vd,1D-&gt; result</td><td>A32/A64</td></tr><tr><td>int8x8_t vset_lane_s8(int8_t a, int8x8_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,8B<br/>0 &lt;= lane &lt;=<br/>7</td><td>MOV Vd,B[lane],Rn</td><td>Vd,8B-&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 149,
          "polygon": [
            [
              156.0,
              112.0
            ],
            [
              989.0,
              112.0
            ],
            [
              989.0,
              1315.0
            ],
            [
              156.0,
              1315.0
            ]
          ],
          "bbox": [
            156.0,
            112.0,
            989.0,
            1315.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/149/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 149,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              836.0,
              1352.0
            ],
            [
              836.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            836.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/149/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 149,
          "polygon": [
            [
              507.0,
              1375.0
            ],
            [
              635.0,
              1375.0
            ],
            [
              635.0,
              1394.0
            ],
            [
              507.0,
              1394.0
            ]
          ],
          "bbox": [
            507.0,
            1375.0,
            635.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/149/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 149,
          "polygon": [
            [
              860.0,
              1394.0
            ],
            [
              980.0,
              1394.0
            ],
            [
              980.0,
              1415.0
            ],
            [
              860.0,
              1415.0
            ]
          ],
          "bbox": [
            860.0,
            1394.0,
            980.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x4_t vset_lane_s16(int16_t a, int16x4_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,4H<br/>0 &lt;= lane &lt;= 3</td><td>MOV Vd.H[lane],Rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vset_lane_s32(int32_t a, int32x2_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,2S<br/>0 &lt;= lane &lt;= 1</td><td>MOV Vd.S[lane],Rn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vset_lane_s64(int64_t a, int64x1_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,1D<br/>lane == 0</td><td>MOV Vd.D[lane],Rn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vset_lane_p8(poly8_t a, poly8x8_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,8B<br/>0 &lt;= lane &lt;= 7</td><td>MOV Vd.B[lane],Rn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vset_lane_p16(poly16_t a, poly16x4_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,4H<br/>0 &lt;= lane &lt;= 3</td><td>MOV Vd.H[lane],Rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x4_t vset_lane_f16(float16_t a, float16x4_t v, const int lane)</td><td>a-&gt;VnH<br/>v-&gt;Vd,4H<br/>0 &lt;= lane &lt;= 3</td><td>MOV Vd.H[lane],Vn.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x8_t vsetq_lane_f16(float16_t a, float16x8_t v, const int lane)</td><td>a-&gt;VnH<br/>v-&gt;Vd,8H<br/>0 &lt;= lane &lt;= 7</td><td>MOV Vd.H[lane],Vn.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vset_lane_f32(float32_t a, float32x2_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,2S<br/>0 &lt;= lane &lt;= 1</td><td>MOV Vd.S[lane],Rn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vset_lane_f64(float64_t a, float64x1_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,1D<br/>lane == 0</td><td>MOV Vd.D[lane],Rn</td><td>Vd.1D -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vsetq_lane_u8(uint8_t a, uint8x16_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,16B<br/>0 &lt;= lane &lt;= 15</td><td>MOV Vd.B[lane],Rn</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vsetq_lane_u16(uint16_t a, uint16x8_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,8H<br/>0 &lt;= lane &lt;= 7</td><td>MOV Vd.H[lane],Rn</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vsetq_lane_u32(uint32_t a, uint32x4_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,4S<br/>0 &lt;= lane &lt;= 3</td><td>MOV Vd.S[lane],Rn</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vsetq_lane_u64(uint64_t a, uint64x2_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,2D<br/>0 &lt;= lane &lt;= 1</td><td>MOV Vd.D[lane],Rn</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x2_t vsetq_lane_p64(poly64_t a, poly64x2_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,2D<br/>0 &lt;= lane &lt;= 1</td><td>MOV Vd.D[lane],Rn</td><td>Vd.2D -&gt; result</td><td>A32/A64</td></tr><tr><td>int8x16_t vsetq_lane_s8(int8_t a, int8x16_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,16B<br/>0 &lt;= lane &lt;= 15</td><td>MOV Vd.B[lane],Rn</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vsetq_lane_s16(int16_t a, int16x8_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,8H<br/>0 &lt;= lane &lt;= 7</td><td>MOV Vd.H[lane],Rn</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vsetq_lane_s32(int32_t a, int32x4_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,4S<br/>0 &lt;= lane &lt;= 3</td><td>MOV Vd.S[lane],Rn</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vsetq_lane_s64(int64_t a, int64x2_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,2D<br/>0 &lt;= lane &lt;= 1</td><td>MOV Vd.D[lane],Rn</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vsetq_lane_p8(poly8_t a, poly8x16_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,16B<br/>0 &lt;= lane &lt;= 15</td><td>MOV Vd.B[lane],Rn</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/150/Page/150",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/150/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 150,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              381.0,
              38.0
            ],
            [
              381.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            381.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/150/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 150,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/150/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x4_t vset_lane_s16(int16_t a, int16x4_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,4H<br/>0 &lt;= lane &lt;= 3</td><td>MOV Vd.H[lane],Rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vset_lane_s32(int32_t a, int32x2_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,2S<br/>0 &lt;= lane &lt;= 1</td><td>MOV Vd.S[lane],Rn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vset_lane_s64(int64_t a, int64x1_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,1D<br/>lane == 0</td><td>MOV Vd.D[lane],Rn</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vset_lane_p8(poly8_t a, poly8x8_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,8B<br/>0 &lt;= lane &lt;= 7</td><td>MOV Vd.B[lane],Rn</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vset_lane_p16(poly16_t a, poly16x4_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,4H<br/>0 &lt;= lane &lt;= 3</td><td>MOV Vd.H[lane],Rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x4_t vset_lane_f16(float16_t a, float16x4_t v, const int lane)</td><td>a-&gt;VnH<br/>v-&gt;Vd,4H<br/>0 &lt;= lane &lt;= 3</td><td>MOV Vd.H[lane],Vn.H[0]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x8_t vsetq_lane_f16(float16_t a, float16x8_t v, const int lane)</td><td>a-&gt;VnH<br/>v-&gt;Vd,8H<br/>0 &lt;= lane &lt;= 7</td><td>MOV Vd.H[lane],Vn.H[0]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vset_lane_f32(float32_t a, float32x2_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,2S<br/>0 &lt;= lane &lt;= 1</td><td>MOV Vd.S[lane],Rn</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vset_lane_f64(float64_t a, float64x1_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,1D<br/>lane == 0</td><td>MOV Vd.D[lane],Rn</td><td>Vd.1D -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vsetq_lane_u8(uint8_t a, uint8x16_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,16B<br/>0 &lt;= lane &lt;= 15</td><td>MOV Vd.B[lane],Rn</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vsetq_lane_u16(uint16_t a, uint16x8_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,8H<br/>0 &lt;= lane &lt;= 7</td><td>MOV Vd.H[lane],Rn</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vsetq_lane_u32(uint32_t a, uint32x4_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,4S<br/>0 &lt;= lane &lt;= 3</td><td>MOV Vd.S[lane],Rn</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vsetq_lane_u64(uint64_t a, uint64x2_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,2D<br/>0 &lt;= lane &lt;= 1</td><td>MOV Vd.D[lane],Rn</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x2_t vsetq_lane_p64(poly64_t a, poly64x2_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,2D<br/>0 &lt;= lane &lt;= 1</td><td>MOV Vd.D[lane],Rn</td><td>Vd.2D -&gt; result</td><td>A32/A64</td></tr><tr><td>int8x16_t vsetq_lane_s8(int8_t a, int8x16_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,16B<br/>0 &lt;= lane &lt;= 15</td><td>MOV Vd.B[lane],Rn</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vsetq_lane_s16(int16_t a, int16x8_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,8H<br/>0 &lt;= lane &lt;= 7</td><td>MOV Vd.H[lane],Rn</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vsetq_lane_s32(int32_t a, int32x4_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,4S<br/>0 &lt;= lane &lt;= 3</td><td>MOV Vd.S[lane],Rn</td><td>Vd.4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vsetq_lane_s64(int64_t a, int64x2_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,2D<br/>0 &lt;= lane &lt;= 1</td><td>MOV Vd.D[lane],Rn</td><td>Vd.2D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vsetq_lane_p8(poly8_t a, poly8x16_t v, const int lane)</td><td>a-&gt;Rn<br/>v-&gt;Vd,16B<br/>0 &lt;= lane &lt;= 15</td><td>MOV Vd.B[lane],Rn</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 150,
          "polygon": [
            [
              156.0,
              112.0
            ],
            [
              990.0,
              112.0
            ],
            [
              990.0,
              1342.0
            ],
            [
              156.0,
              1342.0
            ]
          ],
          "bbox": [
            156.0,
            112.0,
            990.0,
            1342.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/150/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 150,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/150/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 150,
          "polygon": [
            [
              507.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              507.0,
              1395.0
            ]
          ],
          "bbox": [
            507.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/150/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 150,
          "polygon": [
            [
              860.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly16x8_t vsetq_lane_p16(poly16_t a, poly16x8_t v, const int lane)</td><td>a -&gt; Rn<br/>v -&gt; Vd,8H<br/>0 &lt;= lane &lt;= 7</td><td>MOV Vd,[lane],Rn</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vsetq_lane_f32(float32_t a, float32x4_t v, const int lane)</td><td>a -&gt; Rn<br/>v -&gt; Vd,4S<br/>0 &lt;= lane &lt;= 3</td><td>MOV Vd,S[lane],Rn</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vsetq_lane_f64(float64_t a, float64x2_t v, const int lane)</td><td>a -&gt; Rn<br/>v -&gt; Vd,2D<br/>0 &lt;= lane &lt;= 1</td><td>MOV Vd,D[lane],Rn</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>float32_t vrecpxs_f32(float32_t a)</td><td>a -&gt; Sn</td><td>FRECXP $d,Sn</td><td>$d -&gt; result</td><td>A64</td></tr><tr><td>float64_t vrecpxd_f64(float64_t a)</td><td>a -&gt; Dn</td><td>FRECXP $d,Dn</td><td>$d -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vfma_n_f32(float32x2_t a, float32x2_t b, float32_t n)</td><td>a -&gt; Vd,2S<br/>b -&gt; Vn,2S<br/>n -&gt; Vm,S[0]</td><td>FMLA Vd,2S,Vn,2S,Vm,S[0]</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vfmaq_n_f32(float32x4_t a, float32x4_t b, float32_t n)</td><td>a -&gt; Vd,4S<br/>b -&gt; Vn,4S<br/>n -&gt; Vm,S[0]</td><td>FMLA Vd,4S,Vn,4S,Vm,S[0]</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vfms_n_f32(float32x2_t a, float32x2_t b, float32_t n)</td><td>a -&gt; Vd,2S<br/>b -&gt; Vn,2S<br/>n -&gt; Vm,S[0]</td><td>FMLS Vd,2S,Vn,2S,Vm,S[0]</td><td>Vd,2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vfmsq_n_f32(float32x4_t a, float32x4_t b, float32_t n)</td><td>a -&gt; Vd,4S<br/>b -&gt; Vn,4S<br/>n -&gt; Vm,S[0]</td><td>FMLS Vd,4S,Vn,4S,Vm,S[0]</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vfma_n_f64(float64x1_t a, float64x1_t b, float64_t n)</td><td>a -&gt; Da<br/>b -&gt; Dn<br/>n -&gt; Dm</td><td>FMADD Dd,Dn,Dm,Da</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vfmaq_n_f64(float64x2_t a, float64x2_t b, float64_t n)</td><td>a -&gt; Vd,2D<br/>b -&gt; Vn,2D<br/>n -&gt; Vm,D[0]</td><td>FMLA Vd,2D,Vn,2D,Vm,D[0]</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vfms_n_f64(float64x1_t a, float64x1_t b, float64_t n)</td><td>a -&gt; Da<br/>b -&gt; Dn<br/>n -&gt; Dm</td><td>FMSUB Dd,Dn,Dm,Da</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vfmsq_n_f64(float64x2_t a, float64x2_t b, float64_t n)</td><td>a -&gt; Vd,2D<br/>b -&gt; Vn,2D<br/>n -&gt; Vm,D[0]</td><td>FMLS Vd,2D,Vn,2D,Vm,D[0]</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8x2_t vtrn_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>TRN1 Vd1,8B,Vn,8B,Vm,8B<br/>TRN2 Vd2,8B,Vn,8B,Vm,8B</td><td>Vd1,8B -&gt; result,vall[0]<br/>Vd2,8B -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x2_t vtrn_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>TRN1 Vd1,4H,Vn,4H,Vm,4H<br/>TRN2 Vd2,4H,Vn,4H,Vm,4H</td><td>Vd1,4H -&gt; result,vall[0]<br/>Vd2,4H -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x2_t vtrn_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>TRN1 Vd1,8B,Vn,8B,Vm,8B<br/>TRN2 Vd2,8B,Vn,8B,Vm,8B</td><td>Vd1,8B -&gt; result,vall[0]<br/>Vd2,8B -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x2_t vtrn_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>TRN1 Vd1,4H,Vn,4H,Vm,4H<br/>TRN2 Vd2,4H,Vn,4H,Vm,4H</td><td>Vd1,4H -&gt; result,vall[0]<br/>Vd2,4H -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x2_t vtrn_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>TRN1 Vd1,8B,Vn,8B,Vm,8B<br/>TRN2 Vd2,8B,Vn,8B,Vm,8B</td><td>Vd1,8B -&gt; result,vall[0]<br/>Vd2,8B -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x2_t vtrn_p16(poly16x4_t a, poly16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>TRN1 Vd1,4H,Vn,4H,Vm,4H<br/>TRN2 Vd2,4H,Vn,4H,Vm,4H</td><td>Vd1,4H -&gt; result,vall[0]<br/>Vd2,4H -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x2_t vtrn_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>TRN1 Vd1,2S,Vn,2S,Vm,2S<br/>TRN2 Vd2,2S,Vn,2S,Vm,2S</td><td>Vd1,2S -&gt; result,vall[0]<br/>Vd2,2S -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x2_t vtrn_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>TRN1 Vd1,2S,Vn,2S,Vm,2S<br/>TRN2 Vd2,2S,Vn,2S,Vm,2S</td><td>Vd1,2S -&gt; result,vall[0]<br/>Vd2,2S -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x2_t vtrn_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>TRN1 Vd1,2S,Vn,2S,Vm,2S<br/>TRN2 Vd2,2S,Vn,2S,Vm,2S</td><td>Vd1,2S -&gt; result,vall[0]<br/>Vd2,2S -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/151/Page/151",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/151/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 151,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/151/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 151,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/151/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly16x8_t vsetq_lane_p16(poly16_t a, poly16x8_t v, const int lane)</td><td>a -&gt; Rn<br/>v -&gt; Vd,8H<br/>0 &lt;= lane &lt;= 7</td><td>MOV Vd,[lane],Rn</td><td>Vd,8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vsetq_lane_f32(float32_t a, float32x4_t v, const int lane)</td><td>a -&gt; Rn<br/>v -&gt; Vd,4S<br/>0 &lt;= lane &lt;= 3</td><td>MOV Vd,S[lane],Rn</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vsetq_lane_f64(float64_t a, float64x2_t v, const int lane)</td><td>a -&gt; Rn<br/>v -&gt; Vd,2D<br/>0 &lt;= lane &lt;= 1</td><td>MOV Vd,D[lane],Rn</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>float32_t vrecpxs_f32(float32_t a)</td><td>a -&gt; Sn</td><td>FRECXP $d,Sn</td><td>$d -&gt; result</td><td>A64</td></tr><tr><td>float64_t vrecpxd_f64(float64_t a)</td><td>a -&gt; Dn</td><td>FRECXP $d,Dn</td><td>$d -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vfma_n_f32(float32x2_t a, float32x2_t b, float32_t n)</td><td>a -&gt; Vd,2S<br/>b -&gt; Vn,2S<br/>n -&gt; Vm,S[0]</td><td>FMLA Vd,2S,Vn,2S,Vm,S[0]</td><td>Vd,2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vfmaq_n_f32(float32x4_t a, float32x4_t b, float32_t n)</td><td>a -&gt; Vd,4S<br/>b -&gt; Vn,4S<br/>n -&gt; Vm,S[0]</td><td>FMLA Vd,4S,Vn,4S,Vm,S[0]</td><td>Vd,4S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vfms_n_f32(float32x2_t a, float32x2_t b, float32_t n)</td><td>a -&gt; Vd,2S<br/>b -&gt; Vn,2S<br/>n -&gt; Vm,S[0]</td><td>FMLS Vd,2S,Vn,2S,Vm,S[0]</td><td>Vd,2S -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vfmsq_n_f32(float32x4_t a, float32x4_t b, float32_t n)</td><td>a -&gt; Vd,4S<br/>b -&gt; Vn,4S<br/>n -&gt; Vm,S[0]</td><td>FMLS Vd,4S,Vn,4S,Vm,S[0]</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vfma_n_f64(float64x1_t a, float64x1_t b, float64_t n)</td><td>a -&gt; Da<br/>b -&gt; Dn<br/>n -&gt; Dm</td><td>FMADD Dd,Dn,Dm,Da</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vfmaq_n_f64(float64x2_t a, float64x2_t b, float64_t n)</td><td>a -&gt; Vd,2D<br/>b -&gt; Vn,2D<br/>n -&gt; Vm,D[0]</td><td>FMLA Vd,2D,Vn,2D,Vm,D[0]</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>float64x1_t vfms_n_f64(float64x1_t a, float64x1_t b, float64_t n)</td><td>a -&gt; Da<br/>b -&gt; Dn<br/>n -&gt; Dm</td><td>FMSUB Dd,Dn,Dm,Da</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vfmsq_n_f64(float64x2_t a, float64x2_t b, float64_t n)</td><td>a -&gt; Vd,2D<br/>b -&gt; Vn,2D<br/>n -&gt; Vm,D[0]</td><td>FMLS Vd,2D,Vn,2D,Vm,D[0]</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>int8x8x2_t vtrn_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>TRN1 Vd1,8B,Vn,8B,Vm,8B<br/>TRN2 Vd2,8B,Vn,8B,Vm,8B</td><td>Vd1,8B -&gt; result,vall[0]<br/>Vd2,8B -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x2_t vtrn_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>TRN1 Vd1,4H,Vn,4H,Vm,4H<br/>TRN2 Vd2,4H,Vn,4H,Vm,4H</td><td>Vd1,4H -&gt; result,vall[0]<br/>Vd2,4H -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x2_t vtrn_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>TRN1 Vd1,8B,Vn,8B,Vm,8B<br/>TRN2 Vd2,8B,Vn,8B,Vm,8B</td><td>Vd1,8B -&gt; result,vall[0]<br/>Vd2,8B -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x2_t vtrn_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>TRN1 Vd1,4H,Vn,4H,Vm,4H<br/>TRN2 Vd2,4H,Vn,4H,Vm,4H</td><td>Vd1,4H -&gt; result,vall[0]<br/>Vd2,4H -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x2_t vtrn_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn,8B<br/>b -&gt; Vm,8B</td><td>TRN1 Vd1,8B,Vn,8B,Vm,8B<br/>TRN2 Vd2,8B,Vn,8B,Vm,8B</td><td>Vd1,8B -&gt; result,vall[0]<br/>Vd2,8B -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x2_t vtrn_p16(poly16x4_t a, poly16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>TRN1 Vd1,4H,Vn,4H,Vm,4H<br/>TRN2 Vd2,4H,Vn,4H,Vm,4H</td><td>Vd1,4H -&gt; result,vall[0]<br/>Vd2,4H -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x2_t vtrn_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>TRN1 Vd1,2S,Vn,2S,Vm,2S<br/>TRN2 Vd2,2S,Vn,2S,Vm,2S</td><td>Vd1,2S -&gt; result,vall[0]<br/>Vd2,2S -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x2_t vtrn_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>TRN1 Vd1,2S,Vn,2S,Vm,2S<br/>TRN2 Vd2,2S,Vn,2S,Vm,2S</td><td>Vd1,2S -&gt; result,vall[0]<br/>Vd2,2S -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x2_t vtrn_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>TRN1 Vd1,2S,Vn,2S,Vm,2S<br/>TRN2 Vd2,2S,Vn,2S,Vm,2S</td><td>Vd1,2S -&gt; result,vall[0]<br/>Vd2,2S -&gt; result,vall[1]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 151,
          "polygon": [
            [
              156.0,
              111.0
            ],
            [
              990.0,
              111.0
            ],
            [
              990.0,
              1345.0
            ],
            [
              156.0,
              1345.0
            ]
          ],
          "bbox": [
            156.0,
            111.0,
            990.0,
            1345.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/151/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 151,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/151/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 151,
          "polygon": [
            [
              507.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              507.0,
              1395.0
            ]
          ],
          "bbox": [
            507.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/151/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 151,
          "polygon": [
            [
              860.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x16x2_1 vtrnq_s8(int8x16_1 a, int8x16_1 b)</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>TRN1 Vq1.16B.Vn.16B.Vm.16B<br/>TRN2 Vq2.16B.Vn.16B.Vm.16B</td><td>Vq1.16B -&gt; result.val[0]<br/>Vq2.16B -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>int16x8x2_1 vtrnq_s16(int16x8_1 a, int16x8_1 b)</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>TRN1 Vq1.8H.Vn.8H.Vm.8H<br/>TRN2 Vq2.8H.Vn.8H.Vm.8H</td><td>Vq1.8H -&gt; result.val[0]<br/>Vq2.8H -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>int32x4x2_1 vtrnq_s32(int32x4_1 a, int32x4_1 b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN1 Vq1.4S.Vn.4S.Vm.4S<br/>TRN2 Vq2.4S.Vn.4S.Vm.4S</td><td>Vq1.4S -&gt; result.val[0]<br/>Vq2.4S -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>float32x4x2_1 vtrnq_f32(float32x4_1 a, float32x4_1 b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN1 Vq1.4S.Vn.4S.Vm.4S<br/>TRN2 Vq2.4S.Vn.4S.Vm.4S</td><td>Vq1.4S -&gt; result.val[0]<br/>Vq2.4S -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>uint8x16x2_1 vtrnq_u8(uint8x16_1 a, uint8x16_1 b)</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>TRN1 Vq1.16B.Vn.16B.Vm.16B<br/>TRN2 Vq2.16B.Vn.16B.Vm.16B</td><td>Vq1.16B -&gt; result.val[0]<br/>Vq2.16B -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>uint16x8x2_1 vtrnq_u16(uint16x8_1 a, uint16x8_1 b)</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>TRN1 Vq1.8H.Vn.8H.Vm.8H<br/>TRN2 Vq2.8H.Vn.8H.Vm.8H</td><td>Vq1.8H -&gt; result.val[0]<br/>Vq2.8H -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>uint32x4x2_1 vtrnq_u32(uint32x4_1 a, uint32x4_1 b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN1 Vq1.4S.Vn.4S.Vm.4S<br/>TRN2 Vq2.4S.Vn.4S.Vm.4S</td><td>Vq1.4S -&gt; result.val[0]<br/>Vq2.4S -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>poly8x16x2_1 vtrnq_p8(poly8x16_1 a, poly8x16_1 b)</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>TRN1 Vq1.16B.Vn.16B.Vm.16B<br/>TRN2 Vq2.16B.Vn.16B.Vm.16B</td><td>Vq1.16B -&gt; result.val[0]<br/>Vq2.16B -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>poly16x8x2_1 vtrnq_p16(poly16x8_1 a, poly16x8_1 b)</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>TRN1 Vq1.8H.Vn.8H.Vm.8H<br/>TRN2 Vq2.8H.Vn.8H.Vm.8H</td><td>Vq1.8H -&gt; result.val[0]<br/>Vq2.8H -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>int8x8x2_1 vzip_s8(int8x8_1 a, int8x8_1 b)</td><td>a -&gt; Vn.BB<br/>b -&gt; Vm.BB</td><td>ZIP1 Vq1.8B.Vn.8B.Vm.8B<br/>ZIP2 Vq2.8B.Vn.8B.Vm.8B</td><td>Vq1.8B -&gt; result.val[0]<br/>Vq2.8B -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>int16x4x2_1 vzip_s16(int16x4_1 a, int16x4_1 b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP1 Vq1.4H.Vn.4H.Vm.4H<br/>ZIP2 Vq2.4H.Vn.4H.Vm.4H</td><td>Vq1.4H -&gt; result.val[0]<br/>Vq2.4H -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>uint8x8x2_1 vzip_u8(uint8x8_1 a, uint8x8_1 b)</td><td>a -&gt; Vn.BB<br/>b -&gt; Vm.BB</td><td>ZIP1 Vq1.8B.Vn.8B.Vm.8B<br/>ZIP2 Vq2.8B.Vn.8B.Vm.8B</td><td>Vq1.8B -&gt; result.val[0]<br/>Vq2.8B -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>uint16x4x2_1 vzip_u16(uint16x4_1 a, uint16x4_1 b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP1 Vq1.4H.Vn.4H.Vm.4H<br/>ZIP2 Vq2.4H.Vn.4H.Vm.4H</td><td>Vq1.4H -&gt; result.val[0]<br/>Vq2.4H -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>poly8x8x2_1 vzip_p8(poly8x8_1 a, poly8x8_1 b)</td><td>a -&gt; Vn.BB<br/>b -&gt; Vm.BB</td><td>ZIP1 Vq1.8B.Vn.8B.Vm.8B<br/>ZIP2 Vq2.8B.Vn.8B.Vm.8B</td><td>Vq1.8B -&gt; result.val[0]<br/>Vq2.8B -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>poly16x4x2_1 vzip_p16(poly16x4_1 a, poly16x4_1 b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP1 Vq1.4H.Vn.4H.Vm.4H<br/>ZIP2 Vq2.4H.Vn.4H.Vm.4H</td><td>Vq1.4H -&gt; result.val[0]<br/>Vq2.4H -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>int32x2x2_1 vzip_s32(int32x2_1 a, int32x2_1 b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP1 Vq1.2S.Vn.2S.Vm.2S<br/>ZIP2 Vq2.2S.Vn.2S.Vm.2S</td><td>Vq1.2S -&gt; result.val[0]<br/>Vq2.2S -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>float32x2x2_1 vzip_f32(float32x2_1 a, float32x2_1 b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP1 Vq1.2S.Vn.2S.Vm.2S<br/>ZIP2 Vq2.2S.Vn.2S.Vm.2S</td><td>Vq1.2S -&gt; result.val[0]<br/>Vq2.2S -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>uint32x2x2_1 vzip_u32(uint32x2_1 a, uint32x2_1 b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP1 Vq1.2S.Vn.2S.Vm.2S<br/>ZIP2 Vq2.2S.Vn.2S.Vm.2S</td><td>Vq1.2S -&gt; result.val[0]<br/>Vq2.2S -&gt; result.val[1]</td><td>V7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/152/Page/152",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/152/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 152,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/152/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 152,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            687.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/152/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x16x2_1 vtrnq_s8(int8x16_1 a, int8x16_1 b)</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>TRN1 Vq1.16B.Vn.16B.Vm.16B<br/>TRN2 Vq2.16B.Vn.16B.Vm.16B</td><td>Vq1.16B -&gt; result.val[0]<br/>Vq2.16B -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>int16x8x2_1 vtrnq_s16(int16x8_1 a, int16x8_1 b)</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>TRN1 Vq1.8H.Vn.8H.Vm.8H<br/>TRN2 Vq2.8H.Vn.8H.Vm.8H</td><td>Vq1.8H -&gt; result.val[0]<br/>Vq2.8H -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>int32x4x2_1 vtrnq_s32(int32x4_1 a, int32x4_1 b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN1 Vq1.4S.Vn.4S.Vm.4S<br/>TRN2 Vq2.4S.Vn.4S.Vm.4S</td><td>Vq1.4S -&gt; result.val[0]<br/>Vq2.4S -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>float32x4x2_1 vtrnq_f32(float32x4_1 a, float32x4_1 b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN1 Vq1.4S.Vn.4S.Vm.4S<br/>TRN2 Vq2.4S.Vn.4S.Vm.4S</td><td>Vq1.4S -&gt; result.val[0]<br/>Vq2.4S -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>uint8x16x2_1 vtrnq_u8(uint8x16_1 a, uint8x16_1 b)</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>TRN1 Vq1.16B.Vn.16B.Vm.16B<br/>TRN2 Vq2.16B.Vn.16B.Vm.16B</td><td>Vq1.16B -&gt; result.val[0]<br/>Vq2.16B -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>uint16x8x2_1 vtrnq_u16(uint16x8_1 a, uint16x8_1 b)</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>TRN1 Vq1.8H.Vn.8H.Vm.8H<br/>TRN2 Vq2.8H.Vn.8H.Vm.8H</td><td>Vq1.8H -&gt; result.val[0]<br/>Vq2.8H -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>uint32x4x2_1 vtrnq_u32(uint32x4_1 a, uint32x4_1 b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>TRN1 Vq1.4S.Vn.4S.Vm.4S<br/>TRN2 Vq2.4S.Vn.4S.Vm.4S</td><td>Vq1.4S -&gt; result.val[0]<br/>Vq2.4S -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>poly8x16x2_1 vtrnq_p8(poly8x16_1 a, poly8x16_1 b)</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>TRN1 Vq1.16B.Vn.16B.Vm.16B<br/>TRN2 Vq2.16B.Vn.16B.Vm.16B</td><td>Vq1.16B -&gt; result.val[0]<br/>Vq2.16B -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>poly16x8x2_1 vtrnq_p16(poly16x8_1 a, poly16x8_1 b)</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>TRN1 Vq1.8H.Vn.8H.Vm.8H<br/>TRN2 Vq2.8H.Vn.8H.Vm.8H</td><td>Vq1.8H -&gt; result.val[0]<br/>Vq2.8H -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>int8x8x2_1 vzip_s8(int8x8_1 a, int8x8_1 b)</td><td>a -&gt; Vn.BB<br/>b -&gt; Vm.BB</td><td>ZIP1 Vq1.8B.Vn.8B.Vm.8B<br/>ZIP2 Vq2.8B.Vn.8B.Vm.8B</td><td>Vq1.8B -&gt; result.val[0]<br/>Vq2.8B -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>int16x4x2_1 vzip_s16(int16x4_1 a, int16x4_1 b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP1 Vq1.4H.Vn.4H.Vm.4H<br/>ZIP2 Vq2.4H.Vn.4H.Vm.4H</td><td>Vq1.4H -&gt; result.val[0]<br/>Vq2.4H -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>uint8x8x2_1 vzip_u8(uint8x8_1 a, uint8x8_1 b)</td><td>a -&gt; Vn.BB<br/>b -&gt; Vm.BB</td><td>ZIP1 Vq1.8B.Vn.8B.Vm.8B<br/>ZIP2 Vq2.8B.Vn.8B.Vm.8B</td><td>Vq1.8B -&gt; result.val[0]<br/>Vq2.8B -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>uint16x4x2_1 vzip_u16(uint16x4_1 a, uint16x4_1 b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP1 Vq1.4H.Vn.4H.Vm.4H<br/>ZIP2 Vq2.4H.Vn.4H.Vm.4H</td><td>Vq1.4H -&gt; result.val[0]<br/>Vq2.4H -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>poly8x8x2_1 vzip_p8(poly8x8_1 a, poly8x8_1 b)</td><td>a -&gt; Vn.BB<br/>b -&gt; Vm.BB</td><td>ZIP1 Vq1.8B.Vn.8B.Vm.8B<br/>ZIP2 Vq2.8B.Vn.8B.Vm.8B</td><td>Vq1.8B -&gt; result.val[0]<br/>Vq2.8B -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>poly16x4x2_1 vzip_p16(poly16x4_1 a, poly16x4_1 b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP1 Vq1.4H.Vn.4H.Vm.4H<br/>ZIP2 Vq2.4H.Vn.4H.Vm.4H</td><td>Vq1.4H -&gt; result.val[0]<br/>Vq2.4H -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>int32x2x2_1 vzip_s32(int32x2_1 a, int32x2_1 b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP1 Vq1.2S.Vn.2S.Vm.2S<br/>ZIP2 Vq2.2S.Vn.2S.Vm.2S</td><td>Vq1.2S -&gt; result.val[0]<br/>Vq2.2S -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>float32x2x2_1 vzip_f32(float32x2_1 a, float32x2_1 b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP1 Vq1.2S.Vn.2S.Vm.2S<br/>ZIP2 Vq2.2S.Vn.2S.Vm.2S</td><td>Vq1.2S -&gt; result.val[0]<br/>Vq2.2S -&gt; result.val[1]</td><td>V7/A32/A64</td></tr><tr><td>uint32x2x2_1 vzip_u32(uint32x2_1 a, uint32x2_1 b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>ZIP1 Vq1.2S.Vn.2S.Vm.2S<br/>ZIP2 Vq2.2S.Vn.2S.Vm.2S</td><td>Vq1.2S -&gt; result.val[0]<br/>Vq2.2S -&gt; result.val[1]</td><td>V7/A32/A64</td></tr></tbody></table>",
          "page": 152,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              705.0,
              78.0
            ],
            [
              705.0,
              933.0
            ],
            [
              110.0,
              933.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            705.0,
            933.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/152/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 152,
          "polygon": [
            [
              216.0,
              960.0
            ],
            [
              597.0,
              960.0
            ],
            [
              597.0,
              976.0
            ],
            [
              216.0,
              976.0
            ]
          ],
          "bbox": [
            216.0,
            960.0,
            597.0,
            976.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/152/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 152,
          "polygon": [
            [
              358.0,
              976.0
            ],
            [
              453.0,
              976.0
            ],
            [
              453.0,
              992.0
            ],
            [
              358.0,
              992.0
            ]
          ],
          "bbox": [
            358.0,
            976.0,
            453.0,
            992.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/152/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 152,
          "polygon": [
            [
              614.0,
              990.0
            ],
            [
              703.0,
              990.0
            ],
            [
              703.0,
              1007.0
            ],
            [
              614.0,
              1007.0
            ]
          ],
          "bbox": [
            614.0,
            990.0,
            703.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x16x2_t vzipq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ZIP1 Vd1.16B,Vn.16B,Vm.16B<br/>ZIP2 Vd2.16B,Vn.16B,Vm.16B</td><td>Vd1.16B -&gt; resultVal[0]<br/>Vd2.16B -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x2_t vzipq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP1 Vd1.8H,Vn.8H,Vm.8H<br/>ZIP2 Vd2.8H,Vn.8H,Vm.8H</td><td>Vd1.8H -&gt; resultVal[0]<br/>Vd2.8H -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x2_t vzipq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP1 Vd1.4S,Vn.4S,Vm.4S<br/>ZIP2 Vd2.4S,Vn.4S,Vm.4S</td><td>Vd1.4S -&gt; resultVal[0]<br/>Vd2.4S -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x2_t vzipq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP1 Vd1.4S,Vn.4S,Vm.4S<br/>ZIP2 Vd2.4S,Vn.4S,Vm.4S</td><td>Vd1.4S -&gt; resultVal[0]<br/>Vd2.4S -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x2_t vzipq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ZIP1 Vd1.16B,Vn.16B,Vm.16B<br/>ZIP2 Vd2.16B,Vn.16B,Vm.16B</td><td>Vd1.16B -&gt; resultVal[0]<br/>Vd2.16B -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x2_t vzipq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP1 Vd1.8H,Vn.8H,Vm.8H<br/>ZIP2 Vd2.8H,Vn.8H,Vm.8H</td><td>Vd1.8H -&gt; resultVal[0]<br/>Vd2.8H -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x2_t vzipq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP1 Vd1.4S,Vn.4S,Vm.4S<br/>ZIP2 Vd2.4S,Vn.4S,Vm.4S</td><td>Vd1.4S -&gt; resultVal[0]<br/>Vd2.4S -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x2_t vzipq_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ZIP1 Vd1.16B,Vn.16B,Vm.16B<br/>ZIP2 Vd2.16B,Vn.16B,Vm.16B</td><td>Vd1.16B -&gt; resultVal[0]<br/>Vd2.16B -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x2_t vzipq_p16(poly16x8_t a, poly16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP1 Vd1.8H,Vn.8H,Vm.8H<br/>ZIP2 Vd2.8H,Vn.8H,Vm.8H</td><td>Vd1.8H -&gt; resultVal[0]<br/>Vd2.8H -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>int8x8x2_t vuzp_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP1 Vd1.8B,Vn.8B,Vm.8B<br/>UZP2 Vd2.8B,Vn.8B,Vm.8B</td><td>Vd1.8B -&gt; resultVal[0]<br/>Vd2.8B -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x2_t vuzp_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP1 Vd1.4H,Vn.4H,Vm.4H<br/>UZP2 Vd2.4H,Vn.4H,Vm.4H</td><td>Vd1.4H -&gt; resultVal[0]<br/>Vd2.4H -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x2_t vuzp_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP1 Vd1.2S,Vn.2S,Vm.2S<br/>UZP2 Vd2.2S,Vn.2S,Vm.2S</td><td>Vd1.2S -&gt; resultVal[0]<br/>Vd2.2S -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x2_t vuzp_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP1 Vd1.2S,Vn.2S,Vm.2S<br/>UZP2 Vd2.2S,Vn.2S,Vm.2S</td><td>Vd1.2S -&gt; resultVal[0]<br/>Vd2.2S -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x2_t vuzp_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP1 Vd1.8B,Vn.8B,Vm.8B<br/>UZP2 Vd2.8B,Vn.8B,Vm.8B</td><td>Vd1.8B -&gt; resultVal[0]<br/>Vd2.8B -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x2_t vuzp_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP1 Vd1.4H,Vn.4H,Vm.4H<br/>UZP2 Vd2.4H,Vn.4H,Vm.4H</td><td>Vd1.4H -&gt; resultVal[0]<br/>Vd2.4H -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x2_t vuzp_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP1 Vd1.2S,Vn.2S,Vm.2S<br/>UZP2 Vd2.2S,Vn.2S,Vm.2S</td><td>Vd1.2S -&gt; resultVal[0]<br/>Vd2.2S -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x2_t vuzp_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP1 Vd1.8B,Vn.8B,Vm.8B<br/>UZP2 Vd2.8B,Vn.8B,Vm.8B</td><td>Vd1.8B -&gt; resultVal[0]<br/>Vd2.8B -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x2_t vuzp_p16(poly16x4_t a, poly16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP1 Vd1.4H,Vn.4H,Vm.4H<br/>UZP2 Vd2.4H,Vn.4H,Vm.4H</td><td>Vd1.4H -&gt; resultVal[0]<br/>Vd2.4H -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/153/Page/153",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/153/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 153,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/153/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 153,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/153/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x16x2_t vzipq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ZIP1 Vd1.16B,Vn.16B,Vm.16B<br/>ZIP2 Vd2.16B,Vn.16B,Vm.16B</td><td>Vd1.16B -&gt; resultVal[0]<br/>Vd2.16B -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x2_t vzipq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP1 Vd1.8H,Vn.8H,Vm.8H<br/>ZIP2 Vd2.8H,Vn.8H,Vm.8H</td><td>Vd1.8H -&gt; resultVal[0]<br/>Vd2.8H -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x2_t vzipq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP1 Vd1.4S,Vn.4S,Vm.4S<br/>ZIP2 Vd2.4S,Vn.4S,Vm.4S</td><td>Vd1.4S -&gt; resultVal[0]<br/>Vd2.4S -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x2_t vzipq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP1 Vd1.4S,Vn.4S,Vm.4S<br/>ZIP2 Vd2.4S,Vn.4S,Vm.4S</td><td>Vd1.4S -&gt; resultVal[0]<br/>Vd2.4S -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x2_t vzipq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ZIP1 Vd1.16B,Vn.16B,Vm.16B<br/>ZIP2 Vd2.16B,Vn.16B,Vm.16B</td><td>Vd1.16B -&gt; resultVal[0]<br/>Vd2.16B -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x2_t vzipq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP1 Vd1.8H,Vn.8H,Vm.8H<br/>ZIP2 Vd2.8H,Vn.8H,Vm.8H</td><td>Vd1.8H -&gt; resultVal[0]<br/>Vd2.8H -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x2_t vzipq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>ZIP1 Vd1.4S,Vn.4S,Vm.4S<br/>ZIP2 Vd2.4S,Vn.4S,Vm.4S</td><td>Vd1.4S -&gt; resultVal[0]<br/>Vd2.4S -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x2_t vzipq_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>ZIP1 Vd1.16B,Vn.16B,Vm.16B<br/>ZIP2 Vd2.16B,Vn.16B,Vm.16B</td><td>Vd1.16B -&gt; resultVal[0]<br/>Vd2.16B -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x2_t vzipq_p16(poly16x8_t a, poly16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP1 Vd1.8H,Vn.8H,Vm.8H<br/>ZIP2 Vd2.8H,Vn.8H,Vm.8H</td><td>Vd1.8H -&gt; resultVal[0]<br/>Vd2.8H -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>int8x8x2_t vuzp_s8(int8x8_t a, int8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP1 Vd1.8B,Vn.8B,Vm.8B<br/>UZP2 Vd2.8B,Vn.8B,Vm.8B</td><td>Vd1.8B -&gt; resultVal[0]<br/>Vd2.8B -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>int16x4x2_t vuzp_s16(int16x4_t a, int16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP1 Vd1.4H,Vn.4H,Vm.4H<br/>UZP2 Vd2.4H,Vn.4H,Vm.4H</td><td>Vd1.4H -&gt; resultVal[0]<br/>Vd2.4H -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>int32x2x2_t vuzp_s32(int32x2_t a, int32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP1 Vd1.2S,Vn.2S,Vm.2S<br/>UZP2 Vd2.2S,Vn.2S,Vm.2S</td><td>Vd1.2S -&gt; resultVal[0]<br/>Vd2.2S -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>float32x2x2_t vuzp_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP1 Vd1.2S,Vn.2S,Vm.2S<br/>UZP2 Vd2.2S,Vn.2S,Vm.2S</td><td>Vd1.2S -&gt; resultVal[0]<br/>Vd2.2S -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>uint8x8x2_t vuzp_u8(uint8x8_t a, uint8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP1 Vd1.8B,Vn.8B,Vm.8B<br/>UZP2 Vd2.8B,Vn.8B,Vm.8B</td><td>Vd1.8B -&gt; resultVal[0]<br/>Vd2.8B -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>uint16x4x2_t vuzp_u16(uint16x4_t a, uint16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP1 Vd1.4H,Vn.4H,Vm.4H<br/>UZP2 Vd2.4H,Vn.4H,Vm.4H</td><td>Vd1.4H -&gt; resultVal[0]<br/>Vd2.4H -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>uint32x2x2_t vuzp_u32(uint32x2_t a, uint32x2_t b)</td><td>a -&gt; Vn.2S<br/>b -&gt; Vm.2S</td><td>UZP1 Vd1.2S,Vn.2S,Vm.2S<br/>UZP2 Vd2.2S,Vn.2S,Vm.2S</td><td>Vd1.2S -&gt; resultVal[0]<br/>Vd2.2S -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>poly8x8x2_t vuzp_p8(poly8x8_t a, poly8x8_t b)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UZP1 Vd1.8B,Vn.8B,Vm.8B<br/>UZP2 Vd2.8B,Vn.8B,Vm.8B</td><td>Vd1.8B -&gt; resultVal[0]<br/>Vd2.8B -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr><tr><td>poly16x4x2_t vuzp_p16(poly16x4_t a, poly16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP1 Vd1.4H,Vn.4H,Vm.4H<br/>UZP2 Vd2.4H,Vn.4H,Vm.4H</td><td>Vd1.4H -&gt; resultVal[0]<br/>Vd2.4H -&gt; resultVal[1]</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 153,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1311.0
            ],
            [
              154.0,
              1311.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1311.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/153/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 153,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/153/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 153,
          "polygon": [
            [
              507.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              507.0,
              1395.0
            ]
          ],
          "bbox": [
            507.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/153/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 153,
          "polygon": [
            [
              860.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x16x2_t vuzpq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP1 Vd1.16B.Vn.16B.Vm.16B<br/>UZP2 Vd2.16B.Vn.16B.Vm.16B</td><td>Vd1.16B -&gt; result.val[0]<br/>Vd2.16B -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x2_t vuzpq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP1 Vd1.8H.Vn.8H.Vm.8H<br/>UZP2 Vd2.8H.Vn.8H.Vm.8H</td><td>Vd1.8H -&gt; result.val[0]<br/>Vd2.8H -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x2_t vuzpq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP1 Vd1.4S.Vn.4S.Vm.4S<br/>UZP2 Vd2.4S.Vn.4S.Vm.4S</td><td>Vd1.4S -&gt; result.val[0]<br/>Vd2.4S -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x2_t vuzpq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP1 Vd1.4S.Vn.4S.Vm.4S<br/>UZP2 Vd2.4S.Vn.4S.Vm.4S</td><td>Vd1.4S -&gt; result.val[0]<br/>Vd2.4S -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x2_t vuzpq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP1 Vd1.16B.Vn.16B.Vm.16B<br/>UZP2 Vd2.16B.Vn.16B.Vm.16B</td><td>Vd1.16B -&gt; result.val[0]<br/>Vd2.16B -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x2_t vuzpq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP1 Vd1.8H.Vn.8H.Vm.8H<br/>UZP2 Vd2.8H.Vn.8H.Vm.8H</td><td>Vd1.8H -&gt; result.val[0]<br/>Vd2.8H -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x2_t vuzpq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP1 Vd1.4S.Vn.4S.Vm.4S<br/>UZP2 Vd2.4S.Vn.4S.Vm.4S</td><td>Vd1.4S -&gt; result.val[0]<br/>Vd2.4S -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x2_t vuzpq_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP1 Vd1.16B.Vn.16B.Vm.16B<br/>UZP2 Vd2.16B.Vn.16B.Vm.16B</td><td>Vd1.16B -&gt; result.val[0]<br/>Vd2.16B -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x2_t vuzpq_p16(poly16x8_t a, poly16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP1 Vd1.8H.Vn.8H.Vm.8H<br/>UZP2 Vd2.8H.Vn.8H.Vm.8H</td><td>Vd1.8H -&gt; result.val[0]<br/>Vd2.8H -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vreinterpret_s16_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vreinterpret_s32_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vreinterpret_f32_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vreinterpret_u64_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vreinterpret_s64_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vreinterpret_f64_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vreinterpret_f16_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vreinterpret_s8_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vreinterpret_s32_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vreinterpret_f32_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vreinterpret_u64_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vreinterpret_s64_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vreinterpret_f64_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vreinterpret_f16_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vreinterpret_s16_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vreinterpret_f32_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vreinterpret_u64_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vreinterpret_s64_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/154/Page/154",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/154/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 154,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/154/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 154,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/154/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int8x16x2_t vuzpq_s8(int8x16_t a, int8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP1 Vd1.16B.Vn.16B.Vm.16B<br/>UZP2 Vd2.16B.Vn.16B.Vm.16B</td><td>Vd1.16B -&gt; result.val[0]<br/>Vd2.16B -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>int16x8x2_t vuzpq_s16(int16x8_t a, int16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP1 Vd1.8H.Vn.8H.Vm.8H<br/>UZP2 Vd2.8H.Vn.8H.Vm.8H</td><td>Vd1.8H -&gt; result.val[0]<br/>Vd2.8H -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>int32x4x2_t vuzpq_s32(int32x4_t a, int32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP1 Vd1.4S.Vn.4S.Vm.4S<br/>UZP2 Vd2.4S.Vn.4S.Vm.4S</td><td>Vd1.4S -&gt; result.val[0]<br/>Vd2.4S -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>float32x4x2_t vuzpq_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP1 Vd1.4S.Vn.4S.Vm.4S<br/>UZP2 Vd2.4S.Vn.4S.Vm.4S</td><td>Vd1.4S -&gt; result.val[0]<br/>Vd2.4S -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>uint8x16x2_t vuzpq_u8(uint8x16_t a, uint8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP1 Vd1.16B.Vn.16B.Vm.16B<br/>UZP2 Vd2.16B.Vn.16B.Vm.16B</td><td>Vd1.16B -&gt; result.val[0]<br/>Vd2.16B -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>uint16x8x2_t vuzpq_u16(uint16x8_t a, uint16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP1 Vd1.8H.Vn.8H.Vm.8H<br/>UZP2 Vd2.8H.Vn.8H.Vm.8H</td><td>Vd1.8H -&gt; result.val[0]<br/>Vd2.8H -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>uint32x4x2_t vuzpq_u32(uint32x4_t a, uint32x4_t b)</td><td>a -&gt; Vn.4S<br/>b -&gt; Vm.4S</td><td>UZP1 Vd1.4S.Vn.4S.Vm.4S<br/>UZP2 Vd2.4S.Vn.4S.Vm.4S</td><td>Vd1.4S -&gt; result.val[0]<br/>Vd2.4S -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>poly8x16x2_t vuzpq_p8(poly8x16_t a, poly8x16_t b)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UZP1 Vd1.16B.Vn.16B.Vm.16B<br/>UZP2 Vd2.16B.Vn.16B.Vm.16B</td><td>Vd1.16B -&gt; result.val[0]<br/>Vd2.16B -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>poly16x8x2_t vuzpq_p16(poly16x8_t a, poly16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP1 Vd1.8H.Vn.8H.Vm.8H<br/>UZP2 Vd2.8H.Vn.8H.Vm.8H</td><td>Vd1.8H -&gt; result.val[0]<br/>Vd2.8H -&gt; result.val[1]</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vreinterpret_s16_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vreinterpret_s32_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vreinterpret_f32_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vreinterpret_u64_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vreinterpret_s64_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vreinterpret_f64_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vreinterpret_f16_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vreinterpret_s8_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vreinterpret_s32_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vreinterpret_f32_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vreinterpret_u64_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vreinterpret_s64_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vreinterpret_f64_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vreinterpret_f16_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vreinterpret_s16_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vreinterpret_f32_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vreinterpret_u64_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vreinterpret_s64_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.1D -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 154,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1335.0
            ],
            [
              154.0,
              1335.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1335.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/154/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 154,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1373.0
            ],
            [
              305.0,
              1373.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1373.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/154/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 154,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/154/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 154,
          "polygon": [
            [
              860.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1415.0
            ],
            [
              860.0,
              1415.0
            ]
          ],
          "bbox": [
            860.0,
            1394.0,
            988.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x1_tvreinterpret_f64_s32(int32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_tvreinterpret_p64_s32(int32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_tvreinterpret_f16_s32(int32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_tvreinterpret_s8_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_tvreinterpret_s16_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_tvreinterpret_s32_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_tvreinterpret_u8_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_tvreinterpret_u16_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_tvreinterpret_u32_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_tvreinterpret_p8_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_tvreinterpret_p16_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_tvreinterpret_u64_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_tvreinterpret_s64_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_tvreinterpret_f64_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_tvreinterpret_p64_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A32/A64</td></tr><tr><td>poly64x1_tvreinterpret_p64_f64(float64x1_t a)</td><td>a-&gt;Vd,1D</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A64</td></tr><tr><td>float16x4_tvreinterpret_f16_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_tvreinterpret_s8_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_tvreinterpret_s16_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_tvreinterpret_s32_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_tvreinterpret_f32_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_tvreinterpret_u16_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_tvreinterpret_u32_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_tvreinterpret_p8_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_tvreinterpret_p16_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_tvreinterpret_u64_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_tvreinterpret_s64_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_tvreinterpret_f64_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_tvreinterpret_p64_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_tvreinterpret_f16_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_tvreinterpret_s8_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_tvreinterpret_s16_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_tvreinterpret_s32_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_tvreinterpret_f32_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_tvreinterpret_u8_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_tvreinterpret_u32_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_tvreinterpret_p8_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_tvreinterpret_p16_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_tvreinterpret_u64_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_tvreinterpret_s64_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_tvreinterpret_f64_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_tvreinterpret_p64_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_tvreinterpret_f16_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_tvreinterpret_s8_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_tvreinterpret_s16_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_tvreinterpret_s32_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_tvreinterpret_f32_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_tvreinterpret_u8_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_tvreinterpret_u16_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_tvreinterpret_u32_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_tvreinterpret_p8_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_tvreinterpret_p16_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_tvreinterpret_u64_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_tvreinterpret_s64_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_tvreinterpret_f64_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_tvreinterpret_p64_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_tvreinterpret_f16_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_tvreinterpret_s8_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_tvreinterpret_s16_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_tvreinterpret_s32_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_tvreinterpret_f32_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_tvreinterpret_u8_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_tvreinterpret_u16_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_tvreinterpret_u32_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_tvreinterpret_p16_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_tvreinterpret_u64_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_tvreinterpret_s64_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_tvreinterpret_f64_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_tvreinterpret_p64_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_tvreinterpret_f16_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_tvreinterpret_s8_p16(poly16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_tvreinterpret_s16_p16(poly16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/155/Page/155",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/155/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 155,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/155/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 155,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/155/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float64x1_tvreinterpret_f64_s32(int32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_tvreinterpret_p64_s32(int32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_tvreinterpret_f16_s32(int32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_tvreinterpret_s8_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_tvreinterpret_s16_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_tvreinterpret_s32_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_tvreinterpret_u8_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_tvreinterpret_u16_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_tvreinterpret_u32_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_tvreinterpret_p8_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_tvreinterpret_p16_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_tvreinterpret_u64_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_tvreinterpret_s64_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_tvreinterpret_f64_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_tvreinterpret_p64_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A32/A64</td></tr><tr><td>poly64x1_tvreinterpret_p64_f64(float64x1_t a)</td><td>a-&gt;Vd,1D</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A64</td></tr><tr><td>float16x4_tvreinterpret_f16_f32(float32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_tvreinterpret_s8_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_tvreinterpret_s16_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_tvreinterpret_s32_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_tvreinterpret_f32_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_tvreinterpret_u16_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_tvreinterpret_u32_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_tvreinterpret_p8_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_tvreinterpret_p16_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_tvreinterpret_u64_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_tvreinterpret_s64_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_tvreinterpret_f64_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_tvreinterpret_p64_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_tvreinterpret_f16_u8(uint8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_tvreinterpret_s8_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_tvreinterpret_s16_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_tvreinterpret_s32_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_tvreinterpret_f32_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_tvreinterpret_u8_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_tvreinterpret_u32_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_tvreinterpret_p8_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_tvreinterpret_p16_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_tvreinterpret_u64_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_tvreinterpret_s64_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_tvreinterpret_f64_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_tvreinterpret_p64_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_tvreinterpret_f16_u16(uint16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_tvreinterpret_s8_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_tvreinterpret_s16_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_tvreinterpret_s32_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_tvreinterpret_f32_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_tvreinterpret_u8_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_tvreinterpret_u16_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_tvreinterpret_u32_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_tvreinterpret_p8_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_tvreinterpret_p16_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_tvreinterpret_u64_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_tvreinterpret_s64_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_tvreinterpret_f64_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_tvreinterpret_p64_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_tvreinterpret_f16_u32(uint32x2_t a)</td><td>a-&gt;Vd,2S</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_tvreinterpret_s8_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_tvreinterpret_s16_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_tvreinterpret_s32_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_tvreinterpret_f32_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_tvreinterpret_u8_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_tvreinterpret_u16_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_tvreinterpret_u32_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_tvreinterpret_p16_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_tvreinterpret_u64_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_tvreinterpret_s64_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_tvreinterpret_f64_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_tvreinterpret_p64_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_tvreinterpret_f16_p8(poly8x8_t a)</td><td>a-&gt;Vd,8B</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_tvreinterpret_s8_p16(poly16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_tvreinterpret_s16_p16(poly16x4_t a)</td><td>a-&gt;Vd,4H</td><td>NOP</td><td>Vd,4H-&gt;result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 155,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1345.0
            ],
            [
              154.0,
              1345.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1345.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/155/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 155,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/155/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 155,
          "polygon": [
            [
              506.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/155/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 155,
          "polygon": [
            [
              860.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x2_t vreinterpret_s32_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vreinterpret_f32_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vreinterpret_u64_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vreinterpret_s64_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vreinterpret_f64_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t vreinterpret_f16_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vreinterpret_s8_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vreinterpret_s16_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vreinterpret_s32_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vreinterpret_f32_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vreinterpret_s64_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vreinterpret_f64_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t vreinterpret_f16_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vreinterpret_s8_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vreinterpret_s16_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vreinterpret_s32_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vreinterpret_f32_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vreinterpret_u64_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vreinterpret_s64_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vreinterpret_f64_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A32/A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float16x4_t vreinterpret_f16_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vreinterpret_s8_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vreinterpret_s16_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vreinterpret_s32_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vreinterpret_f32_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vreinterpret_u64_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vreinterpret_s64_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vreinterpret_f64_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t vreinterpret_s16_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpret_s32_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vreinterpret_f32_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpret_u8_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpret_u16_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpret_u32_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpret_p8_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpret_p16_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpret_u64_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vreinterpret_s64_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpret_f64_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A64</td></tr><tr><td>poly64x2_t vreinterpret_p64_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A32/A64</td></tr><tr><td>poly8x16_t vreinterpret_p8_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.1Q-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t vreinterpret_f16_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vreinterpret_s8_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpret_s32_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vreinterpret_f32_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/156/Page/156",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/156/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 156,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              57.0
            ],
            [
              154.0,
              57.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/156/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 156,
          "polygon": [
            [
              890.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              57.0
            ],
            [
              890.0,
              57.0
            ]
          ],
          "bbox": [
            890.0,
            38.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/156/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x2_t vreinterpret_s32_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vreinterpret_f32_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vreinterpret_u64_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vreinterpret_s64_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vreinterpret_f64_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t vreinterpret_f16_p16(poly16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vreinterpret_s8_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vreinterpret_s16_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vreinterpret_s32_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vreinterpret_f32_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vreinterpret_s64_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vreinterpret_f64_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t vreinterpret_f16_u64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vreinterpret_s8_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vreinterpret_s16_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vreinterpret_s32_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vreinterpret_f32_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vreinterpret_u64_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vreinterpret_s64_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A64</td></tr><tr><td>float64x1_t vreinterpret_f64_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A32/A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float16x4_t vreinterpret_f16_s64(uint64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x8_t vreinterpret_s8_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int16x4_t vreinterpret_s16_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x2_t vreinterpret_s32_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x2_t vreinterpret_f32_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x1_t vreinterpret_u64_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x1_t vreinterpret_s64_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x1_t vreinterpret_f64_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_f16(float16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t vreinterpret_s16_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpret_s32_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vreinterpret_f32_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpret_u8_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpret_u16_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpret_u32_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpret_p8_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpret_p16_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpret_u64_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vreinterpret_s64_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpret_f64_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A64</td></tr><tr><td>poly64x2_t vreinterpret_p64_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A32/A64</td></tr><tr><td>poly8x16_t vreinterpret_p8_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.1Q-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t vreinterpret_f16_s8(int8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vreinterpret_s8_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpret_s32_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vreinterpret_f32_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 156,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              990.0,
              111.0
            ],
            [
              990.0,
              1324.0
            ],
            [
              154.0,
              1324.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            990.0,
            1324.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/156/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 156,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/156/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 156,
          "polygon": [
            [
              506.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1376.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/156/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 156,
          "polygon": [
            [
              860.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1415.0
            ],
            [
              860.0,
              1415.0
            ]
          ],
          "bbox": [
            860.0,
            1394.0,
            988.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x16_t vreinterpretq_u8_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vreinterpretq_s64_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpretq_f64_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vreinterpretq_p64_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vreinterpretq_p128_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.1Q-&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vreinterpretq_f16_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vreinterpretq_s8_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vreinterpretq_s16_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vreinterpretq_f32_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vreinterpretq_s64_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpretq_f64_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vreinterpretq_p64_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vreinterpretq_p128_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.1Q-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/157/Page/157",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/157/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 157,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              153.0,
              57.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/157/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 157,
          "polygon": [
            [
              893.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              893.0,
              57.0
            ]
          ],
          "bbox": [
            893.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/157/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x16_t vreinterpretq_u8_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vreinterpretq_s64_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpretq_f64_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vreinterpretq_p64_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vreinterpretq_p128_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.1Q-&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vreinterpretq_f16_s16(int16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vreinterpretq_s8_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vreinterpretq_s16_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vreinterpretq_f32_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vreinterpretq_s64_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpretq_f64_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vreinterpretq_p64_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vreinterpretq_p128_s32(int32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.1Q-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f32(float32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f32(float32x4_t a)</td><td>a-&gt;Vd</td></tr></tbody></table>",
          "page": 157,
          "polygon": [
            [
              153.0,
              111.0
            ],
            [
              995.0,
              111.0
            ],
            [
              995.0,
              1318.0
            ],
            [
              153.0,
              1318.0
            ]
          ],
          "bbox": [
            153.0,
            111.0,
            995.0,
            1318.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x16_t vreinterpretq_u8_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vreinterpretq_s64_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpretq_f64_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vreinterpretq_p64_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vreinterpretq_p128_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.1Q-&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vreinterpretq_f16_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vreinterpretq_s8_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vreinterpretq_s16_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vreinterpretq_f32_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vreinterpretq_s64_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpretq_f64_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vreinterpretq_p64_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vreinterpretq_p128_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.1Q-&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vreinterpretq_f16_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vreinterpretq_s8_p8(poly8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vreinterpretq_s16_p8(poly8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_p8(poly8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vreinterpretq_f32_p8(poly8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_p8(poly8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_p8(poly8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.1Q-&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vreinterpretq_f32_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vreinterpretq_s64_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpretq_f64_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vreinterpretq_p64_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vreinterpretq_p128_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.1Q-&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vreinterpretq_f16_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vreinterpretq_s8_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vreinterpretq_s16_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vreinterpretq_f32_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/158/Page/158",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/158/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 158,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/158/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 158,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/158/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint8x16_t vreinterpretq_u8_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vreinterpretq_s64_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpretq_f64_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vreinterpretq_p64_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vreinterpretq_p128_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.1Q-&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vreinterpretq_f16_u16(uint16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vreinterpretq_s8_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vreinterpretq_s16_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vreinterpretq_f32_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vreinterpretq_s64_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpretq_f64_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vreinterpretq_p64_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vreinterpretq_p128_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.1Q-&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vreinterpretq_f16_u32(uint32x4_t a)</td><td>a-&gt;Vd.4S</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vreinterpretq_s8_p8(poly8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vreinterpretq_s16_p8(poly8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_p8(poly8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vreinterpretq_f32_p8(poly8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_p8(poly8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_p8(poly8x16_t a)</td><td>a-&gt;Vd.16B</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.1Q-&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vreinterpretq_f32_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vreinterpretq_s64_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpretq_f64_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vreinterpretq_p64_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vreinterpretq_p128_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.1Q-&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vreinterpretq_f16_p16(poly16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vreinterpretq_s8_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vreinterpretq_s16_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vreinterpretq_f32_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 158,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1332.0
            ],
            [
              154.0,
              1332.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1332.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/158/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 158,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/158/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 158,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/158/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 158,
          "polygon": [
            [
              860.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x16_t vreinterpretq_p8_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vreinterpretq_s64_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpretq_f64_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpretq_f64_s64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vreinterpretq_p64_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vreinterpretq_p128_s64(int64x2_t a)</td><td>a-&gt;Vd.1Q</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vreinterpretq_p64_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vreinterpretq_p128_u64(uint64x2_t a)</td><td>a-&gt;Vd.1Q</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vreinterpretq_f16_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vreinterpretq_s8_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vreinterpretq_s16_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vreinterpretq_f32_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_p64(poly64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vreinterpretq_f16_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vreinterpretq_s8_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vreinterpretq_s16_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vreinterpretq_f32_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vreinterpretq_s64_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpretq_f64_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vreinterpretq_p64_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vreinterpretq_p128_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.1Q-&gt; result</td><td>A32/A64</td></tr><tr><td>int8x8_t vreinterpretq_s8_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vreinterpretq_s16_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vreinterpretq_s32_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vreinterpretq_u8_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vreinterpretq_u16_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vreinterpretq_u32_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vreinterpretq_p8_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vreinterpretq_p16_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt; result</td><td>A64</td></tr><tr><td>uint64x4_t vreinterpretq_u64_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt; result</td><td>A64</td></tr><tr><td>int64x4_t vreinterpretq_s64_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vreinterpretq_f16_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vreinterpretq_f32_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vreinterpretq_s8_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vreinterpretq_s16_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vreinterpretq_s64_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vreinterpretq_f16_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vreinterpretq_f32_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vreinterpretq_s8_p64(poly64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt; result</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/159/Page/159",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/159/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 159,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/159/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 159,
          "polygon": [
            [
              890.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              890.0,
              59.0
            ]
          ],
          "bbox": [
            890.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/159/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>poly8x16_t vreinterpretq_p8_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vreinterpretq_s64_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpretq_f64_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpretq_f64_s64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vreinterpretq_p64_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vreinterpretq_p128_s64(int64x2_t a)</td><td>a-&gt;Vd.1Q</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly64x2_t vreinterpretq_p64_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vreinterpretq_p128_u64(uint64x2_t a)</td><td>a-&gt;Vd.1Q</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vreinterpretq_f16_u64(uint64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vreinterpretq_s8_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vreinterpretq_s16_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vreinterpretq_f32_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_p64(poly64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vreinterpretq_f16_s64(int64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int8x16_t vreinterpretq_s8_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int16x8_t vreinterpretq_s16_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float32x4_t vreinterpretq_f32_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>int64x2_t vreinterpretq_s64_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float64x2_t vreinterpretq_f64_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>poly64x2_t vreinterpretq_p64_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vreinterpretq_p128_f16(float16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.1Q-&gt; result</td><td>A32/A64</td></tr><tr><td>int8x8_t vreinterpretq_s8_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vreinterpretq_s16_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vreinterpretq_s32_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>uint8x8_t vreinterpretq_u8_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt; result</td><td>A64</td></tr><tr><td>uint16x4_t vreinterpretq_u16_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vreinterpretq_u32_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>poly8x8_t vreinterpretq_p8_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt; result</td><td>A64</td></tr><tr><td>poly16x4_t vreinterpretq_p16_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt; result</td><td>A64</td></tr><tr><td>uint64x4_t vreinterpretq_u64_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt; result</td><td>A64</td></tr><tr><td>int64x4_t vreinterpretq_s64_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.1D-&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vreinterpretq_f16_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.4H-&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vreinterpretq_f32_f64(float64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.2S-&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vreinterpretq_s8_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vreinterpretq_s16_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vreinterpretq_s32_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vreinterpretq_u8_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vreinterpretq_u16_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vreinterpretq_u32_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>poly8x16_t vreinterpretq_p8_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.16B-&gt; result</td><td>A64</td></tr><tr><td>poly16x8_t vreinterpretq_p16_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vreinterpretq_u64_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vreinterpretq_s64_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.2D-&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vreinterpretq_f16_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.8H-&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vreinterpretq_f32_f64(float64x2_t a)</td><td>a-&gt;Vd.2D</td><td>NOP</td><td>Vd.4S-&gt; result</td><td>A64</td></tr><tr><td>int8x8_t vreinterpretq_s8_p64(poly64x1_t a)</td><td>a-&gt;Vd.1D</td><td>NOP</td><td>Vd.8B-&gt; result</td><td>A32/A64</td></tr></tbody></table>",
          "page": 159,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1333.0
            ],
            [
              154.0,
              1333.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1333.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/159/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 159,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/159/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 159,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/159/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 159,
          "polygon": [
            [
              862.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              862.0,
              1416.0
            ]
          ],
          "bbox": [
            862.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x4_t vreinterpret_s16_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>int32x2_t vreinterpret_s32_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float64x1_t vreinterpret_f64_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A64</td></tr><tr><td>float16x4_t vreinterpret_f16_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>int8x16_t vreinterpret_s8_p64(poly64x1_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t vreinterpret_s16_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int32x4_t vreinterpret_s32_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A64</td></tr><tr><td>float16x8_t vreinterpret_f16_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int8x16_t vreinterpret_s8_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t vreinterpret_s16_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int32x4_t vreinterpret_s32_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t vreinterpret_f16_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t vreinterpret_f32_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vreinterpret_f64_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A32/A64</td></tr><tr><td>float128x1_t vreinterpret_f128_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>poly128_t v1dq_p128(poly128_t const * ptr)</td><td>ptr-&gt;Xn</td><td>LDR Qd[Xn]</td><td>Cd-&gt;result</td><td>A32/A64</td></tr><tr><td>vqrdmullhq_s16(v128(poly128_t * ptr, poly128_t val)</td><td>ptr-&gt;Xn<br/>val-&gt;Qd</td><td>STR Qd[Xn]</td><td>vqrd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint8x16_t vsemsq_u8(uint8x16_t data, uint8x16_t key)</td><td>data-&gt;Vd16B<br/>key-&gt;Vn16B</td><td>AESD Vd.16B,Vn.16B</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>uint8x16_t vsemdq_u8(uint8x16_t data, uint8x16_t key)</td><td>data-&gt;Vd16B<br/>key-&gt;Vn16B</td><td>AESD Vd.16B,Vn.16B</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>uint8x16_t vsemscq_u8(uint8x16_t data)</td><td>data-&gt;Vn16B</td><td>AESMC Vd.16B,Vn.16B</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>uint8x16_t vsemsmo_u8(uint8x16_t data)</td><td>data-&gt;Vn16B</td><td>AESMC Vd.16B,Vn.16B</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vsha1sq_u32(uint32x4_t hash_abcd, uint32_t hash_e, uint32x4_t wk)</td><td>hash_abcd-&gt;Qd<br/>hash_e-&gt;Sn<br/>wk-&gt;Vn4S</td><td>SHA1C Qd,Sn,Vn.4S</td><td>Qd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vsha1pq_u32(uint32x4_t hash_abcd, uint32_t hash_e, uint32x4_t wk)</td><td>hash_abcd-&gt;Qd<br/>hash_e-&gt;Sn<br/>wk-&gt;Vn4S</td><td>SHA1P Qd,Sn,Vn.4S</td><td>Qd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vsha1mq_u32(uint32x4_t hash_abcd, uint32_t hash_e, uint32x4_t wk)</td><td>hash_abcd-&gt;Qd<br/>hash_e-&gt;Sn<br/>wk-&gt;Vn4S</td><td>SHA1M Qd,Sn,Vn.4S</td><td>Qd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32_t vsha1h_u32(uint32_t hash_e)</td><td>hash_e-&gt;Sn</td><td>SHA1H Sn</td><td>Sn-&gt;result</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/160/Page/160",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/160/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 160,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              270.0,
              26.0
            ],
            [
              270.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            270.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/160/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 160,
          "polygon": [
            [
              635.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              42.0
            ],
            [
              635.0,
              42.0
            ]
          ],
          "bbox": [
            635.0,
            26.0,
            687.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/160/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x4_t vreinterpret_s16_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>int32x2_t vreinterpret_s32_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.2S-&gt;result</td><td>A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.8B-&gt;result</td><td>A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float64x1_t vreinterpret_f64_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A64</td></tr><tr><td>float16x4_t vreinterpret_f16_p64(poly64x1_t a)</td><td>a-&gt;Vd1D</td><td>NOP</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>int8x16_t vreinterpret_s8_p64(poly64x1_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t vreinterpret_s16_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int32x4_t vreinterpret_s32_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A64</td></tr><tr><td>float16x8_t vreinterpret_f16_p64(poly64x2_t a)</td><td>a-&gt;Vd2D</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int8x16_t vreinterpret_s8_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t vreinterpret_s16_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int32x4_t vreinterpret_s32_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>poly64x1_t vreinterpret_p64_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t vreinterpret_f16_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t vreinterpret_f32_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A64</td></tr><tr><td>float64x2_t vreinterpret_f64_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A32/A64</td></tr><tr><td>float128x1_t vreinterpret_f128_p128(poly128_t a)</td><td>a-&gt;Vd1Q</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>poly128_t v1dq_p128(poly128_t const * ptr)</td><td>ptr-&gt;Xn</td><td>LDR Qd[Xn]</td><td>Cd-&gt;result</td><td>A32/A64</td></tr><tr><td>vqrdmullhq_s16(v128(poly128_t * ptr, poly128_t val)</td><td>ptr-&gt;Xn<br/>val-&gt;Qd</td><td>STR Qd[Xn]</td><td>vqrd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint8x16_t vsemsq_u8(uint8x16_t data, uint8x16_t key)</td><td>data-&gt;Vd16B<br/>key-&gt;Vn16B</td><td>AESD Vd.16B,Vn.16B</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>uint8x16_t vsemdq_u8(uint8x16_t data, uint8x16_t key)</td><td>data-&gt;Vd16B<br/>key-&gt;Vn16B</td><td>AESD Vd.16B,Vn.16B</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>uint8x16_t vsemscq_u8(uint8x16_t data)</td><td>data-&gt;Vn16B</td><td>AESMC Vd.16B,Vn.16B</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>uint8x16_t vsemsmo_u8(uint8x16_t data)</td><td>data-&gt;Vn16B</td><td>AESMC Vd.16B,Vn.16B</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vsha1sq_u32(uint32x4_t hash_abcd, uint32_t hash_e, uint32x4_t wk)</td><td>hash_abcd-&gt;Qd<br/>hash_e-&gt;Sn<br/>wk-&gt;Vn4S</td><td>SHA1C Qd,Sn,Vn.4S</td><td>Qd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vsha1pq_u32(uint32x4_t hash_abcd, uint32_t hash_e, uint32x4_t wk)</td><td>hash_abcd-&gt;Qd<br/>hash_e-&gt;Sn<br/>wk-&gt;Vn4S</td><td>SHA1P Qd,Sn,Vn.4S</td><td>Qd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vsha1mq_u32(uint32x4_t hash_abcd, uint32_t hash_e, uint32x4_t wk)</td><td>hash_abcd-&gt;Qd<br/>hash_e-&gt;Sn<br/>wk-&gt;Vn4S</td><td>SHA1M Qd,Sn,Vn.4S</td><td>Qd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32_t vsha1h_u32(uint32_t hash_e)</td><td>hash_e-&gt;Sn</td><td>SHA1H Sn</td><td>Sn-&gt;result</td><td>A32/A64</td></tr></tbody></table>",
          "page": 160,
          "polygon": [
            [
              110.0,
              78.0
            ],
            [
              706.0,
              78.0
            ],
            [
              706.0,
              894.0
            ],
            [
              110.0,
              894.0
            ]
          ],
          "bbox": [
            110.0,
            78.0,
            706.0,
            894.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/160/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 160,
          "polygon": [
            [
              216.0,
              962.0
            ],
            [
              595.0,
              962.0
            ],
            [
              595.0,
              977.0
            ],
            [
              216.0,
              977.0
            ]
          ],
          "bbox": [
            216.0,
            962.0,
            595.0,
            977.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/160/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 160,
          "polygon": [
            [
              358.0,
              977.0
            ],
            [
              452.0,
              977.0
            ],
            [
              452.0,
              991.0
            ],
            [
              358.0,
              991.0
            ]
          ],
          "bbox": [
            358.0,
            977.0,
            452.0,
            991.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/160/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 160,
          "polygon": [
            [
              616.0,
              991.0
            ],
            [
              702.0,
              991.0
            ],
            [
              702.0,
              1007.0
            ],
            [
              616.0,
              1007.0
            ]
          ],
          "bbox": [
            616.0,
            991.0,
            702.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4_t vsha1su0q_u32(uint32x4_t tw_0_3, uint32x4_t tw_4_7, uint32x4_t tw_8_11)</td><td>w0_3-&gt; Vd,4S<br/>w4_7-&gt; Vn,4S<br/>w8_11-&gt; Vm,4S</td><td>SHA1SU0 Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vsha1su1q_u32(uint32x4_t tw_0_3, uint32x4_t tw12_15)</td><td>tw0_3-&gt; Vd,4S<br/>w12_15-&gt; Vn,4S</td><td>SHA1SU1 Vd,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vsha256hq_u32(uint32x4_t hash_abcd, uint32x4_t hash_efgh, uint32x4_t twk)</td><td>hash_abcd -&gt; Qd<br/>hash_efgh -&gt; Qn<br/>wk -&gt; Vm,4S</td><td>SHA256H Qd,Qn,Vm,4S</td><td>Qd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vsha256h2q_u32(uint32x4_t hash_efgh, uint32x4_t hash_abcd, uint32x4_t twk)</td><td>hash_efgh -&gt; Qd<br/>hash_abcd -&gt; Qn<br/>wk -&gt; Vm,4S</td><td>SHA256H2 Qd,Qn,Vm,4S</td><td>Qd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vsha256su0q_u32(uint32x4_t tw_0_3, uint32x4_t tw_4_7)</td><td>w0_3-&gt; Vd,4S<br/>w4_7-&gt; Vn,4S</td><td>SHA256SU0 Vd,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vsha256su1q_u32(uint32x4_t tw_0_3, uint32x4_t tw_8_11, uint32x4_t tw12_15)</td><td>tw0_3-&gt; Vd,4S<br/>w8_11-&gt; Vn,4S<br/>w12_15-&gt; Vm,4S</td><td>SHA256SU1 Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vmull_p64(poly64_t a, poly64_t b)</td><td>a-&gt; Vn,1D<br/>b-&gt; Vm,1D</td><td>PMULL Vd,1Q,Vn,1D,Vm,1D</td><td>Vd,1Q -&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vmull_high_p64(poly64x2_t a, poly64x2_t b)</td><td>a-&gt; Vn,2D<br/>b-&gt; Vm,2D</td><td>PMULL2 Vd,1Q,Vn,2D,Vm,2D</td><td>Vd,1Q -&gt; result</td><td>A32/A64</td></tr><tr><td>poly8x8_t vadd_p8(poly8x8_t a, poly8x8_t b)</td><td>a-&gt; Vn,8B<br/>b-&gt; Vm,8B</td><td>EOR Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vadd_p16(poly16x4_t a, poly16x4_t b)</td><td>a-&gt; Vn,8B<br/>b-&gt; Vm,8B</td><td>EOR Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vadd_p64(poly64x1_t a, poly64x1_t b)</td><td>a-&gt; Vn,8B<br/>b-&gt; Vm,8B</td><td>EOR Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vaddq_p8(poly8x16_t a, poly8x16_t b)</td><td>a-&gt; Vn,16B<br/>b-&gt; Vm,16B</td><td>EOR Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vaddq_p16(poly16x8_t a, poly16x8_t b)</td><td>a-&gt; Vn,16B<br/>b-&gt; Vm,16B</td><td>EOR Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x2_t vaddq_p64(poly64x2_t a, poly64x2_t b)</td><td>a-&gt; Vn,16B<br/>b-&gt; Vm,16B</td><td>EOR Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly128_t vaddq_p128(poly128_t a, poly128_t b)</td><td>a-&gt; Vn,16B<br/>b-&gt; Vm,16B</td><td>EOR Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32_t __crc32b(uint32_t a, uint8_t b)</td><td>a-&gt; Wn<br/>b-&gt; Wm</td><td>CRC32B Wd,Wn,Wm</td><td>Wd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32_t __crc32h(uint32_t a, uint16_t b)</td><td>a-&gt; Wn<br/>b-&gt; Wm</td><td>CRC32H Wd,Wn,Wm</td><td>Wd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32_t __crc32w(uint32_t a, uint32_t b)</td><td>a-&gt; Wn<br/>b-&gt; Wm</td><td>CRC32W Wd,Wn,Wm</td><td>Wd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32_t __crc32d(uint32_t a, uint64_t b)</td><td>a-&gt; Wn<br/>b-&gt; Xn</td><td>CRC32X Wd,Wn,Xn</td><td>Wd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32_t __crc32cb(uint32_t a, uint8_t b)</td><td>a-&gt; Wn<br/>b-&gt; Wm</td><td>CRC32CB Wd,Wn,Wm</td><td>Wd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32_t __crc32ch(uint32_t a, uint16_t b)</td><td>a-&gt; Wn<br/>b-&gt; Wm</td><td>CRC32CH Wd,Wn,Wm</td><td>Wd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32_t __crc32cw(uint32_t a, uint32_t b)</td><td>a-&gt; Wn<br/>b-&gt; Wm</td><td>CRC32CW Wd,Wn,Wm</td><td>Wd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32_t __crc32cd(uint32_t a, uint64_t b)</td><td>a-&gt; Wn<br/>b-&gt; Xn</td><td>CRC32CX Wd,Wn,Xn</td><td>Wd -&gt; result</td><td>A32/A64</td></tr><tr><td>int16x4_t vqrdmlah_s16(int16x4_t a, int16x4_t b, int16x4_t c)</td><td>a-&gt; Vd,4H<br/>b-&gt; Vn,4H<br/>c-&gt; Vm,4H</td><td>SQRDMLAH Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vqrdmlah_s32(int32x2_t a, int32x2_t b, int32x2_t c)</td><td>a-&gt; Vd,2S<br/>b-&gt; Vn,2S<br/>c-&gt; Vm,2S</td><td>SQRDMLAH Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vqrdmlahq_s16(int16x8_t a, int16x8_t b, int16x8_t c)</td><td>a-&gt; Vd,8H<br/>b-&gt; Vn,8H<br/>c-&gt; Vm,8H</td><td>SQRDMLAH Vd,8H,Vn,8H,Vm,8H</td><td>Vd,8H -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/161/Page/161",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/161/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 161,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/161/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 161,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/161/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4_t vsha1su0q_u32(uint32x4_t tw_0_3, uint32x4_t tw_4_7, uint32x4_t tw_8_11)</td><td>w0_3-&gt; Vd,4S<br/>w4_7-&gt; Vn,4S<br/>w8_11-&gt; Vm,4S</td><td>SHA1SU0 Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vsha1su1q_u32(uint32x4_t tw_0_3, uint32x4_t tw12_15)</td><td>tw0_3-&gt; Vd,4S<br/>w12_15-&gt; Vn,4S</td><td>SHA1SU1 Vd,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vsha256hq_u32(uint32x4_t hash_abcd, uint32x4_t hash_efgh, uint32x4_t twk)</td><td>hash_abcd -&gt; Qd<br/>hash_efgh -&gt; Qn<br/>wk -&gt; Vm,4S</td><td>SHA256H Qd,Qn,Vm,4S</td><td>Qd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vsha256h2q_u32(uint32x4_t hash_efgh, uint32x4_t hash_abcd, uint32x4_t twk)</td><td>hash_efgh -&gt; Qd<br/>hash_abcd -&gt; Qn<br/>wk -&gt; Vm,4S</td><td>SHA256H2 Qd,Qn,Vm,4S</td><td>Qd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vsha256su0q_u32(uint32x4_t tw_0_3, uint32x4_t tw_4_7)</td><td>w0_3-&gt; Vd,4S<br/>w4_7-&gt; Vn,4S</td><td>SHA256SU0 Vd,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vsha256su1q_u32(uint32x4_t tw_0_3, uint32x4_t tw_8_11, uint32x4_t tw12_15)</td><td>tw0_3-&gt; Vd,4S<br/>w8_11-&gt; Vn,4S<br/>w12_15-&gt; Vm,4S</td><td>SHA256SU1 Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vmull_p64(poly64_t a, poly64_t b)</td><td>a-&gt; Vn,1D<br/>b-&gt; Vm,1D</td><td>PMULL Vd,1Q,Vn,1D,Vm,1D</td><td>Vd,1Q -&gt; result</td><td>A32/A64</td></tr><tr><td>poly128_t vmull_high_p64(poly64x2_t a, poly64x2_t b)</td><td>a-&gt; Vn,2D<br/>b-&gt; Vm,2D</td><td>PMULL2 Vd,1Q,Vn,2D,Vm,2D</td><td>Vd,1Q -&gt; result</td><td>A32/A64</td></tr><tr><td>poly8x8_t vadd_p8(poly8x8_t a, poly8x8_t b)</td><td>a-&gt; Vn,8B<br/>b-&gt; Vm,8B</td><td>EOR Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x4_t vadd_p16(poly16x4_t a, poly16x4_t b)</td><td>a-&gt; Vn,8B<br/>b-&gt; Vm,8B</td><td>EOR Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x1_t vadd_p64(poly64x1_t a, poly64x1_t b)</td><td>a-&gt; Vn,8B<br/>b-&gt; Vm,8B</td><td>EOR Vd,8B,Vn,8B,Vm,8B</td><td>Vd,8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly8x16_t vaddq_p8(poly8x16_t a, poly8x16_t b)</td><td>a-&gt; Vn,16B<br/>b-&gt; Vm,16B</td><td>EOR Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly16x8_t vaddq_p16(poly16x8_t a, poly16x8_t b)</td><td>a-&gt; Vn,16B<br/>b-&gt; Vm,16B</td><td>EOR Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly64x2_t vaddq_p64(poly64x2_t a, poly64x2_t b)</td><td>a-&gt; Vn,16B<br/>b-&gt; Vm,16B</td><td>EOR Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>poly128_t vaddq_p128(poly128_t a, poly128_t b)</td><td>a-&gt; Vn,16B<br/>b-&gt; Vm,16B</td><td>EOR Vd,16B,Vn,16B,Vm,16B</td><td>Vd,16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>uint32_t __crc32b(uint32_t a, uint8_t b)</td><td>a-&gt; Wn<br/>b-&gt; Wm</td><td>CRC32B Wd,Wn,Wm</td><td>Wd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32_t __crc32h(uint32_t a, uint16_t b)</td><td>a-&gt; Wn<br/>b-&gt; Wm</td><td>CRC32H Wd,Wn,Wm</td><td>Wd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32_t __crc32w(uint32_t a, uint32_t b)</td><td>a-&gt; Wn<br/>b-&gt; Wm</td><td>CRC32W Wd,Wn,Wm</td><td>Wd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32_t __crc32d(uint32_t a, uint64_t b)</td><td>a-&gt; Wn<br/>b-&gt; Xn</td><td>CRC32X Wd,Wn,Xn</td><td>Wd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32_t __crc32cb(uint32_t a, uint8_t b)</td><td>a-&gt; Wn<br/>b-&gt; Wm</td><td>CRC32CB Wd,Wn,Wm</td><td>Wd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32_t __crc32ch(uint32_t a, uint16_t b)</td><td>a-&gt; Wn<br/>b-&gt; Wm</td><td>CRC32CH Wd,Wn,Wm</td><td>Wd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32_t __crc32cw(uint32_t a, uint32_t b)</td><td>a-&gt; Wn<br/>b-&gt; Wm</td><td>CRC32CW Wd,Wn,Wm</td><td>Wd -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32_t __crc32cd(uint32_t a, uint64_t b)</td><td>a-&gt; Wn<br/>b-&gt; Xn</td><td>CRC32CX Wd,Wn,Xn</td><td>Wd -&gt; result</td><td>A32/A64</td></tr><tr><td>int16x4_t vqrdmlah_s16(int16x4_t a, int16x4_t b, int16x4_t c)</td><td>a-&gt; Vd,4H<br/>b-&gt; Vn,4H<br/>c-&gt; Vm,4H</td><td>SQRDMLAH Vd,4H,Vn,4H,Vm,4H</td><td>Vd,4H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vqrdmlah_s32(int32x2_t a, int32x2_t b, int32x2_t c)</td><td>a-&gt; Vd,2S<br/>b-&gt; Vn,2S<br/>c-&gt; Vm,2S</td><td>SQRDMLAH Vd,2S,Vn,2S,Vm,2S</td><td>Vd,2S -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vqrdmlahq_s16(int16x8_t a, int16x8_t b, int16x8_t c)</td><td>a-&gt; Vd,8H<br/>b-&gt; Vn,8H<br/>c-&gt; Vm,8H</td><td>SQRDMLAH Vd,8H,Vn,8H,Vm,8H</td><td>Vd,8H -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 161,
          "polygon": [
            [
              154.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1333.0
            ],
            [
              154.0,
              1333.0
            ]
          ],
          "bbox": [
            154.0,
            109.0,
            994.0,
            1333.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/161/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 161,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/161/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 161,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/161/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 161,
          "polygon": [
            [
              864.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vqrdmlahq_s32(int32x4_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>SQRDMLAH Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqrdmlsh_s16(int16x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>SQRDMLSH Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vqrdmlsh_s32(int32x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>SQRDMLSH Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vqrdmlshq_s16(int16x8_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>SQRDMLSH Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqrdmlshq_s32(int32x4_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>SQRDMLSH Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqrdmlah_lane_s16(int16x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMLAH Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vqrdmlahq_lane_s16(int16x8_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMLAH Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqrdmlah_laneq_s16(int16x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQRDMLAH Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vqrdmlahq_laneq_s16(int16x8_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQRDMLAH Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vqrdmlah_lane_s32(int32x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQRDMLAH Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqrdmlahq_lane_s32(int32x4_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQRDMLAH Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vqrdmlah_laneq_s32(int32x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMLAH Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqrdmlahq_laneq_s32(int32x4_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMLAH Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqrdmlsh_lane_s16(int16x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMLSH Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vqrdmlshq_lane_s16(int16x8_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMLSH Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqrdmlsh_laneq_s16(int16x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQRDMLSH Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/162/Page/162",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/162/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 162,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              381.0,
              38.0
            ],
            [
              381.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            381.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/162/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 162,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              967.0,
              38.0
            ],
            [
              967.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            967.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/162/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vqrdmlahq_s32(int32x4_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>SQRDMLAH Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqrdmlsh_s16(int16x4_t a, int16x4_t b, int16x4_t c)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>c -&gt; Vm.4H</td><td>SQRDMLSH Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vqrdmlsh_s32(int32x2_t a, int32x2_t b, int32x2_t c)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>c -&gt; Vm.2S</td><td>SQRDMLSH Vd.2S,Vn.2S,Vm.2S</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vqrdmlshq_s16(int16x8_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>c -&gt; Vm.8H</td><td>SQRDMLSH Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqrdmlshq_s32(int32x4_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>c -&gt; Vm.4S</td><td>SQRDMLSH Vd.4S,Vn.4S,Vm.4S</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqrdmlah_lane_s16(int16x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMLAH Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vqrdmlahq_lane_s16(int16x8_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMLAH Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqrdmlah_laneq_s16(int16x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQRDMLAH Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vqrdmlahq_laneq_s16(int16x8_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQRDMLAH Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vqrdmlah_lane_s32(int32x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQRDMLAH Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqrdmlahq_lane_s32(int32x4_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.4S<br/>b -&gt; Vn.4S<br/>v -&gt; Vm.2S<br/>0 &lt;= lane &lt;= 1</td><td>SQRDMLAH Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vqrdmlah_laneq_s32(int32x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMLAH Vd.2S,Vn.2S,Vm.S[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vqrdmlahq_laneq_s32(int32x4_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd.2S<br/>b -&gt; Vn.2S<br/>v -&gt; Vm.4S<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMLAH Vd.4S,Vn.4S,Vm.S[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqrdmlsh_lane_s16(int16x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMLSH Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vqrdmlshq_lane_s16(int16x8_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMLSH Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>int16x4_t vqrdmlsh_laneq_s16(int16x4_t a, int16x4_t b, int16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>SQRDMLSH Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 162,
          "polygon": [
            [
              156.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1275.0
            ],
            [
              156.0,
              1275.0
            ]
          ],
          "bbox": [
            156.0,
            111.0,
            989.0,
            1275.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/162/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 162,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1373.0
            ],
            [
              305.0,
              1373.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1373.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/162/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 162,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              637.0,
              1375.0
            ],
            [
              637.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            637.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/162/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 162,
          "polygon": [
            [
              860.0,
              1392.0
            ],
            [
              987.0,
              1392.0
            ],
            [
              987.0,
              1415.0
            ],
            [
              860.0,
              1415.0
            ]
          ],
          "bbox": [
            860.0,
            1392.0,
            987.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x8_t vrdmlsh_lane_s16(int16x8_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd4H<br/>b -&gt; Vn4H<br/>v -&gt; Vm8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>SQRDMLSH<br/>Vd8H.Vn8H.Vm8H[lane]</td><td>Vd8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vrdmlsh_lane_s32(int32x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd2S<br/>b -&gt; Vn2S<br/>v -&gt; Vm2S<br/>0 -&gt; lane &lt;-<br/>1</td><td>SQRDMLSH<br/>Vd2S.Vn2S.Vm2S[lane]</td><td>Vd2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vrdmlsh_lane_s32(int32x4_t a, int32x4_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd4S<br/>b -&gt; Vn4S<br/>v -&gt; Vm2S<br/>0 -&gt; lane &lt;-<br/>1</td><td>SQRDMLSH<br/>Vd4S.Vn4S.Vm2S[lane]</td><td>Vd4S -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vrdmlsh_lane_s32(int32x2_t a, int32x2_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd2S<br/>b -&gt; Vn2S<br/>v -&gt; Vm4S<br/>0 -&gt; lane &lt;-<br/>3</td><td>SQRDMLSH<br/>Vd2S.Vn2S.Vm4S[lane]</td><td>Vd2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vrdmlsh_lane_s32(int32x4_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd2S<br/>b -&gt; Vn2S<br/>v -&gt; Vm4S<br/>0 -&gt; lane &lt;-<br/>3</td><td>SQRDMLSH<br/>Vd4S.Vn4S.Vm4S[lane]</td><td>Vd4S -&gt; result</td><td>A64</td></tr><tr><td>int16_t vrdmlah_lane_s16(int16_t a, int16_t b, int16_t c)</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>c -&gt; Hm</td><td>SQRDMLAH Hd.Hn.Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vrdmlah_lane_s32(int32_t a, int32_t b, int32_t c)</td><td>a -&gt; Sd<br/>b -&gt; Sn<br/>c -&gt; Sm</td><td>SQRDMLAH Sd.Sn.Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vrdmlsh_lane_s16(int16_t a, int16_t b, int16_t c)</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>c -&gt; Hm</td><td>SQRDMLAH Hd.Hn.Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vrdmlsh_lane_s32(int32_t a, int32_t b, int32_t c)</td><td>a -&gt; Sd<br/>b -&gt; Sn<br/>c -&gt; Sm</td><td>SQRDMLAH Sd.Sn.Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vrdmlah_lane_s16(int16_t a, int16_t b, int16x4_t v, const int lane)</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>v -&gt; Vm4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>SQRDMLAH Hd.Hn.Vm4H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vrdmlah_lane_s16(int16_t a, int16_t b, int16x8_t v, const int lane)</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>v -&gt; Vm8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>SQRDMLAH Hd.Hn.Vm8H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vrdmlah_lane_s32(int32_t a, int32_t b, int32x2_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Sn<br/>v -&gt; Vm2S<br/>0 -&gt; lane &lt;-<br/>1</td><td>SQRDMLAH Sd.Sn.Vm2S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vrdmlah_lane_s32(int32_t a, int32_t b, int32x4_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Sn<br/>v -&gt; Vm4S<br/>0 -&gt; lane &lt;-<br/>3</td><td>SQRDMLAH Sd.Sn.Vm4S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vrdmlsh_lane_s16(int16_t a, int16_t b, int16x4_t v, const int lane)</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>v -&gt; Vm4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>SQRDMLSH Hd.Hn.Vm4H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vrdmlsh_lane_s16(int16_t a, int16_t b, int16x8_t v, const int lane)</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>v -&gt; Vm8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>SQRDMLSH Hd.Hn.Vm8H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vrdmlsh_lane_s32(int32_t a, int32_t b, int32x2_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Sn<br/>v -&gt; Vm2S<br/>0 -&gt; lane &lt;-<br/>1</td><td>SQRDMLSH Sd.Sn.Vm2S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/163/Page/163",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/163/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 163,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/163/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 163,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              688.0,
              26.0
            ],
            [
              688.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            688.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/163/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int16x8_t vrdmlsh_lane_s16(int16x8_t a, int16x8_t b, int16x8_t v, const int lane)</td><td>a -&gt; Vd4H<br/>b -&gt; Vn4H<br/>v -&gt; Vm8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>SQRDMLSH<br/>Vd8H.Vn8H.Vm8H[lane]</td><td>Vd8H -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vrdmlsh_lane_s32(int32x2_t a, int32x2_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd2S<br/>b -&gt; Vn2S<br/>v -&gt; Vm2S<br/>0 -&gt; lane &lt;-<br/>1</td><td>SQRDMLSH<br/>Vd2S.Vn2S.Vm2S[lane]</td><td>Vd2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vrdmlsh_lane_s32(int32x4_t a, int32x4_t b, int32x2_t v, const int lane)</td><td>a -&gt; Vd4S<br/>b -&gt; Vn4S<br/>v -&gt; Vm2S<br/>0 -&gt; lane &lt;-<br/>1</td><td>SQRDMLSH<br/>Vd4S.Vn4S.Vm2S[lane]</td><td>Vd4S -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vrdmlsh_lane_s32(int32x2_t a, int32x2_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd2S<br/>b -&gt; Vn2S<br/>v -&gt; Vm4S<br/>0 -&gt; lane &lt;-<br/>3</td><td>SQRDMLSH<br/>Vd2S.Vn2S.Vm4S[lane]</td><td>Vd2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vrdmlsh_lane_s32(int32x4_t a, int32x4_t b, int32x4_t v, const int lane)</td><td>a -&gt; Vd2S<br/>b -&gt; Vn2S<br/>v -&gt; Vm4S<br/>0 -&gt; lane &lt;-<br/>3</td><td>SQRDMLSH<br/>Vd4S.Vn4S.Vm4S[lane]</td><td>Vd4S -&gt; result</td><td>A64</td></tr><tr><td>int16_t vrdmlah_lane_s16(int16_t a, int16_t b, int16_t c)</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>c -&gt; Hm</td><td>SQRDMLAH Hd.Hn.Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vrdmlah_lane_s32(int32_t a, int32_t b, int32_t c)</td><td>a -&gt; Sd<br/>b -&gt; Sn<br/>c -&gt; Sm</td><td>SQRDMLAH Sd.Sn.Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vrdmlsh_lane_s16(int16_t a, int16_t b, int16_t c)</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>c -&gt; Hm</td><td>SQRDMLAH Hd.Hn.Hm</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vrdmlsh_lane_s32(int32_t a, int32_t b, int32_t c)</td><td>a -&gt; Sd<br/>b -&gt; Sn<br/>c -&gt; Sm</td><td>SQRDMLAH Sd.Sn.Sm</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vrdmlah_lane_s16(int16_t a, int16_t b, int16x4_t v, const int lane)</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>v -&gt; Vm4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>SQRDMLAH Hd.Hn.Vm4H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vrdmlah_lane_s16(int16_t a, int16_t b, int16x8_t v, const int lane)</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>v -&gt; Vm8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>SQRDMLAH Hd.Hn.Vm8H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vrdmlah_lane_s32(int32_t a, int32_t b, int32x2_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Sn<br/>v -&gt; Vm2S<br/>0 -&gt; lane &lt;-<br/>1</td><td>SQRDMLAH Sd.Sn.Vm2S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vrdmlah_lane_s32(int32_t a, int32_t b, int32x4_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Sn<br/>v -&gt; Vm4S<br/>0 -&gt; lane &lt;-<br/>3</td><td>SQRDMLAH Sd.Sn.Vm4S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vrdmlsh_lane_s16(int16_t a, int16_t b, int16x4_t v, const int lane)</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>v -&gt; Vm4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>SQRDMLSH Hd.Hn.Vm4H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int16_t vrdmlsh_lane_s16(int16_t a, int16_t b, int16x8_t v, const int lane)</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>v -&gt; Vm8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>SQRDMLSH Hd.Hn.Vm8H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>int32_t vrdmlsh_lane_s32(int32_t a, int32_t b, int32x2_t v, const int lane)</td><td>a -&gt; Sd<br/>b -&gt; Sn<br/>v -&gt; Vm2S<br/>0 -&gt; lane &lt;-<br/>1</td><td>SQRDMLSH Sd.Sn.Vm2S[lane]</td><td>Sd -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 163,
          "polygon": [
            [
              110.0,
              79.0
            ],
            [
              706.0,
              79.0
            ],
            [
              706.0,
              931.0
            ],
            [
              110.0,
              931.0
            ]
          ],
          "bbox": [
            110.0,
            79.0,
            706.0,
            931.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/163/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 163,
          "polygon": [
            [
              217.0,
              962.0
            ],
            [
              597.0,
              962.0
            ],
            [
              597.0,
              977.0
            ],
            [
              217.0,
              977.0
            ]
          ],
          "bbox": [
            217.0,
            962.0,
            597.0,
            977.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/163/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 163,
          "polygon": [
            [
              358.0,
              977.0
            ],
            [
              453.0,
              977.0
            ],
            [
              453.0,
              992.0
            ],
            [
              358.0,
              992.0
            ]
          ],
          "bbox": [
            358.0,
            977.0,
            453.0,
            992.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/163/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 163,
          "polygon": [
            [
              616.0,
              990.0
            ],
            [
              703.0,
              990.0
            ],
            [
              703.0,
              1007.0
            ],
            [
              616.0,
              1007.0
            ]
          ],
          "bbox": [
            616.0,
            990.0,
            703.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32_t vqrdmlshs_laneq_s32(int32_t a, int32_t b, int32x4_t v, const int lane)</td><td>a-&gt;Sd<br/>b-&gt;Sn<br/>v-&gt;Vm,4S<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMLSH Sd,Sn,Vm,S[lane]</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vabsb_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FABS Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16_t vceqzh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCMEQ Hd,Hn,#0</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vceqzh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCMGE Hd,Hn,#0</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vceqzh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCMGT Hd,Hn,#0</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vclezh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCMLE Hd,Hn,#0</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vcltzb_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCMLT Hd,Hn,#0</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vcvth_f16_s16(int16_t a)</td><td>a-&gt;Hn</td><td>SCVTF Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vcvth_f16_s32(int32_t a)</td><td>a-&gt;Hn</td><td>SCVTF Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vcvth_f16_s64(int64_t a)</td><td>a-&gt;Hn</td><td>SCVTF Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vcvth_f16_u16(uint16_t a)</td><td>a-&gt;Hn</td><td>UCVTF Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vcvth_f16_u32(uint32_t a)</td><td>a-&gt;Hn</td><td>UCVTF Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vcvth_f16_u64(uint64_t a)</td><td>a-&gt;Hn</td><td>UCVTF Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vcvth_s16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTZS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvth_s32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTZS Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>int64_t vcvth_s64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTZS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vcvth_u16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTZU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvth_u32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTZU Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint64_t vcvth_u64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTZU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vcvth_s16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTAS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvth_s32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTAS Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>int64_t vcvth_s64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTAS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vcvth_u16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTAU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvth_u32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTAU Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint64_t vcvth_u64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTAU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vcvthm_s16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTMS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvthm_s32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTMS Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>int64_t vcvthm_s64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTMS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vcvthm_u16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTMU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvthm_u32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTMU Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint64_t vcvthm_u64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTMU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vcvthn_s16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTNS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvthn_s32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTNS Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>int64_t vcvthn_s64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTNS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vcvthn_u16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTNU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvthn_u32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTNU Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint64_t vcvthn_u64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTNU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vcvthp_s16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTPS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvthp_s32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTPS Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>int64_t vcvthp_s64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTPS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vcvthp_u16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTPU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvthp_u32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTPU Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint64_t vcvthp_u64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTPU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vrecph_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FNEG Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vrecpeh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCPCPE Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vrecpxh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCPCPX Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vrndh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FRINTZ Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vrndah_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FRINTA Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vrndlh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FRINTI Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vrndnh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FRINTN Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vrndph_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FRINTP Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vrndxh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FRINTX Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vsqrteh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FSQRTE Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vsqrth_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FSQRT Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vaddh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FADD Hd,Hn,Hm</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vabdh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FABD (scalar) Hd,Hn,Hm</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vceagh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FACCGE Hd,Hn,Hm</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vceagth_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FACCGT Hd,Hn,Hm</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vcaleh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FACCGE Hd,Hn,Hm</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vcalth_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FACCGT Hd,Hn,Hm</td><td>Hd-&gt;result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/164/Page/164",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/164/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 164,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/164/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 164,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/164/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32_t vqrdmlshs_laneq_s32(int32_t a, int32_t b, int32x4_t v, const int lane)</td><td>a-&gt;Sd<br/>b-&gt;Sn<br/>v-&gt;Vm,4S<br/>0 &lt;= lane &lt;= 3</td><td>SQRDMLSH Sd,Sn,Vm,S[lane]</td><td>Sd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vabsb_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FABS Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16_t vceqzh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCMEQ Hd,Hn,#0</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vceqzh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCMGE Hd,Hn,#0</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vceqzh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCMGT Hd,Hn,#0</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vclezh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCMLE Hd,Hn,#0</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vcltzb_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCMLT Hd,Hn,#0</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vcvth_f16_s16(int16_t a)</td><td>a-&gt;Hn</td><td>SCVTF Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vcvth_f16_s32(int32_t a)</td><td>a-&gt;Hn</td><td>SCVTF Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vcvth_f16_s64(int64_t a)</td><td>a-&gt;Hn</td><td>SCVTF Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vcvth_f16_u16(uint16_t a)</td><td>a-&gt;Hn</td><td>UCVTF Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vcvth_f16_u32(uint32_t a)</td><td>a-&gt;Hn</td><td>UCVTF Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vcvth_f16_u64(uint64_t a)</td><td>a-&gt;Hn</td><td>UCVTF Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vcvth_s16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTZS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvth_s32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTZS Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>int64_t vcvth_s64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTZS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vcvth_u16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTZU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvth_u32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTZU Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint64_t vcvth_u64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTZU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vcvth_s16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTAS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvth_s32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTAS Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>int64_t vcvth_s64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTAS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vcvth_u16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTAU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvth_u32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTAU Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint64_t vcvth_u64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTAU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vcvthm_s16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTMS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvthm_s32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTMS Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>int64_t vcvthm_s64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTMS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vcvthm_u16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTMU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvthm_u32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTMU Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint64_t vcvthm_u64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTMU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vcvthn_s16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTNS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvthn_s32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTNS Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>int64_t vcvthn_s64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTNS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vcvthn_u16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTNU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvthn_u32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTNU Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint64_t vcvthn_u64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTNU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int16_t vcvthp_s16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTPS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>int32_t vcvthp_s32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTPS Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>int64_t vcvthp_s64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTPS Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vcvthp_u16_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTPU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint32_t vcvthp_u32_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTPU Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>uint64_t vcvthp_u64_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCVTPU Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vrecph_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FNEG Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vrecpeh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCPCPE Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vrecpxh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FCPCPX Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vrndh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FRINTZ Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vrndah_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FRINTA Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vrndlh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FRINTI Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vrndnh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FRINTN Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vrndph_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FRINTP Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vrndxh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FRINTX Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vsqrteh_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FSQRTE Hd,Hn</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>float16_t vsqrth_f16(float16_t a)</td><td>a-&gt;Hn</td><td>FSQRT Hd,Hn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vaddh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FADD Hd,Hn,Hm</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float16_t vabdh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FABD (scalar) Hd,Hn,Hm</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vceagh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FACCGE Hd,Hn,Hm</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vceagth_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FACCGT Hd,Hn,Hm</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vcaleh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FACCGE Hd,Hn,Hm</td><td>Hd-&gt;result</td><td>A64</td></tr><tr><td>uint16_t vcalth_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FACCGT Hd,Hn,Hm</td><td>Hd-&gt;result</td><td>A64</td></tr></tbody></table>",
          "page": 164,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1333.0
            ],
            [
              154.0,
              1333.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1333.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/164/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 164,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/164/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 164,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/164/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 164,
          "polygon": [
            [
              860.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16_t vceqh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FCMEQ Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>uint16_t vcegh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FCMGE Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>uint16_t vcgth_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FCMGT Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>uint16_t vcleh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FCMGE Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>uint16_t vclth_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FCMGT Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vcvth_n_f16_s16(int16_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>SCVTF Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vcvth_n_f16_s32(int32_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>SCVTF Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vcvth_n_f16_s64(int64_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>SCVTF Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vcvth_n_f16_u16(uint16_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>UCVTF Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vcvth_n_f16_u32(uint32_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>UCVTF Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vcvth_n_f16_u64(uint64_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>UCVTF Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>int16_t vcvth_n_s16_f16(float16_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>FCVTZS Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>int32_t vcvth_n_s32_f16(float16_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>FCVTZS Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>int64_t vcvth_n_s64_f16(float16_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>FCVTZS Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>uint16_t vcvth_n_u16_f16(float16_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>FCVTZU Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>uint32_t vcvth_n_u32_f16(float16_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>FCVTZU Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>uint64_t vcvth_n_u64_f16(float16_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>FCVTZU Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vdivh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FDIV Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vmaxh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FMAX Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vmaxnmh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FMAXNM Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vminh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FMIN Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vminnmh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FMINNM Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vmulh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FMUL Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vmulxh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FMULX Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vrecph_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FCREPS Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vsqrts_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FRSQRTS Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vsubh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FSUB Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vmah_f16(float16_t a, float16_t b, float16_t c)</td><td>a-&gt;Ha<br/>b-&gt;Hn<br/>c-&gt;Hm</td><td>FMADD Hd,Hn,Hm,Ha</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vmsh_f16(float16_t a, float16_t b, float16_t c)</td><td>a-&gt;Ha<br/>b-&gt;Hn<br/>c-&gt;Hm</td><td>FMSUB Hd,Hn,Hm,Ha</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vabs_f16(float16x4_t a)</td><td>a-&gt;Vn,4H</td><td>FABS Vd,4H,Vn,4H</td><td>Vd,4H-&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vabsq_f16(float16x8_t a)</td><td>a-&gt;Vn,8H</td><td>FABS Vd,8H,Vn,8H</td><td>Vd,8H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vceqz_f16(float16x4_t a)</td><td>a-&gt;Vn,4H</td><td>FCMEQ Vd,4H,Vn,4H,#0</td><td>Vd,4H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vceqz_f16(float16x8_t a)</td><td>a-&gt;Vn,8H</td><td>FCMEQ Vd,8H,Vn,8H,#0</td><td>Vd,8H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vceqz_f16(float16x4_t a)</td><td>a-&gt;Vn,4H</td><td>FCMGE Vd,4H,Vn,4H,#0</td><td>Vd,4H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vceqz_f16(float16x8_t a)</td><td>a-&gt;Vn,8H</td><td>FCMGE Vd,8H,Vn,8H,#0</td><td>Vd,8H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vceqz_f16(float16x4_t a)</td><td>a-&gt;Vn,4H</td><td>FCMGTV Vd,4H,Vn,4H,#0</td><td>Vd,4H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vceqz_f16(float16x8_t a)</td><td>a-&gt;Vn,8H</td><td>FCMGTV Vd,8H,Vn,8H,#0</td><td>Vd,8H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vclez_f16(float16x4_t a)</td><td>a-&gt;Vn,4H</td><td>FCMLE Vd,4H,Vn,4H,#0</td><td>Vd,4H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vclez_f16(float16x8_t a)</td><td>a-&gt;Vn,8H</td><td>FCMLE Vd,8H,Vn,8H,#0</td><td>Vd,8H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcltz_f16(float16x4_t a)</td><td>a-&gt;Vn,4H</td><td>FCMLT Vd,4H,Vn,4H,#0</td><td>Vd,4H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcltz_f16(float16x8_t a)</td><td>a-&gt;Vn,8H</td><td>FCMLT Vd,8H,Vn,8H,#0</td><td>Vd,8H-&gt; result</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/165/Page/165",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/165/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 165,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/165/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 165,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/165/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16_t vceqh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FCMEQ Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>uint16_t vcegh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FCMGE Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>uint16_t vcgth_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FCMGT Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>uint16_t vcleh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FCMGE Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>uint16_t vclth_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FCMGT Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vcvth_n_f16_s16(int16_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>SCVTF Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vcvth_n_f16_s32(int32_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>SCVTF Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vcvth_n_f16_s64(int64_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>SCVTF Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vcvth_n_f16_u16(uint16_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>UCVTF Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vcvth_n_f16_u32(uint32_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>UCVTF Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vcvth_n_f16_u64(uint64_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>UCVTF Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>int16_t vcvth_n_s16_f16(float16_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>FCVTZS Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>int32_t vcvth_n_s32_f16(float16_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>FCVTZS Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>int64_t vcvth_n_s64_f16(float16_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>FCVTZS Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>uint16_t vcvth_n_u16_f16(float16_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>FCVTZU Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>uint32_t vcvth_n_u32_f16(float16_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>FCVTZU Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>uint64_t vcvth_n_u64_f16(float16_t a, const int n)</td><td>a-&gt;Hn<br/>1 &lt;= n &lt;= 16</td><td>FCVTZU Hd,Hn,#n</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vdivh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FDIV Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vmaxh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FMAX Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vmaxnmh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FMAXNM Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vminh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FMIN Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vminnmh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FMINNM Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vmulh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FMUL Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vmulxh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FMULX Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vrecph_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FCREPS Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vsqrts_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FRSQRTS Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A64</td></tr><tr><td>float16_t vsubh_f16(float16_t a, float16_t b)</td><td>a-&gt;Hn<br/>b-&gt;Hm</td><td>FSUB Hd,Hn,Hm</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vmah_f16(float16_t a, float16_t b, float16_t c)</td><td>a-&gt;Ha<br/>b-&gt;Hn<br/>c-&gt;Hm</td><td>FMADD Hd,Hn,Hm,Ha</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vmsh_f16(float16_t a, float16_t b, float16_t c)</td><td>a-&gt;Ha<br/>b-&gt;Hn<br/>c-&gt;Hm</td><td>FMSUB Hd,Hn,Hm,Ha</td><td>Hd-&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vabs_f16(float16x4_t a)</td><td>a-&gt;Vn,4H</td><td>FABS Vd,4H,Vn,4H</td><td>Vd,4H-&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vabsq_f16(float16x8_t a)</td><td>a-&gt;Vn,8H</td><td>FABS Vd,8H,Vn,8H</td><td>Vd,8H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vceqz_f16(float16x4_t a)</td><td>a-&gt;Vn,4H</td><td>FCMEQ Vd,4H,Vn,4H,#0</td><td>Vd,4H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vceqz_f16(float16x8_t a)</td><td>a-&gt;Vn,8H</td><td>FCMEQ Vd,8H,Vn,8H,#0</td><td>Vd,8H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vceqz_f16(float16x4_t a)</td><td>a-&gt;Vn,4H</td><td>FCMGE Vd,4H,Vn,4H,#0</td><td>Vd,4H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vceqz_f16(float16x8_t a)</td><td>a-&gt;Vn,8H</td><td>FCMGE Vd,8H,Vn,8H,#0</td><td>Vd,8H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vceqz_f16(float16x4_t a)</td><td>a-&gt;Vn,4H</td><td>FCMGTV Vd,4H,Vn,4H,#0</td><td>Vd,4H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vceqz_f16(float16x8_t a)</td><td>a-&gt;Vn,8H</td><td>FCMGTV Vd,8H,Vn,8H,#0</td><td>Vd,8H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vclez_f16(float16x4_t a)</td><td>a-&gt;Vn,4H</td><td>FCMLE Vd,4H,Vn,4H,#0</td><td>Vd,4H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vclez_f16(float16x8_t a)</td><td>a-&gt;Vn,8H</td><td>FCMLE Vd,8H,Vn,8H,#0</td><td>Vd,8H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcltz_f16(float16x4_t a)</td><td>a-&gt;Vn,4H</td><td>FCMLT Vd,4H,Vn,4H,#0</td><td>Vd,4H-&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcltz_f16(float16x8_t a)</td><td>a-&gt;Vn,8H</td><td>FCMLT Vd,8H,Vn,8H,#0</td><td>Vd,8H-&gt; result</td><td>A32/A64</td></tr></tbody></table>",
          "page": 165,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1330.0
            ],
            [
              153.0,
              1330.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1330.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/165/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 165,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              303.0,
              1375.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/165/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 165,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              505.0,
              1394.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/165/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 165,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float16x4_t vcvf_f16_s16(int16x4_t a)</td><td>a-&gt;Vn.4H</td><td>SCVTF Vd.4H,Vn.4H,#0</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcvq_f16_s16(int16x8_t a)</td><td>a-&gt;Vn.8H</td><td>SCVTF Vd.8H,Vn.8H,#0</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcvf_f16_u16(uint16x4_t a)</td><td>a-&gt;Vn.4H</td><td>UCVTF Vd.4H,Vn.4H,#0</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcvq_f16_u16(uint16x8_t a)</td><td>a-&gt;Vn.8H</td><td>UCVTF Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x4_t tcvf_s16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVITZS Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t tcvq_s16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVITZS Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t tcvf_u16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVITZS Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t tcvq_u16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVITZS Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x4_t tcvta_s16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVTAS Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t tcvtaq_s16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVTAS Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t tcvta_u16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVTAU Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t tcvtaq_u16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVTAU Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x4_t tcvtm_s16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVTMS Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t tcvtmq_s16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVTMS Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t tcvtm_u16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVTMU Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t tcvtmq_u16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVTMU Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x4_t tcvtn_s16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVTNS Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t tcvtnq_s16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVTNS Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t tcvtn_u16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVTNU Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t tcvtnq_u16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVTNU Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x4_t tcvtp_s16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVTPS Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t tcvtpq_s16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVTPS Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t tcvtp_u16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVTPU Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t tcvtpq_u16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVTPU Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvneg_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FNEG Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvnegq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FNEG Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvrecpe_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FREEPE Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvrecpeq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FREEPE Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvrd_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FRINTZ Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvrdq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FRINTZ Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvrdm_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FRINTA Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvrdmq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FRINTA Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvrdi_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FRINTI Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A64</td></tr><tr><td>float16x8_t tvrdiq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FRINTI Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A64</td></tr><tr><td>float16x4_t tvrdm_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FRINTM Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvrdmq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FRINTM Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvrdn_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FRINTN Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvrdnq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FRINTN Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvrdp_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FRINTP Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvrdpq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FRINTP Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvrdx_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FRINTX Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvrdxq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FRINTX Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvrsqte_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FRSQ RTE Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvrsqteq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FRSQ RTE Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvsrt_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FSQRT Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A64</td></tr><tr><td>float16x8_t tvsrtq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FSQRT Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A64</td></tr><tr><td>float16x4_t vadd_f16(float16x4_t a, float16x4_t b)</td><td>a-&gt;Vn.4H<br/>b-&gt;Vn.4H</td><td>FADD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t vaddq_f16(float16x8_t a, float16x8_t b)</td><td>a-&gt;Vn.8H<br/>b-&gt;Vn.8H</td><td>FADD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t vabd_f16(float16x4_t a, float16x4_t b)</td><td>a-&gt;Vn.4H<br/>b-&gt;Vn.4H</td><td>FABD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t vabdq_f16(float16x8_t a, float16x8_t b)</td><td>a-&gt;Vn.8H<br/>b-&gt;Vn.8H</td><td>FABD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcache_f16(float16x4_t a, float16x4_t b)</td><td>a-&gt;Vn.4H<br/>b-&gt;Vn.4H</td><td>FACGE Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcacheq_f16(float16x8_t a, float16x8_t b)</td><td>a-&gt;Vn.8H<br/>b-&gt;Vn.8H</td><td>FACGE Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcgat_f16(float16x4_t a, float16x4_t b)</td><td>a-&gt;Vn.4H<br/>b-&gt;Vn.4H</td><td>FACGT Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcgatq_f16(float16x8_t a, float16x8_t b)</td><td>a-&gt;Vn.8H<br/>b-&gt;Vn.8H</td><td>FACGT Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcale_f16(float16x4_t a, float16x4_t b)</td><td>a-&gt;Vn.4H<br/>b-&gt;Vn.4H</td><td>FACGE Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcaleq_f16(float16x8_t a, float16x8_t b)</td><td>a-&gt;Vn.8H<br/>b-&gt;Vn.8H</td><td>FACGE Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcal_f16(float16x4_t a, float16x4_t b)</td><td>a-&gt;Vn.4H<br/>b-&gt;Vn.4H</td><td>FACGT Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcalq_f16(float16x8_t a, float16x8_t b)</td><td>a-&gt;Vn.8H<br/>b-&gt;Vn.8H</td><td>FACGT Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/166/Page/166",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/166/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 166,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              381.0,
              38.0
            ],
            [
              381.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            381.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/166/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 166,
          "polygon": [
            [
              890.0,
              38.0
            ],
            [
              964.0,
              38.0
            ],
            [
              964.0,
              59.0
            ],
            [
              890.0,
              59.0
            ]
          ],
          "bbox": [
            890.0,
            38.0,
            964.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/166/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float16x4_t vcvf_f16_s16(int16x4_t a)</td><td>a-&gt;Vn.4H</td><td>SCVTF Vd.4H,Vn.4H,#0</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcvq_f16_s16(int16x8_t a)</td><td>a-&gt;Vn.8H</td><td>SCVTF Vd.8H,Vn.8H,#0</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcvf_f16_u16(uint16x4_t a)</td><td>a-&gt;Vn.4H</td><td>UCVTF Vd.4H,Vn.4H,#0</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcvq_f16_u16(uint16x8_t a)</td><td>a-&gt;Vn.8H</td><td>UCVTF Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x4_t tcvf_s16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVITZS Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t tcvq_s16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVITZS Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t tcvf_u16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVITZS Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t tcvq_u16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVITZS Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x4_t tcvta_s16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVTAS Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t tcvtaq_s16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVTAS Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t tcvta_u16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVTAU Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t tcvtaq_u16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVTAU Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x4_t tcvtm_s16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVTMS Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t tcvtmq_s16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVTMS Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t tcvtm_u16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVTMU Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t tcvtmq_u16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVTMU Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x4_t tcvtn_s16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVTNS Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t tcvtnq_s16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVTNS Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t tcvtn_u16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVTNU Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t tcvtnq_u16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVTNU Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x4_t tcvtp_s16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVTPS Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t tcvtpq_s16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVTPS Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t tcvtp_u16_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FCVTPU Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t tcvtpq_u16_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FCVTPU Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvneg_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FNEG Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvnegq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FNEG Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvrecpe_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FREEPE Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvrecpeq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FREEPE Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvrd_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FRINTZ Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvrdq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FRINTZ Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvrdm_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FRINTA Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvrdmq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FRINTA Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvrdi_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FRINTI Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A64</td></tr><tr><td>float16x8_t tvrdiq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FRINTI Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A64</td></tr><tr><td>float16x4_t tvrdm_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FRINTM Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvrdmq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FRINTM Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvrdn_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FRINTN Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvrdnq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FRINTN Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvrdp_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FRINTP Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvrdpq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FRINTP Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvrdx_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FRINTX Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvrdxq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FRINTX Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvrsqte_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FRSQ RTE Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t tvrsqteq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FRSQ RTE Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t tvsrt_f16(float16x4_t a)</td><td>a-&gt;Vn.4H</td><td>FSQRT Vd.4H,Vn.4H</td><td>Vd.4H-&gt;result</td><td>A64</td></tr><tr><td>float16x8_t tvsrtq_f16(float16x8_t a)</td><td>a-&gt;Vn.8H</td><td>FSQRT Vd.8H,Vn.8H</td><td>Vd.8H-&gt;result</td><td>A64</td></tr><tr><td>float16x4_t vadd_f16(float16x4_t a, float16x4_t b)</td><td>a-&gt;Vn.4H<br/>b-&gt;Vn.4H</td><td>FADD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t vaddq_f16(float16x8_t a, float16x8_t b)</td><td>a-&gt;Vn.8H<br/>b-&gt;Vn.8H</td><td>FADD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x4_t vabd_f16(float16x4_t a, float16x4_t b)</td><td>a-&gt;Vn.4H<br/>b-&gt;Vn.4H</td><td>FABD Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>float16x8_t vabdq_f16(float16x8_t a, float16x8_t b)</td><td>a-&gt;Vn.8H<br/>b-&gt;Vn.8H</td><td>FABD Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcache_f16(float16x4_t a, float16x4_t b)</td><td>a-&gt;Vn.4H<br/>b-&gt;Vn.4H</td><td>FACGE Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcacheq_f16(float16x8_t a, float16x8_t b)</td><td>a-&gt;Vn.8H<br/>b-&gt;Vn.8H</td><td>FACGE Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcgat_f16(float16x4_t a, float16x4_t b)</td><td>a-&gt;Vn.4H<br/>b-&gt;Vn.4H</td><td>FACGT Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcgatq_f16(float16x8_t a, float16x8_t b)</td><td>a-&gt;Vn.8H<br/>b-&gt;Vn.8H</td><td>FACGT Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcale_f16(float16x4_t a, float16x4_t b)</td><td>a-&gt;Vn.4H<br/>b-&gt;Vn.4H</td><td>FACGE Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcaleq_f16(float16x8_t a, float16x8_t b)</td><td>a-&gt;Vn.8H<br/>b-&gt;Vn.8H</td><td>FACGE Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcal_f16(float16x4_t a, float16x4_t b)</td><td>a-&gt;Vn.4H<br/>b-&gt;Vn.4H</td><td>FACGT Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcalq_f16(float16x8_t a, float16x8_t b)</td><td>a-&gt;Vn.8H<br/>b-&gt;Vn.8H</td><td>FACGT Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr></tbody></table>",
          "page": 166,
          "polygon": [
            [
              156.0,
              111.0
            ],
            [
              990.0,
              111.0
            ],
            [
              990.0,
              1317.0
            ],
            [
              156.0,
              1317.0
            ]
          ],
          "bbox": [
            156.0,
            111.0,
            990.0,
            1317.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/166/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 166,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              836.0,
              1354.0
            ],
            [
              836.0,
              1376.0
            ],
            [
              305.0,
              1376.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            836.0,
            1376.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/166/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 166,
          "polygon": [
            [
              507.0,
              1376.0
            ],
            [
              635.0,
              1376.0
            ],
            [
              635.0,
              1395.0
            ],
            [
              507.0,
              1395.0
            ]
          ],
          "bbox": [
            507.0,
            1376.0,
            635.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/166/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 166,
          "polygon": [
            [
              862.0,
              1394.0
            ],
            [
              980.0,
              1394.0
            ],
            [
              980.0,
              1416.0
            ],
            [
              862.0,
              1416.0
            ]
          ],
          "bbox": [
            862.0,
            1394.0,
            980.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x4_t vceq_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FCMEQ Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vceqq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FCMEQ Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcge_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FCMGE Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcgeq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FCMGE Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcgt_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FCMGT Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcgtq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FCMGT Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcle_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FCMGE Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcleq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FCMGE Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vclt_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FCMGT Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcltq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FCMGT Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcvq_n_f16_s16(int16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>1 &lt;= n &lt;= 16</td><td>SCVTF Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcvq_n_f16_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 16</td><td>SCVTF Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcvq_n_f16_u16(uint16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>1 &lt;= n &lt;= 16</td><td>UCVTF Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcvq_n_f16_u16(uint16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 16</td><td>UCVTF Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>int16x4_t vcvq_n_s16_f16(float16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>1 &lt;= n &lt;= 16</td><td>FCVTZS Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>int16x8_t vcvq_n_s16_f16(float16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 16</td><td>FCVTZS Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcvq_n_u16_f16(float16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>1 &lt;= n &lt;= 16</td><td>FCVTZU Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcvq_n_u16_f16(float16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 16</td><td>FCVTZU Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vdiv_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FDIV Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vdivq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FDIV Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vmax_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FMAX Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vmaxq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FMAX Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vmaxm_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FMAXNM Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vmaxmq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FMAXNM Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vmin_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FMIN Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vminq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FMIN Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vminm_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FMINNM Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vminmq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FMINNM Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vmul_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FMUL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vmulq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FMUL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vmulx_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FMULX Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vmulxq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FMULX Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vpadd_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FADDP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vpaddq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FADDP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vmax_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FMAXP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vmaxq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FMAXP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/167/Page/167",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/167/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 167,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/167/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 167,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/167/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint16x4_t vceq_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FCMEQ Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vceqq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FCMEQ Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcge_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FCMGE Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcgeq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FCMGE Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcgt_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FCMGT Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcgtq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FCMGT Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcle_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FCMGE Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcleq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FCMGE Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vclt_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FCMGT Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcltq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FCMGT Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcvq_n_f16_s16(int16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>1 &lt;= n &lt;= 16</td><td>SCVTF Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcvq_n_f16_s16(int16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 16</td><td>SCVTF Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcvq_n_f16_u16(uint16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>1 &lt;= n &lt;= 16</td><td>UCVTF Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcvq_n_f16_u16(uint16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 16</td><td>UCVTF Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>int16x4_t vcvq_n_s16_f16(float16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>1 &lt;= n &lt;= 16</td><td>FCVTZS Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>int16x8_t vcvq_n_s16_f16(float16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 16</td><td>FCVTZS Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vcvq_n_u16_f16(float16x4_t a, const int n)</td><td>a -&gt; Vn.4H<br/>1 &lt;= n &lt;= 16</td><td>FCVTZU Vd.4H,Vn.4H,#n</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x8_t vcvq_n_u16_f16(float16x8_t a, const int n)</td><td>a -&gt; Vn.8H<br/>1 &lt;= n &lt;= 16</td><td>FCVTZU Vd.8H,Vn.8H,#n</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vdiv_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FDIV Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vdivq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FDIV Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vmax_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FMAX Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vmaxq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FMAX Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vmaxm_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FMAXNM Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vmaxmq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FMAXNM Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vmin_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FMIN Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vminq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FMIN Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vminm_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FMINNM Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vminmq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FMINNM Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vmul_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FMUL Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vmulq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FMUL Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vmulx_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FMULX Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vmulxq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FMULX Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vpadd_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FADDP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vpaddq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FADDP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vmax_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>FMAXP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vmaxq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>FMAXP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 167,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1327.0
            ],
            [
              154.0,
              1327.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1327.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/167/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 167,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/167/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 167,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/167/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 167,
          "polygon": [
            [
              860.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float16x4_1 vpmmax_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FMAXNMP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vpmmax_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FMAXNMP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vpmmin_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FMINP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vpmmin_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FMINP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vpmmin_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FMINNMP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vpmmin_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FMINNMP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vrecps_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FREECPS Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vrecps_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FREECPS Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vrsqrts_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FRSQRTS Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vrsqrts_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FRSQRTS Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vsdb_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FSUB Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vsdb_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FSUB Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vmsa_1f16float16x4_1 a, float16x4_1 b, float16x4_1 c</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>c -&gt; Vm.BH</td><td>FMLA Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vmsaq_1f16float16x4_1 a, float16x4_1 b, float16x4_1 c</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>c -&gt; Vm.BH</td><td>FMLA Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vmsa_1f16float16x4_1 a, float16x4_1 b, float16x4_1 c</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>c -&gt; Vm.BH</td><td>FMLS Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vmsaq_1f16float16x4_1 a, float16x4_1 b, float16x4_1 c</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>c -&gt; Vm.BH</td><td>FMLS Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vmsa_lane_1f16float16x4_1 a, float16x4_1 b, float16x4_1 v, const int lane</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>v -&gt; Vm.BH<br/>0 -&gt; lane &lt; 3</td><td>FMLA Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vmsaq_lane_1f16float16x4_1 a, float16x4_1 b, float16x4_1 v, const int lane</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>v -&gt; Vm.BH<br/>0 -&gt; lane &lt; 3</td><td>FMLA Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vmsa_lane_1f16float16x4_1 a, float16x4_1 b, float16x4_1 v, const int lane</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>v -&gt; Vm.BH<br/>0 -&gt; lane &lt; 7</td><td>FMLA Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vmsaq_lane_1f16float16x4_1 a, float16x4_1 b, float16x4_1 v, const int lane</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>v -&gt; Vm.BH<br/>0 -&gt; lane &lt; 7</td><td>FMLA Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vmsa_n_1f16float16x4_1 a, float16x4_1 b, float16x4_1 n</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>n -&gt; Vm.H[0]</td><td>FMLA Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vmsaq_n_1f16float16x4_1 a, float16x4_1 b, float16x4_1 n</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>n -&gt; Vm.H[0]</td><td>FMLA Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vmsa_lane_1f16float16x4_1 a, float16x4_1 b, float16x4_1 v, const int lane</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>v -&gt; Vm.H<br/>0 -&gt; lane &lt; 3</td><td>FMLA Hd.Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vmsaq_lane_1f16float16x4_1 a, float16x4_1 b, float16x4_1 v, const int lane</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>v -&gt; Vm.H<br/>0 -&gt; lane &lt; 7</td><td>FMLA Hd.Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/168/Page/168",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/168/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 168,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              270.0,
              26.0
            ],
            [
              270.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            270.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/168/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 168,
          "polygon": [
            [
              635.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              42.0
            ],
            [
              635.0,
              42.0
            ]
          ],
          "bbox": [
            635.0,
            26.0,
            687.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/168/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float16x4_1 vpmmax_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FMAXNMP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vpmmax_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FMAXNMP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vpmmin_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FMINP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vpmmin_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FMINP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vpmmin_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FMINNMP Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vpmmin_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FMINNMP Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vrecps_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FREECPS Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vrecps_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FREECPS Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vrsqrts_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FRSQRTS Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vrsqrts_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FRSQRTS Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vsdb_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FSUB Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vsdb_1f16float16x4_1 a, float16x4_1 b</td><td>a -&gt; Vn.BH<br/>b -&gt; Vm.BH</td><td>FSUB Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vmsa_1f16float16x4_1 a, float16x4_1 b, float16x4_1 c</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>c -&gt; Vm.BH</td><td>FMLA Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vmsaq_1f16float16x4_1 a, float16x4_1 b, float16x4_1 c</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>c -&gt; Vm.BH</td><td>FMLA Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vmsa_1f16float16x4_1 a, float16x4_1 b, float16x4_1 c</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>c -&gt; Vm.BH</td><td>FMLS Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vmsaq_1f16float16x4_1 a, float16x4_1 b, float16x4_1 c</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>c -&gt; Vm.BH</td><td>FMLS Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_1 vmsa_lane_1f16float16x4_1 a, float16x4_1 b, float16x4_1 v, const int lane</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>v -&gt; Vm.BH<br/>0 -&gt; lane &lt; 3</td><td>FMLA Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vmsaq_lane_1f16float16x4_1 a, float16x4_1 b, float16x4_1 v, const int lane</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>v -&gt; Vm.BH<br/>0 -&gt; lane &lt; 3</td><td>FMLA Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vmsa_lane_1f16float16x4_1 a, float16x4_1 b, float16x4_1 v, const int lane</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>v -&gt; Vm.BH<br/>0 -&gt; lane &lt; 7</td><td>FMLA Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vmsaq_lane_1f16float16x4_1 a, float16x4_1 b, float16x4_1 v, const int lane</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>v -&gt; Vm.BH<br/>0 -&gt; lane &lt; 7</td><td>FMLA Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vmsa_n_1f16float16x4_1 a, float16x4_1 b, float16x4_1 n</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>n -&gt; Vm.H[0]</td><td>FMLA Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vmsaq_n_1f16float16x4_1 a, float16x4_1 b, float16x4_1 n</td><td>a -&gt; Vd.BH<br/>b -&gt; Vn.BH<br/>n -&gt; Vm.H[0]</td><td>FMLA Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vmsa_lane_1f16float16x4_1 a, float16x4_1 b, float16x4_1 v, const int lane</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>v -&gt; Vm.H<br/>0 -&gt; lane &lt; 3</td><td>FMLA Hd.Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16x4_1 vmsaq_lane_1f16float16x4_1 a, float16x4_1 b, float16x4_1 v, const int lane</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>v -&gt; Vm.H<br/>0 -&gt; lane &lt; 7</td><td>FMLA Hd.Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 168,
          "polygon": [
            [
              110.0,
              79.0
            ],
            [
              706.0,
              79.0
            ],
            [
              706.0,
              936.0
            ],
            [
              110.0,
              936.0
            ]
          ],
          "bbox": [
            110.0,
            79.0,
            706.0,
            936.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/168/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 168,
          "polygon": [
            [
              217.0,
              962.0
            ],
            [
              595.0,
              962.0
            ],
            [
              595.0,
              977.0
            ],
            [
              217.0,
              977.0
            ]
          ],
          "bbox": [
            217.0,
            962.0,
            595.0,
            977.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/168/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 168,
          "polygon": [
            [
              358.0,
              977.0
            ],
            [
              452.0,
              977.0
            ],
            [
              452.0,
              991.0
            ],
            [
              358.0,
              991.0
            ]
          ],
          "bbox": [
            358.0,
            977.0,
            452.0,
            991.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/168/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 168,
          "polygon": [
            [
              616.0,
              991.0
            ],
            [
              702.0,
              991.0
            ],
            [
              702.0,
              1007.0
            ],
            [
              616.0,
              1007.0
            ]
          ],
          "bbox": [
            616.0,
            991.0,
            702.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float16x4_t vfms_lane_f16(float16x4_t a, float16x4_t b, float16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMLS Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vfmsq_lane_f16(float16x8_t a, float16x8_t b, float16x4_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMLS Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vfms_laneq_f16(float16x4_t a, float16x4_t b, float16x8_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMLS Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vfmsq_laneq_f16(float16x8_t a, float16x8_t b, float16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMLS Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vfms_n_f16(float16x4_t a, float16x4_t b, float16_t n)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>n -&gt; Vm.H[0]</td><td>FMLS Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vfmsq_n_f16(float16x8_t a, float16x8_t b, float16_t n)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>n -&gt; Vm.H[0]</td><td>FMLS Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16_t vfms_lane_f16(float16_t a, float16_t b, float16x4_t v, const int lane)</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMLS Hd,Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vfmsq_laneq_f16(float16_t a, float16_t b, float16x8_t v, const int lane)</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMLS Hd,Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vmul_lane_f16(float16x4_t a, float16x4_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMUL Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vmulq_lane_f16(float16x8_t a, float16x4_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMUL Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vmul_laneq_f16(float16x4_t a, float16x8_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMUL Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vmulq_laneq_f16(float16x8_t a, float16x8_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMUL Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vmul_n_f16(float16x4_t a, float16_t n)</td><td>a -&gt; Vn.4H<br/>n -&gt; Vm.H[0]</td><td>FMUL Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vmulq_n_f16(float16x8_t a, float16_t n)</td><td>a -&gt; Vn.8H<br/>n -&gt; Vm.H[0]</td><td>FMUL Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vmulh_lane_f16(float16_t a, float16x4_t v, const int lane)</td><td>a -&gt; Hn<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMUL Hd,Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vmulh_laneq_f16(float16_t a, float16x8_t v, const int lane)</td><td>a -&gt; Hn<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMUL Hd,Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vmulx_lane_f16(float16x4_t a, float16x4_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMULX Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vmulxq_lane_f16(float16x8_t a, float16x4_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMULX Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/169/Page/169",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/169/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 169,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/169/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 169,
          "polygon": [
            [
              891.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/169/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float16x4_t vfms_lane_f16(float16x4_t a, float16x4_t b, float16x4_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMLS Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vfmsq_lane_f16(float16x8_t a, float16x8_t b, float16x4_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMLS Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vfms_laneq_f16(float16x4_t a, float16x4_t b, float16x8_t v, const int lane)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMLS Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vfmsq_laneq_f16(float16x8_t a, float16x8_t b, float16x8_t v, const int lane)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMLS Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vfms_n_f16(float16x4_t a, float16x4_t b, float16_t n)</td><td>a -&gt; Vd.4H<br/>b -&gt; Vn.4H<br/>n -&gt; Vm.H[0]</td><td>FMLS Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vfmsq_n_f16(float16x8_t a, float16x8_t b, float16_t n)</td><td>a -&gt; Vd.8H<br/>b -&gt; Vn.8H<br/>n -&gt; Vm.H[0]</td><td>FMLS Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16_t vfms_lane_f16(float16_t a, float16_t b, float16x4_t v, const int lane)</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMLS Hd,Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vfmsq_laneq_f16(float16_t a, float16_t b, float16x8_t v, const int lane)</td><td>a -&gt; Hd<br/>b -&gt; Hn<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMLS Hd,Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vmul_lane_f16(float16x4_t a, float16x4_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMUL Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vmulq_lane_f16(float16x8_t a, float16x4_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMUL Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vmul_laneq_f16(float16x4_t a, float16x8_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMUL Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vmulq_laneq_f16(float16x8_t a, float16x8_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMUL Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vmul_n_f16(float16x4_t a, float16_t n)</td><td>a -&gt; Vn.4H<br/>n -&gt; Vm.H[0]</td><td>FMUL Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vmulq_n_f16(float16x8_t a, float16_t n)</td><td>a -&gt; Vn.8H<br/>n -&gt; Vm.H[0]</td><td>FMUL Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16_t vmulh_lane_f16(float16_t a, float16x4_t v, const int lane)</td><td>a -&gt; Hn<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMUL Hd,Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vmulh_laneq_f16(float16_t a, float16x8_t v, const int lane)</td><td>a -&gt; Hn<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMUL Hd,Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vmulx_lane_f16(float16x4_t a, float16x4_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMULX Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vmulxq_lane_f16(float16x8_t a, float16x4_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMULX Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 169,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1311.0
            ],
            [
              154.0,
              1311.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1311.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/169/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 169,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1395.0
            ],
            [
              305.0,
              1395.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/169/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 169,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float16x4_t vmulx_laneq_f16(float16x4_t a, float16x8_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMULX Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vmulxq_laneq_f16(float16x8_t a, float16x8_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMULX Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vmulx_n_f16(float16x4_t a, float16_t n)</td><td>a -&gt; Vn.4H<br/>n -&gt; Vm.H[0]</td><td>FMULX Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vmulx_n_f16(float16x8_t a, float16_t n)</td><td>a -&gt; Vn.8H<br/>n -&gt; Vm.H[0]</td><td>FMULX Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16_t vmulxh_lane_f16(float16_t a, float16x4_t v, const int lane)</td><td>a -&gt; Hn<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMULX Hd.Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vmulxh_laneq_f16(float16_t a, float16x8_t v, const int lane)</td><td>a -&gt; Hn<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMULX Hd.Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vmavx_f16(float16x4_t a)</td><td>a -&gt; Vn.4H</td><td>FMAXP Hd,Vn.4H</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vmavxq_f16(float16x8_t a)</td><td>a -&gt; Vn.8H</td><td>FMAXP Hd,Vn.8H</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vminv_f16(float16x4_t a)</td><td>a -&gt; Vn.4H</td><td>FMINP Hd,Vn.4H</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vminvq_f16(float16x8_t a)</td><td>a -&gt; Vn.8H</td><td>FMINP Hd,Vn.8H</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vmaxnmv_f16(float16x4_t a)</td><td>a -&gt; Vn.4H</td><td>FMAXNMP Hd,Vn.4H</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vmaxnmvq_f16(float16x8_t a)</td><td>a -&gt; Vn.8H</td><td>FMAXNMP Hd,Vn.8H</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vminnmv_f16(float16x4_t a)</td><td>a -&gt; Vn.4H</td><td>FMINNMP Hd,Vn.4H</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vminnmvq_f16(float16x8_t a)</td><td>a -&gt; Vn.8H</td><td>FMINNMP Hd,Vn.8H</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t tvbsl_f16(uint16x4_t a, float16x4_t b, float16x4_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x8_t tvbslq_f16(uint16x8_t a, float16x8_t b, float16x8_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x4x2_t vzip_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP1 Vd1.4H,Vn.4H,Vm.4H<br/>ZIP2 Vd2.4H,Vn.4H,Vm.4H</td><td>Vd1.4H -&gt; result[val[0]]<br/>Vd2.4H -&gt; result[val[1]]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x2_t vzipq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP1 Vd1.8H,Vn.8H,Vm.8H<br/>ZIP2 Vd2.8H,Vn.8H,Vm.8H</td><td>Vd1.8H -&gt; result[val[0]]<br/>Vd2.8H -&gt; result[val[1]]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x2_t vuzpq_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP1 Vd1.4H,Vn.4H,Vm.4H<br/>UZP2 Vd2.4H,Vn.4H,Vm.4H</td><td>Vd1.4H -&gt; result[val[0]]<br/>Vd2.4H -&gt; result[val[1]]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x2_t vuzpq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP1 Vd1.8H,Vn.8H,Vm.8H<br/>UZP2 Vd2.8H,Vn.8H,Vm.8H</td><td>Vd1.8H -&gt; result[val[0]]<br/>Vd2.8H -&gt; result[val[1]]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x2_t vtrn_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN1 Vd1.4H,Vn.4H,Vm.4H<br/>TRN2 Vd2.4H,Vn.4H,Vm.4H</td><td>Vd1.4H -&gt; result[val[0]]<br/>Vd2.4H -&gt; result[val[1]]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x2_t vtrnq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN1 Vd1.8H,Vn.8H,Vm.8H<br/>TRN2 Vd2.8H,Vn.8H,Vm.8H</td><td>Vd1.8H -&gt; result[val[0]]<br/>Vd2.8H -&gt; result[val[1]]</td><td>v7/A32/A64</td></tr><tr><td>float16x4_t vmov_n_f16(float16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H,rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x8_t vmovq_n_f16(float16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8H,rn</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x4_t vdup_n_f16(float16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H,rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x8_t vdupq_n_f16(float16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8H,rn</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x4_t vdup_lane_f16(float16x4_t v, vec, const int lane)</td><td>vec -&gt; Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.4H,Vn.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x8_t vdupq_lane_f16(float16x4_t vec, const int lane)</td><td>vec -&gt; Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.8H,Vn.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x4_t vext_f16(float16x4_t a, float16x4_t b, const int n)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd.8B,Vn.8B,Vm.8B,#(n&lt;1)</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/170/Page/170",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/170/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 170,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/170/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 170,
          "polygon": [
            [
              890.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              890.0,
              59.0
            ]
          ],
          "bbox": [
            890.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/170/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float16x4_t vmulx_laneq_f16(float16x4_t a, float16x8_t v, const int lane)</td><td>a -&gt; Vn.4H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMULX Vd.4H,Vn.4H,Vm.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vmulxq_laneq_f16(float16x8_t a, float16x8_t v, const int lane)</td><td>a -&gt; Vn.8H<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMULX Vd.8H,Vn.8H,Vm.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vmulx_n_f16(float16x4_t a, float16_t n)</td><td>a -&gt; Vn.4H<br/>n -&gt; Vm.H[0]</td><td>FMULX Vd.4H,Vn.4H,Vm.H[0]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vmulx_n_f16(float16x8_t a, float16_t n)</td><td>a -&gt; Vn.8H<br/>n -&gt; Vm.H[0]</td><td>FMULX Vd.8H,Vn.8H,Vm.H[0]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16_t vmulxh_lane_f16(float16_t a, float16x4_t v, const int lane)</td><td>a -&gt; Hn<br/>v -&gt; Vm.4H<br/>0 &lt;= lane &lt;= 3</td><td>FMULX Hd.Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vmulxh_laneq_f16(float16_t a, float16x8_t v, const int lane)</td><td>a -&gt; Hn<br/>v -&gt; Vm.8H<br/>0 &lt;= lane &lt;= 7</td><td>FMULX Hd.Hn,Vm.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vmavx_f16(float16x4_t a)</td><td>a -&gt; Vn.4H</td><td>FMAXP Hd,Vn.4H</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vmavxq_f16(float16x8_t a)</td><td>a -&gt; Vn.8H</td><td>FMAXP Hd,Vn.8H</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vminv_f16(float16x4_t a)</td><td>a -&gt; Vn.4H</td><td>FMINP Hd,Vn.4H</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vminvq_f16(float16x8_t a)</td><td>a -&gt; Vn.8H</td><td>FMINP Hd,Vn.8H</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vmaxnmv_f16(float16x4_t a)</td><td>a -&gt; Vn.4H</td><td>FMAXNMP Hd,Vn.4H</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vmaxnmvq_f16(float16x8_t a)</td><td>a -&gt; Vn.8H</td><td>FMAXNMP Hd,Vn.8H</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vminnmv_f16(float16x4_t a)</td><td>a -&gt; Vn.4H</td><td>FMINNMP Hd,Vn.4H</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vminnmvq_f16(float16x8_t a)</td><td>a -&gt; Vn.8H</td><td>FMINNMP Hd,Vn.8H</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t tvbsl_f16(uint16x4_t a, float16x4_t b, float16x4_t c)</td><td>a -&gt; Vd.8B<br/>b -&gt; Vn.8B<br/>c -&gt; Vm.8B</td><td>BSL Vd.8B,Vn.8B,Vm.8B</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x8_t tvbslq_f16(uint16x8_t a, float16x8_t b, float16x8_t c)</td><td>a -&gt; Vd.16B<br/>b -&gt; Vn.16B<br/>c -&gt; Vm.16B</td><td>BSL Vd.16B,Vn.16B,Vm.16B</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x4x2_t vzip_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP1 Vd1.4H,Vn.4H,Vm.4H<br/>ZIP2 Vd2.4H,Vn.4H,Vm.4H</td><td>Vd1.4H -&gt; result[val[0]]<br/>Vd2.4H -&gt; result[val[1]]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x2_t vzipq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP1 Vd1.8H,Vn.8H,Vm.8H<br/>ZIP2 Vd2.8H,Vn.8H,Vm.8H</td><td>Vd1.8H -&gt; result[val[0]]<br/>Vd2.8H -&gt; result[val[1]]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x2_t vuzpq_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP1 Vd1.4H,Vn.4H,Vm.4H<br/>UZP2 Vd2.4H,Vn.4H,Vm.4H</td><td>Vd1.4H -&gt; result[val[0]]<br/>Vd2.4H -&gt; result[val[1]]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x2_t vuzpq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP1 Vd1.8H,Vn.8H,Vm.8H<br/>UZP2 Vd2.8H,Vn.8H,Vm.8H</td><td>Vd1.8H -&gt; result[val[0]]<br/>Vd2.8H -&gt; result[val[1]]</td><td>v7/A32/A64</td></tr><tr><td>float16x4x2_t vtrn_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN1 Vd1.4H,Vn.4H,Vm.4H<br/>TRN2 Vd2.4H,Vn.4H,Vm.4H</td><td>Vd1.4H -&gt; result[val[0]]<br/>Vd2.4H -&gt; result[val[1]]</td><td>v7/A32/A64</td></tr><tr><td>float16x8x2_t vtrnq_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN1 Vd1.8H,Vn.8H,Vm.8H<br/>TRN2 Vd2.8H,Vn.8H,Vm.8H</td><td>Vd1.8H -&gt; result[val[0]]<br/>Vd2.8H -&gt; result[val[1]]</td><td>v7/A32/A64</td></tr><tr><td>float16x4_t vmov_n_f16(float16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H,rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x8_t vmovq_n_f16(float16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8H,rn</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x4_t vdup_n_f16(float16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.4H,rn</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x8_t vdupq_n_f16(float16_t value)</td><td>value -&gt; rn</td><td>DUP Vd.8H,rn</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x4_t vdup_lane_f16(float16x4_t v, vec, const int lane)</td><td>vec -&gt; Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.4H,Vn.H[lane]</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x8_t vdupq_lane_f16(float16x4_t vec, const int lane)</td><td>vec -&gt; Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Vd.8H,Vn.H[lane]</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x4_t vext_f16(float16x4_t a, float16x4_t b, const int n)</td><td>a -&gt; Vn.8B<br/>b -&gt; Vm.8B<br/>0 &lt;= n &lt;= 3</td><td>EXT Vd.8B,Vn.8B,Vm.8B,#(n&lt;1)</td><td>Vd.8B -&gt; result</td><td>v7/A32/A64</td></tr></tbody></table>",
          "page": 170,
          "polygon": [
            [
              156.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1305.0
            ],
            [
              156.0,
              1305.0
            ]
          ],
          "bbox": [
            156.0,
            111.0,
            994.0,
            1305.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/170/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 170,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/170/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 170,
          "polygon": [
            [
              507.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              507.0,
              1394.0
            ]
          ],
          "bbox": [
            507.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/170/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 170,
          "polygon": [
            [
              862.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              862.0,
              1416.0
            ]
          ],
          "bbox": [
            862.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float16x8_t vextq_f16(float16x8_t a, float16x8_t b, const int n)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B<br/>0 &lt;= n &lt;= 7</td><td>EXT Vd.16B,Vn.16B,Vm.16B,#(n&lt;1)</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x4_t vrev64_f16(float16x4_t vec)</td><td>vec -&gt; Vn.4H</td><td>REV64 Vd.4H,Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x8_t vrev64q_f16(float16x8_t vec)</td><td>vec -&gt; Vn.8H</td><td>REV64 Vd.8H,Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x4_t vzip1_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vzip1q_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vzip2_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vzip2q_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vuzp1_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vuzp1q_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vuzp2_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vuzp2q_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vtrn1_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vtrn1q_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vtrn2_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vtrn2q_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vdup_laneq_f16(float16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.4H,Vn.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vdupq_laneq_f16(float16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.8H,Vn.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16_t vduph_lane_f16(float16x4_t vec, const int lane)</td><td>vec -&gt; Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Hd,Vn.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vduph_laneq_f16(float16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Hd,Vn.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vdot_u32(uint32x2_t r, uint8x8_t a, uint8x8_t b)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UDOT Vd.2S,Vn.8B,Vm.8B</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x2_t vdot_s32(int32x2_t r, int8x8_t a, int8x8_t b)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SDOT Vd.2S,Vn.8B,Vm.8B</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vdotq_u32(uint32x4_t r, uint8x16_t a, uint8x16_t b)</td><td>r -&gt; Vd.4S<br/>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UDOT Vd.4S,Vn.16B,Vm.16B</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x4_t vdotq_s32(int32x4_t r, int8x16_t a, int8x16_t b)</td><td>r -&gt; Vd.4S<br/>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SDOT Vd.4S,Vn.16B,Vm.16B</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x2_t vdot_lane_u32(uint32x2_t r, uint8x8_t a, uint8x8_t b, const int lane)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.8B<br/>b -&gt; Vm.4B<br/>0 &lt;= lane &lt;= 1</td><td>UDOT Vd.2S,Vn.8B,Vm.4B[lane]</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x2_t vdot_lane_s32(int32x2_t r, int8x8_t a, int8x8_t b, const int lane)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.8B<br/>b -&gt; Vm.4B<br/>0 &lt;= lane &lt;= 1</td><td>SDOT Vd.2S,Vn.8B,Vm.4B[lane]</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vdotq_laneq_u32(uint32x4_t r, uint8x16_t a, uint8x16_t b, const int lane)</td><td>r -&gt; Vd.4S<br/>a -&gt; Vn.16B<br/>b -&gt; Vm.4B<br/>0 &lt;= lane &lt;= 3</td><td>UDOT Vd.4S,Vn.16B,Vm.4B[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vdotq_laneq_s32(int32x4_t r, int8x16_t a, int8x16_t b, const int lane)</td><td>r -&gt; Vd.4S<br/>a -&gt; Vn.16B<br/>b -&gt; Vm.4B<br/>0 &lt;= lane &lt;= 3</td><td>SDOT Vd.4S,Vn.16B,Vm.4B[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/171/Page/171",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/171/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 171,
          "polygon": [
            [
              157.0,
              40.0
            ],
            [
              381.0,
              40.0
            ],
            [
              381.0,
              59.0
            ],
            [
              157.0,
              59.0
            ]
          ],
          "bbox": [
            157.0,
            40.0,
            381.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/171/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 171,
          "polygon": [
            [
              889.0,
              40.0
            ],
            [
              962.0,
              40.0
            ],
            [
              962.0,
              59.0
            ],
            [
              889.0,
              59.0
            ]
          ],
          "bbox": [
            889.0,
            40.0,
            962.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/171/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float16x8_t vextq_f16(float16x8_t a, float16x8_t b, const int n)</td><td>a -&gt; Vn.16B<br/>b -&gt; Vm.16B<br/>0 &lt;= n &lt;= 7</td><td>EXT Vd.16B,Vn.16B,Vm.16B,#(n&lt;1)</td><td>Vd.16B -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x4_t vrev64_f16(float16x4_t vec)</td><td>vec -&gt; Vn.4H</td><td>REV64 Vd.4H,Vn.4H</td><td>Vd.4H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x8_t vrev64q_f16(float16x8_t vec)</td><td>vec -&gt; Vn.8H</td><td>REV64 Vd.8H,Vn.8H</td><td>Vd.8H -&gt; result</td><td>v7/A32/A64</td></tr><tr><td>float16x4_t vzip1_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vzip1q_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vzip2_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>ZIP2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vzip2q_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>ZIP2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vuzp1_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vuzp1q_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vuzp2_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>UZP2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vuzp2q_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>UZP2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vtrn1_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN1 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vtrn1q_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN1 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vtrn2_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn.4H<br/>b -&gt; Vm.4H</td><td>TRN2 Vd.4H,Vn.4H,Vm.4H</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vtrn2q_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn.8H<br/>b -&gt; Vm.8H</td><td>TRN2 Vd.8H,Vn.8H,Vm.8H</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vdup_laneq_f16(float16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.4H,Vn.H[lane]</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vdupq_laneq_f16(float16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Vd.8H,Vn.H[lane]</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>float16_t vduph_lane_f16(float16x4_t vec, const int lane)</td><td>vec -&gt; Vn.4H<br/>0 &lt;= lane &lt;= 3</td><td>DUP Hd,Vn.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>float16_t vduph_laneq_f16(float16x8_t vec, const int lane)</td><td>vec -&gt; Vn.8H<br/>0 &lt;= lane &lt;= 7</td><td>DUP Hd,Vn.H[lane]</td><td>Hd -&gt; result</td><td>A64</td></tr><tr><td>uint32x2_t vdot_u32(uint32x2_t r, uint8x8_t a, uint8x8_t b)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>UDOT Vd.2S,Vn.8B,Vm.8B</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x2_t vdot_s32(int32x2_t r, int8x8_t a, int8x8_t b)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.8B<br/>b -&gt; Vm.8B</td><td>SDOT Vd.2S,Vn.8B,Vm.8B</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vdotq_u32(uint32x4_t r, uint8x16_t a, uint8x16_t b)</td><td>r -&gt; Vd.4S<br/>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>UDOT Vd.4S,Vn.16B,Vm.16B</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x4_t vdotq_s32(int32x4_t r, int8x16_t a, int8x16_t b)</td><td>r -&gt; Vd.4S<br/>a -&gt; Vn.16B<br/>b -&gt; Vm.16B</td><td>SDOT Vd.4S,Vn.16B,Vm.16B</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x2_t vdot_lane_u32(uint32x2_t r, uint8x8_t a, uint8x8_t b, const int lane)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.8B<br/>b -&gt; Vm.4B<br/>0 &lt;= lane &lt;= 1</td><td>UDOT Vd.2S,Vn.8B,Vm.4B[lane]</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x2_t vdot_lane_s32(int32x2_t r, int8x8_t a, int8x8_t b, const int lane)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.8B<br/>b -&gt; Vm.4B<br/>0 &lt;= lane &lt;= 1</td><td>SDOT Vd.2S,Vn.8B,Vm.4B[lane]</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x4_t vdotq_laneq_u32(uint32x4_t r, uint8x16_t a, uint8x16_t b, const int lane)</td><td>r -&gt; Vd.4S<br/>a -&gt; Vn.16B<br/>b -&gt; Vm.4B<br/>0 &lt;= lane &lt;= 3</td><td>UDOT Vd.4S,Vn.16B,Vm.4B[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vdotq_laneq_s32(int32x4_t r, int8x16_t a, int8x16_t b, const int lane)</td><td>r -&gt; Vd.4S<br/>a -&gt; Vn.16B<br/>b -&gt; Vm.4B<br/>0 &lt;= lane &lt;= 3</td><td>SDOT Vd.4S,Vn.16B,Vm.4B[lane]</td><td>Vd.4S -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 171,
          "polygon": [
            [
              157.0,
              114.0
            ],
            [
              990.0,
              114.0
            ],
            [
              990.0,
              1336.0
            ],
            [
              157.0,
              1336.0
            ]
          ],
          "bbox": [
            157.0,
            114.0,
            990.0,
            1336.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/171/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 171,
          "polygon": [
            [
              306.0,
              1355.0
            ],
            [
              834.0,
              1355.0
            ],
            [
              834.0,
              1395.0
            ],
            [
              306.0,
              1395.0
            ]
          ],
          "bbox": [
            306.0,
            1355.0,
            834.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/171/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 171,
          "polygon": [
            [
              862.0,
              1395.0
            ],
            [
              981.0,
              1395.0
            ],
            [
              981.0,
              1416.0
            ],
            [
              862.0,
              1416.0
            ]
          ],
          "bbox": [
            862.0,
            1395.0,
            981.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x2_t vdot_lane_u32(uint32x2_t r, uint8x8_t a, uint8x16_t b, const int lane)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.8B<br/>b -&gt; Vm.4B<br/>0 &lt;= lane &lt;= 3</td><td>UDOT Vd.2S,Vn.8B,Vm.4B[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vdot_lane_s32(int32x2_t r, int8x8_t a, int8x16_t b, const int lane)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.8B<br/>b -&gt; Vm.4B<br/>0 &lt;= lane &lt;= 3</td><td>SDOT Vd.2S,Vn.8B,Vm.4B[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vdotq_lane_u32(uint32x4_t r, uint8x16_t a, uint8x8_t b, const int lane)</td><td>r -&gt; Vd.4S<br/>a -&gt; Vn.16B<br/>b -&gt; Vm.4B<br/>0 &lt;= lane &lt;= 1</td><td>UDOT Vd.4S,Vn.16B,Vm.4B[lane]</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x4_t vdotq_lane_s32(int32x4_t r, int8x16_t a, int8x8_t b, const int lane)</td><td>r -&gt; Vd.4S<br/>a -&gt; Vn.16B<br/>b -&gt; Vm.4B<br/>0 &lt;= lane &lt;= 1</td><td>SDOT Vd.4S,Vn.16B,Vm.4B[lane]</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint64x2_t vsha512hq_u64(uint64x2_t hash, ed, uint64x2_t hash_gf, uint64x2_t kwh_kwh2)</td><td>hash_ed -&gt; Qd<br/>hash_gf -&gt; Qn</td><td>SHA512H Qd,Qn,Vm.2D</td><td>Qd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vsha512h2q_u64(uint64x2_t sum_ab, uint64x2_t hash_c, uint64x2_t hash_ab)</td><td>sum_ab -&gt; Qd<br/>hash_c -&gt; Qn</td><td>SHA512H2 Qd,Qn,Vm.2D</td><td>Qd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vsha512su0q_u64(uint64x2_t w0_1, uint64x2_t w2_)</td><td>w0_1 -&gt; Vd.2D<br/>w2 -&gt; Vn.2D</td><td>SHA512SU0 Vd.2D,Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vsha512su1q_u64(uint64x2_t s01_s02, uint64x2_t w14_15, uint64x2_t w9_10)</td><td>s01_s02 -&gt; Vd.2D<br/>w14_15 -&gt; Vn.2D</td><td>SHA512SU1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t veor_3q_u8(uint8x16_t a, uint8x16_t b, uint8x16_t c)</td><td>a -&gt; Vn.16B</td><td>EOR3<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t veor_3q_u16(uint16x8_t a, uint16x8_t b, uint16x8_t c)</td><td>a -&gt; Vn.16B</td><td>EOR3<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t veor_3q_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vn.16B</td><td>EOR3<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t veor_3q_u64(uint64x2_t a, uint64x2_t b, uint64x2_t c)</td><td>a -&gt; Vn.16B</td><td>EOR3<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t veor_3q_s8(int8x16_t a, int8x16_t b, int8x16_t c)</td><td>a -&gt; Vn.16B</td><td>EOR3<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t veor_3q_s16(int16x8_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vn.16B</td><td>EOR3<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t veor_3q_s32(int32x4_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vn.16B</td><td>EOR3<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t veor_3q_s64(int64x2_t a, int64x2_t b, int64x2_t c)</td><td>a -&gt; Vn.16B</td><td>EOR3<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vraxq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vn.2D<br/>0 &lt;= imm6 &lt;= 63</td><td>RAX1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vaxrq_u64(uint64x2_t a, uint64x2_t b, const int imm6)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vn.2D<br/>0 &lt;= imm6 &lt;= 63</td><td>XAR Vd.2D,Vn.2D,Vm.2D,Imm6</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vbcaxq_u8(uint8x16_t a, uint8x16_t b, uint8x16_t c)</td><td>a -&gt; Vn.16B</td><td>BCAX<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vbcaxq_u16(uint16x8_t a, uint16x8_t b, uint16x8_t c)</td><td>a -&gt; Vn.16B</td><td>BCAX<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vbcaxq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vn.16B</td><td>BCAX<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vbcaxq_u64(uint64x2_t a, uint64x2_t b, uint64x2_t c)</td><td>a -&gt; Vn.16B</td><td>BCAX<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vbcaxq_s8(int8x16_t a, int8x16_t b, int8x16_t c)</td><td>a -&gt; Vn.16B</td><td>BCAX<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vbcaxq_s16(int16x8_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vn.16B</td><td>BCAX<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vbcaxq_s32(int32x4_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vn.16B</td><td>BCAX<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vbcaxq_s64(int64x2_t a, int64x2_t b, int64x2_t c)</td><td>a -&gt; Vn.16B</td><td>BCAX<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/172/Page/172",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/172/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 172,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/172/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 172,
          "polygon": [
            [
              890.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              890.0,
              59.0
            ]
          ],
          "bbox": [
            890.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/172/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x2_t vdot_lane_u32(uint32x2_t r, uint8x8_t a, uint8x16_t b, const int lane)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.8B<br/>b -&gt; Vm.4B<br/>0 &lt;= lane &lt;= 3</td><td>UDOT Vd.2S,Vn.8B,Vm.4B[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>int32x2_t vdot_lane_s32(int32x2_t r, int8x8_t a, int8x16_t b, const int lane)</td><td>r -&gt; Vd.2S<br/>a -&gt; Vn.8B<br/>b -&gt; Vm.4B<br/>0 &lt;= lane &lt;= 3</td><td>SDOT Vd.2S,Vn.8B,Vm.4B[lane]</td><td>Vd.2S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vdotq_lane_u32(uint32x4_t r, uint8x16_t a, uint8x8_t b, const int lane)</td><td>r -&gt; Vd.4S<br/>a -&gt; Vn.16B<br/>b -&gt; Vm.4B<br/>0 &lt;= lane &lt;= 1</td><td>UDOT Vd.4S,Vn.16B,Vm.4B[lane]</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x4_t vdotq_lane_s32(int32x4_t r, int8x16_t a, int8x8_t b, const int lane)</td><td>r -&gt; Vd.4S<br/>a -&gt; Vn.16B<br/>b -&gt; Vm.4B<br/>0 &lt;= lane &lt;= 1</td><td>SDOT Vd.4S,Vn.16B,Vm.4B[lane]</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint64x2_t vsha512hq_u64(uint64x2_t hash, ed, uint64x2_t hash_gf, uint64x2_t kwh_kwh2)</td><td>hash_ed -&gt; Qd<br/>hash_gf -&gt; Qn</td><td>SHA512H Qd,Qn,Vm.2D</td><td>Qd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vsha512h2q_u64(uint64x2_t sum_ab, uint64x2_t hash_c, uint64x2_t hash_ab)</td><td>sum_ab -&gt; Qd<br/>hash_c -&gt; Qn</td><td>SHA512H2 Qd,Qn,Vm.2D</td><td>Qd -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vsha512su0q_u64(uint64x2_t w0_1, uint64x2_t w2_)</td><td>w0_1 -&gt; Vd.2D<br/>w2 -&gt; Vn.2D</td><td>SHA512SU0 Vd.2D,Vn.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vsha512su1q_u64(uint64x2_t s01_s02, uint64x2_t w14_15, uint64x2_t w9_10)</td><td>s01_s02 -&gt; Vd.2D<br/>w14_15 -&gt; Vn.2D</td><td>SHA512SU1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t veor_3q_u8(uint8x16_t a, uint8x16_t b, uint8x16_t c)</td><td>a -&gt; Vn.16B</td><td>EOR3<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t veor_3q_u16(uint16x8_t a, uint16x8_t b, uint16x8_t c)</td><td>a -&gt; Vn.16B</td><td>EOR3<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t veor_3q_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vn.16B</td><td>EOR3<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t veor_3q_u64(uint64x2_t a, uint64x2_t b, uint64x2_t c)</td><td>a -&gt; Vn.16B</td><td>EOR3<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t veor_3q_s8(int8x16_t a, int8x16_t b, int8x16_t c)</td><td>a -&gt; Vn.16B</td><td>EOR3<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t veor_3q_s16(int16x8_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vn.16B</td><td>EOR3<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t veor_3q_s32(int32x4_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vn.16B</td><td>EOR3<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t veor_3q_s64(int64x2_t a, int64x2_t b, int64x2_t c)</td><td>a -&gt; Vn.16B</td><td>EOR3<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vraxq_u64(uint64x2_t a, uint64x2_t b)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vn.2D<br/>0 &lt;= imm6 &lt;= 63</td><td>RAX1 Vd.2D,Vn.2D,Vm.2D</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vaxrq_u64(uint64x2_t a, uint64x2_t b, const int imm6)</td><td>a -&gt; Vn.2D<br/>b -&gt; Vn.2D<br/>0 &lt;= imm6 &lt;= 63</td><td>XAR Vd.2D,Vn.2D,Vm.2D,Imm6</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>uint8x16_t vbcaxq_u8(uint8x16_t a, uint8x16_t b, uint8x16_t c)</td><td>a -&gt; Vn.16B</td><td>BCAX<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint16x8_t vbcaxq_u16(uint16x8_t a, uint16x8_t b, uint16x8_t c)</td><td>a -&gt; Vn.16B</td><td>BCAX<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vbcaxq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a -&gt; Vn.16B</td><td>BCAX<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>uint64x2_t vbcaxq_u64(uint64x2_t a, uint64x2_t b, uint64x2_t c)</td><td>a -&gt; Vn.16B</td><td>BCAX<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int8x16_t vbcaxq_s8(int8x16_t a, int8x16_t b, int8x16_t c)</td><td>a -&gt; Vn.16B</td><td>BCAX<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int16x8_t vbcaxq_s16(int16x8_t a, int16x8_t b, int16x8_t c)</td><td>a -&gt; Vn.16B</td><td>BCAX<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vbcaxq_s32(int32x4_t a, int32x4_t b, int32x4_t c)</td><td>a -&gt; Vn.16B</td><td>BCAX<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr><tr><td>int64x2_t vbcaxq_s64(int64x2_t a, int64x2_t b, int64x2_t c)</td><td>a -&gt; Vn.16B</td><td>BCAX<br/>Vd.16B,Vn.16B,Vm.16B,Va.16B</td><td>Vd.16B -&gt; result</td><td>A64</td></tr></tbody></table>",
          "page": 172,
          "polygon": [
            [
              156.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1318.0
            ],
            [
              156.0,
              1318.0
            ]
          ],
          "bbox": [
            156.0,
            111.0,
            994.0,
            1318.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/172/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 172,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/172/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 172,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/172/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 172,
          "polygon": [
            [
              862.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              862.0,
              1416.0
            ]
          ],
          "bbox": [
            862.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4_t vsm3ss1q_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a-&gt;Vn,4S</td><td>SM3SS1 Vd,4S,Vn,4S,Vm,4S,Va,4S</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsm3tt1aq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c, const int imm2)</td><td>a-&gt;Vd,4S<br/>0 &lt;= imm2<br/>&lt;= 3</td><td>SM3TT1A<br/>Vd,4S,Vn,4S,Vm,4S[imm2]</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsm3tt1bq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c, const int imm2)</td><td>a-&gt;Vd,4S<br/>0 &lt;= imm2<br/>&lt;= 3</td><td>SM3TT1B<br/>Vd,4S,Vn,4S,Vm,4S[imm2]</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsm3tt2aq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c, const int imm2)</td><td>a-&gt;Vd,4S<br/>0 &lt;= imm2<br/>&lt;= 3</td><td>SM3TT2A<br/>Vd,4S,Vn,4S,Vm,4S[imm2]</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsm3tt2bq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c, const int imm2)</td><td>a-&gt;Vd,4S<br/>0 &lt;= imm2<br/>&lt;= 3</td><td>SM3TT2B<br/>Vd,4S,Vn,4S,Vm,4S[imm2]</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsm3partw1q_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a-&gt;Vd,4S</td><td>SM3PARTW1 Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsm3partw2q_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a-&gt;Vd,4S</td><td>SM3PARTW2 Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsm4eq_u32(uint32x4_t a, uint32x4_t b)</td><td>a-&gt;Vd,4S</td><td>SM4E Vd,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsm4keyq_u32(uint32x4_t a, uint32x4_t b)</td><td>a-&gt;Vn,4S</td><td>SM4KEY Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vfmlal_low_f16(float32x2_t r, float16x4_t a, float16x4_t b)</td><td>r-&gt;Vd,2S</td><td>FMLAL Vd,2S,Vn,2H,Vm,2H</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlsl_low_f16(float32x2_t r, float16x4_t a, float16x4_t b)</td><td>r-&gt;Vd,2S</td><td>FMLSL Vd,2S,Vn,2H,Vm,2H</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlalq_low_f16(float32x2_t r, float16x8_t a, float16x8_t b)</td><td>r-&gt;Vd,4S</td><td>FMLAL Vd,4S,Vn,4H,Vm,4H</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlslq_low_f16(float32x2_t r, float16x8_t a, float16x8_t b)</td><td>r-&gt;Vd,4S</td><td>FMLSL Vd,4S,Vn,4H,Vm,4H</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlal_high_f16(float32x2_t r, float16x8_t a, float16x8_t b)</td><td>r-&gt;Vd,2S</td><td>FMLAL2 Vd,2S,Vn,2H,Vm,2H</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlsl_high_f16(float32x2_t r, float16x8_t a, float16x8_t b)</td><td>r-&gt;Vd,2S</td><td>FMLSL2 Vd,2S,Vn,2H,Vm,2H</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlalq_high_f16(float32x2_t r, float16x8_t a, float16x8_t b)</td><td>r-&gt;Vd,4S</td><td>FMLAL2 Vd,4S,Vn,4H,Vm,4H</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlslq_high_f16(float32x2_t r, float16x8_t a, float16x8_t b)</td><td>r-&gt;Vd,4S</td><td>FMLSL2 Vd,4S,Vn,4H,Vm,4H</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlal_lane_low_f16(float32x2_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r-&gt;Vd,2S<br/>0 &lt;= lane &lt;= 3</td><td>FMLAL Vd,2S,Vn,2H,Vm,H[lane]</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlsl_lane_low_f16(float32x2_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r-&gt;Vd,2S<br/>0 &lt;= lane &lt;= 3</td><td>FMLSL Vd,2S,Vn,2H,Vm,H[lane]</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlalq_lane_low_f16(float32x2_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r-&gt;Vd,4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLAL Vd,4S,Vn,4H,Vm,H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlslq_lane_low_f16(float32x2_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r-&gt;Vd,4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLSL Vd,4S,Vn,4H,Vm,H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlal_lane_high_f16(float32x2_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r-&gt;Vd,2S<br/>0 &lt;= lane &lt;= 3</td><td>FMLAL2 Vd,2S,Vn,2H,Vm,H[lane]</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlsl_lane_high_f16(float32x2_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r-&gt;Vd,2S<br/>0 &lt;= lane &lt;= 3</td><td>FMLSL2 Vd,2S,Vn,2H,Vm,H[lane]</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlalq_lane_high_f16(float32x2_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r-&gt;Vd,4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLAL2 Vd,4S,Vn,4H,Vm,H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlslq_lane_high_f16(float32x2_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r-&gt;Vd,4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLSL2 Vd,4S,Vn,4H,Vm,H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/173/Page/173",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/173/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 173,
          "polygon": [
            [
              154.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              57.0
            ],
            [
              154.0,
              57.0
            ]
          ],
          "bbox": [
            154.0,
            37.0,
            382.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/173/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 173,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              891.0,
              57.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/173/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint32x4_t vsm3ss1q_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a-&gt;Vn,4S</td><td>SM3SS1 Vd,4S,Vn,4S,Vm,4S,Va,4S</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsm3tt1aq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c, const int imm2)</td><td>a-&gt;Vd,4S<br/>0 &lt;= imm2<br/>&lt;= 3</td><td>SM3TT1A<br/>Vd,4S,Vn,4S,Vm,4S[imm2]</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsm3tt1bq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c, const int imm2)</td><td>a-&gt;Vd,4S<br/>0 &lt;= imm2<br/>&lt;= 3</td><td>SM3TT1B<br/>Vd,4S,Vn,4S,Vm,4S[imm2]</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsm3tt2aq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c, const int imm2)</td><td>a-&gt;Vd,4S<br/>0 &lt;= imm2<br/>&lt;= 3</td><td>SM3TT2A<br/>Vd,4S,Vn,4S,Vm,4S[imm2]</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsm3tt2bq_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c, const int imm2)</td><td>a-&gt;Vd,4S<br/>0 &lt;= imm2<br/>&lt;= 3</td><td>SM3TT2B<br/>Vd,4S,Vn,4S,Vm,4S[imm2]</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsm3partw1q_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a-&gt;Vd,4S</td><td>SM3PARTW1 Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsm3partw2q_u32(uint32x4_t a, uint32x4_t b, uint32x4_t c)</td><td>a-&gt;Vd,4S</td><td>SM3PARTW2 Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsm4eq_u32(uint32x4_t a, uint32x4_t b)</td><td>a-&gt;Vd,4S</td><td>SM4E Vd,4S,Vn,4S</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>uint32x4_t vsm4keyq_u32(uint32x4_t a, uint32x4_t b)</td><td>a-&gt;Vn,4S</td><td>SM4KEY Vd,4S,Vn,4S,Vm,4S</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vfmlal_low_f16(float32x2_t r, float16x4_t a, float16x4_t b)</td><td>r-&gt;Vd,2S</td><td>FMLAL Vd,2S,Vn,2H,Vm,2H</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlsl_low_f16(float32x2_t r, float16x4_t a, float16x4_t b)</td><td>r-&gt;Vd,2S</td><td>FMLSL Vd,2S,Vn,2H,Vm,2H</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlalq_low_f16(float32x2_t r, float16x8_t a, float16x8_t b)</td><td>r-&gt;Vd,4S</td><td>FMLAL Vd,4S,Vn,4H,Vm,4H</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlslq_low_f16(float32x2_t r, float16x8_t a, float16x8_t b)</td><td>r-&gt;Vd,4S</td><td>FMLSL Vd,4S,Vn,4H,Vm,4H</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlal_high_f16(float32x2_t r, float16x8_t a, float16x8_t b)</td><td>r-&gt;Vd,2S</td><td>FMLAL2 Vd,2S,Vn,2H,Vm,2H</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlsl_high_f16(float32x2_t r, float16x8_t a, float16x8_t b)</td><td>r-&gt;Vd,2S</td><td>FMLSL2 Vd,2S,Vn,2H,Vm,2H</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlalq_high_f16(float32x2_t r, float16x8_t a, float16x8_t b)</td><td>r-&gt;Vd,4S</td><td>FMLAL2 Vd,4S,Vn,4H,Vm,4H</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlslq_high_f16(float32x2_t r, float16x8_t a, float16x8_t b)</td><td>r-&gt;Vd,4S</td><td>FMLSL2 Vd,4S,Vn,4H,Vm,4H</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlal_lane_low_f16(float32x2_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r-&gt;Vd,2S<br/>0 &lt;= lane &lt;= 3</td><td>FMLAL Vd,2S,Vn,2H,Vm,H[lane]</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlsl_lane_low_f16(float32x2_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r-&gt;Vd,2S<br/>0 &lt;= lane &lt;= 3</td><td>FMLSL Vd,2S,Vn,2H,Vm,H[lane]</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlalq_lane_low_f16(float32x2_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r-&gt;Vd,4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLAL Vd,4S,Vn,4H,Vm,H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlslq_lane_low_f16(float32x2_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r-&gt;Vd,4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLSL Vd,4S,Vn,4H,Vm,H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlal_lane_high_f16(float32x2_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r-&gt;Vd,2S<br/>0 &lt;= lane &lt;= 3</td><td>FMLAL2 Vd,2S,Vn,2H,Vm,H[lane]</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlsl_lane_high_f16(float32x2_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r-&gt;Vd,2S<br/>0 &lt;= lane &lt;= 3</td><td>FMLSL2 Vd,2S,Vn,2H,Vm,H[lane]</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlalq_lane_high_f16(float32x2_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r-&gt;Vd,4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLAL2 Vd,4S,Vn,4H,Vm,H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmlslq_lane_high_f16(float32x2_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r-&gt;Vd,4S<br/>0 &lt;= lane &lt;= 3</td><td>FMLSL2 Vd,4S,Vn,4H,Vm,H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
          "page": 173,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              994.0,
              111.0
            ],
            [
              994.0,
              1336.0
            ],
            [
              154.0,
              1336.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            994.0,
            1336.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/173/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 173,
          "polygon": [
            [
              304.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/173/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 173,
          "polygon": [
            [
              506.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1376.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/173/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 173,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1415.0
            ],
            [
              864.0,
              1415.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32x2_t vfmmla_laneq_high_f16(float32x2_t r, float16x4_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd,2S<br/>0 &lt;= lane &lt;= 7</td><td>FMLAL2 Vd,2S,Vn,2H,Vm,H[lane]</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmisq_laneq_high_f16(float32x2_t r, float16x4_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd,2S<br/>0 &lt;= lane &lt;= 7</td><td>FMLSL2 Vd,2S,Vn,2H,Vm,H[lane]</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmmlaq_laneq_high_f16(float32x4_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>0 &lt;= lane &lt;= 7</td><td>FMLAL2 Vd,4S,Vn,4H,Vm,H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmisq_laneq_high_f16(float32x4_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>0 &lt;= lane &lt;= 7</td><td>FMLSL2 Vd,4S,Vn,4H,Vm,H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vccadd_rot90_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>FCADD Vd,4H,Vn,4H,Vm,4H,#90</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vccadd_rot90_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>FCADD Vd,2S,Vn,2S,Vm,2S,#90</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vccaddq_rot90_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>FCADD Vd,8H,Vn,8H,Vm,8H,#90</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vccaddq_rot90_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>FCADD Vd,4S,Vn,4S,Vm,4S,#90</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float64x2_t vccaddq_rot90_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>FCADD Vd,2D,Vn,2D,Vm,2D,#90</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vccaddq_rot270_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>FCADD Vd,4H,Vn,4H,Vm,4H,#270</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vccaddq_rot270_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>FCADD Vd,2S,Vn,2S,Vm,2S,#270</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vccaddq_rot270_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>FCADD Vd,8H,Vn,8H,Vm,8H,#270</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vccaddq_rot270_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>FCADD Vd,4S,Vn,4S,Vm,4S,#270</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float64x2_t vccaddq_rot270_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>FCADD Vd,2D,Vn,2D,Vm,2D,#270</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vcmia_f16(float16x4_t r, float16x4_t a, float16x4_t b)</td><td>r -&gt; Vd,4H</td><td>FCMLA Vd,4H,Vn,4H,Vm,4H,#0</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia_f32(float32x2_t r, float32x2_t a, float32x2_t b)</td><td>r -&gt; Vd,2S</td><td>FCMLA Vd,2S,Vn,2S,Vm,2S,#0</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia_lane_f16(float16x4_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd,4H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA Vd,4H,Vn,4H,Vm,H[lane],#0</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia_lane_f32(float32x2_t r, float32x2_t a, float32x2_t b, const int lane)</td><td>r -&gt; Vd,2S<br/>lane == 0</td><td>FCMLA Vd,2S,Vn,2S,Vm,2S,#0</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia_laneq_f16(float16x4_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd,4H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA Vd,4H,Vn,4H,Vm,H[lane],#0</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia_laneq_f16(float16x4_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd,4H<br/>2 &lt;= lane &lt;= 3</td><td>DUP Dm,Vm,D[1]<br/>FCMLA Vd,4H,Vn,4H,Vm,4H,H[lane % 2],#0</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia_laneq_f32(float32x2_t r, float32x2_t a, float32x2_t b, const int lane)</td><td>r -&gt; Vd,2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Dm,Vm,D[1]<br/>FCMLA Vd,2S,Vn,2S,Vm,2S,#0</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcmiaq_f16(float16x8_t r, float16x8_t a, float16x8_t b)</td><td>r -&gt; Vd,8H</td><td>FCMLA Vd,8H,Vn,8H,Vm,8H,#0</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq_f32(float32x4_t r, float32x4_t a, float32x4_t b)</td><td>r -&gt; Vd,4S</td><td>FCMLA Vd,4S,Vn,4S,Vm,4S,#0</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float64x2_t vcmiaq_f64(float64x2_t r, float64x2_t a, float64x2_t b)</td><td>r -&gt; Vd,2D</td><td>FCMLA Vd,2D,Vn,2D,Vm,2D,#0</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vcmiaq_lane_f16(float16x8_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd,8H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA Vd,8H,Vn,8H,Vm,H[lane],#0</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq_lane_f32(float32x4_t r, float32x4_t a, float32x4_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>lane == 0</td><td>FCMLA Vd,4S,Vn,4S,Vm,S[lane],#0</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcmiaq_laneq_f16(float16x8_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd,8H<br/>0 &lt;= lane &lt;= 3</td><td>FCMLA Vd,8H,Vn,8H,Vm,H[lane],#0</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq_laneq_f32(float32x4_t r, float32x4_t a, float32x4_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA Vd,4S,Vn,4S,Vm,S[lane],#0</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia_rot90_f16(float16x4_t r, float16x4_t a, float16x4_t b)</td><td>r -&gt; Vd,4H</td><td>FCMLA Vd,4H,Vn,4H,Vm,4H,#90</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia_rot90_f32(float32x2_t r, float32x2_t a, float32x2_t b)</td><td>r -&gt; Vd,2S</td><td>FCMLA Vd,2S,Vn,2S,Vm,2S,#90</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/174/Page/174",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/174/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 174,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              381.0,
              38.0
            ],
            [
              381.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            381.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/174/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 174,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              964.0,
              38.0
            ],
            [
              964.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            964.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/174/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32x2_t vfmmla_laneq_high_f16(float32x2_t r, float16x4_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd,2S<br/>0 &lt;= lane &lt;= 7</td><td>FMLAL2 Vd,2S,Vn,2H,Vm,H[lane]</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vfmisq_laneq_high_f16(float32x2_t r, float16x4_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd,2S<br/>0 &lt;= lane &lt;= 7</td><td>FMLSL2 Vd,2S,Vn,2H,Vm,H[lane]</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmmlaq_laneq_high_f16(float32x4_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>0 &lt;= lane &lt;= 7</td><td>FMLAL2 Vd,4S,Vn,4H,Vm,H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmisq_laneq_high_f16(float32x4_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>0 &lt;= lane &lt;= 7</td><td>FMLSL2 Vd,4S,Vn,4H,Vm,H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vccadd_rot90_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>FCADD Vd,4H,Vn,4H,Vm,4H,#90</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vccadd_rot90_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>FCADD Vd,2S,Vn,2S,Vm,2S,#90</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vccaddq_rot90_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>FCADD Vd,8H,Vn,8H,Vm,8H,#90</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vccaddq_rot90_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>FCADD Vd,4S,Vn,4S,Vm,4S,#90</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float64x2_t vccaddq_rot90_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>FCADD Vd,2D,Vn,2D,Vm,2D,#90</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vccaddq_rot270_f16(float16x4_t a, float16x4_t b)</td><td>a -&gt; Vn,4H<br/>b -&gt; Vm,4H</td><td>FCADD Vd,4H,Vn,4H,Vm,4H,#270</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vccaddq_rot270_f32(float32x2_t a, float32x2_t b)</td><td>a -&gt; Vn,2S<br/>b -&gt; Vm,2S</td><td>FCADD Vd,2S,Vn,2S,Vm,2S,#270</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vccaddq_rot270_f16(float16x8_t a, float16x8_t b)</td><td>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>FCADD Vd,8H,Vn,8H,Vm,8H,#270</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vccaddq_rot270_f32(float32x4_t a, float32x4_t b)</td><td>a -&gt; Vn,4S<br/>b -&gt; Vm,4S</td><td>FCADD Vd,4S,Vn,4S,Vm,4S,#270</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float64x2_t vccaddq_rot270_f64(float64x2_t a, float64x2_t b)</td><td>a -&gt; Vn,2D<br/>b -&gt; Vm,2D</td><td>FCADD Vd,2D,Vn,2D,Vm,2D,#270</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>float16x4_t vcmia_f16(float16x4_t r, float16x4_t a, float16x4_t b)</td><td>r -&gt; Vd,4H</td><td>FCMLA Vd,4H,Vn,4H,Vm,4H,#0</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia_f32(float32x2_t r, float32x2_t a, float32x2_t b)</td><td>r -&gt; Vd,2S</td><td>FCMLA Vd,2S,Vn,2S,Vm,2S,#0</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia_lane_f16(float16x4_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd,4H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA Vd,4H,Vn,4H,Vm,H[lane],#0</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia_lane_f32(float32x2_t r, float32x2_t a, float32x2_t b, const int lane)</td><td>r -&gt; Vd,2S<br/>lane == 0</td><td>FCMLA Vd,2S,Vn,2S,Vm,2S,#0</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia_laneq_f16(float16x4_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd,4H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA Vd,4H,Vn,4H,Vm,H[lane],#0</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia_laneq_f16(float16x4_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd,4H<br/>2 &lt;= lane &lt;= 3</td><td>DUP Dm,Vm,D[1]<br/>FCMLA Vd,4H,Vn,4H,Vm,4H,H[lane % 2],#0</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia_laneq_f32(float32x2_t r, float32x2_t a, float32x2_t b, const int lane)</td><td>r -&gt; Vd,2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Dm,Vm,D[1]<br/>FCMLA Vd,2S,Vn,2S,Vm,2S,#0</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcmiaq_f16(float16x8_t r, float16x8_t a, float16x8_t b)</td><td>r -&gt; Vd,8H</td><td>FCMLA Vd,8H,Vn,8H,Vm,8H,#0</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq_f32(float32x4_t r, float32x4_t a, float32x4_t b)</td><td>r -&gt; Vd,4S</td><td>FCMLA Vd,4S,Vn,4S,Vm,4S,#0</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float64x2_t vcmiaq_f64(float64x2_t r, float64x2_t a, float64x2_t b)</td><td>r -&gt; Vd,2D</td><td>FCMLA Vd,2D,Vn,2D,Vm,2D,#0</td><td>Vd,2D -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vcmiaq_lane_f16(float16x8_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd,8H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA Vd,8H,Vn,8H,Vm,H[lane],#0</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq_lane_f32(float32x4_t r, float32x4_t a, float32x4_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>lane == 0</td><td>FCMLA Vd,4S,Vn,4S,Vm,S[lane],#0</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcmiaq_laneq_f16(float16x8_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd,8H<br/>0 &lt;= lane &lt;= 3</td><td>FCMLA Vd,8H,Vn,8H,Vm,H[lane],#0</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq_laneq_f32(float32x4_t r, float32x4_t a, float32x4_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA Vd,4S,Vn,4S,Vm,S[lane],#0</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia_rot90_f16(float16x4_t r, float16x4_t a, float16x4_t b)</td><td>r -&gt; Vd,4H</td><td>FCMLA Vd,4H,Vn,4H,Vm,4H,#90</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia_rot90_f32(float32x2_t r, float32x2_t a, float32x2_t b)</td><td>r -&gt; Vd,2S</td><td>FCMLA Vd,2S,Vn,2S,Vm,2S,#90</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
          "page": 174,
          "polygon": [
            [
              156.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1306.0
            ],
            [
              156.0,
              1306.0
            ]
          ],
          "bbox": [
            156.0,
            111.0,
            989.0,
            1306.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/174/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 174,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              836.0,
              1352.0
            ],
            [
              836.0,
              1395.0
            ],
            [
              305.0,
              1395.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            836.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/174/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 174,
          "polygon": [
            [
              860.0,
              1394.0
            ],
            [
              986.0,
              1394.0
            ],
            [
              986.0,
              1415.0
            ],
            [
              860.0,
              1415.0
            ]
          ],
          "bbox": [
            860.0,
            1394.0,
            986.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float16x4_t vcmia, rot90_lane_f16(float16x4_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd.4H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.4H,Vn.4H,Vm.H[lane],#90</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia, rot90_lane_f32(float32x2_t r, float32x2_t a, float32x2_t b, const int lane)</td><td>r -&gt; Vd.2S<br/>lane == 0</td><td>FCMLA Vd.2S,Vn.2S,Vm.2S,#90</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia, rot90_laneq_f16(float16x4_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd.4H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.4H,Vn.4H,Vm.H[lane],#90</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia, rot90_laneq_f16(float16x4_t r, float16x4_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd.4H<br/>2 &lt;= lane &lt;= 3</td><td>DUP Dm,Vm.D[1]<br/>FCMLA Vd.4H,Vn.4H,Vm.H[lane % 2],#90</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia, rot90_laneq_f32(float32x2_t r, float32x2_t a, float32x4_t b, const int lane)</td><td>r -&gt; Vd.2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Dm,Vm.D[1]<br/>FCMLA Vd.2S,Vn.2S,Vm.2S,#90</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcmiaq, rot90_f16(float16x8_t r, float16x8_t a, float16x8_t b)</td><td>r -&gt; Vd.8H</td><td>FCMLA Vd.8H,Vn.8H,Vm.8H,#90</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq, rot90_f32(float32x4_t r, float32x4_t a, float32x4_t b)</td><td>r -&gt; Vd.4S</td><td>FCMLA Vd.4S,Vn.4S,Vm.4S,#90</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float64x2_t vcmiaq, rot90_f64(float64x2_t r, float64x2_t a, float64x2_t b)</td><td>r -&gt; Vd.2D</td><td>FCMLA Vd.2D,Vn.2D,Vm.2D,#90</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vcmiaq, rot90_lane_f16(float16x8_t r, float16x8_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd.8H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.8H,Vn.8H,Vm.H[lane],#90</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq, rot90_lane_f32(float32x4_t r, float32x4_t a, float32x2_t b, const int lane)</td><td>r -&gt; Vd.4S<br/>lane == 0</td><td>FCMLA<br/>Vd.4S,Vn.4S,Vm.S[lane],#90</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcmiaq, rot90_laneq_f16(float16x8_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd.8H<br/>0 &lt;= lane &lt;= 3</td><td>FCMLA<br/>Vd.8H,Vn.8H,Vm.H[lane],#90</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq, rot90_laneq_f32(float32x4_t r, float32x4_t a, float32x4_t b, const int lane)</td><td>r -&gt; Vd.4S<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.4S,Vn.4S,Vm.S[lane],#90</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia, rot180_f16(float16x4_t r, float16x4_t a, float16x4_t b)</td><td>r -&gt; Vd.4H</td><td>FCMLA<br/>Vd.4H,Vn.4H,Vm.4H,#180</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia, rot180_f32(float32x2_t r, float32x2_t a, float32x2_t b)</td><td>r -&gt; Vd.2S</td><td>FCMLA Vd.2S,Vn.2S,Vm.2S,#180</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia, rot180_lane_f16(float16x4_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd.4H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.4H,Vn.4H,Vm.H[lane],#180</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia, rot180_lane_f32(float32x2_t r, float32x2_t a, float32x2_t b, const int lane)</td><td>r -&gt; Vd.2S<br/>lane == 0</td><td>FCMLA Vd.2S,Vn.2S,Vm.2S,#180</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia, rot180_laneq_f16(float16x4_t r, float16x4_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd.4H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.4H,Vn.4H,Vm.H[lane],#180</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia, rot180_laneq_f16(float16x4_t r, float16x4_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd.4H<br/>2 &lt;= lane &lt;= 3</td><td>DUP Dm,Vm.D[1]<br/>FCMLA Vd.4H,Vn.4H,Vm.H[lane % 2],#180</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia, rot180_laneq_f32(float32x2_t r, float32x2_t a, float32x4_t b, const int lane)</td><td>r -&gt; Vd.2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Dm,Vm.D[1]<br/>FCMLA Vd.2S,Vn.2S,Vm.2S,#180</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcmiaq, rot180_f16(float16x8_t r, float16x8_t a, float16x8_t b)</td><td>r -&gt; Vd.8H</td><td>FCMLA<br/>Vd.8H,Vn.8H,Vm.8H,#180</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq, rot180_f32(float32x4_t r, float32x4_t a, float32x4_t b)</td><td>r -&gt; Vd.4S</td><td>FCMLA Vd.4S,Vn.4S,Vm.4S,#180</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float64x2_t vcmiaq, rot180_f64(float64x2_t r, float64x2_t a, float64x2_t b)</td><td>r -&gt; Vd.2D</td><td>FCMLA<br/>Vd.2D,Vn.2D,Vm.2D,#180</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vcmiaq, rot180_lane_f16(float16x8_t r, float16x8_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd.8H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.8H,Vn.8H,Vm.H[lane],#180</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq, rot180_lane_f32(float32x4_t r, float32x4_t a, float32x2_t b, const int lane)</td><td>r -&gt; Vd.4S<br/>lane == 0</td><td>FCMLA<br/>Vd.4S,Vn.4S,Vm.S[lane],#180</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcmiaq, rot180_laneq_f16(float16x8_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd.8H<br/>0 &lt;= lane &lt;= 3</td><td>FCMLA<br/>Vd.8H,Vn.8H,Vm.H[lane],#180</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq, rot180_laneq_f32(float32x4_t r, float32x4_t a, float32x4_t b, const int lane)</td><td>r -&gt; Vd.4S<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.4S,Vn.4S,Vm.S[lane],#180</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia, rot270_f16(float16x4_t r, float16x4_t a, float16x4_t b)</td><td>r -&gt; Vd.4H</td><td>FCMLA<br/>Vd.4H,Vn.4H,Vm.4H,#270</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia, rot270_f32(float32x2_t r, float32x2_t a, float32x2_t b)</td><td>r -&gt; Vd.2S</td><td>FCMLA Vd.2S,Vn.2S,Vm.2S,#270</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia, rot270_lane_f16(float16x4_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd.4H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.4H,Vn.4H,Vm.H[lane],#270</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/175/Page/175",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/175/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 175,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/175/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 175,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/175/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float16x4_t vcmia, rot90_lane_f16(float16x4_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd.4H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.4H,Vn.4H,Vm.H[lane],#90</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia, rot90_lane_f32(float32x2_t r, float32x2_t a, float32x2_t b, const int lane)</td><td>r -&gt; Vd.2S<br/>lane == 0</td><td>FCMLA Vd.2S,Vn.2S,Vm.2S,#90</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia, rot90_laneq_f16(float16x4_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd.4H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.4H,Vn.4H,Vm.H[lane],#90</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia, rot90_laneq_f16(float16x4_t r, float16x4_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd.4H<br/>2 &lt;= lane &lt;= 3</td><td>DUP Dm,Vm.D[1]<br/>FCMLA Vd.4H,Vn.4H,Vm.H[lane % 2],#90</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia, rot90_laneq_f32(float32x2_t r, float32x2_t a, float32x4_t b, const int lane)</td><td>r -&gt; Vd.2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Dm,Vm.D[1]<br/>FCMLA Vd.2S,Vn.2S,Vm.2S,#90</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcmiaq, rot90_f16(float16x8_t r, float16x8_t a, float16x8_t b)</td><td>r -&gt; Vd.8H</td><td>FCMLA Vd.8H,Vn.8H,Vm.8H,#90</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq, rot90_f32(float32x4_t r, float32x4_t a, float32x4_t b)</td><td>r -&gt; Vd.4S</td><td>FCMLA Vd.4S,Vn.4S,Vm.4S,#90</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float64x2_t vcmiaq, rot90_f64(float64x2_t r, float64x2_t a, float64x2_t b)</td><td>r -&gt; Vd.2D</td><td>FCMLA Vd.2D,Vn.2D,Vm.2D,#90</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vcmiaq, rot90_lane_f16(float16x8_t r, float16x8_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd.8H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.8H,Vn.8H,Vm.H[lane],#90</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq, rot90_lane_f32(float32x4_t r, float32x4_t a, float32x2_t b, const int lane)</td><td>r -&gt; Vd.4S<br/>lane == 0</td><td>FCMLA<br/>Vd.4S,Vn.4S,Vm.S[lane],#90</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcmiaq, rot90_laneq_f16(float16x8_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd.8H<br/>0 &lt;= lane &lt;= 3</td><td>FCMLA<br/>Vd.8H,Vn.8H,Vm.H[lane],#90</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq, rot90_laneq_f32(float32x4_t r, float32x4_t a, float32x4_t b, const int lane)</td><td>r -&gt; Vd.4S<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.4S,Vn.4S,Vm.S[lane],#90</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia, rot180_f16(float16x4_t r, float16x4_t a, float16x4_t b)</td><td>r -&gt; Vd.4H</td><td>FCMLA<br/>Vd.4H,Vn.4H,Vm.4H,#180</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia, rot180_f32(float32x2_t r, float32x2_t a, float32x2_t b)</td><td>r -&gt; Vd.2S</td><td>FCMLA Vd.2S,Vn.2S,Vm.2S,#180</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia, rot180_lane_f16(float16x4_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd.4H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.4H,Vn.4H,Vm.H[lane],#180</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia, rot180_lane_f32(float32x2_t r, float32x2_t a, float32x2_t b, const int lane)</td><td>r -&gt; Vd.2S<br/>lane == 0</td><td>FCMLA Vd.2S,Vn.2S,Vm.2S,#180</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia, rot180_laneq_f16(float16x4_t r, float16x4_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd.4H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.4H,Vn.4H,Vm.H[lane],#180</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia, rot180_laneq_f16(float16x4_t r, float16x4_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd.4H<br/>2 &lt;= lane &lt;= 3</td><td>DUP Dm,Vm.D[1]<br/>FCMLA Vd.4H,Vn.4H,Vm.H[lane % 2],#180</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia, rot180_laneq_f32(float32x2_t r, float32x2_t a, float32x4_t b, const int lane)</td><td>r -&gt; Vd.2S<br/>0 &lt;= lane &lt;= 1</td><td>DUP Dm,Vm.D[1]<br/>FCMLA Vd.2S,Vn.2S,Vm.2S,#180</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcmiaq, rot180_f16(float16x8_t r, float16x8_t a, float16x8_t b)</td><td>r -&gt; Vd.8H</td><td>FCMLA<br/>Vd.8H,Vn.8H,Vm.8H,#180</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq, rot180_f32(float32x4_t r, float32x4_t a, float32x4_t b)</td><td>r -&gt; Vd.4S</td><td>FCMLA Vd.4S,Vn.4S,Vm.4S,#180</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float64x2_t vcmiaq, rot180_f64(float64x2_t r, float64x2_t a, float64x2_t b)</td><td>r -&gt; Vd.2D</td><td>FCMLA<br/>Vd.2D,Vn.2D,Vm.2D,#180</td><td>Vd.2D -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vcmiaq, rot180_lane_f16(float16x8_t r, float16x8_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd.8H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.8H,Vn.8H,Vm.H[lane],#180</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq, rot180_lane_f32(float32x4_t r, float32x4_t a, float32x2_t b, const int lane)</td><td>r -&gt; Vd.4S<br/>lane == 0</td><td>FCMLA<br/>Vd.4S,Vn.4S,Vm.S[lane],#180</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vcmiaq, rot180_laneq_f16(float16x8_t r, float16x8_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd.8H<br/>0 &lt;= lane &lt;= 3</td><td>FCMLA<br/>Vd.8H,Vn.8H,Vm.H[lane],#180</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcmiaq, rot180_laneq_f32(float32x4_t r, float32x4_t a, float32x4_t b, const int lane)</td><td>r -&gt; Vd.4S<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.4S,Vn.4S,Vm.S[lane],#180</td><td>Vd.4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia, rot270_f16(float16x4_t r, float16x4_t a, float16x4_t b)</td><td>r -&gt; Vd.4H</td><td>FCMLA<br/>Vd.4H,Vn.4H,Vm.4H,#270</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vcmia, rot270_f32(float32x2_t r, float32x2_t a, float32x2_t b)</td><td>r -&gt; Vd.2S</td><td>FCMLA Vd.2S,Vn.2S,Vm.2S,#270</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vcmia, rot270_lane_f16(float16x4_t r, float16x4_t a, float16x4_t b, const int lane)</td><td>r -&gt; Vd.4H<br/>0 &lt;= lane &lt;= 1</td><td>FCMLA<br/>Vd.4H,Vn.4H,Vm.H[lane],#270</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
          "page": 175,
          "polygon": [
            [
              156.0,
              112.0
            ],
            [
              989.0,
              112.0
            ],
            [
              989.0,
              1336.0
            ],
            [
              156.0,
              1336.0
            ]
          ],
          "bbox": [
            156.0,
            112.0,
            989.0,
            1336.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/175/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 175,
          "polygon": [
            [
              305.0,
              1354.0
            ],
            [
              839.0,
              1354.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1354.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/175/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 175,
          "polygon": [
            [
              507.0,
              1376.0
            ],
            [
              638.0,
              1376.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              507.0,
              1395.0
            ]
          ],
          "bbox": [
            507.0,
            1376.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/175/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 175,
          "polygon": [
            [
              860.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32x2_t vmla, r0270 lane, f32float32x2_tr, float32x2_t a, float32x2_tb, const int lane)</td><td>r -&gt; Vd2S<br/>lane == 0</td><td>FCMLA Vd4S.Vn4S.Vn4S.Vn4S.#270</td><td>Vd2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vmla, r0270 lane, f16float16x4_tr, float16x4_t a, float16x4_tb, const int lane)</td><td>r -&gt; Vd4H<br/>0 &lt;- lane &lt;- 1</td><td>FCMLA Vd4H.Vn4H.Vn4H.[lane]#270</td><td>Vd4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vmla, r0270 lane, f16float16x4_tr, float16x4_t a, float16x4_tb, const int lane)</td><td>r -&gt; Vd4H<br/>2 &lt;- lane &lt;- 3</td><td>DUP Db.Vn.D1[1]<br/>FCMLA Vd4H.Vn4H.Vn4H.[lane] %21#270</td><td>Vd4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vmla, r0270 lane, f32float32x2_tr, float32x2_t a, float32x2_tb, const int lane)</td><td>r -&gt; Vd2S<br/>0 &lt;- lane &lt;- 1</td><td>DUP Db.Vn.D1[1]<br/>FCMLA Vd2S.Vn2S.Vn2S.#270</td><td>Vd2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vmlaq, r0270 f16float16x8_tr, float16x8_t a, float16x8_tb, const int lane)</td><td>r -&gt; Vd8H<br/>0 &lt;- lane &lt;- 1</td><td>FCMLA Vd8H.Vn8H.Vn8H.#270</td><td>Vd8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vmlaq, r0270 f32float32x4_tr, float32x4_t a, float32x4_tb, const int lane)</td><td>r -&gt; Vd4S<br/>0 &lt;- lane &lt;- 1</td><td>FCMLA Vd4S.Vn4S.Vn4S.#270</td><td>Vd4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float64x2_t vmlaq, r0270 r64float64x2_tr, float64x2_t a, float64x2_tb, const int lane)</td><td>r -&gt; Vd2D<br/>0 &lt;- lane &lt;- 1</td><td>FCMLA Vd2D.Vn2D.Vn2D.#270</td><td>Vd2D -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vmlaq, r0270 lane, f16float16x8_tr, float16x8_t a, float16x8_tb, const int lane)</td><td>r -&gt; Vd8H<br/>0 &lt;- lane &lt;- 1</td><td>FCMLA Vd8H.Vn8H.Vn8H.[lane]#270</td><td>Vd8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vmlaq, r0270 lane, f32float32x4_tr, float32x4_t a, float32x4_tb, const int lane)</td><td>r -&gt; Vd4S<br/>0 &lt;- lane &lt;- 1</td><td>FCMLA Vd4S.Vn4S.Vn4S.[lane]#270</td><td>Vd4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vmlaq, r0270 lane, f16float16x8_tr, float16x8_t a, float16x8_tb, const int lane)</td><td>r -&gt; Vd8H<br/>0 &lt;- lane &lt;- 3</td><td>FCMLA Vd8H.Vn8H.Vn8H.[lane]#270</td><td>Vd8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vmlaq, r0270 lane, f32float32x4_tr, float32x4_t a, float32x4_tb, const int lane)</td><td>r -&gt; Vd4S<br/>0 &lt;- lane &lt;- 1</td><td>FCMLA Vd4S.Vn4S.Vn4S.[lane]#270</td><td>Vd4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/176/Page/176",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/176/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 176,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/176/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 176,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            687.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/176/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32x2_t vmla, r0270 lane, f32float32x2_tr, float32x2_t a, float32x2_tb, const int lane)</td><td>r -&gt; Vd2S<br/>lane == 0</td><td>FCMLA Vd4S.Vn4S.Vn4S.Vn4S.#270</td><td>Vd2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vmla, r0270 lane, f16float16x4_tr, float16x4_t a, float16x4_tb, const int lane)</td><td>r -&gt; Vd4H<br/>0 &lt;- lane &lt;- 1</td><td>FCMLA Vd4H.Vn4H.Vn4H.[lane]#270</td><td>Vd4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x4_t vmla, r0270 lane, f16float16x4_tr, float16x4_t a, float16x4_tb, const int lane)</td><td>r -&gt; Vd4H<br/>2 &lt;- lane &lt;- 3</td><td>DUP Db.Vn.D1[1]<br/>FCMLA Vd4H.Vn4H.Vn4H.[lane] %21#270</td><td>Vd4H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vmla, r0270 lane, f32float32x2_tr, float32x2_t a, float32x2_tb, const int lane)</td><td>r -&gt; Vd2S<br/>0 &lt;- lane &lt;- 1</td><td>DUP Db.Vn.D1[1]<br/>FCMLA Vd2S.Vn2S.Vn2S.#270</td><td>Vd2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vmlaq, r0270 f16float16x8_tr, float16x8_t a, float16x8_tb, const int lane)</td><td>r -&gt; Vd8H<br/>0 &lt;- lane &lt;- 1</td><td>FCMLA Vd8H.Vn8H.Vn8H.#270</td><td>Vd8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vmlaq, r0270 f32float32x4_tr, float32x4_t a, float32x4_tb, const int lane)</td><td>r -&gt; Vd4S<br/>0 &lt;- lane &lt;- 1</td><td>FCMLA Vd4S.Vn4S.Vn4S.#270</td><td>Vd4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float64x2_t vmlaq, r0270 r64float64x2_tr, float64x2_t a, float64x2_tb, const int lane)</td><td>r -&gt; Vd2D<br/>0 &lt;- lane &lt;- 1</td><td>FCMLA Vd2D.Vn2D.Vn2D.#270</td><td>Vd2D -&gt; result</td><td>A64</td></tr><tr><td>float16x8_t vmlaq, r0270 lane, f16float16x8_tr, float16x8_t a, float16x8_tb, const int lane)</td><td>r -&gt; Vd8H<br/>0 &lt;- lane &lt;- 1</td><td>FCMLA Vd8H.Vn8H.Vn8H.[lane]#270</td><td>Vd8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vmlaq, r0270 lane, f32float32x4_tr, float32x4_t a, float32x4_tb, const int lane)</td><td>r -&gt; Vd4S<br/>0 &lt;- lane &lt;- 1</td><td>FCMLA Vd4S.Vn4S.Vn4S.[lane]#270</td><td>Vd4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float16x8_t vmlaq, r0270 lane, f16float16x8_tr, float16x8_t a, float16x8_tb, const int lane)</td><td>r -&gt; Vd8H<br/>0 &lt;- lane &lt;- 3</td><td>FCMLA Vd8H.Vn8H.Vn8H.[lane]#270</td><td>Vd8H -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vmlaq, r0270 lane, f32float32x4_tr, float32x4_t a, float32x4_tb, const int lane)</td><td>r -&gt; Vd4S<br/>0 &lt;- lane &lt;- 1</td><td>FCMLA Vd4S.Vn4S.Vn4S.[lane]#270</td><td>Vd4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float32x2_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd2S.Vn2S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float32x4_t vmlsq, f32float32x4_t a, float32x4_t b, const int lane)</td><td>a -&gt; Vn<br/>0 &lt;- Vn &lt;- 1</td><td>FRINT32Z Vd4S.Vn4S</td><td>Vd -&gt; result</td><td>A64</td></tr><tr><td>float64x2_t vmlsq, f64float64x2_t a, float64x2_t b, const int lane)</td><td>a -&gt; Dn<br/>0 &lt;- Dn &lt;- 1</td><td>FRINT32Z Dd0Dn</td><td>Dd -&gt; result</td><td>A64</td></tr><tr><td>float32x2_t vmlsq, f32float32x2_t a, float</td></tr></tbody></table>",
          "page": 176,
          "polygon": [
            [
              110.0,
              79.0
            ],
            [
              706.0,
              79.0
            ],
            [
              706.0,
              932.0
            ],
            [
              110.0,
              932.0
            ]
          ],
          "bbox": [
            110.0,
            79.0,
            706.0,
            932.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vsubdqt_lane_s32int32x4_t, int8x8_1.t, uint8x16_t, b, const int lane)</td><td>r -&gt; Vd2S<br/>a -&gt; Vn,8B<br/>b -&gt; Vm,4B<br/>0 -&gt; lane &lt;-<br/>3</td><td>SUDOT Vd2S.Vn,8B.Vm,4B[lane]</td><td>Vd,2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vsubdqt_s32int32x4_t, uint8x16_1.t, int8x16_t, b)</td><td>r -&gt; Vd4S<br/>a -&gt; Vn,16B<br/>b -&gt; Vm,4B<br/>0 -&gt; lane &lt;-<br/>1</td><td>USDOT Vd4S.Vn,16B.Vm,16B</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vsubdqt_lane_s32int32x4_t, uint8x16_1.t, int8x8_1.t, b, const int lane)</td><td>r -&gt; Vd4S<br/>a -&gt; Vn,16B<br/>b -&gt; Vm,4B<br/>0 -&gt; lane &lt;-<br/>1</td><td>SUDOT Vd4S.Vn,16B.Vm,4B[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x4_t vsubdqt_lane_s32int32x4_t, int8x16_1.t, uint8x16_1.t, b, const int lane)</td><td>r -&gt; Vd4S<br/>a -&gt; Vn,16B<br/>b -&gt; Vm,4B<br/>0 -&gt; lane &lt;-<br/>1</td><td>SUDOT Vd4S.Vn,16B.Vm,4B[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x4_t vsubdqt_lane_s32int32x4_t, uint8x16_1.t, a, int8x16_1.t, b, const int lane)</td><td>r -&gt; Vd4S<br/>a -&gt; Vn,16B<br/>b -&gt; Vm,4B<br/>0 -&gt; lane &lt;-<br/>3</td><td>USDOT Vd4S.Vn,16B.Vm,4B[lane]</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vsubdqt_lane_s32int32x4_t, int8x16_1.t, a, uint8x16_1.t, b, const int lane)</td><td>r -&gt; Vd4S<br/>a -&gt; Vn,16B<br/>b -&gt; Vm,4B<br/>0 -&gt; lane &lt;-<br/>3</td><td>SUDOT Vd4S.Vn,16B.Vm,4B[lane]</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>bfloat16x4_t vrecare_bf16(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd(D)[0],Xn</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_n_bf16(float16_t v, vrec)</td><td>value -&gt; m</td><td>DUP Vd,4H,m</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_n_bf16(float16_t v, vrec)</td><td>value -&gt; m</td><td>DUP Vd,8H,m</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_lane_bf16(float16x4_t v, vrec, const int lane)</td><td>vec -&gt; Vn,4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>DUP Vd,4H,[VnH][lane]</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_lane_bf16(float16x4_t v, vrec, const int lane)</td><td>vec -&gt; Vn,4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>DUP Vd,4H,[VnH][lane]</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_lane_bf16(float16x4_t v, vrec, const int lane)</td><td>vec -&gt; Vn,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>DUP Vd,4H,[VnH][lane]</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_lane_bf16(float16x4_t v, vrec, const int lane)</td><td>vec -&gt; Vn,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>DUP Vd,8H,[VnH][lane]</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vcombine_bf16(float16x4_t v, low, bfloat16x4_t, high)</td><td>low -&gt; Vn,4H<br/>high -&gt; Vm,4H</td><td>DUP Vd,1D,[VnD][0]<br/>INS Vd(D)[1],Vm,D[0]</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vget_high_bf16(float16x4_t v, lane)</td><td>a -&gt; Vn,8H</td><td>DUP Vd,1D,[VnD][1]</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vget_low_bf16(float16x4_t v, lane)</td><td>a -&gt; Vn,8H<br/>v -&gt; Vn,4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>DUP Vd,1D,[VnD][0]</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vget_lane_bf16(float16x4_t v, const int lane)</td><td>v -&gt; Vn,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>DUP Vd,4H,[VnH][lane]</td><td>Vd -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vget_lane_bf16(float16x4_t v, const int lane)</td><td>v -&gt; Vn,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>DUP Vd,8H,[VnH][lane]</td><td>Vd -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vget_lane_bf16(float16x4_t v, const int lane)</td><td>a -&gt; VnH<br/>v -&gt; Vd,4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>INS Vd(H)[lane],VnH[0]</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vget_lane_bf16(float16x4_t v, const int lane)</td><td>a -&gt; VnH<br/>v -&gt; Vd,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>INS Vd(H)[lane],VnH[0]</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_lane_bf16(float16x4_t v, vrec, const int lane)</td><td>vec -&gt; Vn,4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>DUP Vd,4H,[VnH][lane]</td><td>Vd -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_lane_bf16(float16x4_t v, vrec, const int lane)</td><td>vec -&gt; Vn,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>DUP Vd,4H,[VnH][lane]</td><td>Vd -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_lane_bf16(float16x4_t v, vrec, const int lane)</td><td>vec -&gt; Vn,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>DUP Vd,8H,[VnH][lane]</td><td>Vd -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vld1_bf16(float16x4_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 Vd,4H,[Xn]</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vld1q_bf16(float16x4_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 Vd,8H,[Xn]</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/177/Page/177",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/177/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 177,
          "polygon": [
            [
              110.0,
              26.0
            ],
            [
              270.0,
              26.0
            ],
            [
              270.0,
              42.0
            ],
            [
              110.0,
              42.0
            ]
          ],
          "bbox": [
            110.0,
            26.0,
            270.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/177/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 177,
          "polygon": [
            [
              635.0,
              26.0
            ],
            [
              687.0,
              26.0
            ],
            [
              687.0,
              41.0
            ],
            [
              635.0,
              41.0
            ]
          ],
          "bbox": [
            635.0,
            26.0,
            687.0,
            41.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/177/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>int32x4_t vsubdqt_lane_s32int32x4_t, int8x8_1.t, uint8x16_t, b, const int lane)</td><td>r -&gt; Vd2S<br/>a -&gt; Vn,8B<br/>b -&gt; Vm,4B<br/>0 -&gt; lane &lt;-<br/>3</td><td>SUDOT Vd2S.Vn,8B.Vm,4B[lane]</td><td>Vd,2S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vsubdqt_s32int32x4_t, uint8x16_1.t, int8x16_t, b)</td><td>r -&gt; Vd4S<br/>a -&gt; Vn,16B<br/>b -&gt; Vm,4B<br/>0 -&gt; lane &lt;-<br/>1</td><td>USDOT Vd4S.Vn,16B.Vm,16B</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vsubdqt_lane_s32int32x4_t, uint8x16_1.t, int8x8_1.t, b, const int lane)</td><td>r -&gt; Vd4S<br/>a -&gt; Vn,16B<br/>b -&gt; Vm,4B<br/>0 -&gt; lane &lt;-<br/>1</td><td>SUDOT Vd4S.Vn,16B.Vm,4B[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x4_t vsubdqt_lane_s32int32x4_t, int8x16_1.t, uint8x16_1.t, b, const int lane)</td><td>r -&gt; Vd4S<br/>a -&gt; Vn,16B<br/>b -&gt; Vm,4B<br/>0 -&gt; lane &lt;-<br/>1</td><td>SUDOT Vd4S.Vn,16B.Vm,4B[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x4_t vsubdqt_lane_s32int32x4_t, uint8x16_1.t, a, int8x16_1.t, b, const int lane)</td><td>r -&gt; Vd4S<br/>a -&gt; Vn,16B<br/>b -&gt; Vm,4B<br/>0 -&gt; lane &lt;-<br/>3</td><td>USDOT Vd4S.Vn,16B.Vm,4B[lane]</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>int32x4_t vsubdqt_lane_s32int32x4_t, int8x16_1.t, a, uint8x16_1.t, b, const int lane)</td><td>r -&gt; Vd4S<br/>a -&gt; Vn,16B<br/>b -&gt; Vm,4B<br/>0 -&gt; lane &lt;-<br/>3</td><td>SUDOT Vd4S.Vn,16B.Vm,4B[lane]</td><td>Vd,4S -&gt; result</td><td>A64</td></tr><tr><td>bfloat16x4_t vrecare_bf16(uint64_t a)</td><td>a -&gt; Xn</td><td>INS Vd(D)[0],Xn</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_n_bf16(float16_t v, vrec)</td><td>value -&gt; m</td><td>DUP Vd,4H,m</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_n_bf16(float16_t v, vrec)</td><td>value -&gt; m</td><td>DUP Vd,8H,m</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_lane_bf16(float16x4_t v, vrec, const int lane)</td><td>vec -&gt; Vn,4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>DUP Vd,4H,[VnH][lane]</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_lane_bf16(float16x4_t v, vrec, const int lane)</td><td>vec -&gt; Vn,4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>DUP Vd,4H,[VnH][lane]</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_lane_bf16(float16x4_t v, vrec, const int lane)</td><td>vec -&gt; Vn,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>DUP Vd,4H,[VnH][lane]</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_lane_bf16(float16x4_t v, vrec, const int lane)</td><td>vec -&gt; Vn,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>DUP Vd,8H,[VnH][lane]</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vcombine_bf16(float16x4_t v, low, bfloat16x4_t, high)</td><td>low -&gt; Vn,4H<br/>high -&gt; Vm,4H</td><td>DUP Vd,1D,[VnD][0]<br/>INS Vd(D)[1],Vm,D[0]</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vget_high_bf16(float16x4_t v, lane)</td><td>a -&gt; Vn,8H</td><td>DUP Vd,1D,[VnD][1]</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vget_low_bf16(float16x4_t v, lane)</td><td>a -&gt; Vn,8H<br/>v -&gt; Vn,4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>DUP Vd,1D,[VnD][0]</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vget_lane_bf16(float16x4_t v, const int lane)</td><td>v -&gt; Vn,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>DUP Vd,4H,[VnH][lane]</td><td>Vd -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vget_lane_bf16(float16x4_t v, const int lane)</td><td>v -&gt; Vn,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>DUP Vd,8H,[VnH][lane]</td><td>Vd -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vget_lane_bf16(float16x4_t v, const int lane)</td><td>a -&gt; VnH<br/>v -&gt; Vd,4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>INS Vd(H)[lane],VnH[0]</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vget_lane_bf16(float16x4_t v, const int lane)</td><td>a -&gt; VnH<br/>v -&gt; Vd,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>INS Vd(H)[lane],VnH[0]</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_lane_bf16(float16x4_t v, vrec, const int lane)</td><td>vec -&gt; Vn,4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>DUP Vd,4H,[VnH][lane]</td><td>Vd -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_lane_bf16(float16x4_t v, vrec, const int lane)</td><td>vec -&gt; Vn,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>DUP Vd,4H,[VnH][lane]</td><td>Vd -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vdup_lane_bf16(float16x4_t v, vrec, const int lane)</td><td>vec -&gt; Vn,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>DUP Vd,8H,[VnH][lane]</td><td>Vd -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vld1_bf16(float16x4_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 Vd,4H,[Xn]</td><td>Vd,4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vld1q_bf16(float16x4_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 Vd,8H,[Xn]</td><td>Vd,8H -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
          "page": 177,
          "polygon": [
            [
              110.0,
              79.0
            ],
            [
              706.0,
              79.0
            ],
            [
              706.0,
              914.0
            ],
            [
              110.0,
              914.0
            ]
          ],
          "bbox": [
            110.0,
            79.0,
            706.0,
            914.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/177/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 177,
          "polygon": [
            [
              217.0,
              962.0
            ],
            [
              597.0,
              962.0
            ],
            [
              597.0,
              976.0
            ],
            [
              217.0,
              976.0
            ]
          ],
          "bbox": [
            217.0,
            962.0,
            597.0,
            976.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/177/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 177,
          "polygon": [
            [
              358.0,
              976.0
            ],
            [
              452.0,
              976.0
            ],
            [
              452.0,
              990.0
            ],
            [
              358.0,
              990.0
            ]
          ],
          "bbox": [
            358.0,
            976.0,
            452.0,
            990.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/177/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 177,
          "polygon": [
            [
              616.0,
              990.0
            ],
            [
              703.0,
              990.0
            ],
            [
              703.0,
              1006.0
            ],
            [
              616.0,
              1006.0
            ]
          ],
          "bbox": [
            616.0,
            990.0,
            703.0,
            1006.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>bfloat16x4_t vld1_lane_bf16(bfloat16_t const * ptr, bfloat16x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD1 [Vt.H][lane][Xn]</td><td>Vt.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vld1q_lane_bf16(bfloat16_t const * ptr, bfloat16x8_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD1 [Vt.H][lane][Xn]</td><td>Vt.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vld1_dup_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.4H][Xn]</td><td>Vt.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vld1q_dup_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.8H][Xn]</td><td>Vt.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_bf16(bfloat16_t * ptr, bfloat16x4_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4H</td><td>ST1 [Vt.4H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_bf16(bfloat16_t * ptr, bfloat16x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8H</td><td>ST1 [Vt.8H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_lane_bf16(bfloat16_t * ptr, bfloat16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST1 [Vt.H][lane][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_lane_bf16(bfloat16_t * ptr, bfloat16x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST1 [Vt.H][lane][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4x2_t vld2_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.4H - Vt2.4H][Xn]</td><td>Vt2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x2_t vld2q_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.8H - Vt2.8H][Xn]</td><td>Vt2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4x3_t vld3_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.4H - Vt3.4H][Xn]</td><td>Vt3.4H -&gt; result[val][2]<br/>Vt2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x3_t vld3q_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.8H - Vt3.8H][Xn]</td><td>Vt3.8H -&gt; result[val][2]<br/>Vt2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4x4_t vld4_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.4H - Vt4.4H][Xn]</td><td>Vt4.4H -&gt; result[val][3]<br/>Vt3.4H -&gt; result[val][2]<br/>Vt2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x4_t vld4q_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.8H - Vt4.8H][Xn]</td><td>Vt4.8H -&gt; result[val][3]<br/>Vt3.8H -&gt; result[val][2]<br/>Vt2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4x2_t vld2_dup_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.4H - Vt2.4H][Xn]</td><td>Vt2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x2_t vld2q_dup_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.8H - Vt2.8H][Xn]</td><td>Vt2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4x3_t vld3_dup_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [Vt.4H - Vt3.4H][Xn]</td><td>Vt3.4H -&gt; result[val][2]<br/>Vt2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/178/Page/178",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/178/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 178,
          "polygon": [
            [
              156.0,
              38.0
            ],
            [
              381.0,
              38.0
            ],
            [
              381.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            38.0,
            381.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/178/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 178,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/178/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>bfloat16x4_t vld1_lane_bf16(bfloat16_t const * ptr, bfloat16x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD1 [Vt.H][lane][Xn]</td><td>Vt.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vld1q_lane_bf16(bfloat16_t const * ptr, bfloat16x8_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD1 [Vt.H][lane][Xn]</td><td>Vt.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vld1_dup_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.4H][Xn]</td><td>Vt.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vld1q_dup_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1R [Vt.8H][Xn]</td><td>Vt.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_bf16(bfloat16_t * ptr, bfloat16x4_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4H</td><td>ST1 [Vt.4H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_bf16(bfloat16_t * ptr, bfloat16x8_t val)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8H</td><td>ST1 [Vt.8H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_lane_bf16(bfloat16_t * ptr, bfloat16x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST1 [Vt.H][lane][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_lane_bf16(bfloat16_t * ptr, bfloat16x8_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST1 [Vt.H][lane][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4x2_t vld2_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.4H - Vt2.4H][Xn]</td><td>Vt2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x2_t vld2q_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2 [Vt.8H - Vt2.8H][Xn]</td><td>Vt2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4x3_t vld3_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.4H - Vt3.4H][Xn]</td><td>Vt3.4H -&gt; result[val][2]<br/>Vt2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x3_t vld3q_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3 [Vt.8H - Vt3.8H][Xn]</td><td>Vt3.8H -&gt; result[val][2]<br/>Vt2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4x4_t vld4_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.4H - Vt4.4H][Xn]</td><td>Vt4.4H -&gt; result[val][3]<br/>Vt3.4H -&gt; result[val][2]<br/>Vt2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x4_t vld4q_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4 [Vt.8H - Vt4.8H][Xn]</td><td>Vt4.8H -&gt; result[val][3]<br/>Vt3.8H -&gt; result[val][2]<br/>Vt2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4x2_t vld2_dup_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.4H - Vt2.4H][Xn]</td><td>Vt2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x2_t vld2q_dup_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD2R [Vt.8H - Vt2.8H][Xn]</td><td>Vt2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4x3_t vld3_dup_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [Vt.4H - Vt3.4H][Xn]</td><td>Vt3.4H -&gt; result[val][2]<br/>Vt2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>A32/A64</td></tr></tbody></table>",
          "page": 178,
          "polygon": [
            [
              156.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1309.0
            ],
            [
              156.0,
              1309.0
            ]
          ],
          "bbox": [
            156.0,
            111.0,
            989.0,
            1309.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/178/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 178,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/178/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 178,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1394.0
            ],
            [
              506.0,
              1394.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/178/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 178,
          "polygon": [
            [
              860.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>bfloat16x8x3_t vld3q_dup_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [Vt.8H - Vt3.8H][Xn]</td><td>Vt3.8H -&gt; result[val][2]<br/>Vt2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4x4_t vld4_dup_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.4H - Vt4.4H][Xn]</td><td>Vt4.4H -&gt; result[val][3]<br/>Vt3.4H -&gt; result[val][2]<br/>Vt2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x4_t vld4q_dup_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.8H - Vt4.8H][Xn]</td><td>Vt4.8H -&gt; result[val][3]<br/>Vt3.8H -&gt; result[val][2]<br/>Vt2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>void vst2_bf16(bfloat16_t * ptr, bfloat16x4x2_t val)</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; Vt2.4H<br/>val[val][0] -&gt; Vt.4H</td><td>ST2 [Vt.4H - Vt2.4H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst2q_bf16(bfloat16_t * ptr, bfloat16x8x2_t val)</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; Vt2.8H<br/>val[val][0] -&gt; Vt.8H</td><td>ST2 [Vt.8H - Vt2.8H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst3_bf16(bfloat16_t * ptr, bfloat16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt; Vt3.4H<br/>val[val][1] -&gt; Vt2.4H<br/>val[val][0] -&gt; Vt.4H</td><td>ST3 [Vt.4H - Vt3.4H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst3q_bf16(bfloat16_t * ptr, bfloat16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt; Vt3.8H<br/>val[val][1] -&gt; Vt2.8H<br/>val[val][0] -&gt; Vt.8H</td><td>ST3 [Vt.8H - Vt3.8H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst4_bf16(bfloat16_t * ptr, bfloat16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val[val][3] -&gt; Vt4.4H<br/>val[val][2] -&gt; Vt3.4H<br/>val[val][1] -&gt; Vt2.4H<br/>val[val][0] -&gt; Vt.4H</td><td>ST4 [Vt.4H - Vt4.4H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst4q_bf16(bfloat16_t * ptr, bfloat16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val[val][3] -&gt; Vt4.8H<br/>val[val][2] -&gt; Vt3.8H<br/>val[val][1] -&gt; Vt2.8H<br/>val[val][0] -&gt; Vt.8H</td><td>ST4 [Vt.8H - Vt4.8H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4x2_t vld2_lane_bf16(bfloat16_t const * ptr, bfloat16x4x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src[val][1] -&gt; Vt2.4H<br/>src[val][0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD2 [Vt.h - Vt2.h][lane][Xn]</td><td>Vt2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/179/Page/179",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/179/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 179,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/179/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 179,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/179/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>bfloat16x8x3_t vld3q_dup_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD3R [Vt.8H - Vt3.8H][Xn]</td><td>Vt3.8H -&gt; result[val][2]<br/>Vt2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4x4_t vld4_dup_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.4H - Vt4.4H][Xn]</td><td>Vt4.4H -&gt; result[val][3]<br/>Vt3.4H -&gt; result[val][2]<br/>Vt2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x4_t vld4q_dup_bf16(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD4R [Vt.8H - Vt4.8H][Xn]</td><td>Vt4.8H -&gt; result[val][3]<br/>Vt3.8H -&gt; result[val][2]<br/>Vt2.8H -&gt; result[val][1]<br/>Vt.8H -&gt; result[val][0]</td><td>A32/A64</td></tr><tr><td>void vst2_bf16(bfloat16_t * ptr, bfloat16x4x2_t val)</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; Vt2.4H<br/>val[val][0] -&gt; Vt.4H</td><td>ST2 [Vt.4H - Vt2.4H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst2q_bf16(bfloat16_t * ptr, bfloat16x8x2_t val)</td><td>ptr -&gt; Xn<br/>val[val][1] -&gt; Vt2.8H<br/>val[val][0] -&gt; Vt.8H</td><td>ST2 [Vt.8H - Vt2.8H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst3_bf16(bfloat16_t * ptr, bfloat16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt; Vt3.4H<br/>val[val][1] -&gt; Vt2.4H<br/>val[val][0] -&gt; Vt.4H</td><td>ST3 [Vt.4H - Vt3.4H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst3q_bf16(bfloat16_t * ptr, bfloat16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val[val][2] -&gt; Vt3.8H<br/>val[val][1] -&gt; Vt2.8H<br/>val[val][0] -&gt; Vt.8H</td><td>ST3 [Vt.8H - Vt3.8H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst4_bf16(bfloat16_t * ptr, bfloat16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val[val][3] -&gt; Vt4.4H<br/>val[val][2] -&gt; Vt3.4H<br/>val[val][1] -&gt; Vt2.4H<br/>val[val][0] -&gt; Vt.4H</td><td>ST4 [Vt.4H - Vt4.4H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst4q_bf16(bfloat16_t * ptr, bfloat16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val[val][3] -&gt; Vt4.8H<br/>val[val][2] -&gt; Vt3.8H<br/>val[val][1] -&gt; Vt2.8H<br/>val[val][0] -&gt; Vt.8H</td><td>ST4 [Vt.8H - Vt4.8H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4x2_t vld2_lane_bf16(bfloat16_t const * ptr, bfloat16x4x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src[val][1] -&gt; Vt2.4H<br/>src[val][0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD2 [Vt.h - Vt2.h][lane][Xn]</td><td>Vt2.4H -&gt; result[val][1]<br/>Vt.4H -&gt; result[val][0]</td><td>A32/A64</td></tr></tbody></table>",
          "page": 179,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1286.0
            ],
            [
              154.0,
              1286.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1286.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/179/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 179,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/179/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 179,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/179/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 179,
          "polygon": [
            [
              860.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>bfloat16x8x2_t vld2q_lane_bf16(bfloat16_t const * ptr, bfloat16x8x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD2 [Vt.h - Vt2.h][lane], [Xn]</td><td>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4x3_t vld3_lane_bf16(bfloat16_t const * ptr, bfloat16x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.4H<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD3 [Vt.h - Vt3.h][lane], [Xn]</td><td>Vt3.4H -&gt; result.val[2]<br/>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x3_t vld3q_lane_bf16(bfloat16_t const * ptr, bfloat16x8x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD3 [Vt.h - Vt3.h][lane], [Xn]</td><td>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4x4_t vld4_lane_bf16(bfloat16_t const * ptr, bfloat16x4x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.4H<br/>src.val[2] -&gt; Vt3.4H<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD4 [Vt.h - Vt4.h][lane], [Xn]</td><td>Vt4.4H -&gt; result.val[3]<br/>Vt3.4H -&gt; result.val[2]<br/>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x4_t vld4q_lane_bf16(bfloat16_t const * ptr, bfloat16x8x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.8H<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD4 [Vt.h - Vt4.h][lane], [Xn]</td><td>Vt4.8H -&gt; result.val[3]<br/>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>void vst2_lane_bf16(bfloat16_t * ptr, bfloat16x4x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST2 [Vt.h - Vt2.h][lane], [Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst2q_lane_bf16(bfloat16_t * ptr, bfloat16x8x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST2 [Vt.h - Vt2.h][lane], [Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst3_lane_bf16(bfloat16_t * ptr, bfloat16x4x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST3 [Vt.h - Vt3.h][lane], [Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/180/Page/180",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/180/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 180,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/180/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 180,
          "polygon": [
            [
              891.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              59.0
            ],
            [
              891.0,
              59.0
            ]
          ],
          "bbox": [
            891.0,
            37.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/180/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>bfloat16x8x2_t vld2q_lane_bf16(bfloat16_t const * ptr, bfloat16x8x2_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD2 [Vt.h - Vt2.h][lane], [Xn]</td><td>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4x3_t vld3_lane_bf16(bfloat16_t const * ptr, bfloat16x4x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.4H<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD3 [Vt.h - Vt3.h][lane], [Xn]</td><td>Vt3.4H -&gt; result.val[2]<br/>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x3_t vld3q_lane_bf16(bfloat16_t const * ptr, bfloat16x8x3_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD3 [Vt.h - Vt3.h][lane], [Xn]</td><td>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4x4_t vld4_lane_bf16(bfloat16_t const * ptr, bfloat16x4x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.4H<br/>src.val[2] -&gt; Vt3.4H<br/>src.val[1] -&gt; Vt2.4H<br/>src.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>LD4 [Vt.h - Vt4.h][lane], [Xn]</td><td>Vt4.4H -&gt; result.val[3]<br/>Vt3.4H -&gt; result.val[2]<br/>Vt2.4H -&gt; result.val[1]<br/>Vt.4H -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x4_t vld4q_lane_bf16(bfloat16_t const * ptr, bfloat16x8x4_t src, const int lane)</td><td>ptr -&gt; Xn<br/>src.val[3] -&gt; Vt4.8H<br/>src.val[2] -&gt; Vt3.8H<br/>src.val[1] -&gt; Vt2.8H<br/>src.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>LD4 [Vt.h - Vt4.h][lane], [Xn]</td><td>Vt4.8H -&gt; result.val[3]<br/>Vt3.8H -&gt; result.val[2]<br/>Vt2.8H -&gt; result.val[1]<br/>Vt.8H -&gt; result.val[0]</td><td>A32/A64</td></tr><tr><td>void vst2_lane_bf16(bfloat16_t * ptr, bfloat16x4x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST2 [Vt.h - Vt2.h][lane], [Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst2q_lane_bf16(bfloat16_t * ptr, bfloat16x8x2_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST2 [Vt.h - Vt2.h][lane], [Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst3_lane_bf16(bfloat16_t * ptr, bfloat16x4x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST3 [Vt.h - Vt3.h][lane], [Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
          "page": 180,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1269.0
            ],
            [
              153.0,
              1269.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1269.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/180/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 180,
          "polygon": [
            [
              304.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              304.0,
              1375.0
            ]
          ],
          "bbox": [
            304.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/180/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 180,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              505.0,
              1395.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/180/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 180,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst3q_lane_bf16(bfloat16_t* ptr, bfloat16x8x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST3[Vt.h - Vt3.h][lane][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst4_lane_bf16(bfloat16_t* ptr, bfloat16x4x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST4[Vt.h - Vt4.h][lane][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst4q_lane_bf16(bfloat16_t* ptr, bfloat16x8x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST4[Vt.h - Vt4.h][lane][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_bf16_x2(bfloat16_t* ptr, bfloat16x4x2_t val)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1[Vt.4H - Vt2.4H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_bf16_x2(bfloat16_t* ptr, bfloat16x8x2_t val)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1[Vt.8H - Vt2.8H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_bf16_x3(bfloat16_t* ptr, bfloat16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1[Vt.4H - Vt3.4H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_bf16_x3(bfloat16_t* ptr, bfloat16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1[Vt.8H - Vt3.8H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_bf16_x4(bfloat16_t* ptr, bfloat16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1[Vt.4H - Vt4.4H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_bf16_x4(bfloat16_t* ptr, bfloat16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1[Vt.8H - Vt4.8H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/181/Page/181",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/181/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 181,
          "polygon": [
            [
              153.0,
              37.0
            ],
            [
              382.0,
              37.0
            ],
            [
              382.0,
              59.0
            ],
            [
              153.0,
              59.0
            ]
          ],
          "bbox": [
            153.0,
            37.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/181/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 181,
          "polygon": [
            [
              893.0,
              37.0
            ],
            [
              968.0,
              37.0
            ],
            [
              968.0,
              57.0
            ],
            [
              893.0,
              57.0
            ]
          ],
          "bbox": [
            893.0,
            37.0,
            968.0,
            57.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/181/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>void vst3q_lane_bf16(bfloat16_t* ptr, bfloat16x8x3_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST3[Vt.h - Vt3.h][lane][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst4_lane_bf16(bfloat16_t* ptr, bfloat16x4x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H<br/>0 &lt;= lane &lt;= 3</td><td>ST4[Vt.h - Vt4.h][lane][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst4q_lane_bf16(bfloat16_t* ptr, bfloat16x8x4_t val, const int lane)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H<br/>0 &lt;= lane &lt;= 7</td><td>ST4[Vt.h - Vt4.h][lane][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_bf16_x2(bfloat16_t* ptr, bfloat16x4x2_t val)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1[Vt.4H - Vt2.4H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_bf16_x2(bfloat16_t* ptr, bfloat16x8x2_t val)</td><td>ptr -&gt; Xn<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1[Vt.8H - Vt2.8H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_bf16_x3(bfloat16_t* ptr, bfloat16x4x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1[Vt.4H - Vt3.4H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_bf16_x3(bfloat16_t* ptr, bfloat16x8x3_t val)</td><td>ptr -&gt; Xn<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1[Vt.8H - Vt3.8H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1_bf16_x4(bfloat16_t* ptr, bfloat16x4x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.4H<br/>val.val[2] -&gt; Vt3.4H<br/>val.val[1] -&gt; Vt2.4H<br/>val.val[0] -&gt; Vt.4H</td><td>ST1[Vt.4H - Vt4.4H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr><tr><td>void vst1q_bf16_x4(bfloat16_t* ptr, bfloat16x8x4_t val)</td><td>ptr -&gt; Xn<br/>val.val[3] -&gt; Vt4.8H<br/>val.val[2] -&gt; Vt3.8H<br/>val.val[1] -&gt; Vt2.8H<br/>val.val[0] -&gt; Vt.8H</td><td>ST1[Vt.8H - Vt4.8H][Xn]</td><td>void -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
          "page": 181,
          "polygon": [
            [
              153.0,
              109.0
            ],
            [
              994.0,
              109.0
            ],
            [
              994.0,
              1318.0
            ],
            [
              153.0,
              1318.0
            ]
          ],
          "bbox": [
            153.0,
            109.0,
            994.0,
            1318.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/181/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 181,
          "polygon": [
            [
              303.0,
              1352.0
            ],
            [
              840.0,
              1352.0
            ],
            [
              840.0,
              1375.0
            ],
            [
              303.0,
              1375.0
            ]
          ],
          "bbox": [
            303.0,
            1352.0,
            840.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/181/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 181,
          "polygon": [
            [
              505.0,
              1375.0
            ],
            [
              639.0,
              1375.0
            ],
            [
              639.0,
              1395.0
            ],
            [
              505.0,
              1395.0
            ]
          ],
          "bbox": [
            505.0,
            1375.0,
            639.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/181/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 181,
          "polygon": [
            [
              864.0,
              1394.0
            ],
            [
              988.0,
              1394.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              864.0,
              1416.0
            ]
          ],
          "bbox": [
            864.0,
            1394.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>bfloat16x4x2_t vld1_bf16_x2(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt2.4H], [Xn]</td><td>Vt2.4H -&gt; result[val[1]<br/>Vt.4H -&gt; result[val[0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x2_t vld1q_bf16_x2(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt2.8H], [Xn]</td><td>Vt2.8H -&gt; result[val[1]<br/>Vt.8H -&gt; result[val[0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4x3_t vld1_bf16_x3(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt3.4H], [Xn]</td><td>Vt3.4H -&gt; result[val[2]<br/>Vt2.4H -&gt; result[val[1]<br/>Vt.4H -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>bfloat16x8x3_t vld1q_bf16_x3(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt3.8H], [Xn]</td><td>Vt3.8H -&gt; result[val[2]<br/>Vt2.8H -&gt; result[val[1]<br/>Vt.8H -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>bfloat16x4x4_t vld1_bf16_x4(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt4.4H], [Xn]</td><td>Vt4.4H -&gt; result[val[3]<br/>Vt3.4H -&gt; result[val[2]<br/>Vt2.4H -&gt; result[val[1]<br/>Vt.4H -&gt; result[val[0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x4_t vld1q_bf16_x4(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt4.8H], [Xn]</td><td>Vt4.8H -&gt; result[val[3]<br/>Vt3.8H -&gt; result[val[2]<br/>Vt2.8H -&gt; result[val[1]<br/>Vt.8H -&gt; result[val[0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_f32(float32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_u8(uint8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_u16(uint16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_u32(uint32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_p8(poly8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_p16(poly16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_u64(uint64x1_t a)</td><td>a -&gt; Vd.1D</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_s64(int64x1_t a)</td><td>a -&gt; Vd.1D</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_s8(int8x8_t a)</td><td>a -&gt; Vd.16B</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_s16(int16x4_t a)</td><td>a -&gt; Vd.8H</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_s32(int32x2_t a)</td><td>a -&gt; Vd.4S</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_f32(float32x4_t a)</td><td>a -&gt; Vd.4S</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_u8(uint8x8_t a)</td><td>a -&gt; Vd.16B</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_u16(uint16x4_t a)</td><td>a -&gt; Vd.8H</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_u32(uint32x2_t a)</td><td>a -&gt; Vd.4S</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_p8(poly8x8_t a)</td><td>a -&gt; Vd.16B</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_p16(poly16x4_t a)</td><td>a -&gt; Vd.8H</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_u64(uint64x2_t a)</td><td>a -&gt; Vd.2D</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_s64(int64x2_t a)</td><td>a -&gt; Vd.2D</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_f64(float64x1_t a)</td><td>a -&gt; Vd.1D</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_f64(float64x2_t a)</td><td>a -&gt; Vd.2D</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_p64(poly64x1_t a)</td><td>a -&gt; Vd.1D</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_p64(poly64x2_t a)</td><td>a -&gt; Vd.2D</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_p128(poly128_t a)</td><td>a -&gt; Vd.1Q</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>int8x8_t vreinterpret_s8_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>int16x4_t vreinterpret_s16_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x2_t vreinterpret_s32_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vreinterpret_f32_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/182/Page/182",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/182/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 182,
          "polygon": [
            [
              154.0,
              38.0
            ],
            [
              382.0,
              38.0
            ],
            [
              382.0,
              59.0
            ],
            [
              154.0,
              59.0
            ]
          ],
          "bbox": [
            154.0,
            38.0,
            382.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/182/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 182,
          "polygon": [
            [
              888.0,
              38.0
            ],
            [
              968.0,
              38.0
            ],
            [
              968.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            38.0,
            968.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/182/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>bfloat16x4x2_t vld1_bf16_x2(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt2.4H], [Xn]</td><td>Vt2.4H -&gt; result[val[1]<br/>Vt.4H -&gt; result[val[0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x2_t vld1q_bf16_x2(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt2.8H], [Xn]</td><td>Vt2.8H -&gt; result[val[1]<br/>Vt.8H -&gt; result[val[0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4x3_t vld1_bf16_x3(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt3.4H], [Xn]</td><td>Vt3.4H -&gt; result[val[2]<br/>Vt2.4H -&gt; result[val[1]<br/>Vt.4H -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>bfloat16x8x3_t vld1q_bf16_x3(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt3.8H], [Xn]</td><td>Vt3.8H -&gt; result[val[2]<br/>Vt2.8H -&gt; result[val[1]<br/>Vt.8H -&gt; result[val[0]</td><td>v7/A32/A64</td></tr><tr><td>bfloat16x4x4_t vld1_bf16_x4(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.4H - Vt4.4H], [Xn]</td><td>Vt4.4H -&gt; result[val[3]<br/>Vt3.4H -&gt; result[val[2]<br/>Vt2.4H -&gt; result[val[1]<br/>Vt.4H -&gt; result[val[0]</td><td>A32/A64</td></tr><tr><td>bfloat16x8x4_t vld1q_bf16_x4(bfloat16_t const * ptr)</td><td>ptr -&gt; Xn</td><td>LD1 [Vt.8H - Vt4.8H], [Xn]</td><td>Vt4.8H -&gt; result[val[3]<br/>Vt3.8H -&gt; result[val[2]<br/>Vt2.8H -&gt; result[val[1]<br/>Vt.8H -&gt; result[val[0]</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_s8(int8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_s16(int16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_s32(int32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_f32(float32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_u8(uint8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_u16(uint16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_u32(uint32x2_t a)</td><td>a -&gt; Vd.2S</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_p8(poly8x8_t a)</td><td>a -&gt; Vd.8B</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_p16(poly16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_u64(uint64x1_t a)</td><td>a -&gt; Vd.1D</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_s64(int64x1_t a)</td><td>a -&gt; Vd.1D</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_s8(int8x8_t a)</td><td>a -&gt; Vd.16B</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_s16(int16x4_t a)</td><td>a -&gt; Vd.8H</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_s32(int32x2_t a)</td><td>a -&gt; Vd.4S</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_f32(float32x4_t a)</td><td>a -&gt; Vd.4S</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_u8(uint8x8_t a)</td><td>a -&gt; Vd.16B</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_u16(uint16x4_t a)</td><td>a -&gt; Vd.8H</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_u32(uint32x2_t a)</td><td>a -&gt; Vd.4S</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_p8(poly8x8_t a)</td><td>a -&gt; Vd.16B</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_p16(poly16x4_t a)</td><td>a -&gt; Vd.8H</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_u64(uint64x2_t a)</td><td>a -&gt; Vd.2D</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_s64(int64x2_t a)</td><td>a -&gt; Vd.2D</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_f64(float64x1_t a)</td><td>a -&gt; Vd.1D</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_f64(float64x2_t a)</td><td>a -&gt; Vd.2D</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A64</td></tr><tr><td>bfloat16x4_t vreinterpret_bf16_p64(poly64x1_t a)</td><td>a -&gt; Vd.1D</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_p64(poly64x2_t a)</td><td>a -&gt; Vd.2D</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vreinterpretq_bf16_p128(poly128_t a)</td><td>a -&gt; Vd.1Q</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>int8x8_t vreinterpret_s8_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.8H -&gt; result</td><td>A32/A64</td></tr><tr><td>int16x4_t vreinterpret_s16_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>int32x2_t vreinterpret_s32_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x2_t vreinterpret_f32_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>uint8x8_t vreinterpret_u8_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>A32/A64</td></tr><tr><td>uint16x4_t vreinterpret_u16_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr><tr><td>uint32x2_t vreinterpret_u32_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.2S -&gt; result</td><td>A32/A64</td></tr><tr><td>poly8x8_t vreinterpret_p8_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.8B -&gt; result</td><td>A32/A64</td></tr><tr><td>poly16x4_t vreinterpret_p16_bf16(bfloat16x4_t a)</td><td>a -&gt; Vd.4H</td><td>NOP</td><td>Vd.4H -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
          "page": 182,
          "polygon": [
            [
              154.0,
              111.0
            ],
            [
              989.0,
              111.0
            ],
            [
              989.0,
              1332.0
            ],
            [
              154.0,
              1332.0
            ]
          ],
          "bbox": [
            154.0,
            111.0,
            989.0,
            1332.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/182/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 182,
          "polygon": [
            [
              305.0,
              1352.0
            ],
            [
              839.0,
              1352.0
            ],
            [
              839.0,
              1375.0
            ],
            [
              305.0,
              1375.0
            ]
          ],
          "bbox": [
            305.0,
            1352.0,
            839.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/182/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 182,
          "polygon": [
            [
              506.0,
              1375.0
            ],
            [
              638.0,
              1375.0
            ],
            [
              638.0,
              1395.0
            ],
            [
              506.0,
              1395.0
            ]
          ],
          "bbox": [
            506.0,
            1375.0,
            638.0,
            1395.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/182/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 182,
          "polygon": [
            [
              860.0,
              1392.0
            ],
            [
              988.0,
              1392.0
            ],
            [
              988.0,
              1416.0
            ],
            [
              860.0,
              1416.0
            ]
          ],
          "bbox": [
            860.0,
            1392.0,
            988.0,
            1416.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64x1_t reinterpret_u64_f16(bfloat16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A32/A64</td></tr><tr><td>int64x1_t reinterpret_s64_f16(bfloat16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float64x1_t reinterpret_f64_f16(bfloat16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_t reinterpret_p64_f16(bfloat16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A32/A64</td></tr><tr><td>int8x16_t reinterpretq_s8_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t reinterpretq_s16_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int32x4_t reinterpretq_s32_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t reinterpretq_f32_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint8x16_t reinterpretq_u8_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t reinterpretq_u16_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x4_t reinterpretq_u32_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>poly8x16_t reinterpretq_p8_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>poly16x8_t reinterpretq_p16_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint64x2_t reinterpretq_u64_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A32/A64</td></tr><tr><td>int64x2_t reinterpretq_s64_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A32/A64</td></tr><tr><td>float64x2_t reinterpretq_f64_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A64</td></tr><tr><td>poly64x2_t reinterpretq_p64_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A32/A64</td></tr><tr><td>poly128_t reinterpretq_p128_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.1Q-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcvq_f32_f16(bfloat16x4_t a)</td><td>a-&gt;Vn.8H</td><td>SHLL Vd.4S,Vn.8H,#16</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcvq_low_f32_f16(bfloat16x8_t a)</td><td>a-&gt;Vn.8H</td><td>SHLL Vd.4S,Vn.8H,#16</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcvq_high_f32_f16(bfloat16x8_t a)</td><td>a-&gt;Vn.8H</td><td>SHLL Vd.4S,Vn.8H,#16</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vcvq_f16_f32(bfloat32x4_t a)</td><td>a-&gt;Vn.4S</td><td>BFCVTN Vd.4H,Vn.4S</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vcvq_high_f16_f32(bfloat32x4_t a)</td><td>a-&gt;Vn.4S</td><td>BFCVTN Vd.8H,Vn.4S</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vcvq_high_f16_f32(bfloat16x8_t a)</td><td>inactive-&gt;Vd.8H</td><td>BFCVTN2 Vd.8H,Vn.4S</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vcvq_low_f16_f32(bfloat32x4_t a)</td><td>inactive-&gt;Vd.8H</td><td>BFCVTN2 Vd.8H,Vn.4S</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>bfloat16_t vcvth_f16_f32(float32_t a)</td><td>a-&gt;Sn</td><td>BFCVT Hd,Sn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float32_t vcvth_f32_f16(bfloat16_t a)</td><td>a-&gt;Hn</td><td>SHL Dd,Dn,#16</td><td>Dd-&gt;result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vcopy_lane_bf16(bfloat16x4_t a, const int lane1, bfloat16x4_t b, const int lane2)</td><td>a-&gt;Vd.4H<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b-&gt;Vn.4H<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.H[lane1],Vn.H[lane2]</td><td>Vd.4H-&gt;result</td><td>A64</td></tr><tr><td>bfloat16x8_t vcopyq_lane_bf16(bfloat16x8_t a, const int lane1, bfloat16x8_t b, const int lane2)</td><td>a-&gt;Vd.8H<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b-&gt;Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1],Vn.H[lane2]</td><td>Vd.8H-&gt;result</td><td>A64</td></tr><tr><td>bfloat16x4_t vcopy_laneq_bf16(bfloat16x4_t a, const int lane1, bfloat16x8_t b, const int lane2)</td><td>a-&gt;Vd.4H<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b-&gt;Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1],Vn.H[lane2]</td><td>Vd.4H-&gt;result</td><td>A64</td></tr><tr><td>bfloat16x8_t vcopyq_laneq_bf16(bfloat16x8_t a, const int lane1, bfloat16x8_t b, const int lane2)</td><td>a-&gt;Vd.8H<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b-&gt;Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1],Vn.H[lane2]</td><td>Vd.8H-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vbfdot_f32(float32x2_t r, bfloat16x4_t a, bfloat16x4_t b)</td><td>r-&gt;Vd.2S<br/>a-&gt;Vn.4H<br/>b-&gt;Vm.4H</td><td>BFDOT Vd.2S,Vn.4H,Vm.4H</td><td>Vd.2S-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t vbfdotq_f32(float32x4_t r, bfloat16x8_t a, bfloat16x8_t b)</td><td>r-&gt;Vd.4S<br/>a-&gt;Vn.8H<br/>b-&gt;Vm.8H</td><td>BFDOT Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x2_t vbfdot_lane_f32(float32x2_t r, bfloat16x4_t a, bfloat16x4_t b, const int lane)</td><td>r-&gt;Vd.2S<br/>a-&gt;Vn.4H<br/>b-&gt;Vm.4H<br/>0 &lt;= lane &lt;= 1</td><td>BFDOT Vd.2S,Vn.4H,Vm.2H[lane]</td><td>Vd.2S-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t vbfdotq_laneq_f32(float32x4_t r, bfloat16x8_t a, bfloat16x8_t b, const int lane)</td><td>r-&gt;Vd.4S<br/>a-&gt;Vn.8H<br/>b-&gt;Vm.8H<br/>0 &lt;= lane &lt;= 3</td><td>BFDOT Vd.4S,Vn.8H,Vm.2H[lane]</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        1148.0,
        1485.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          1148.0,
          0.0
        ],
        [
          1148.0,
          1485.0
        ],
        [
          0.0,
          1485.0
        ]
      ],
      "id": "/page/183/Page/183",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/183/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 183,
          "polygon": [
            [
              156.0,
              40.0
            ],
            [
              381.0,
              40.0
            ],
            [
              381.0,
              59.0
            ],
            [
              156.0,
              59.0
            ]
          ],
          "bbox": [
            156.0,
            40.0,
            381.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/183/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 183,
          "polygon": [
            [
              888.0,
              40.0
            ],
            [
              960.0,
              40.0
            ],
            [
              960.0,
              59.0
            ],
            [
              888.0,
              59.0
            ]
          ],
          "bbox": [
            888.0,
            40.0,
            960.0,
            59.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/183/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>uint64x1_t reinterpret_u64_f16(bfloat16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A32/A64</td></tr><tr><td>int64x1_t reinterpret_s64_f16(bfloat16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A32/A64</td></tr><tr><td>float64x1_t reinterpret_f64_f16(bfloat16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A64</td></tr><tr><td>poly64x1_t reinterpret_p64_f16(bfloat16x4_t a)</td><td>a-&gt;Vd.4H</td><td>NOP</td><td>Vd.1D-&gt;result</td><td>A32/A64</td></tr><tr><td>int8x16_t reinterpretq_s8_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>int16x8_t reinterpretq_s16_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>int32x4_t reinterpretq_s32_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t reinterpretq_f32_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>uint8x16_t reinterpretq_u8_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>uint16x8_t reinterpretq_u16_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint32x4_t reinterpretq_u32_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>poly8x16_t reinterpretq_p8_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.16B-&gt;result</td><td>A32/A64</td></tr><tr><td>poly16x8_t reinterpretq_p16_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>uint64x2_t reinterpretq_u64_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A32/A64</td></tr><tr><td>int64x2_t reinterpretq_s64_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A32/A64</td></tr><tr><td>float64x2_t reinterpretq_f64_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A64</td></tr><tr><td>poly64x2_t reinterpretq_p64_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.2D-&gt;result</td><td>A32/A64</td></tr><tr><td>poly128_t reinterpretq_p128_f16(bfloat16x8_t a)</td><td>a-&gt;Vd.8H</td><td>NOP</td><td>Vd.1Q-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcvq_f32_f16(bfloat16x4_t a)</td><td>a-&gt;Vn.8H</td><td>SHLL Vd.4S,Vn.8H,#16</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcvq_low_f32_f16(bfloat16x8_t a)</td><td>a-&gt;Vn.8H</td><td>SHLL Vd.4S,Vn.8H,#16</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t vcvq_high_f32_f16(bfloat16x8_t a)</td><td>a-&gt;Vn.8H</td><td>SHLL Vd.4S,Vn.8H,#16</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vcvq_f16_f32(bfloat32x4_t a)</td><td>a-&gt;Vn.4S</td><td>BFCVTN Vd.4H,Vn.4S</td><td>Vd.4H-&gt;result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vcvq_high_f16_f32(bfloat32x4_t a)</td><td>a-&gt;Vn.4S</td><td>BFCVTN Vd.8H,Vn.4S</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vcvq_high_f16_f32(bfloat16x8_t a)</td><td>inactive-&gt;Vd.8H</td><td>BFCVTN2 Vd.8H,Vn.4S</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>bfloat16x8_t vcvq_low_f16_f32(bfloat32x4_t a)</td><td>inactive-&gt;Vd.8H</td><td>BFCVTN2 Vd.8H,Vn.4S</td><td>Vd.8H-&gt;result</td><td>A32/A64</td></tr><tr><td>bfloat16_t vcvth_f16_f32(float32_t a)</td><td>a-&gt;Sn</td><td>BFCVT Hd,Sn</td><td>Hd-&gt;result</td><td>A32/A64</td></tr><tr><td>float32_t vcvth_f32_f16(bfloat16_t a)</td><td>a-&gt;Hn</td><td>SHL Dd,Dn,#16</td><td>Dd-&gt;result</td><td>A32/A64</td></tr><tr><td>bfloat16x4_t vcopy_lane_bf16(bfloat16x4_t a, const int lane1, bfloat16x4_t b, const int lane2)</td><td>a-&gt;Vd.4H<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b-&gt;Vn.4H<br/>0 &lt;= lane2<br/>&lt;= 3</td><td>INS Vd.H[lane1],Vn.H[lane2]</td><td>Vd.4H-&gt;result</td><td>A64</td></tr><tr><td>bfloat16x8_t vcopyq_lane_bf16(bfloat16x8_t a, const int lane1, bfloat16x8_t b, const int lane2)</td><td>a-&gt;Vd.8H<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b-&gt;Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1],Vn.H[lane2]</td><td>Vd.8H-&gt;result</td><td>A64</td></tr><tr><td>bfloat16x4_t vcopy_laneq_bf16(bfloat16x4_t a, const int lane1, bfloat16x8_t b, const int lane2)</td><td>a-&gt;Vd.4H<br/>0 &lt;= lane1<br/>&lt;= 3<br/>b-&gt;Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1],Vn.H[lane2]</td><td>Vd.4H-&gt;result</td><td>A64</td></tr><tr><td>bfloat16x8_t vcopyq_laneq_bf16(bfloat16x8_t a, const int lane1, bfloat16x8_t b, const int lane2)</td><td>a-&gt;Vd.8H<br/>0 &lt;= lane1<br/>&lt;= 7<br/>b-&gt;Vn.8H<br/>0 &lt;= lane2<br/>&lt;= 7</td><td>INS Vd.H[lane1],Vn.H[lane2]</td><td>Vd.8H-&gt;result</td><td>A64</td></tr><tr><td>float32x2_t vbfdot_f32(float32x2_t r, bfloat16x4_t a, bfloat16x4_t b)</td><td>r-&gt;Vd.2S<br/>a-&gt;Vn.4H<br/>b-&gt;Vm.4H</td><td>BFDOT Vd.2S,Vn.4H,Vm.4H</td><td>Vd.2S-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t vbfdotq_f32(float32x4_t r, bfloat16x8_t a, bfloat16x8_t b)</td><td>r-&gt;Vd.4S<br/>a-&gt;Vn.8H<br/>b-&gt;Vm.8H</td><td>BFDOT Vd.4S,Vn.8H,Vm.8H</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x2_t vbfdot_lane_f32(float32x2_t r, bfloat16x4_t a, bfloat16x4_t b, const int lane)</td><td>r-&gt;Vd.2S<br/>a-&gt;Vn.4H<br/>b-&gt;Vm.4H<br/>0 &lt;= lane &lt;= 1</td><td>BFDOT Vd.2S,Vn.4H,Vm.2H[lane]</td><td>Vd.2S-&gt;result</td><td>A32/A64</td></tr><tr><td>float32x4_t vbfdotq_laneq_f32(float32x4_t r, bfloat16x8_t a, bfloat16x8_t b, const int lane)</td><td>r-&gt;Vd.4S<br/>a-&gt;Vn.8H<br/>b-&gt;Vm.8H<br/>0 &lt;= lane &lt;= 3</td><td>BFDOT Vd.4S,Vn.8H,Vm.2H[lane]</td><td>Vd.4S-&gt;result</td><td>A32/A64</td></tr></tbody></table>",
          "page": 183,
          "polygon": [
            [
              156.0,
              112.0
            ],
            [
              988.0,
              112.0
            ],
            [
              988.0,
              1311.0
            ],
            [
              156.0,
              1311.0
            ]
          ],
          "bbox": [
            156.0,
            112.0,
            988.0,
            1311.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/183/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 183,
          "polygon": [
            [
              306.0,
              1354.0
            ],
            [
              833.0,
              1354.0
            ],
            [
              833.0,
              1375.0
            ],
            [
              306.0,
              1375.0
            ]
          ],
          "bbox": [
            306.0,
            1354.0,
            833.0,
            1375.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/183/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 183,
          "polygon": [
            [
              507.0,
              1376.0
            ],
            [
              634.0,
              1376.0
            ],
            [
              634.0,
              1394.0
            ],
            [
              507.0,
              1394.0
            ]
          ],
          "bbox": [
            507.0,
            1376.0,
            634.0,
            1394.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/183/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 183,
          "polygon": [
            [
              860.0,
              1394.0
            ],
            [
              980.0,
              1394.0
            ],
            [
              980.0,
              1415.0
            ],
            [
              860.0,
              1415.0
            ]
          ],
          "bbox": [
            860.0,
            1394.0,
            980.0,
            1415.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    },
    {
      "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32x2_t vfloatq_lane_f32(float32x2_t r, float16x4_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd,2S<br/>a -&gt; Vn,4H<br/>b -&gt; Vm,8H<br/>0 -&gt; lane &lt;-<br/>3</td><td>BFDOT Vd,2S,Vn,4H,Vm,2H[lane]</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfloatq_lane_f32(float32x4_t r, float16x8_t a, float16x16_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,4H<br/>0 -&gt; lane &lt;-<br/>1</td><td>BFDOT Vd,4S,Vn,8H,Vm,2H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmmlaq_f32(float32x4_t r, float16x8_t a, float16x16_t b)</td><td>r -&gt; Vd,4S<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>BFMMLA Vd,4S,Vn,8H,Vm,8H</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmmlabq_f32(float32x4_t r, float16x8_t a, float16x16_t b)</td><td>r -&gt; Vd,4S<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>BFMMLAB Vd,4S,Vn,8H,Vm,8H</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmmlatq_f32(float32x4_t r, float16x8_t a, float16x16_t b)</td><td>r -&gt; Vd,4S<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>BFMMLAT Vd,4S,Vn,8H,Vm,8H</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmmlabq_lane_f32(float32x4_t r, float16x8_t a, float16x16_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>BFMMLAB Vd,4S,Vn,8H,Vm,4H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmmlabq_lane_f32(float32x4_t r, float16x8_t a, float16x16_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>BFMMLAB Vd,4S,Vn,8H,Vm,8H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmmlatq_lane_f32(float32x4_t r, float16x8_t a, float16x16_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>BFMMLAT Vd,4S,Vn,8H,Vm,4H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmmlatq_lane_f32(float32x4_t r, float16x8_t a, float16x16_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>BFMMLAT Vd,4S,Vn,8H,Vm,8H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
      "bbox": [
        0.0,
        0.0,
        816.0,
        1056.0
      ],
      "polygon": [
        [
          0.0,
          0.0
        ],
        [
          816.0,
          0.0
        ],
        [
          816.0,
          1056.0
        ],
        [
          0.0,
          1056.0
        ]
      ],
      "id": "/page/184/Page/184",
      "block_type": "Page",
      "children": [
        {
          "id": "/page/184/PageHeader/0",
          "block_type": "PageHeader",
          "html": "",
          "page": 184,
          "polygon": [
            [
              111.0,
              26.0
            ],
            [
              271.0,
              26.0
            ],
            [
              271.0,
              42.0
            ],
            [
              111.0,
              42.0
            ]
          ],
          "bbox": [
            111.0,
            26.0,
            271.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/184/PageHeader/1",
          "block_type": "PageHeader",
          "html": "",
          "page": 184,
          "polygon": [
            [
              634.0,
              26.0
            ],
            [
              688.0,
              26.0
            ],
            [
              688.0,
              42.0
            ],
            [
              634.0,
              42.0
            ]
          ],
          "bbox": [
            634.0,
            26.0,
            688.0,
            42.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/184/Table/2",
          "block_type": "Table",
          "html": "<table><thead><tr><th>Intrinsic</th><th>Argument Preparation</th><th>Instruction</th><th>Result</th><th>Supported Architectures</th></tr></thead><tbody><tr><td>float32x2_t vfloatq_lane_f32(float32x2_t r, float16x4_t a, float16x8_t b, const int lane)</td><td>r -&gt; Vd,2S<br/>a -&gt; Vn,4H<br/>b -&gt; Vm,8H<br/>0 -&gt; lane &lt;-<br/>3</td><td>BFDOT Vd,2S,Vn,4H,Vm,2H[lane]</td><td>Vd,2S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfloatq_lane_f32(float32x4_t r, float16x8_t a, float16x16_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,4H<br/>0 -&gt; lane &lt;-<br/>1</td><td>BFDOT Vd,4S,Vn,8H,Vm,2H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmmlaq_f32(float32x4_t r, float16x8_t a, float16x16_t b)</td><td>r -&gt; Vd,4S<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>BFMMLA Vd,4S,Vn,8H,Vm,8H</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmmlabq_f32(float32x4_t r, float16x8_t a, float16x16_t b)</td><td>r -&gt; Vd,4S<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>BFMMLAB Vd,4S,Vn,8H,Vm,8H</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmmlatq_f32(float32x4_t r, float16x8_t a, float16x16_t b)</td><td>r -&gt; Vd,4S<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,8H</td><td>BFMMLAT Vd,4S,Vn,8H,Vm,8H</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmmlabq_lane_f32(float32x4_t r, float16x8_t a, float16x16_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>BFMMLAB Vd,4S,Vn,8H,Vm,4H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmmlabq_lane_f32(float32x4_t r, float16x8_t a, float16x16_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>BFMMLAB Vd,4S,Vn,8H,Vm,8H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmmlatq_lane_f32(float32x4_t r, float16x8_t a, float16x16_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,4H<br/>0 -&gt; lane &lt;-<br/>3</td><td>BFMMLAT Vd,4S,Vn,8H,Vm,4H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr><tr><td>float32x4_t vfmmlatq_lane_f32(float32x4_t r, float16x8_t a, float16x16_t b, const int lane)</td><td>r -&gt; Vd,4S<br/>a -&gt; Vn,8H<br/>b -&gt; Vm,8H<br/>0 -&gt; lane &lt;-<br/>7</td><td>BFMMLAT Vd,4S,Vn,8H,Vm,8H[lane]</td><td>Vd,4S -&gt; result</td><td>A32/A64</td></tr></tbody></table>",
          "page": 184,
          "polygon": [
            [
              110.0,
              79.0
            ],
            [
              706.0,
              79.0
            ],
            [
              706.0,
              555.0
            ],
            [
              110.0,
              555.0
            ]
          ],
          "bbox": [
            110.0,
            79.0,
            706.0,
            555.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/184/PageFooter/3",
          "block_type": "PageFooter",
          "html": "",
          "page": 184,
          "polygon": [
            [
              217.0,
              962.0
            ],
            [
              597.0,
              962.0
            ],
            [
              597.0,
              977.0
            ],
            [
              217.0,
              977.0
            ]
          ],
          "bbox": [
            217.0,
            962.0,
            597.0,
            977.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/184/PageFooter/4",
          "block_type": "PageFooter",
          "html": "",
          "page": 184,
          "polygon": [
            [
              360.0,
              977.0
            ],
            [
              453.0,
              977.0
            ],
            [
              453.0,
              991.0
            ],
            [
              360.0,
              991.0
            ]
          ],
          "bbox": [
            360.0,
            977.0,
            453.0,
            991.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        },
        {
          "id": "/page/184/PageFooter/5",
          "block_type": "PageFooter",
          "html": "",
          "page": 184,
          "polygon": [
            [
              616.0,
              991.0
            ],
            [
              703.0,
              991.0
            ],
            [
              703.0,
              1007.0
            ],
            [
              616.0,
              1007.0
            ]
          ],
          "bbox": [
            616.0,
            991.0,
            703.0,
            1007.0
          ],
          "section_hierarchy": {
            "1": "/page/0/SectionHeader/1",
            "2": "/page/4/SectionHeader/2"
          },
          "images": {}
        }
      ],
      "section_hierarchy": {
        "1": "/page/0/SectionHeader/1",
        "2": "/page/4/SectionHeader/2"
      }
    }
  ],
  "metadata": {
    "page_stats": [
      {
        "page_id": 0,
        "num_blocks": 6
      },
      {
        "page_id": 1,
        "num_blocks": 17
      },
      {
        "page_id": 2,
        "num_blocks": 19
      },
      {
        "page_id": 3,
        "num_blocks": 4
      },
      {
        "page_id": 4,
        "num_blocks": 7
      },
      {
        "page_id": 5,
        "num_blocks": 5
      },
      {
        "page_id": 6,
        "num_blocks": 5
      },
      {
        "page_id": 7,
        "num_blocks": 6
      },
      {
        "page_id": 8,
        "num_blocks": 6
      },
      {
        "page_id": 9,
        "num_blocks": 6
      },
      {
        "page_id": 10,
        "num_blocks": 6
      },
      {
        "page_id": 11,
        "num_blocks": 6
      },
      {
        "page_id": 12,
        "num_blocks": 6
      },
      {
        "page_id": 13,
        "num_blocks": 6
      },
      {
        "page_id": 14,
        "num_blocks": 6
      },
      {
        "page_id": 15,
        "num_blocks": 5
      },
      {
        "page_id": 16,
        "num_blocks": 5
      },
      {
        "page_id": 17,
        "num_blocks": 5
      },
      {
        "page_id": 18,
        "num_blocks": 5
      },
      {
        "page_id": 19,
        "num_blocks": 6
      },
      {
        "page_id": 20,
        "num_blocks": 5
      },
      {
        "page_id": 21,
        "num_blocks": 6
      },
      {
        "page_id": 22,
        "num_blocks": 5
      },
      {
        "page_id": 23,
        "num_blocks": 6
      },
      {
        "page_id": 24,
        "num_blocks": 6
      },
      {
        "page_id": 25,
        "num_blocks": 5
      },
      {
        "page_id": 26,
        "num_blocks": 6
      },
      {
        "page_id": 27,
        "num_blocks": 6
      },
      {
        "page_id": 28,
        "num_blocks": 6
      },
      {
        "page_id": 29,
        "num_blocks": 6
      },
      {
        "page_id": 30,
        "num_blocks": 5
      },
      {
        "page_id": 31,
        "num_blocks": 6
      },
      {
        "page_id": 32,
        "num_blocks": 6
      },
      {
        "page_id": 33,
        "num_blocks": 5
      },
      {
        "page_id": 34,
        "num_blocks": 6
      },
      {
        "page_id": 35,
        "num_blocks": 6
      },
      {
        "page_id": 36,
        "num_blocks": 6
      },
      {
        "page_id": 37,
        "num_blocks": 5
      },
      {
        "page_id": 38,
        "num_blocks": 6
      },
      {
        "page_id": 39,
        "num_blocks": 6
      },
      {
        "page_id": 40,
        "num_blocks": 3
      },
      {
        "page_id": 41,
        "num_blocks": 6
      },
      {
        "page_id": 42,
        "num_blocks": 5
      },
      {
        "page_id": 43,
        "num_blocks": 6
      },
      {
        "page_id": 44,
        "num_blocks": 6
      },
      {
        "page_id": 45,
        "num_blocks": 6
      },
      {
        "page_id": 46,
        "num_blocks": 6
      },
      {
        "page_id": 47,
        "num_blocks": 6
      },
      {
        "page_id": 48,
        "num_blocks": 6
      },
      {
        "page_id": 49,
        "num_blocks": 6
      },
      {
        "page_id": 50,
        "num_blocks": 6
      },
      {
        "page_id": 51,
        "num_blocks": 5
      },
      {
        "page_id": 52,
        "num_blocks": 5
      },
      {
        "page_id": 53,
        "num_blocks": 5
      },
      {
        "page_id": 54,
        "num_blocks": 6
      },
      {
        "page_id": 55,
        "num_blocks": 6
      },
      {
        "page_id": 56,
        "num_blocks": 6
      },
      {
        "page_id": 57,
        "num_blocks": 5
      },
      {
        "page_id": 58,
        "num_blocks": 6
      },
      {
        "page_id": 59,
        "num_blocks": 6
      },
      {
        "page_id": 60,
        "num_blocks": 6
      },
      {
        "page_id": 61,
        "num_blocks": 5
      },
      {
        "page_id": 62,
        "num_blocks": 6
      },
      {
        "page_id": 63,
        "num_blocks": 5
      },
      {
        "page_id": 64,
        "num_blocks": 6
      },
      {
        "page_id": 65,
        "num_blocks": 6
      },
      {
        "page_id": 66,
        "num_blocks": 6
      },
      {
        "page_id": 67,
        "num_blocks": 6
      },
      {
        "page_id": 68,
        "num_blocks": 6
      },
      {
        "page_id": 69,
        "num_blocks": 6
      },
      {
        "page_id": 70,
        "num_blocks": 6
      },
      {
        "page_id": 71,
        "num_blocks": 5
      },
      {
        "page_id": 72,
        "num_blocks": 6
      },
      {
        "page_id": 73,
        "num_blocks": 6
      },
      {
        "page_id": 74,
        "num_blocks": 6
      },
      {
        "page_id": 75,
        "num_blocks": 6
      },
      {
        "page_id": 76,
        "num_blocks": 5
      },
      {
        "page_id": 77,
        "num_blocks": 6
      },
      {
        "page_id": 78,
        "num_blocks": 5
      },
      {
        "page_id": 79,
        "num_blocks": 5
      },
      {
        "page_id": 80,
        "num_blocks": 5
      },
      {
        "page_id": 81,
        "num_blocks": 5
      },
      {
        "page_id": 82,
        "num_blocks": 5
      },
      {
        "page_id": 83,
        "num_blocks": 5
      },
      {
        "page_id": 84,
        "num_blocks": 6
      },
      {
        "page_id": 85,
        "num_blocks": 6
      },
      {
        "page_id": 86,
        "num_blocks": 5
      },
      {
        "page_id": 87,
        "num_blocks": 5
      },
      {
        "page_id": 88,
        "num_blocks": 5
      },
      {
        "page_id": 89,
        "num_blocks": 6
      },
      {
        "page_id": 90,
        "num_blocks": 6
      },
      {
        "page_id": 91,
        "num_blocks": 5
      },
      {
        "page_id": 92,
        "num_blocks": 6
      },
      {
        "page_id": 93,
        "num_blocks": 6
      },
      {
        "page_id": 94,
        "num_blocks": 6
      },
      {
        "page_id": 95,
        "num_blocks": 5
      },
      {
        "page_id": 96,
        "num_blocks": 5
      },
      {
        "page_id": 97,
        "num_blocks": 6
      },
      {
        "page_id": 98,
        "num_blocks": 6
      },
      {
        "page_id": 99,
        "num_blocks": 6
      },
      {
        "page_id": 100,
        "num_blocks": 6
      },
      {
        "page_id": 101,
        "num_blocks": 6
      },
      {
        "page_id": 102,
        "num_blocks": 6
      },
      {
        "page_id": 103,
        "num_blocks": 6
      },
      {
        "page_id": 104,
        "num_blocks": 6
      },
      {
        "page_id": 105,
        "num_blocks": 6
      },
      {
        "page_id": 106,
        "num_blocks": 6
      },
      {
        "page_id": 107,
        "num_blocks": 6
      },
      {
        "page_id": 108,
        "num_blocks": 6
      },
      {
        "page_id": 109,
        "num_blocks": 6
      },
      {
        "page_id": 110,
        "num_blocks": 5
      },
      {
        "page_id": 111,
        "num_blocks": 5
      },
      {
        "page_id": 112,
        "num_blocks": 5
      },
      {
        "page_id": 113,
        "num_blocks": 5
      },
      {
        "page_id": 114,
        "num_blocks": 5
      },
      {
        "page_id": 115,
        "num_blocks": 5
      },
      {
        "page_id": 116,
        "num_blocks": 5
      },
      {
        "page_id": 117,
        "num_blocks": 6
      },
      {
        "page_id": 118,
        "num_blocks": 5
      },
      {
        "page_id": 119,
        "num_blocks": 6
      },
      {
        "page_id": 120,
        "num_blocks": 6
      },
      {
        "page_id": 121,
        "num_blocks": 5
      },
      {
        "page_id": 122,
        "num_blocks": 6
      },
      {
        "page_id": 123,
        "num_blocks": 5
      },
      {
        "page_id": 124,
        "num_blocks": 5
      },
      {
        "page_id": 125,
        "num_blocks": 6
      },
      {
        "page_id": 126,
        "num_blocks": 5
      },
      {
        "page_id": 127,
        "num_blocks": 5
      },
      {
        "page_id": 128,
        "num_blocks": 6
      },
      {
        "page_id": 129,
        "num_blocks": 6
      },
      {
        "page_id": 130,
        "num_blocks": 5
      },
      {
        "page_id": 131,
        "num_blocks": 5
      },
      {
        "page_id": 132,
        "num_blocks": 6
      },
      {
        "page_id": 133,
        "num_blocks": 6
      },
      {
        "page_id": 134,
        "num_blocks": 6
      },
      {
        "page_id": 135,
        "num_blocks": 6
      },
      {
        "page_id": 136,
        "num_blocks": 6
      },
      {
        "page_id": 137,
        "num_blocks": 6
      },
      {
        "page_id": 138,
        "num_blocks": 6
      },
      {
        "page_id": 139,
        "num_blocks": 6
      },
      {
        "page_id": 140,
        "num_blocks": 6
      },
      {
        "page_id": 141,
        "num_blocks": 6
      },
      {
        "page_id": 142,
        "num_blocks": 6
      },
      {
        "page_id": 143,
        "num_blocks": 6
      },
      {
        "page_id": 144,
        "num_blocks": 5
      },
      {
        "page_id": 145,
        "num_blocks": 5
      },
      {
        "page_id": 146,
        "num_blocks": 5
      },
      {
        "page_id": 147,
        "num_blocks": 6
      },
      {
        "page_id": 148,
        "num_blocks": 6
      },
      {
        "page_id": 149,
        "num_blocks": 6
      },
      {
        "page_id": 150,
        "num_blocks": 6
      },
      {
        "page_id": 151,
        "num_blocks": 6
      },
      {
        "page_id": 152,
        "num_blocks": 6
      },
      {
        "page_id": 153,
        "num_blocks": 6
      },
      {
        "page_id": 154,
        "num_blocks": 6
      },
      {
        "page_id": 155,
        "num_blocks": 6
      },
      {
        "page_id": 156,
        "num_blocks": 6
      },
      {
        "page_id": 157,
        "num_blocks": 3
      },
      {
        "page_id": 158,
        "num_blocks": 6
      },
      {
        "page_id": 159,
        "num_blocks": 6
      },
      {
        "page_id": 160,
        "num_blocks": 6
      },
      {
        "page_id": 161,
        "num_blocks": 6
      },
      {
        "page_id": 162,
        "num_blocks": 6
      },
      {
        "page_id": 163,
        "num_blocks": 6
      },
      {
        "page_id": 164,
        "num_blocks": 6
      },
      {
        "page_id": 165,
        "num_blocks": 6
      },
      {
        "page_id": 166,
        "num_blocks": 6
      },
      {
        "page_id": 167,
        "num_blocks": 6
      },
      {
        "page_id": 168,
        "num_blocks": 6
      },
      {
        "page_id": 169,
        "num_blocks": 5
      },
      {
        "page_id": 170,
        "num_blocks": 6
      },
      {
        "page_id": 171,
        "num_blocks": 5
      },
      {
        "page_id": 172,
        "num_blocks": 6
      },
      {
        "page_id": 173,
        "num_blocks": 6
      },
      {
        "page_id": 174,
        "num_blocks": 5
      },
      {
        "page_id": 175,
        "num_blocks": 6
      },
      {
        "page_id": 176,
        "num_blocks": 3
      },
      {
        "page_id": 177,
        "num_blocks": 6
      },
      {
        "page_id": 178,
        "num_blocks": 6
      },
      {
        "page_id": 179,
        "num_blocks": 6
      },
      {
        "page_id": 180,
        "num_blocks": 6
      },
      {
        "page_id": 181,
        "num_blocks": 6
      },
      {
        "page_id": 182,
        "num_blocks": 6
      },
      {
        "page_id": 183,
        "num_blocks": 6
      },
      {
        "page_id": 184,
        "num_blocks": 6
      }
    ]
  }
}