============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.10-p004_1
  Generated on:           Jun 08 2025  04:47:37 pm
  Module:                 pipeline
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (14548 ps) Setup Check with Pin i_seg_display_current_state_reg[1]/CK->D
          Group: clock_slow
     Startpoint: (R) gen_cdc.i_cdc_register_slow_2_reg[2]/CK
          Clock: (R) clock_slow
       Endpoint: (F) i_seg_display_current_state_reg[1]/D
          Clock: (R) clock_slow

                     Capture       Launch     
        Clock Edge:+   15000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
             Setup:-      40                  
     Required Time:=   14960                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=   14548                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  gen_cdc.i_cdc_register_slow_2_reg[2]/CK -       -      R     (arrival)     19    -     0     0       0    (-,-) 
  gen_cdc.i_cdc_register_slow_2_reg[2]/Q  -       CK->Q  F     DFFR_X1        4  7.7    12    94      94    (-,-) 
  g759__3680/ZN                           -       A->ZN  R     AOI211_X1      1  2.0    39    88     182    (-,-) 
  g758/ZN                                 -       A->ZN  F     INV_X1         1  1.7    10    22     204    (-,-) 
  g756__5526/ZN                           -       B1->ZN R     AOI21_X1       1  2.0    23    39     243    (-,-) 
  g751__5107/ZN                           -       B1->ZN F     OAI21_X1       2  3.8    13    34     277    (-,-) 
  g750/ZN                                 -       A->ZN  R     INV_X1         1  1.9     8    29     306    (-,-) 
  g747__6417/ZN                           -       B2->ZN F     OAI21_X1       2  3.7    12    32     338    (-,-) 
  g744__7410/ZN                           -       A1->ZN R     OAI22_X1       1  2.0    31    44     382    (-,-) 
  g743/ZN                                 -       A->ZN  F     INV_X1         1  1.4     8    20     403    (-,-) 
  i_seg_display_current_state_reg[1]/D    -       -      F     DFFR_X1        1    -     -     9     411    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

