<stg><name>Autocorrelation</name>


<trans_list>

<trans id="170" from="1" to="2">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="2" to="4">
<condition id="73">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="2" to="3">
<condition id="75">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="2">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="4" to="5">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="5" to="6">
<condition id="62">
<or_exp><and_exp><literal name="or_cond_79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="5" to="8">
<condition id="63">
<or_exp><and_exp><literal name="or_cond_79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="6" to="7">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="7" to="8">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="8" to="9">
<condition id="67">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="8" to="12">
<condition id="68">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="9" to="10">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="10" to="11">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="11" to="12">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %s_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %s_offset)

]]></Node>
<StgValue><ssdm name="s_offset_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="3">
<![CDATA[
:1  %s_offset_cast1 = zext i3 %s_offset_read to i64

]]></Node>
<StgValue><ssdm name="s_offset_cast1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %smax = phi i16 [ 0, %0 ], [ %temp_0_smax, %_ifconv ]

]]></Node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %k = phi i3 [ 0, %0 ], [ %k_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %exitcond2 = icmp eq i3 %k, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %k_1 = add i3 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond2, label %2, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:2  %sum = add i3 %k, %s_offset_read

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:3  %sum_cast = zext i3 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %s_addr = getelementptr [8 x i16]* %s, i64 0, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:5  %s_load = load i16* %s_addr, align 2

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:0  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:5  %s_load = load i16* %s_addr, align 2

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:6  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %s_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:7  %tmp_i = icmp eq i16 %s_load, -32768

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:8  %tmp_35_i = sub i16 0, %s_load

]]></Node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:9  %tmp_36_i = select i1 %tmp_i, i16 32767, i16 %tmp_35_i

]]></Node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:10  %smax_2 = select i1 %tmp_68, i16 %tmp_36_i, i16 %s_load

]]></Node>
<StgValue><ssdm name="smax_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:11  %tmp_s = icmp sgt i16 %smax_2, %smax

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:12  %temp_0_smax = select i1 %tmp_s, i16 %smax_2, i16 %smax

]]></Node>
<StgValue><ssdm name="temp_0_smax"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:13  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:14  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp = icmp eq i16 %smax, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %._crit_edge, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  %a_assign_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %smax, i16 0)

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1_i = icmp slt i32 %a_assign_1, -1073741823

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:2  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %smax, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %a_lobit_i_cast = select i1 %tmp_74, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="a_lobit_i_cast"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="16">
<![CDATA[
:4  %tmp_75 = trunc i16 %smax to i8

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
:5  %tmp_64 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %tmp_75, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
:6  %tmp_65 = select i1 %tmp_74, i24 -1, i24 0

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %a_assign_2 = xor i32 %a_lobit_i_cast, %a_assign_1

]]></Node>
<StgValue><ssdm name="a_assign_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:8  %p_i_cast26_cast = xor i24 %tmp_65, %tmp_64

]]></Node>
<StgValue><ssdm name="p_i_cast26_cast"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_76 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %a_assign_2, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %icmp = icmp eq i16 %tmp_76, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %icmp8 = icmp eq i8 %tmp_77, 0

]]></Node>
<StgValue><ssdm name="icmp8"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %tmp_9_i_cast_cast = select i1 %tmp_74, i64 255, i64 0

]]></Node>
<StgValue><ssdm name="tmp_9_i_cast_cast"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %bitoff_addr = getelementptr [256 x i4]* @bitoff, i64 0, i64 %tmp_9_i_cast_cast

]]></Node>
<StgValue><ssdm name="bitoff_addr"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="8">
<![CDATA[
:15  %bitoff_load = load i4* %bitoff_addr, align 1

]]></Node>
<StgValue><ssdm name="bitoff_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_14_i_cast = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_i_cast26_cast, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_14_i_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
:18  %tmp_15_i_cast = zext i8 %tmp_14_i_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_15_i_cast"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %bitoff_addr_1 = getelementptr [256 x i4]* @bitoff, i64 0, i64 %tmp_15_i_cast

]]></Node>
<StgValue><ssdm name="bitoff_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="8">
<![CDATA[
:20  %bitoff_load_1 = load i4* %bitoff_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bitoff_load_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %tmp_18_i_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_18_i_cast"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
:24  %tmp_19_i_cast = zext i8 %tmp_18_i_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_19_i_cast"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %bitoff_addr_2 = getelementptr [256 x i4]* @bitoff, i64 0, i64 %tmp_19_i_cast

]]></Node>
<StgValue><ssdm name="bitoff_addr_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="8">
<![CDATA[
:26  %bitoff_load_2 = load i4* %bitoff_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bitoff_load_2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %tmp_78 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %a_assign_2, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:36  %icmp9 = icmp eq i24 %tmp_78, 0

]]></Node>
<StgValue><ssdm name="icmp9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="8">
<![CDATA[
:15  %bitoff_load = load i4* %bitoff_addr, align 1

]]></Node>
<StgValue><ssdm name="bitoff_load"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="4">
<![CDATA[
:16  %tmp_i1_cast = zext i4 %bitoff_load to i5

]]></Node>
<StgValue><ssdm name="tmp_i1_cast"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="8">
<![CDATA[
:20  %bitoff_load_1 = load i4* %bitoff_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bitoff_load_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:21  %tmp_17_i = add i4 7, %bitoff_load_1

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="4">
<![CDATA[
:22  %tmp_17_i_cast = zext i4 %tmp_17_i to i5

]]></Node>
<StgValue><ssdm name="tmp_17_i_cast"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="8">
<![CDATA[
:26  %bitoff_load_2 = load i4* %bitoff_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bitoff_load_2"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:27  %tmp_21_i = add i4 -1, %bitoff_load_2

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="4">
<![CDATA[
:28  %tmp_21_i_cast = sext i4 %tmp_21_i to i5

]]></Node>
<StgValue><ssdm name="tmp_21_i_cast"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  %sel_tmp2_i = xor i1 %icmp, true

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %sel_tmp6_i = xor i1 %tmp_1_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp6_i"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31  %tmp20 = and i1 %sel_tmp2_i, %sel_tmp6_i

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:32  %sel_tmp7_i = and i1 %tmp20, %icmp8

]]></Node>
<StgValue><ssdm name="sel_tmp7_i"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33  %tmp21 = and i1 %tmp_74, %sel_tmp6_i

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %sel_tmp14_i = and i1 %tmp21, %icmp

]]></Node>
<StgValue><ssdm name="sel_tmp14_i"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %sel_tmp20_i = and i1 %icmp9, %sel_tmp6_i

]]></Node>
<StgValue><ssdm name="sel_tmp20_i"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:38  %newSel_v = select i1 %sel_tmp20_i, i5 -9, i5 15

]]></Node>
<StgValue><ssdm name="newSel_v"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:39  %newSel = add i5 %tmp_i1_cast, %newSel_v

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="5">
<![CDATA[
:40  %newSel_cast = zext i5 %newSel to i6

]]></Node>
<StgValue><ssdm name="newSel_cast"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:41  %or_cond = or i1 %sel_tmp20_i, %sel_tmp14_i

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:42  %newSel1 = select i1 %sel_tmp7_i, i5 %tmp_17_i_cast, i5 %tmp_21_i_cast

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="5">
<![CDATA[
:43  %newSel22_cast = sext i5 %newSel1 to i6

]]></Node>
<StgValue><ssdm name="newSel22_cast"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:44  %newSel2 = select i1 %or_cond, i6 %newSel_cast, i6 %newSel22_cast

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:45  %sel_tmp21_i_op = sub i6 4, %newSel2

]]></Node>
<StgValue><ssdm name="sel_tmp21_i_op"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:46  %scalauto = select i1 %tmp_1_i, i6 4, i6 %sel_tmp21_i_op

]]></Node>
<StgValue><ssdm name="scalauto"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:47  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
._crit_edge:0  %n = phi i6 [ %scalauto, %3 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="6">
<![CDATA[
._crit_edge:1  %n_cast = sext i6 %n to i16

]]></Node>
<StgValue><ssdm name="n_cast"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:2  %tmp_66 = icmp sgt i6 %n, 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:3  %tmp_67 = icmp slt i6 %n, 5

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:4  %or_cond_79 = and i1 %tmp_66, %tmp_67

]]></Node>
<StgValue><ssdm name="or_cond_79"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5  br i1 %or_cond_79, label %.preheader5.preheader, label %.loopexit6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="6">
<![CDATA[
.preheader5.preheader:0  %tmp_79 = trunc i6 %n to i3

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:4  %s_addr_1 = getelementptr [8 x i16]* %s, i64 0, i64 %s_offset_cast1

]]></Node>
<StgValue><ssdm name="s_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="3">
<![CDATA[
.preheader5.preheader:5  %s_load_1 = load i16* %s_addr_1, align 2

]]></Node>
<StgValue><ssdm name="s_load_1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5.preheader:12  %sum2_1 = add i3 1, %s_offset_read

]]></Node>
<StgValue><ssdm name="sum2_1"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="3">
<![CDATA[
.preheader5.preheader:13  %sum2_1_cast = zext i3 %sum2_1 to i64

]]></Node>
<StgValue><ssdm name="sum2_1_cast"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:14  %s_addr_2 = getelementptr [8 x i16]* %s, i64 0, i64 %sum2_1_cast

]]></Node>
<StgValue><ssdm name="s_addr_2"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="3">
<![CDATA[
.preheader5.preheader:15  %s_load_2 = load i16* %s_addr_2, align 2

]]></Node>
<StgValue><ssdm name="s_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="104" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="3">
<![CDATA[
.preheader5.preheader:5  %s_load_1 = load i16* %s_addr_1, align 2

]]></Node>
<StgValue><ssdm name="s_load_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="3">
<![CDATA[
.preheader5.preheader:15  %s_load_2 = load i16* %s_addr_2, align 2

]]></Node>
<StgValue><ssdm name="s_load_2"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5.preheader:21  %sum2_2 = add i3 2, %s_offset_read

]]></Node>
<StgValue><ssdm name="sum2_2"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="3">
<![CDATA[
.preheader5.preheader:22  %sum2_2_cast = zext i3 %sum2_2 to i64

]]></Node>
<StgValue><ssdm name="sum2_2_cast"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:23  %s_addr_3 = getelementptr [8 x i16]* %s, i64 0, i64 %sum2_2_cast

]]></Node>
<StgValue><ssdm name="s_addr_3"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="3">
<![CDATA[
.preheader5.preheader:24  %s_load_3 = load i16* %s_addr_3, align 2

]]></Node>
<StgValue><ssdm name="s_load_3"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5.preheader:30  %sum2_3 = add i3 3, %s_offset_read

]]></Node>
<StgValue><ssdm name="sum2_3"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="3">
<![CDATA[
.preheader5.preheader:31  %sum2_3_cast = zext i3 %sum2_3 to i64

]]></Node>
<StgValue><ssdm name="sum2_3_cast"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:32  %s_addr_4 = getelementptr [8 x i16]* %s, i64 0, i64 %sum2_3_cast

]]></Node>
<StgValue><ssdm name="s_addr_4"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="3">
<![CDATA[
.preheader5.preheader:33  %s_load_8 = load i16* %s_addr_4, align 2

]]></Node>
<StgValue><ssdm name="s_load_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="114" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5.preheader:1  %tmp_69 = add i3 -1, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="3">
<![CDATA[
.preheader5.preheader:2  %tmp_97_cast = zext i3 %tmp_69 to i15

]]></Node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader5.preheader:3  %tmp_70 = lshr i15 -16384, %tmp_97_cast

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="31" op_0_bw="16">
<![CDATA[
.preheader5.preheader:6  %tmp_22_i_cast = sext i16 %s_load_1 to i31

]]></Node>
<StgValue><ssdm name="tmp_22_i_cast"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="31" op_0_bw="15">
<![CDATA[
.preheader5.preheader:7  %tmp_23_i_cast = zext i15 %tmp_70 to i31

]]></Node>
<StgValue><ssdm name="tmp_23_i_cast"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader5.preheader:8  %tmp_24_i = mul i31 %tmp_23_i_cast, %tmp_22_i_cast

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader5.preheader:9  %prod = add i31 16384, %tmp_24_i

]]></Node>
<StgValue><ssdm name="prod"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:10  %tmp_25_i = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %prod, i32 15, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
.preheader5.preheader:11  store i16 %tmp_25_i, i16* %s_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="31" op_0_bw="16">
<![CDATA[
.preheader5.preheader:16  %tmp_22_i2_cast = sext i16 %s_load_2 to i31

]]></Node>
<StgValue><ssdm name="tmp_22_i2_cast"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader5.preheader:17  %tmp_24_i4 = mul i31 %tmp_23_i_cast, %tmp_22_i2_cast

]]></Node>
<StgValue><ssdm name="tmp_24_i4"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader5.preheader:18  %prod_1 = add i31 16384, %tmp_24_i4

]]></Node>
<StgValue><ssdm name="prod_1"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:19  %tmp_25_i7 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %prod_1, i32 15, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_25_i7"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
.preheader5.preheader:20  store i16 %tmp_25_i7, i16* %s_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="3">
<![CDATA[
.preheader5.preheader:24  %s_load_3 = load i16* %s_addr_3, align 2

]]></Node>
<StgValue><ssdm name="s_load_3"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="31" op_0_bw="16">
<![CDATA[
.preheader5.preheader:25  %tmp_22_i8_cast = sext i16 %s_load_3 to i31

]]></Node>
<StgValue><ssdm name="tmp_22_i8_cast"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader5.preheader:26  %tmp_24_i1 = mul i31 %tmp_23_i_cast, %tmp_22_i8_cast

]]></Node>
<StgValue><ssdm name="tmp_24_i1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader5.preheader:27  %prod_2 = add i31 16384, %tmp_24_i1

]]></Node>
<StgValue><ssdm name="prod_2"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:28  %tmp_25_i1 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %prod_2, i32 15, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_25_i1"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="3">
<![CDATA[
.preheader5.preheader:33  %s_load_8 = load i16* %s_addr_4, align 2

]]></Node>
<StgValue><ssdm name="s_load_8"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="31" op_0_bw="16">
<![CDATA[
.preheader5.preheader:34  %tmp_22_i14_cast = sext i16 %s_load_8 to i31

]]></Node>
<StgValue><ssdm name="tmp_22_i14_cast"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader5.preheader:35  %tmp_24_i2 = mul i31 %tmp_23_i_cast, %tmp_22_i14_cast

]]></Node>
<StgValue><ssdm name="tmp_24_i2"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader5.preheader:36  %prod_3 = add i31 16384, %tmp_24_i2

]]></Node>
<StgValue><ssdm name="prod_3"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:37  %tmp_25_i2 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %prod_3, i32 15, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_25_i2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="138" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="or_cond_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
.preheader5.preheader:29  store i16 %tmp_25_i1, i16* %s_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="or_cond_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
.preheader5.preheader:38  store i16 %tmp_25_i2, i16* %s_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="or_cond_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:39  br label %.loopexit6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit6:0  br i1 %tmp_66, label %.preheader.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0  %s_addr_5 = getelementptr [8 x i16]* %s, i64 0, i64 %s_offset_cast1

]]></Node>
<StgValue><ssdm name="s_addr_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="143" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="3">
<![CDATA[
.preheader.preheader:1  %s_load_4 = load i16* %s_addr_5, align 2

]]></Node>
<StgValue><ssdm name="s_load_4"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:4  %sum4_1 = add i3 %s_offset_read, 1

]]></Node>
<StgValue><ssdm name="sum4_1"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="3">
<![CDATA[
.preheader.preheader:5  %sum4_1_cast = zext i3 %sum4_1 to i64

]]></Node>
<StgValue><ssdm name="sum4_1_cast"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:6  %s_addr_6 = getelementptr [8 x i16]* %s, i64 0, i64 %sum4_1_cast

]]></Node>
<StgValue><ssdm name="s_addr_6"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="3">
<![CDATA[
.preheader.preheader:7  %s_load_5 = load i16* %s_addr_6, align 2

]]></Node>
<StgValue><ssdm name="s_load_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="148" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="3">
<![CDATA[
.preheader.preheader:1  %s_load_4 = load i16* %s_addr_5, align 2

]]></Node>
<StgValue><ssdm name="s_load_4"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="3">
<![CDATA[
.preheader.preheader:7  %s_load_5 = load i16* %s_addr_6, align 2

]]></Node>
<StgValue><ssdm name="s_load_5"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:10  %sum4_2 = add i3 %s_offset_read, 2

]]></Node>
<StgValue><ssdm name="sum4_2"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="3">
<![CDATA[
.preheader.preheader:11  %sum4_2_cast = zext i3 %sum4_2 to i64

]]></Node>
<StgValue><ssdm name="sum4_2_cast"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %s_addr_7 = getelementptr [8 x i16]* %s, i64 0, i64 %sum4_2_cast

]]></Node>
<StgValue><ssdm name="s_addr_7"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="3">
<![CDATA[
.preheader.preheader:13  %s_load_6 = load i16* %s_addr_7, align 2

]]></Node>
<StgValue><ssdm name="s_load_6"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:16  %sum4_3 = add i3 %s_offset_read, 3

]]></Node>
<StgValue><ssdm name="sum4_3"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="3">
<![CDATA[
.preheader.preheader:17  %sum4_3_cast = zext i3 %sum4_3 to i64

]]></Node>
<StgValue><ssdm name="sum4_3_cast"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:18  %s_addr_8 = getelementptr [8 x i16]* %s, i64 0, i64 %sum4_3_cast

]]></Node>
<StgValue><ssdm name="s_addr_8"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="3">
<![CDATA[
.preheader.preheader:19  %s_load_7 = load i16* %s_addr_8, align 2

]]></Node>
<StgValue><ssdm name="s_load_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="158" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:2  %tmp_71 = shl i16 %s_load_4, %n_cast

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
.preheader.preheader:3  store i16 %tmp_71, i16* %s_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:8  %tmp_128_1 = shl i16 %s_load_5, %n_cast

]]></Node>
<StgValue><ssdm name="tmp_128_1"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
.preheader.preheader:9  store i16 %tmp_128_1, i16* %s_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="3">
<![CDATA[
.preheader.preheader:13  %s_load_6 = load i16* %s_addr_7, align 2

]]></Node>
<StgValue><ssdm name="s_load_6"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:14  %tmp_128_2 = shl i16 %s_load_6, %n_cast

]]></Node>
<StgValue><ssdm name="tmp_128_2"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="3">
<![CDATA[
.preheader.preheader:19  %s_load_7 = load i16* %s_addr_8, align 2

]]></Node>
<StgValue><ssdm name="s_load_7"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:20  %tmp_128_3 = shl i16 %s_load_7, %n_cast

]]></Node>
<StgValue><ssdm name="tmp_128_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="166" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
.preheader.preheader:15  store i16 %tmp_128_2, i16* %s_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
.preheader.preheader:21  store i16 %tmp_128_3, i16* %s_addr_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:22  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
