$date
	Sun Oct 23 04:13:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#990150
b11010 &
b11010 %
1$
b11010 !
1"
#990151
0"
#990154
b1101 &
b1101 %
#990158
b101000 &
b101000 %
#990162
b10100 &
b10100 %
#990166
b1010 &
b1010 %
#990170
b101 &
b101 %
#990174
b10000 &
b10000 %
#990178
b1000 &
b1000 %
#990182
b100 &
b100 %
#990186
b10 &
b10 %
#990190
b1 &
1#
b1 %
#990194
b0 &
b0 %
0#
0$
#1978267
b11000 !
1"
#1978270
b11000 &
b11000 %
1$
#1978271
0"
#1978274
b1100 &
b1100 %
#1978278
b110 &
b110 %
#1978282
b11 &
b11 %
#1978286
b1010 &
b1010 %
#1978290
b101 &
b101 %
#1978294
b10000 &
b10000 %
#1978298
b1000 &
b1000 %
#1978302
b100 &
b100 %
#1978306
b10 &
b10 %
#1978310
b1 &
1#
b1 %
#1978314
b0 &
b0 %
0#
0$
#2930579
b1000 !
1"
#2930582
b1000 &
b1000 %
1$
#2930583
0"
#2930586
b100 &
b100 %
#2930590
b10 &
b10 %
#2930594
b1 &
b1 %
1#
#2930598
b0 &
0#
b0 %
0$
#4500012
