statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      13.1968
gpu_ipc_2 =     115.5713
gpu_ipc_3 =     162.9152
gpu_tot_sim_cycle_stream_1 = 261056
gpu_tot_sim_cycle_stream_2 = 261056
gpu_tot_sim_cycle_stream_3 = 261054
gpu_sim_insn_1 = 3445112
gpu_sim_insn_2 = 30170592
gpu_sim_insn_3 = 42529664
gpu_sim_cycle = 261057
gpu_sim_insn = 76145368
gpu_ipc =     291.6810
gpu_tot_sim_cycle = 261057
gpu_tot_sim_insn = 76145368
gpu_tot_ipc =     291.6810
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1287419
gpu_stall_icnt2sh    = 2162782
gpu_total_sim_rate=162011

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1377257
	L1I_total_cache_misses = 5867
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14191
L1D_cache:
	L1D_cache_core[0]: Access = 12536, Miss = 8473, Miss_rate = 0.676, Pending_hits = 994, Reservation_fails = 180591
	L1D_cache_core[1]: Access = 11516, Miss = 7928, Miss_rate = 0.688, Pending_hits = 951, Reservation_fails = 171308
	L1D_cache_core[2]: Access = 11495, Miss = 7887, Miss_rate = 0.686, Pending_hits = 1028, Reservation_fails = 165771
	L1D_cache_core[3]: Access = 11955, Miss = 8233, Miss_rate = 0.689, Pending_hits = 978, Reservation_fails = 165109
	L1D_cache_core[4]: Access = 11555, Miss = 8108, Miss_rate = 0.702, Pending_hits = 1043, Reservation_fails = 167475
	L1D_cache_core[5]: Access = 12845, Miss = 8900, Miss_rate = 0.693, Pending_hits = 1097, Reservation_fails = 171652
	L1D_cache_core[6]: Access = 12081, Miss = 8176, Miss_rate = 0.677, Pending_hits = 977, Reservation_fails = 176454
	L1D_cache_core[7]: Access = 12084, Miss = 8306, Miss_rate = 0.687, Pending_hits = 1017, Reservation_fails = 174194
	L1D_cache_core[8]: Access = 11401, Miss = 8039, Miss_rate = 0.705, Pending_hits = 1085, Reservation_fails = 190041
	L1D_cache_core[9]: Access = 10812, Miss = 7528, Miss_rate = 0.696, Pending_hits = 921, Reservation_fails = 166976
	L1D_cache_core[10]: Access = 3189, Miss = 3189, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5239
	L1D_cache_core[11]: Access = 3644, Miss = 3644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2805
	L1D_cache_core[12]: Access = 3574, Miss = 3574, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4613
	L1D_cache_core[13]: Access = 3190, Miss = 3190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3753
	L1D_cache_core[14]: Access = 4003, Miss = 4003, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1787
	L1D_cache_core[15]: Access = 4122, Miss = 4122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 2942, Miss = 2942, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5284
	L1D_cache_core[17]: Access = 3016, Miss = 3016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5524
	L1D_cache_core[18]: Access = 3615, Miss = 3615, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4540
	L1D_cache_core[19]: Access = 2904, Miss = 2904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7362
	L1D_cache_core[20]: Access = 4122, Miss = 4122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2998
	L1D_cache_core[21]: Access = 3665, Miss = 3665, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2315
	L1D_cache_core[22]: Access = 2872, Miss = 2872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7470
	L1D_cache_core[23]: Access = 3890, Miss = 3890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2889
	L1D_cache_core[24]: Access = 3643, Miss = 3643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2095
	L1D_cache_core[25]: Access = 3597, Miss = 3597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4458
	L1D_cache_core[26]: Access = 3378, Miss = 3378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2582
	L1D_cache_core[27]: Access = 3896, Miss = 3896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1099
	L1D_cache_core[28]: Access = 3379, Miss = 3379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4059
	L1D_cache_core[29]: Access = 4248, Miss = 4248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[30]: Access = 3457, Miss = 3457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4538
	L1D_cache_core[31]: Access = 3437, Miss = 3437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3456
	L1D_cache_core[32]: Access = 3053, Miss = 3053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5458
	L1D_cache_core[33]: Access = 3310, Miss = 3310, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5229
	L1D_cache_core[34]: Access = 3702, Miss = 3702, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1927
	L1D_cache_core[35]: Access = 3433, Miss = 3433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4069
	L1D_cache_core[36]: Access = 3063, Miss = 3063, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5587
	L1D_cache_core[37]: Access = 3509, Miss = 3509, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2528
	L1D_cache_core[38]: Access = 3173, Miss = 3173, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6049
	L1D_cache_core[39]: Access = 3064, Miss = 3064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6695
	L1D_cache_core[40]: Access = 3364, Miss = 3364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1840
	L1D_cache_core[41]: Access = 2705, Miss = 2705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6007
	L1D_cache_core[42]: Access = 3200, Miss = 3200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3653
	L1D_cache_core[43]: Access = 3698, Miss = 3698, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1463
	L1D_cache_core[44]: Access = 3125, Miss = 3125, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6837
	L1D_cache_core[45]: Access = 2916, Miss = 2916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5893
	L1D_cache_core[46]: Access = 3172, Miss = 3172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5430
	L1D_cache_core[47]: Access = 3253, Miss = 3253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3174
	L1D_cache_core[48]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3613
	L1D_cache_core[49]: Access = 3244, Miss = 3244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5054
	L1D_cache_core[50]: Access = 2509, Miss = 2509, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8116
	L1D_cache_core[51]: Access = 3736, Miss = 3736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2003
	L1D_cache_core[52]: Access = 3574, Miss = 3574, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2110
	L1D_cache_core[53]: Access = 3488, Miss = 3488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3024
	L1D_cache_core[54]: Access = 3148, Miss = 3148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6266
	L1D_cache_core[55]: Access = 3741, Miss = 3741, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3052
	L1D_cache_core[56]: Access = 3595, Miss = 3595, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3128
	L1D_cache_core[57]: Access = 3656, Miss = 3656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2693
	L1D_cache_core[58]: Access = 3158, Miss = 3158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4548
	L1D_cache_core[59]: Access = 3429, Miss = 3429, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3065
	L1D_total_cache_accesses = 288409
	L1D_total_cache_misses = 251707
	L1D_total_cache_miss_rate = 0.8727
	L1D_total_cache_pending_hits = 10091
	L1D_total_cache_reservation_fails = 1927075
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 140617
	L1C_total_cache_misses = 4449
	L1C_total_cache_miss_rate = 0.0316
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 41094
L1T_cache:
	L1T_total_cache_accesses = 562362
	L1T_total_cache_misses = 206841
	L1T_total_cache_miss_rate = 0.3678
	L1T_total_cache_pending_hits = 355521
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 202008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1244229
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136168
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 4449
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 41094
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 355521
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 206841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 682846
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1371390
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5867
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14191
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1897, 692, 705, 705, 1085, 1124, 1111, 1122, 1109, 568, 703, 972, 677, 627, 692, 910, 664, 798, 2051, 330, 1057, 725, 679, 725, 1150, 689, 614, 699, 688, 241, 608, 673, 1055, 632, 566, 208, 983, 235, 449, 239, 855, 235, 406, 654, 387, 221, 384, 1098, 
gpgpu_n_tot_thrd_icount = 83875456
gpgpu_n_tot_w_icount = 2621108
gpgpu_n_stall_shd_mem = 4606900
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 201948
gpgpu_n_mem_write_global = 50833
gpgpu_n_mem_texture = 206828
gpgpu_n_mem_const = 2649
gpgpu_n_load_insn  = 5441153
gpgpu_n_store_insn = 196783
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 2491680
gpgpu_n_const_mem_insn = 2652896
gpgpu_n_param_mem_insn = 1226111
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 41094
gpgpu_stall_shd_mem[c_mem][bk_conf] = 41094
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1982627
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5842472	W0_Idle:1252007	W0_Scoreboard:21610653	W1:106490	W2:35091	W3:26555	W4:23338	W5:19181	W6:10034	W7:5702	W8:1862	W9:674	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2392781
Warp Occupancy Distribution:
Stall:3926232	W0_Idle:801884	W0_Scoreboard:4928065	W1:106490	W2:35091	W3:26555	W4:23338	W5:19181	W6:10034	W7:5702	W8:1862	W9:674	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:557172
Warp Occupancy Distribution:
Stall:935078	W0_Idle:179643	W0_Scoreboard:8386053	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:941506
warp_utilization0: 0.083689
warp_utilization1: 0.075280
warp_utilization2: 0.090163
traffic_breakdown_coretomem[CONST_ACC_R] = 21192 {8:2649,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1615584 {8:201948,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2547720 {40:44544,72:1396,136:4893,}
traffic_breakdown_coretomem[INST_ACC_R] = 5600 {8:700,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1654624 {8:206828,}
traffic_breakdown_memtocore[CONST_ACC_R] = 190224 {72:2642,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27407400 {136:201525,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 405720 {8:50715,}
traffic_breakdown_memtocore[INST_ACC_R] = 95200 {136:700,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 28106984 {136:206669,}
maxmrqlatency = 1042 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 606 
averagemflatency_1 = 687 
averagemflatency_2= 556 
averagemflatency_3 = 571 
averagemrqlatency_1 = 59 
averagemrqlatency_2 = 37 
averagemrqlatency_3 = 38 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 261056 
mrq_lat_table:109980 	4496 	5530 	11668 	31756 	35161 	32139 	19421 	5356 	368 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1840 	6090 	13075 	32953 	146779 	213086 	46621 	1073 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	65130 	16978 	23573 	46296 	78318 	116703 	101929 	13284 	429 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21149 	352456 	36820 	409 	2 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	31821 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	72 	447 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8        24        12        12        23        16        17        21        12        13        13        10        14        18        15 
dram[1]:         7         9        12        19        12        19        20        19        13        11        10        16        17        13        19        19 
dram[2]:        15        12        13        14        14        13        19        19        12        11        12        11        15        14        15        15 
dram[3]:         7         8        13        26        19        20        19        20        11        13        19        11        12        16        15        15 
dram[4]:         9        10        14        14        23        19        19        14        12        16        15        17        10        15        12        19 
dram[5]:         7         8        13        10        22        23        17        19        15        11        13        12        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3096      4277      4347      2346      4185      5817      3002      5250      3046      3383      5937      3466 
dram[1]:      4339      5369      2294      3018      2663      3069      2600      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2581      2735      3064      3332      2901      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      2539      2398      3033      4069      3197      2540      3861      3749      2516      4597      3217      3802      5127      3601 
dram[4]:      5100      5715      2613      2541      2775      4370      2730      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      2775      2506      3969      2597      3925      3753      4912      4996      2718      3290      3650      3460      5205 
average row accesses per activate:
dram[0]:  1.240071  1.278928  1.309550  1.310475  1.483013  1.478692  1.400085  1.425835  1.478107  1.510679  1.509937  1.500688  1.285219  1.280117  1.249853  1.260843 
dram[1]:  1.274438  1.269581  1.322490  1.333524  1.449331  1.436996  1.415809  1.424488  1.462366  1.483078  1.453755  1.476433  1.259238  1.267310  1.244510  1.255435 
dram[2]:  1.292905  1.241583  1.326404  1.301804  1.463474  1.444662  1.450539  1.441715  1.475103  1.506267  1.473636  1.469276  1.281633  1.283274  1.267241  1.254739 
dram[3]:  1.276489  1.252331  1.299506  1.332402  1.459697  1.451302  1.396640  1.429598  1.488846  1.519258  1.459523  1.480114  1.256264  1.249717  1.247642  1.268414 
dram[4]:  1.264603  1.267016  1.300813  1.314286  1.497804  1.479602  1.443860  1.468290  1.496665  1.472518  1.483059  1.510546  1.252208  1.252014  1.272033  1.255556 
dram[5]:  1.262899  1.254695  1.288840  1.322259  1.442365  1.431763  1.384332  1.427438  1.474940  1.498839  1.461121  1.469113  1.260795  1.243274  1.243582  1.264453 
average row locality = 255876/185473 = 1.379586
average row locality_1 = 101613/65192 = 1.558673
average row locality_2 = 80241/62876 = 1.276178
average row locality_3 = 74022/57405 = 1.289470
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2015      2017      2146      2178      2371      2347      2871      2800      2760      2607      2730      2680      2164      2127      2131      2093 
dram[1]:      2021      2009      2097      2100      2375      2262      2593      2579      2530      2597      2587      2620      2187      2178      2097      2080 
dram[2]:      2053      2016      2111      2147      2379      2346      2708      2822      2662      2770      2626      2648      2141      2139      2059      2118 
dram[3]:      1957      2061      2131      2136      2342      2383      2584      2561      2484      2643      2527      2542      2158      2179      2117      2032 
dram[4]:      2086      2087      2167      2100      2394      2480      2881      2776      2799      2747      2661      2577      2211      2139      2165      2034 
dram[5]:      1975      2048      2121      2150      2325      2346      2598      2620      2531      2614      2636      2590      2133      2138      2083      2056 
total reads: 224799
bank skew: 2881/1957 = 1.47
chip skew: 38304/36837 = 1.04
number of total write accesses:
dram[0]:        77        83       240       249       641       637       408       401       582       576       613       590        62        62         0         0 
dram[1]:        78        82       261       235       657       589       434       412       598       608       588       575        62        55         0         0 
dram[2]:        79        86       250       235       646       604       386       407       568       596       560       580        57        40         0         0 
dram[3]:        79        88       238       249       646       627       415       424       586       631       592       584        48        33         0         0 
dram[4]:        79        91       233       246       675       639       411       419       569       578       578       574        58        37         0         0 
dram[5]:        81        90       235       240       603       602       406       440       559       614       596       573        57        34         0         0 
total reads: 31106
min_bank_accesses = 0!
chip skew: 5240/5094 = 1.03
average mf latency per bank:
dram[0]:        899       780       743       709      1063      1036      1410      1231      1370      1260      1432      1338      1556      1474      1137      1054
dram[1]:        643       649       597       643       852       935      1061      1130      1086      1188      1224      1263      1221      1334       791       864
dram[2]:        795       898       683       769      1015      1141      1224      1382      1205      1354      1369      1433      1396      2254      1017      1198
dram[3]:        629       635       614       629       891       907       989      1034      1109      1138      1210      1289      1304      1302       856       795
dram[4]:        902       791       770       697      1107      1074      1296      1300      1374      1303      1513      1387      1607      1455      1139      1054
dram[5]:        597       674       598       652       903       941       987      1104      1113      1193      1242      1323      1328      1412       822       839
maximum mf latency per bank:
dram[0]:       2702      3417      6529      4844      3078      3440      4195      4562      2417      2530      6004      4000      4056      3999      3022      4168
dram[1]:       3464      3658      3368      4536      3833      4850      3413      2648      3275      3386      3451      4642      3483      3574      3892      3592
dram[2]:       3443      2488      4097      5037      3886      2812      2934      3235      3617      3915      3755      5073      2946      4708      3815      2191
dram[3]:       2643      3994      3658      3864      3163      3352      3946      2521      3244      3167      4258      3320      2184      4775      2739      3114
dram[4]:       3053      2942      5116      3322      4522      4485      2564      3625      4202      3729      4988      3628      3660      2923      2779      2913
dram[5]:       3730      2305      5196      4422      4061      3157      3452      2882      2962      4715      4205      3479      4320      4469      4911      3779
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344594 n_nop=198579 n_act=31207 n_pre=31192 n_req=41487 n_req_1=9066 n_req_2=13490 n_req_3=18931 n_rd=76072 n_write=7544 bw_util=0.4647 bw_util_1=0.09127 bw_util_2=0.1552 bw_util_3=0.2183 blp=6.024798 blp_1= 2.155002 blp_2= 2.346437 blp_3= 2.839496
 n_activity=322792 dram_eff=0.4961 dram_eff_1=0.09743 dram_eff_2=0.1657 dram_eff_3=0.233
bk0: 4030a 262236i bk1: 4034a 265625i bk2: 4292a 245400i bk3: 4354a 241982i bk4: 4742a 197019i bk5: 4694a 201424i bk6: 5742a 199630i bk7: 5600a 201949i bk8: 5520a 201235i bk9: 5214a 204708i bk10: 5460a 196254i bk11: 5360a 199794i bk12: 4328a 252369i bk13: 4254a 253714i bk14: 4262a 257755i bk15: 4186a 258035i 
bw_dist = 0.091	0.155	0.218	0.472	0.063
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.69616
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344594 n_nop=201907 n_act=30674 n_pre=30659 n_req=40370 n_req_1=7908 n_req_2=13460 n_req_3=19002 n_rd=73805 n_write=7549 bw_util=0.4516 bw_util_1=0.07777 bw_util_2=0.1549 bw_util_3=0.2189 blp=5.652286 blp_1= 1.997367 blp_2= 2.284278 blp_3= 2.781912
 n_activity=325943 dram_eff=0.4774 dram_eff_1=0.08222 dram_eff_2=0.1638 dram_eff_3=0.2314
bk0: 4042a 265010i bk1: 4018a 266256i bk2: 4194a 249023i bk3: 4200a 248107i bk4: 4750a 205608i bk5: 4524a 211693i bk6: 5186a 212460i bk7: 5155a 212222i bk8: 5060a 212929i bk9: 5185a 209093i bk10: 5172a 210027i bk11: 5240a 205862i bk12: 4374a 255760i bk13: 4354a 254668i bk14: 4194a 261331i bk15: 4157a 262769i 
bw_dist = 0.078	0.155	0.219	0.494	0.054
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.1175
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344594 n_nop=199892 n_act=30935 n_pre=30924 n_req=41098 n_req_1=8635 n_req_2=13406 n_req_3=19057 n_rd=75468 n_write=7375 bw_util=0.4606 bw_util_1=0.08684 bw_util_2=0.1543 bw_util_3=0.2195 blp=5.869636 blp_1= 2.038852 blp_2= 2.310882 blp_3= 2.813836
 n_activity=323879 dram_eff=0.4901 dram_eff_1=0.09239 dram_eff_2=0.1642 dram_eff_3=0.2335
bk0: 4104a 264536i bk1: 4032a 261490i bk2: 4222a 246727i bk3: 4292a 245357i bk4: 4756a 202085i bk5: 4692a 200559i bk6: 5416a 213736i bk7: 5641a 204412i bk8: 5321a 207450i bk9: 5538a 200190i bk10: 5252a 203534i bk11: 5296a 199075i bk12: 4280a 256873i bk13: 4276a 256972i bk14: 4116a 262637i bk15: 4234a 258687i 
bw_dist = 0.087	0.154	0.219	0.479	0.060
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.36057
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344594 n_nop=202267 n_act=30564 n_pre=30551 n_req=40319 n_req_1=7942 n_req_2=13414 n_req_3=18963 n_rd=73654 n_write=7558 bw_util=0.4509 bw_util_1=0.07805 bw_util_2=0.1544 bw_util_3=0.2185 blp=5.624259 blp_1= 1.972574 blp_2= 2.250990 blp_3= 2.778439
 n_activity=326157 dram_eff=0.4764 dram_eff_1=0.08246 dram_eff_2=0.1632 dram_eff_3=0.2308
bk0: 3912a 267977i bk1: 4122a 262402i bk2: 4262a 248578i bk3: 4272a 248268i bk4: 4684a 209974i bk5: 4766a 206891i bk6: 5158a 215449i bk7: 5122a 213811i bk8: 4968a 214459i bk9: 5286a 206962i bk10: 5054a 208153i bk11: 5084a 208824i bk12: 4314a 257369i bk13: 4356a 256630i bk14: 4230a 262007i bk15: 4064a 265087i 
bw_dist = 0.078	0.154	0.218	0.496	0.054
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.00069
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344594 n_nop=197913 n_act=31321 n_pre=31305 n_req=41790 n_req_1=9333 n_req_2=13477 n_req_3=18980 n_rd=76598 n_write=7457 bw_util=0.4681 bw_util_1=0.09422 bw_util_2=0.1551 bw_util_3=0.2188 blp=6.096549 blp_1= 2.130429 blp_2= 2.341650 blp_3= 2.860433
 n_activity=321988 dram_eff=0.501 dram_eff_1=0.1008 dram_eff_2=0.166 dram_eff_3=0.2342
bk0: 4172a 258293i bk1: 4174a 258847i bk2: 4332a 243218i bk3: 4200a 244457i bk4: 4788a 194831i bk5: 4960a 195102i bk6: 5762a 200518i bk7: 5552a 204091i bk8: 5594a 199081i bk9: 5490a 200421i bk10: 5322a 200111i bk11: 5154a 203651i bk12: 4422a 250282i bk13: 4278a 255067i bk14: 4330a 256589i bk15: 4068a 260722i 
bw_dist = 0.094	0.155	0.219	0.466	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.87993
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344594 n_nop=201737 n_act=30764 n_pre=30749 n_req=40362 n_req_1=7912 n_req_2=13447 n_req_3=19003 n_rd=73912 n_write=7432 bw_util=0.452 bw_util_1=0.0782 bw_util_2=0.1549 bw_util_3=0.219 blp=5.615478 blp_1= 1.984327 blp_2= 2.261616 blp_3= 2.748349
 n_activity=326443 dram_eff=0.4772 dram_eff_1=0.08255 dram_eff_2=0.1635 dram_eff_3=0.2311
bk0: 3950a 267669i bk1: 4096a 262444i bk2: 4242a 247373i bk3: 4296a 245873i bk4: 4650a 210739i bk5: 4692a 207203i bk6: 5196a 214794i bk7: 5236a 212599i bk8: 5060a 214965i bk9: 5224a 209275i bk10: 5272a 206865i bk11: 5180a 207524i bk12: 4266a 257580i bk13: 4276a 257521i bk14: 4164a 263088i bk15: 4112a 263053i 
bw_dist = 0.078	0.155	0.219	0.495	0.053
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.03683

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39427, Miss = 19198, Miss_rate = 0.487, Pending_hits = 570, Reservation_fails = 15559
L2_cache_bank[1]: Access = 38606, Miss = 18861, Miss_rate = 0.489, Pending_hits = 502, Reservation_fails = 11182
L2_cache_bank[2]: Access = 37725, Miss = 18499, Miss_rate = 0.490, Pending_hits = 509, Reservation_fails = 3241
L2_cache_bank[3]: Access = 37930, Miss = 18436, Miss_rate = 0.486, Pending_hits = 435, Reservation_fails = 4217
L2_cache_bank[4]: Access = 38692, Miss = 18747, Miss_rate = 0.485, Pending_hits = 484, Reservation_fails = 10970
L2_cache_bank[5]: Access = 40461, Miss = 19014, Miss_rate = 0.470, Pending_hits = 496, Reservation_fails = 14207
L2_cache_bank[6]: Access = 37416, Miss = 18308, Miss_rate = 0.489, Pending_hits = 493, Reservation_fails = 2634
L2_cache_bank[7]: Access = 38071, Miss = 18557, Miss_rate = 0.487, Pending_hits = 497, Reservation_fails = 3777
L2_cache_bank[8]: Access = 39401, Miss = 19372, Miss_rate = 0.492, Pending_hits = 462, Reservation_fails = 16406
L2_cache_bank[9]: Access = 39028, Miss = 18942, Miss_rate = 0.485, Pending_hits = 544, Reservation_fails = 12107
L2_cache_bank[10]: Access = 37451, Miss = 18414, Miss_rate = 0.492, Pending_hits = 487, Reservation_fails = 3124
L2_cache_bank[11]: Access = 38292, Miss = 18570, Miss_rate = 0.485, Pending_hits = 527, Reservation_fails = 3324
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 39427, Miss = 19198 (0.487), PendingHit = 570 (0.0145)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38606, Miss = 18861 (0.489), PendingHit = 502 (0.013)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37725, Miss = 18499 (0.49), PendingHit = 509 (0.0135)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37930, Miss = 18436 (0.486), PendingHit = 435 (0.0115)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38692, Miss = 18747 (0.485), PendingHit = 484 (0.0125)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40461, Miss = 19014 (0.47), PendingHit = 496 (0.0123)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37416, Miss = 18308 (0.489), PendingHit = 493 (0.0132)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38071, Miss = 18557 (0.487), PendingHit = 497 (0.0131)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 39401, Miss = 19372 (0.492), PendingHit = 462 (0.0117)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 39028, Miss = 18942 (0.485), PendingHit = 544 (0.0139)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37451, Miss = 18414 (0.492), PendingHit = 487 (0.013)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38292, Miss = 18570 (0.485), PendingHit = 527 (0.0138)
L2 Cache Total Miss Rate = 0.486
Stream 1: L2 Cache Miss Rate = 0.468
Stream 2: L2 Cache Miss Rate = 0.511
Stream 3: L2 Cache Miss Rate = 0.474
Stream 1: Accesses  = 159192
Stream 1: Misses  = 74579
Stream 2: Accesses  = 151153
Stream 2: Misses  = 77225
Stream 3: Accesses  = 311347
Stream 3: Misses  = 147693
Stream 1+2: Accesses  = 310345
Stream 1+2: Misses  = 151804
Stream 1+2+3: Accesses  = 621692
Stream 1+2+3: Misses  = 299497
Total Accesses  = 462500
MPKI-CORES
CORE_L2MPKI_0	11.443
CORE_L2MPKI_1	10.897
CORE_L2MPKI_2	9.539
CORE_L2MPKI_3	11.038
CORE_L2MPKI_4	9.581
CORE_L2MPKI_5	10.679
CORE_L2MPKI_6	11.111
CORE_L2MPKI_7	11.534
CORE_L2MPKI_8	10.459
CORE_L2MPKI_9	9.961
CORE_L2MPKI_10	2.643
CORE_L2MPKI_11	2.539
CORE_L2MPKI_12	2.515
CORE_L2MPKI_13	2.708
CORE_L2MPKI_14	2.532
CORE_L2MPKI_15	2.572
CORE_L2MPKI_16	2.780
CORE_L2MPKI_17	2.639
CORE_L2MPKI_18	2.476
CORE_L2MPKI_19	2.866
CORE_L2MPKI_20	2.637
CORE_L2MPKI_21	2.478
CORE_L2MPKI_22	2.929
CORE_L2MPKI_23	2.517
CORE_L2MPKI_24	2.448
CORE_L2MPKI_25	2.510
CORE_L2MPKI_26	2.512
CORE_L2MPKI_27	2.488
CORE_L2MPKI_28	2.494
CORE_L2MPKI_29	2.525
CORE_L2MPKI_30	2.674
CORE_L2MPKI_31	2.586
CORE_L2MPKI_32	2.590
CORE_L2MPKI_33	2.674
CORE_L2MPKI_34	2.692
CORE_L2MPKI_35	2.590
CORE_L2MPKI_36	2.604
CORE_L2MPKI_37	2.544
CORE_L2MPKI_38	2.660
CORE_L2MPKI_39	2.771
CORE_L2MPKI_40	2.596
CORE_L2MPKI_41	2.737
CORE_L2MPKI_42	2.614
CORE_L2MPKI_43	2.634
CORE_L2MPKI_44	2.516
CORE_L2MPKI_45	2.537
CORE_L2MPKI_46	2.566
CORE_L2MPKI_47	2.502
CORE_L2MPKI_48	2.652
CORE_L2MPKI_49	2.595
CORE_L2MPKI_50	2.902
CORE_L2MPKI_51	2.521
CORE_L2MPKI_52	2.481
CORE_L2MPKI_53	2.527
CORE_L2MPKI_54	2.515
CORE_L2MPKI_55	2.520
CORE_L2MPKI_56	2.507
CORE_L2MPKI_57	2.531
CORE_L2MPKI_58	2.737
CORE_L2MPKI_59	2.567
Avg_MPKI_Stream1= 6.626
Avg_MPKI_Stream2= 2.596
Avg_MPKI_Stream3= 2.588
MISSES-CORES
CORE_MISSES_0	3844
CORE_MISSES_1	3530
CORE_MISSES_2	3531
CORE_MISSES_3	3761
CORE_MISSES_4	3598
CORE_MISSES_5	3970
CORE_MISSES_6	3621
CORE_MISSES_7	3674
CORE_MISSES_8	3574
CORE_MISSES_9	3396
CORE_MISSES_10	3617
CORE_MISSES_11	3959
CORE_MISSES_12	3820
CORE_MISSES_13	3669
CORE_MISSES_14	4312
CORE_MISSES_15	4503
CORE_MISSES_16	3509
CORE_MISSES_17	3362
CORE_MISSES_18	3803
CORE_MISSES_19	3526
CORE_MISSES_20	4565
CORE_MISSES_21	3874
CORE_MISSES_22	3555
CORE_MISSES_23	4176
CORE_MISSES_24	3818
CORE_MISSES_25	3838
CORE_MISSES_26	3617
CORE_MISSES_27	4143
CORE_MISSES_28	3601
CORE_MISSES_29	4566
CORE_MISSES_30	3950
CORE_MISSES_31	3785
CORE_MISSES_32	3403
CORE_MISSES_33	3776
CORE_MISSES_34	4268
CORE_MISSES_35	3827
CORE_MISSES_36	3389
CORE_MISSES_37	3802
CORE_MISSES_38	3635
CORE_MISSES_39	3637
CORE_MISSES_40	3760
CORE_MISSES_41	3167
CORE_MISSES_42	3604
CORE_MISSES_43	4173
CORE_MISSES_44	3392
CORE_MISSES_45	3177
CORE_MISSES_46	3481
CORE_MISSES_47	3475
CORE_MISSES_48	3769
CORE_MISSES_49	3612
CORE_MISSES_50	3104
CORE_MISSES_51	4039
CORE_MISSES_52	3814
CORE_MISSES_53	3777
CORE_MISSES_54	3391
CORE_MISSES_55	4037
CORE_MISSES_56	3874
CORE_MISSES_57	3966
CORE_MISSES_58	3725
CORE_MISSES_59	3777
L2_MISSES = 224918
L2_total_cache_accesses = 462500
L2_total_cache_misses = 224918
L2_total_cache_miss_rate = 0.4863
L2_total_cache_pending_hits = 6006
L2_total_cache_reservation_fails = 100748
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17855
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 183601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 76565
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2301
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1176
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 180704
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3628
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 22388
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 12166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1895
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9439
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 612
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1402
L2_cache_data_port_util = 0.280
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2103111
icnt_total_pkts_simt_to_mem=529866
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      13.1968
gpu_ipc_2 =     115.5713
gpu_ipc_3 =     162.9152
gpu_tot_sim_cycle_stream_1 = 261056
gpu_tot_sim_cycle_stream_2 = 261056
gpu_tot_sim_cycle_stream_3 = 261054
gpu_sim_insn_1 = 3445112
gpu_sim_insn_2 = 30170592
gpu_sim_insn_3 = 42529664
gpu_sim_cycle = 261057
gpu_sim_insn = 76145368
gpu_ipc =     291.6810
gpu_tot_sim_cycle = 261057
gpu_tot_sim_insn = 76145368
gpu_tot_ipc =     291.6810
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1287419
gpu_stall_icnt2sh    = 2162782
gpu_total_sim_rate=162011

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1377257
	L1I_total_cache_misses = 5867
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14191
L1D_cache:
	L1D_cache_core[0]: Access = 12536, Miss = 8473, Miss_rate = 0.676, Pending_hits = 994, Reservation_fails = 180591
	L1D_cache_core[1]: Access = 11516, Miss = 7928, Miss_rate = 0.688, Pending_hits = 951, Reservation_fails = 171308
	L1D_cache_core[2]: Access = 11495, Miss = 7887, Miss_rate = 0.686, Pending_hits = 1028, Reservation_fails = 165771
	L1D_cache_core[3]: Access = 11955, Miss = 8233, Miss_rate = 0.689, Pending_hits = 978, Reservation_fails = 165109
	L1D_cache_core[4]: Access = 11555, Miss = 8108, Miss_rate = 0.702, Pending_hits = 1043, Reservation_fails = 167475
	L1D_cache_core[5]: Access = 12845, Miss = 8900, Miss_rate = 0.693, Pending_hits = 1097, Reservation_fails = 171652
	L1D_cache_core[6]: Access = 12081, Miss = 8176, Miss_rate = 0.677, Pending_hits = 977, Reservation_fails = 176454
	L1D_cache_core[7]: Access = 12084, Miss = 8306, Miss_rate = 0.687, Pending_hits = 1017, Reservation_fails = 174194
	L1D_cache_core[8]: Access = 11401, Miss = 8039, Miss_rate = 0.705, Pending_hits = 1085, Reservation_fails = 190041
	L1D_cache_core[9]: Access = 10812, Miss = 7528, Miss_rate = 0.696, Pending_hits = 921, Reservation_fails = 166976
	L1D_cache_core[10]: Access = 3189, Miss = 3189, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5239
	L1D_cache_core[11]: Access = 3644, Miss = 3644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2805
	L1D_cache_core[12]: Access = 3574, Miss = 3574, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4613
	L1D_cache_core[13]: Access = 3190, Miss = 3190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3753
	L1D_cache_core[14]: Access = 4003, Miss = 4003, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1787
	L1D_cache_core[15]: Access = 4122, Miss = 4122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[16]: Access = 2942, Miss = 2942, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5284
	L1D_cache_core[17]: Access = 3016, Miss = 3016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5524
	L1D_cache_core[18]: Access = 3615, Miss = 3615, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4540
	L1D_cache_core[19]: Access = 2904, Miss = 2904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7362
	L1D_cache_core[20]: Access = 4122, Miss = 4122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2998
	L1D_cache_core[21]: Access = 3665, Miss = 3665, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2315
	L1D_cache_core[22]: Access = 2872, Miss = 2872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7470
	L1D_cache_core[23]: Access = 3890, Miss = 3890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2889
	L1D_cache_core[24]: Access = 3643, Miss = 3643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2095
	L1D_cache_core[25]: Access = 3597, Miss = 3597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4458
	L1D_cache_core[26]: Access = 3378, Miss = 3378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2582
	L1D_cache_core[27]: Access = 3896, Miss = 3896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1099
	L1D_cache_core[28]: Access = 3379, Miss = 3379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4059
	L1D_cache_core[29]: Access = 4248, Miss = 4248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[30]: Access = 3457, Miss = 3457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4538
	L1D_cache_core[31]: Access = 3437, Miss = 3437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3456
	L1D_cache_core[32]: Access = 3053, Miss = 3053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5458
	L1D_cache_core[33]: Access = 3310, Miss = 3310, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5229
	L1D_cache_core[34]: Access = 3702, Miss = 3702, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1927
	L1D_cache_core[35]: Access = 3433, Miss = 3433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4069
	L1D_cache_core[36]: Access = 3063, Miss = 3063, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5587
	L1D_cache_core[37]: Access = 3509, Miss = 3509, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2528
	L1D_cache_core[38]: Access = 3173, Miss = 3173, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6049
	L1D_cache_core[39]: Access = 3064, Miss = 3064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6695
	L1D_cache_core[40]: Access = 3364, Miss = 3364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1840
	L1D_cache_core[41]: Access = 2705, Miss = 2705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6007
	L1D_cache_core[42]: Access = 3200, Miss = 3200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3653
	L1D_cache_core[43]: Access = 3698, Miss = 3698, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1463
	L1D_cache_core[44]: Access = 3125, Miss = 3125, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6837
	L1D_cache_core[45]: Access = 2916, Miss = 2916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5893
	L1D_cache_core[46]: Access = 3172, Miss = 3172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5430
	L1D_cache_core[47]: Access = 3253, Miss = 3253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3174
	L1D_cache_core[48]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3613
	L1D_cache_core[49]: Access = 3244, Miss = 3244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5054
	L1D_cache_core[50]: Access = 2509, Miss = 2509, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8116
	L1D_cache_core[51]: Access = 3736, Miss = 3736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2003
	L1D_cache_core[52]: Access = 3574, Miss = 3574, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2110
	L1D_cache_core[53]: Access = 3488, Miss = 3488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3024
	L1D_cache_core[54]: Access = 3148, Miss = 3148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6266
	L1D_cache_core[55]: Access = 3741, Miss = 3741, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3052
	L1D_cache_core[56]: Access = 3595, Miss = 3595, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3128
	L1D_cache_core[57]: Access = 3656, Miss = 3656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2693
	L1D_cache_core[58]: Access = 3158, Miss = 3158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4548
	L1D_cache_core[59]: Access = 3429, Miss = 3429, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3065
	L1D_total_cache_accesses = 288409
	L1D_total_cache_misses = 251707
	L1D_total_cache_miss_rate = 0.8727
	L1D_total_cache_pending_hits = 10091
	L1D_total_cache_reservation_fails = 1927075
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 140617
	L1C_total_cache_misses = 4449
	L1C_total_cache_miss_rate = 0.0316
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 41094
L1T_cache:
	L1T_total_cache_accesses = 562362
	L1T_total_cache_misses = 206841
	L1T_total_cache_miss_rate = 0.3678
	L1T_total_cache_pending_hits = 355521
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 202008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1244229
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136168
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 4449
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 41094
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 355521
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 206841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 682846
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1371390
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5867
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14191
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1897, 692, 705, 705, 1085, 1124, 1111, 1122, 1109, 568, 703, 972, 677, 627, 692, 910, 664, 798, 2051, 330, 1057, 725, 679, 725, 1150, 689, 614, 699, 688, 241, 608, 673, 1055, 632, 566, 208, 983, 235, 449, 239, 855, 235, 406, 654, 387, 221, 384, 1098, 
gpgpu_n_tot_thrd_icount = 83875456
gpgpu_n_tot_w_icount = 2621108
gpgpu_n_stall_shd_mem = 4606900
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 201948
gpgpu_n_mem_write_global = 50833
gpgpu_n_mem_texture = 206828
gpgpu_n_mem_const = 2649
gpgpu_n_load_insn  = 5441153
gpgpu_n_store_insn = 196783
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 2491680
gpgpu_n_const_mem_insn = 2652896
gpgpu_n_param_mem_insn = 1226111
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 41094
gpgpu_stall_shd_mem[c_mem][bk_conf] = 41094
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1982627
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5842472	W0_Idle:1252007	W0_Scoreboard:21610653	W1:106490	W2:35091	W3:26555	W4:23338	W5:19181	W6:10034	W7:5702	W8:1862	W9:674	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2392781
Warp Occupancy Distribution:
Stall:3926232	W0_Idle:801884	W0_Scoreboard:4928065	W1:106490	W2:35091	W3:26555	W4:23338	W5:19181	W6:10034	W7:5702	W8:1862	W9:674	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:557172
Warp Occupancy Distribution:
Stall:935078	W0_Idle:179643	W0_Scoreboard:8386053	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:941506
warp_utilization0: 0.083689
warp_utilization1: 0.075280
warp_utilization2: 0.090163
traffic_breakdown_coretomem[CONST_ACC_R] = 21192 {8:2649,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1615584 {8:201948,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2547720 {40:44544,72:1396,136:4893,}
traffic_breakdown_coretomem[INST_ACC_R] = 5600 {8:700,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1654624 {8:206828,}
traffic_breakdown_memtocore[CONST_ACC_R] = 190224 {72:2642,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27407400 {136:201525,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 405720 {8:50715,}
traffic_breakdown_memtocore[INST_ACC_R] = 95200 {136:700,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 28106984 {136:206669,}
maxmrqlatency = 1042 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 606 
averagemflatency_1 = 687 
averagemflatency_2= 556 
averagemflatency_3 = 571 
averagemrqlatency_1 = 59 
averagemrqlatency_2 = 37 
averagemrqlatency_3 = 38 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 261056 
mrq_lat_table:109980 	4496 	5530 	11668 	31756 	35161 	32139 	19421 	5356 	368 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1840 	6090 	13075 	32953 	146779 	213086 	46621 	1073 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	65130 	16978 	23573 	46296 	78318 	116703 	101929 	13284 	429 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21149 	352456 	36820 	409 	2 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	31821 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	72 	447 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8        24        12        12        23        16        17        21        12        13        13        10        14        18        15 
dram[1]:         7         9        12        19        12        19        20        19        13        11        10        16        17        13        19        19 
dram[2]:        15        12        13        14        14        13        19        19        12        11        12        11        15        14        15        15 
dram[3]:         7         8        13        26        19        20        19        20        11        13        19        11        12        16        15        15 
dram[4]:         9        10        14        14        23        19        19        14        12        16        15        17        10        15        12        19 
dram[5]:         7         8        13        10        22        23        17        19        15        11        13        12        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3096      4277      4347      2346      4185      5817      3002      5250      3046      3383      5937      3466 
dram[1]:      4339      5369      2294      3018      2663      3069      2600      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2581      2735      3064      3332      2901      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      2539      2398      3033      4069      3197      2540      3861      3749      2516      4597      3217      3802      5127      3601 
dram[4]:      5100      5715      2613      2541      2775      4370      2730      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      2775      2506      3969      2597      3925      3753      4912      4996      2718      3290      3650      3460      5205 
average row accesses per activate:
dram[0]:  1.240071  1.278928  1.309550  1.310475  1.483013  1.478692  1.400085  1.425835  1.478107  1.510679  1.509937  1.500688  1.285219  1.280117  1.249853  1.260843 
dram[1]:  1.274438  1.269581  1.322490  1.333524  1.449331  1.436996  1.415809  1.424488  1.462366  1.483078  1.453755  1.476433  1.259238  1.267310  1.244510  1.255435 
dram[2]:  1.292905  1.241583  1.326404  1.301804  1.463474  1.444662  1.450539  1.441715  1.475103  1.506267  1.473636  1.469276  1.281633  1.283274  1.267241  1.254739 
dram[3]:  1.276489  1.252331  1.299506  1.332402  1.459697  1.451302  1.396640  1.429598  1.488846  1.519258  1.459523  1.480114  1.256264  1.249717  1.247642  1.268414 
dram[4]:  1.264603  1.267016  1.300813  1.314286  1.497804  1.479602  1.443860  1.468290  1.496665  1.472518  1.483059  1.510546  1.252208  1.252014  1.272033  1.255556 
dram[5]:  1.262899  1.254695  1.288840  1.322259  1.442365  1.431763  1.384332  1.427438  1.474940  1.498839  1.461121  1.469113  1.260795  1.243274  1.243582  1.264453 
average row locality = 255876/185473 = 1.379586
average row locality_1 = 101613/65192 = 1.558673
average row locality_2 = 80241/62876 = 1.276178
average row locality_3 = 74022/57405 = 1.289470
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2015      2017      2146      2178      2371      2347      2871      2800      2760      2607      2730      2680      2164      2127      2131      2093 
dram[1]:      2021      2009      2097      2100      2375      2262      2593      2579      2530      2597      2587      2620      2187      2178      2097      2080 
dram[2]:      2053      2016      2111      2147      2379      2346      2708      2822      2662      2770      2626      2648      2141      2139      2059      2118 
dram[3]:      1957      2061      2131      2136      2342      2383      2584      2561      2484      2643      2527      2542      2158      2179      2117      2032 
dram[4]:      2086      2087      2167      2100      2394      2480      2881      2776      2799      2747      2661      2577      2211      2139      2165      2034 
dram[5]:      1975      2048      2121      2150      2325      2346      2598      2620      2531      2614      2636      2590      2133      2138      2083      2056 
total reads: 224799
bank skew: 2881/1957 = 1.47
chip skew: 38304/36837 = 1.04
number of total write accesses:
dram[0]:        77        83       240       249       641       637       408       401       582       576       613       590        62        62         0         0 
dram[1]:        78        82       261       235       657       589       434       412       598       608       588       575        62        55         0         0 
dram[2]:        79        86       250       235       646       604       386       407       568       596       560       580        57        40         0         0 
dram[3]:        79        88       238       249       646       627       415       424       586       631       592       584        48        33         0         0 
dram[4]:        79        91       233       246       675       639       411       419       569       578       578       574        58        37         0         0 
dram[5]:        81        90       235       240       603       602       406       440       559       614       596       573        57        34         0         0 
total reads: 31106
min_bank_accesses = 0!
chip skew: 5240/5094 = 1.03
average mf latency per bank:
dram[0]:        899       780       743       709      1063      1036      1410      1231      1370      1260      1432      1338      1556      1474      1137      1054
dram[1]:        643       649       597       643       852       935      1061      1130      1086      1188      1224      1263      1221      1334       791       864
dram[2]:        795       898       683       769      1015      1141      1224      1382      1205      1354      1369      1433      1396      2254      1017      1198
dram[3]:        629       635       614       629       891       907       989      1034      1109      1138      1210      1289      1304      1302       856       795
dram[4]:        902       791       770       697      1107      1074      1296      1300      1374      1303      1513      1387      1607      1455      1139      1054
dram[5]:        597       674       598       652       903       941       987      1104      1113      1193      1242      1323      1328      1412       822       839
maximum mf latency per bank:
dram[0]:       2702      3417      6529      4844      3078      3440      4195      4562      2417      2530      6004      4000      4056      3999      3022      4168
dram[1]:       3464      3658      3368      4536      3833      4850      3413      2648      3275      3386      3451      4642      3483      3574      3892      3592
dram[2]:       3443      2488      4097      5037      3886      2812      2934      3235      3617      3915      3755      5073      2946      4708      3815      2191
dram[3]:       2643      3994      3658      3864      3163      3352      3946      2521      3244      3167      4258      3320      2184      4775      2739      3114
dram[4]:       3053      2942      5116      3322      4522      4485      2564      3625      4202      3729      4988      3628      3660      2923      2779      2913
dram[5]:       3730      2305      5196      4422      4061      3157      3452      2882      2962      4715      4205      3479      4320      4469      4911      3779
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344594 n_nop=198579 n_act=31207 n_pre=31192 n_req=41487 n_req_1=9066 n_req_2=13490 n_req_3=18931 n_rd=76072 n_write=7544 bw_util=0.4647 bw_util_1=0.09127 bw_util_2=0.1552 bw_util_3=0.2183 blp=6.024798 blp_1= 2.155002 blp_2= 2.346437 blp_3= 2.839496
 n_activity=322792 dram_eff=0.4961 dram_eff_1=0.09743 dram_eff_2=0.1657 dram_eff_3=0.233
bk0: 4030a 262236i bk1: 4034a 265625i bk2: 4292a 245400i bk3: 4354a 241982i bk4: 4742a 197019i bk5: 4694a 201424i bk6: 5742a 199630i bk7: 5600a 201949i bk8: 5520a 201235i bk9: 5214a 204708i bk10: 5460a 196254i bk11: 5360a 199794i bk12: 4328a 252369i bk13: 4254a 253714i bk14: 4262a 257755i bk15: 4186a 258035i 
bw_dist = 0.091	0.155	0.218	0.472	0.063
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.69616
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344594 n_nop=201907 n_act=30674 n_pre=30659 n_req=40370 n_req_1=7908 n_req_2=13460 n_req_3=19002 n_rd=73805 n_write=7549 bw_util=0.4516 bw_util_1=0.07777 bw_util_2=0.1549 bw_util_3=0.2189 blp=5.652286 blp_1= 1.997367 blp_2= 2.284278 blp_3= 2.781912
 n_activity=325943 dram_eff=0.4774 dram_eff_1=0.08222 dram_eff_2=0.1638 dram_eff_3=0.2314
bk0: 4042a 265010i bk1: 4018a 266256i bk2: 4194a 249023i bk3: 4200a 248107i bk4: 4750a 205608i bk5: 4524a 211693i bk6: 5186a 212460i bk7: 5155a 212222i bk8: 5060a 212929i bk9: 5185a 209093i bk10: 5172a 210027i bk11: 5240a 205862i bk12: 4374a 255760i bk13: 4354a 254668i bk14: 4194a 261331i bk15: 4157a 262769i 
bw_dist = 0.078	0.155	0.219	0.494	0.054
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.1175
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344594 n_nop=199892 n_act=30935 n_pre=30924 n_req=41098 n_req_1=8635 n_req_2=13406 n_req_3=19057 n_rd=75468 n_write=7375 bw_util=0.4606 bw_util_1=0.08684 bw_util_2=0.1543 bw_util_3=0.2195 blp=5.869636 blp_1= 2.038852 blp_2= 2.310882 blp_3= 2.813836
 n_activity=323879 dram_eff=0.4901 dram_eff_1=0.09239 dram_eff_2=0.1642 dram_eff_3=0.2335
bk0: 4104a 264536i bk1: 4032a 261490i bk2: 4222a 246727i bk3: 4292a 245357i bk4: 4756a 202085i bk5: 4692a 200559i bk6: 5416a 213736i bk7: 5641a 204412i bk8: 5321a 207450i bk9: 5538a 200190i bk10: 5252a 203534i bk11: 5296a 199075i bk12: 4280a 256873i bk13: 4276a 256972i bk14: 4116a 262637i bk15: 4234a 258687i 
bw_dist = 0.087	0.154	0.219	0.479	0.060
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.36057
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344594 n_nop=202267 n_act=30564 n_pre=30551 n_req=40319 n_req_1=7942 n_req_2=13414 n_req_3=18963 n_rd=73654 n_write=7558 bw_util=0.4509 bw_util_1=0.07805 bw_util_2=0.1544 bw_util_3=0.2185 blp=5.624259 blp_1= 1.972574 blp_2= 2.250990 blp_3= 2.778439
 n_activity=326157 dram_eff=0.4764 dram_eff_1=0.08246 dram_eff_2=0.1632 dram_eff_3=0.2308
bk0: 3912a 267977i bk1: 4122a 262402i bk2: 4262a 248578i bk3: 4272a 248268i bk4: 4684a 209974i bk5: 4766a 206891i bk6: 5158a 215449i bk7: 5122a 213811i bk8: 4968a 214459i bk9: 5286a 206962i bk10: 5054a 208153i bk11: 5084a 208824i bk12: 4314a 257369i bk13: 4356a 256630i bk14: 4230a 262007i bk15: 4064a 265087i 
bw_dist = 0.078	0.154	0.218	0.496	0.054
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.00069
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344594 n_nop=197913 n_act=31321 n_pre=31305 n_req=41790 n_req_1=9333 n_req_2=13477 n_req_3=18980 n_rd=76598 n_write=7457 bw_util=0.4681 bw_util_1=0.09422 bw_util_2=0.1551 bw_util_3=0.2188 blp=6.096549 blp_1= 2.130429 blp_2= 2.341650 blp_3= 2.860433
 n_activity=321988 dram_eff=0.501 dram_eff_1=0.1008 dram_eff_2=0.166 dram_eff_3=0.2342
bk0: 4172a 258293i bk1: 4174a 258847i bk2: 4332a 243218i bk3: 4200a 244457i bk4: 4788a 194831i bk5: 4960a 195102i bk6: 5762a 200518i bk7: 5552a 204091i bk8: 5594a 199081i bk9: 5490a 200421i bk10: 5322a 200111i bk11: 5154a 203651i bk12: 4422a 250282i bk13: 4278a 255067i bk14: 4330a 256589i bk15: 4068a 260722i 
bw_dist = 0.094	0.155	0.219	0.466	0.066
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.87993
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=344594 n_nop=201737 n_act=30764 n_pre=30749 n_req=40362 n_req_1=7912 n_req_2=13447 n_req_3=19003 n_rd=73912 n_write=7432 bw_util=0.452 bw_util_1=0.0782 bw_util_2=0.1549 bw_util_3=0.219 blp=5.615478 blp_1= 1.984327 blp_2= 2.261616 blp_3= 2.748349
 n_activity=326443 dram_eff=0.4772 dram_eff_1=0.08255 dram_eff_2=0.1635 dram_eff_3=0.2311
bk0: 3950a 267669i bk1: 4096a 262444i bk2: 4242a 247373i bk3: 4296a 245873i bk4: 4650a 210739i bk5: 4692a 207203i bk6: 5196a 214794i bk7: 5236a 212599i bk8: 5060a 214965i bk9: 5224a 209275i bk10: 5272a 206865i bk11: 5180a 207524i bk12: 4266a 257580i bk13: 4276a 257521i bk14: 4164a 263088i bk15: 4112a 263053i 
bw_dist = 0.078	0.155	0.219	0.495	0.053
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.03683

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39427, Miss = 19198, Miss_rate = 0.487, Pending_hits = 570, Reservation_fails = 15559
L2_cache_bank[1]: Access = 38606, Miss = 18861, Miss_rate = 0.489, Pending_hits = 502, Reservation_fails = 11182
L2_cache_bank[2]: Access = 37725, Miss = 18499, Miss_rate = 0.490, Pending_hits = 509, Reservation_fails = 3241
L2_cache_bank[3]: Access = 37930, Miss = 18436, Miss_rate = 0.486, Pending_hits = 435, Reservation_fails = 4217
L2_cache_bank[4]: Access = 38692, Miss = 18747, Miss_rate = 0.485, Pending_hits = 484, Reservation_fails = 10970
L2_cache_bank[5]: Access = 40461, Miss = 19014, Miss_rate = 0.470, Pending_hits = 496, Reservation_fails = 14207
L2_cache_bank[6]: Access = 37416, Miss = 18308, Miss_rate = 0.489, Pending_hits = 493, Reservation_fails = 2634
L2_cache_bank[7]: Access = 38071, Miss = 18557, Miss_rate = 0.487, Pending_hits = 497, Reservation_fails = 3777
L2_cache_bank[8]: Access = 39401, Miss = 19372, Miss_rate = 0.492, Pending_hits = 462, Reservation_fails = 16406
L2_cache_bank[9]: Access = 39028, Miss = 18942, Miss_rate = 0.485, Pending_hits = 544, Reservation_fails = 12107
L2_cache_bank[10]: Access = 37451, Miss = 18414, Miss_rate = 0.492, Pending_hits = 487, Reservation_fails = 3124
L2_cache_bank[11]: Access = 38292, Miss = 18570, Miss_rate = 0.485, Pending_hits = 527, Reservation_fails = 3324
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 39427, Miss = 19198 (0.487), PendingHit = 570 (0.0145)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38606, Miss = 18861 (0.489), PendingHit = 502 (0.013)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37725, Miss = 18499 (0.49), PendingHit = 509 (0.0135)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37930, Miss = 18436 (0.486), PendingHit = 435 (0.0115)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38692, Miss = 18747 (0.485), PendingHit = 484 (0.0125)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40461, Miss = 19014 (0.47), PendingHit = 496 (0.0123)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37416, Miss = 18308 (0.489), PendingHit = 493 (0.0132)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38071, Miss = 18557 (0.487), PendingHit = 497 (0.0131)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 39401, Miss = 19372 (0.492), PendingHit = 462 (0.0117)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 39028, Miss = 18942 (0.485), PendingHit = 544 (0.0139)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37451, Miss = 18414 (0.492), PendingHit = 487 (0.013)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 38292, Miss = 18570 (0.485), PendingHit = 527 (0.0138)
L2 Cache Total Miss Rate = 0.486
Stream 1: L2 Cache Miss Rate = 0.468
Stream 2: L2 Cache Miss Rate = 0.511
Stream 3: L2 Cache Miss Rate = 0.474
Stream 1: Accesses  = 159192
Stream 1: Misses  = 74579
Stream 2: Accesses  = 151153
Stream 2: Misses  = 77225
Stream 3: Accesses  = 311347
Stream 3: Misses  = 147693
Stream 1+2: Accesses  = 310345
Stream 1+2: Misses  = 151804
Stream 1+2+3: Accesses  = 621692
Stream 1+2+3: Misses  = 299497
Total Accesses  = 462500
MPKI-CORES
CORE_L2MPKI_0	11.443
CORE_L2MPKI_1	10.897
CORE_L2MPKI_2	9.539
CORE_L2MPKI_3	11.038
CORE_L2MPKI_4	9.581
CORE_L2MPKI_5	10.679
CORE_L2MPKI_6	11.111
CORE_L2MPKI_7	11.534
CORE_L2MPKI_8	10.459
CORE_L2MPKI_9	9.961
CORE_L2MPKI_10	2.643
CORE_L2MPKI_11	2.539
CORE_L2MPKI_12	2.515
CORE_L2MPKI_13	2.708
CORE_L2MPKI_14	2.532
CORE_L2MPKI_15	2.572
CORE_L2MPKI_16	2.780
CORE_L2MPKI_17	2.639
CORE_L2MPKI_18	2.476
CORE_L2MPKI_19	2.866
CORE_L2MPKI_20	2.637
CORE_L2MPKI_21	2.478
CORE_L2MPKI_22	2.929
CORE_L2MPKI_23	2.517
CORE_L2MPKI_24	2.448
CORE_L2MPKI_25	2.510
CORE_L2MPKI_26	2.512
CORE_L2MPKI_27	2.488
CORE_L2MPKI_28	2.494
CORE_L2MPKI_29	2.525
CORE_L2MPKI_30	2.674
CORE_L2MPKI_31	2.586
CORE_L2MPKI_32	2.590
CORE_L2MPKI_33	2.674
CORE_L2MPKI_34	2.692
CORE_L2MPKI_35	2.590
CORE_L2MPKI_36	2.604
CORE_L2MPKI_37	2.544
CORE_L2MPKI_38	2.660
CORE_L2MPKI_39	2.771
CORE_L2MPKI_40	2.596
CORE_L2MPKI_41	2.737
CORE_L2MPKI_42	2.614
CORE_L2MPKI_43	2.634
CORE_L2MPKI_44	2.516
CORE_L2MPKI_45	2.537
CORE_L2MPKI_46	2.566
CORE_L2MPKI_47	2.502
CORE_L2MPKI_48	2.652
CORE_L2MPKI_49	2.595
CORE_L2MPKI_50	2.902
CORE_L2MPKI_51	2.521
CORE_L2MPKI_52	2.481
CORE_L2MPKI_53	2.527
CORE_L2MPKI_54	2.515
CORE_L2MPKI_55	2.520
CORE_L2MPKI_56	2.507
CORE_L2MPKI_57	2.531
CORE_L2MPKI_58	2.737
CORE_L2MPKI_59	2.567
Avg_MPKI_Stream1= 6.626
Avg_MPKI_Stream2= 2.596
Avg_MPKI_Stream3= 2.588
MISSES-CORES
CORE_MISSES_0	3844
CORE_MISSES_1	3530
CORE_MISSES_2	3531
CORE_MISSES_3	3761
CORE_MISSES_4	3598
CORE_MISSES_5	3970
CORE_MISSES_6	3621
CORE_MISSES_7	3674
CORE_MISSES_8	3574
CORE_MISSES_9	3396
CORE_MISSES_10	3617
CORE_MISSES_11	3959
CORE_MISSES_12	3820
CORE_MISSES_13	3669
CORE_MISSES_14	4312
CORE_MISSES_15	4503
CORE_MISSES_16	3509
CORE_MISSES_17	3362
CORE_MISSES_18	3803
CORE_MISSES_19	3526
CORE_MISSES_20	4565
CORE_MISSES_21	3874
CORE_MISSES_22	3555
CORE_MISSES_23	4176
CORE_MISSES_24	3818
CORE_MISSES_25	3838
CORE_MISSES_26	3617
CORE_MISSES_27	4143
CORE_MISSES_28	3601
CORE_MISSES_29	4566
CORE_MISSES_30	3950
CORE_MISSES_31	3785
CORE_MISSES_32	3403
CORE_MISSES_33	3776
CORE_MISSES_34	4268
CORE_MISSES_35	3827
CORE_MISSES_36	3389
CORE_MISSES_37	3802
CORE_MISSES_38	3635
CORE_MISSES_39	3637
CORE_MISSES_40	3760
CORE_MISSES_41	3167
CORE_MISSES_42	3604
CORE_MISSES_43	4173
CORE_MISSES_44	3392
CORE_MISSES_45	3177
CORE_MISSES_46	3481
CORE_MISSES_47	3475
CORE_MISSES_48	3769
CORE_MISSES_49	3612
CORE_MISSES_50	3104
CORE_MISSES_51	4039
CORE_MISSES_52	3814
CORE_MISSES_53	3777
CORE_MISSES_54	3391
CORE_MISSES_55	4037
CORE_MISSES_56	3874
CORE_MISSES_57	3966
CORE_MISSES_58	3725
CORE_MISSES_59	3777
L2_MISSES = 224918
L2_total_cache_accesses = 462500
L2_total_cache_misses = 224918
L2_total_cache_miss_rate = 0.4863
L2_total_cache_pending_hits = 6006
L2_total_cache_reservation_fails = 100748
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17855
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 183601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 76565
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2301
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1176
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 180704
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3628
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 22388
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 12166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1895
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9439
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 612
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1402
L2_cache_data_port_util = 0.280
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2103111
icnt_total_pkts_simt_to_mem=529866
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       8.4073
gpu_ipc_2 =     115.4367
gpu_ipc_3 =     169.2563
gpu_tot_sim_cycle_stream_1 = 522721
gpu_tot_sim_cycle_stream_2 = 522721
gpu_tot_sim_cycle_stream_3 = 522717
gpu_sim_insn_1 = 4394653
gpu_sim_insn_2 = 60341184
gpu_sim_insn_3 = 88473120
gpu_sim_cycle = 522722
gpu_sim_insn = 153208957
gpu_ipc =     293.0984
gpu_tot_sim_cycle = 522722
gpu_tot_sim_insn = 153208957
gpu_tot_ipc =     293.0984
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2632141
gpu_stall_icnt2sh    = 4328242
gpu_total_sim_rate=170043

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2760291
	L1I_total_cache_misses = 7797
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 17456
L1D_cache:
	L1D_cache_core[0]: Access = 27887, Miss = 20370, Miss_rate = 0.730, Pending_hits = 1970, Reservation_fails = 424296
	L1D_cache_core[1]: Access = 26984, Miss = 19650, Miss_rate = 0.728, Pending_hits = 2003, Reservation_fails = 413925
	L1D_cache_core[2]: Access = 27001, Miss = 19719, Miss_rate = 0.730, Pending_hits = 2051, Reservation_fails = 406642
	L1D_cache_core[3]: Access = 27318, Miss = 19790, Miss_rate = 0.724, Pending_hits = 2041, Reservation_fails = 408258
	L1D_cache_core[4]: Access = 26258, Miss = 19406, Miss_rate = 0.739, Pending_hits = 1983, Reservation_fails = 410410
	L1D_cache_core[5]: Access = 27781, Miss = 20596, Miss_rate = 0.741, Pending_hits = 2044, Reservation_fails = 416418
	L1D_cache_core[6]: Access = 27754, Miss = 20189, Miss_rate = 0.727, Pending_hits = 2001, Reservation_fails = 419504
	L1D_cache_core[7]: Access = 27661, Miss = 20169, Miss_rate = 0.729, Pending_hits = 2030, Reservation_fails = 417321
	L1D_cache_core[8]: Access = 25869, Miss = 19266, Miss_rate = 0.745, Pending_hits = 1997, Reservation_fails = 434906
	L1D_cache_core[9]: Access = 25569, Miss = 18984, Miss_rate = 0.742, Pending_hits = 1914, Reservation_fails = 410540
	L1D_cache_core[10]: Access = 6304, Miss = 6304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9238
	L1D_cache_core[11]: Access = 7185, Miss = 7185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6263
	L1D_cache_core[12]: Access = 7461, Miss = 7461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5359
	L1D_cache_core[13]: Access = 6733, Miss = 6733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8155
	L1D_cache_core[14]: Access = 7460, Miss = 7460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5209
	L1D_cache_core[15]: Access = 7676, Miss = 7676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2545
	L1D_cache_core[16]: Access = 5790, Miss = 5790, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11369
	L1D_cache_core[17]: Access = 6442, Miss = 6442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8839
	L1D_cache_core[18]: Access = 7629, Miss = 7629, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7577
	L1D_cache_core[19]: Access = 6414, Miss = 6414, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9805
	L1D_cache_core[20]: Access = 7745, Miss = 7745, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5431
	L1D_cache_core[21]: Access = 7014, Miss = 7014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7628
	L1D_cache_core[22]: Access = 6376, Miss = 6376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9942
	L1D_cache_core[23]: Access = 7561, Miss = 7561, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5163
	L1D_cache_core[24]: Access = 7228, Miss = 7228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5389
	L1D_cache_core[25]: Access = 6529, Miss = 6529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10667
	L1D_cache_core[26]: Access = 7422, Miss = 7422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2582
	L1D_cache_core[27]: Access = 7922, Miss = 7922, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1117
	L1D_cache_core[28]: Access = 6998, Miss = 6998, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7156
	L1D_cache_core[29]: Access = 7889, Miss = 7889, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2091
	L1D_cache_core[30]: Access = 6893, Miss = 6893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9022
	L1D_cache_core[31]: Access = 6796, Miss = 6796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7580
	L1D_cache_core[32]: Access = 7144, Miss = 7144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5920
	L1D_cache_core[33]: Access = 7103, Miss = 7103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7740
	L1D_cache_core[34]: Access = 7125, Miss = 7125, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6382
	L1D_cache_core[35]: Access = 7137, Miss = 7137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6320
	L1D_cache_core[36]: Access = 7075, Miss = 7075, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5587
	L1D_cache_core[37]: Access = 6724, Miss = 6724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7115
	L1D_cache_core[38]: Access = 7143, Miss = 7143, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7528
	L1D_cache_core[39]: Access = 6200, Miss = 6200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10977
	L1D_cache_core[40]: Access = 6617, Miss = 6617, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6063
	L1D_cache_core[41]: Access = 6391, Miss = 6391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6972
	L1D_cache_core[42]: Access = 7165, Miss = 7165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4065
	L1D_cache_core[43]: Access = 6894, Miss = 6894, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7349
	L1D_cache_core[44]: Access = 6502, Miss = 6502, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10068
	L1D_cache_core[45]: Access = 6952, Miss = 6952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6265
	L1D_cache_core[46]: Access = 6507, Miss = 6507, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8823
	L1D_cache_core[47]: Access = 7017, Miss = 7017, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5261
	L1D_cache_core[48]: Access = 6522, Miss = 6522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6639
	L1D_cache_core[49]: Access = 6262, Miss = 6262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9029
	L1D_cache_core[50]: Access = 6555, Miss = 6555, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8600
	L1D_cache_core[51]: Access = 7045, Miss = 7045, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3543
	L1D_cache_core[52]: Access = 7187, Miss = 7187, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6386
	L1D_cache_core[53]: Access = 6899, Miss = 6899, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4966
	L1D_cache_core[54]: Access = 6917, Miss = 6917, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7535
	L1D_cache_core[55]: Access = 7305, Miss = 7305, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6506
	L1D_cache_core[56]: Access = 7712, Miss = 7712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3713
	L1D_cache_core[57]: Access = 7340, Miss = 7340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4063
	L1D_cache_core[58]: Access = 6925, Miss = 6925, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8539
	L1D_cache_core[59]: Access = 7369, Miss = 7369, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3931
	L1D_total_cache_accesses = 619283
	L1D_total_cache_misses = 547340
	L1D_total_cache_miss_rate = 0.8838
	L1D_total_cache_pending_hits = 20034
	L1D_total_cache_reservation_fails = 4496232
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 273279
	L1C_total_cache_misses = 6858
	L1C_total_cache_miss_rate = 0.0251
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 46525
L1T_cache:
	L1T_total_cache_accesses = 1069966
	L1T_total_cache_misses = 388806
	L1T_total_cache_miss_rate = 0.3634
	L1T_total_cache_pending_hits = 681160
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 432871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3043162
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 266421
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6858
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 46525
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 681160
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 388806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1453070
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2752494
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7797
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2329, 1165, 1178, 1178, 1558, 1571, 1532, 1580, 1582, 1113, 1150, 1578, 1150, 1074, 1165, 1513, 1137, 1446, 2524, 957, 1515, 1345, 1152, 1328, 1623, 1313, 629, 1315, 1107, 779, 1055, 1248, 1398, 1178, 962, 299, 1439, 736, 694, 729, 1337, 732, 961, 1151, 948, 716, 988, 1578, 
gpgpu_n_tot_thrd_icount = 168610848
gpgpu_n_tot_w_icount = 5269089
gpgpu_n_stall_shd_mem = 9221199
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 432841
gpgpu_n_mem_write_global = 116148
gpgpu_n_mem_texture = 388806
gpgpu_n_mem_const = 4342
gpgpu_n_load_insn  = 10956223
gpgpu_n_store_insn = 421055
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 5085056
gpgpu_n_const_mem_insn = 5415744
gpgpu_n_param_mem_insn = 2162139
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 46525
gpgpu_stall_shd_mem[c_mem][bk_conf] = 46525
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4646947
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11877016	W0_Idle:1766770	W0_Scoreboard:43813179	W1:139872	W2:89354	W3:82507	W4:65521	W5:47912	W6:22114	W7:12799	W8:3360	W9:1014	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4805222
Warp Occupancy Distribution:
Stall:8708297	W0_Idle:891330	W0_Scoreboard:9812271	W1:139872	W2:89354	W3:82507	W4:65521	W5:47912	W6:22114	W7:12799	W8:3360	W9:1014	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1032529
Warp Occupancy Distribution:
Stall:1617443	W0_Idle:370668	W0_Scoreboard:17008988	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1911781
warp_utilization0: 0.084010
warp_utilization1: 0.071596
warp_utilization2: 0.091434
traffic_breakdown_coretomem[CONST_ACC_R] = 34736 {8:4342,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3462728 {8:432841,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5775968 {40:102330,72:3070,136:10748,}
traffic_breakdown_coretomem[INST_ACC_R] = 8480 {8:1060,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3110448 {8:388806,}
traffic_breakdown_memtocore[CONST_ACC_R] = 312408 {72:4339,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58798512 {136:432342,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 928088 {8:116011,}
traffic_breakdown_memtocore[INST_ACC_R] = 144160 {136:1060,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 52869864 {136:388749,}
maxmrqlatency = 1239 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 607 
averagemflatency_1 = 692 
averagemflatency_2= 553 
averagemflatency_3 = 560 
averagemrqlatency_1 = 60 
averagemrqlatency_2 = 40 
averagemrqlatency_3 = 42 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 522721 
mrq_lat_table:225382 	9068 	11610 	24655 	66574 	76603 	72175 	45233 	13289 	1003 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3466 	11873 	26233 	65073 	293387 	447200 	92472 	1674 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	129367 	36060 	50260 	97971 	166242 	243147 	197207 	21983 	714 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42330 	711316 	71155 	627 	2 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65049 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	106 	936 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8        24        12        12        23        16        17        21        12        18        15        10        14        18        15 
dram[1]:         7         9        12        19        12        19        20        19        13        13        15        16        17        13        19        19 
dram[2]:        15        12        14        14        14        13        19        19        14        13        14        22        15        14        15        16 
dram[3]:         7         8        13        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:         9        10        14        14        23        19        19        15        12        16        15        17        10        15        12        19 
dram[5]:         7         9        13        10        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3096      4277      4347      3087      4185      5817      3002      5250      3046      3383      5937      3466 
dram[1]:      4339      5369      2294      3018      2663      3069      2600      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2581      2735      3064      3332      2901      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      2539      2398      3033      4069      3197      2540      3861      3749      2516      4597      3217      3802      5127      3601 
dram[4]:      5100      5715      2613      2541      2775      4370      2730      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      2775      2506      3969      2597      3925      3753      4912      4996      2718      3290      3650      3460      5205 
average row accesses per activate:
dram[0]:  1.244451  1.258970  1.291361  1.305210  1.452314  1.460787  1.397797  1.427567  1.498837  1.543389  1.533478  1.508638  1.261740  1.256463  1.229194  1.237329 
dram[1]:  1.263386  1.264068  1.290286  1.306205  1.456044  1.428104  1.415723  1.409706  1.499260  1.515612  1.496466  1.502227  1.251971  1.253309  1.230060  1.239547 
dram[2]:  1.261653  1.260615  1.307537  1.282823  1.465307  1.442989  1.419724  1.434222  1.515119  1.518718  1.508478  1.493794  1.268982  1.250193  1.240216  1.233010 
dram[3]:  1.252653  1.240772  1.288686  1.300402  1.470224  1.449426  1.404268  1.424094  1.518998  1.530831  1.499457  1.499893  1.248417  1.242590  1.225892  1.246277 
dram[4]:  1.249504  1.253569  1.290296  1.298701  1.480083  1.467888  1.422213  1.433727  1.516713  1.502306  1.490497  1.521403  1.260430  1.233129  1.241187  1.233144 
dram[5]:  1.255417  1.248355  1.284199  1.303930  1.445579  1.435102  1.384852  1.415711  1.493743  1.506247  1.507531  1.508537  1.249098  1.239728  1.226229  1.222343 
average row locality = 545595/396050 = 1.377591
average row locality_1 = 225161/144268 = 1.560713
average row locality_2 = 164637/129949 = 1.266935
average row locality_3 = 155797/121833 = 1.278775
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4119      4146      4144      4153      4836      4842      5891      5751      5709      5405      5702      5621      4770      4767      4680      4612 
dram[1]:      4168      4103      4071      4095      4877      4782      5776      5818      5663      5765      5671      5767      4783      4701      4532      4593 
dram[2]:      4212      4089      4093      4134      4852      4890      5670      5723      5570      5675      5632      5469      4750      4793      4594      4570 
dram[3]:      4047      4159      4093      4077      4921      5032      5855      5711      5639      5870      5585      5674      4792      4712      4638      4517 
dram[4]:      4211      4171      4236      4053      4930      5059      5882      5714      5673      5765      5595      5590      4853      4743      4681      4550 
dram[5]:      4143      4150      4156      4170      4833      4878      5811      5720      5674      5812      5850      5660      4702      4659      4589      4493 
total reads: 475357
bank skew: 5891/4047 = 1.46
chip skew: 79706/78716 = 1.01
number of total write accesses:
dram[0]:       198       205       430       457      1377      1436       961       950      1382      1390      1375      1278       147       142         2         2 
dram[1]:       197       210       445       431      1483      1326       977       951      1430      1423      1316      1316       141       128         2         2 
dram[2]:       200       216       452       429      1399      1388       910       953      1395      1387      1307      1272       147        69         2         2 
dram[3]:       202       211       429       451      1498      1402       989       968      1402      1435      1323      1311       138        67         2         2 
dram[4]:       202       219       431       447      1498      1432       956       960      1361      1401      1306      1305       132        81         2         4 
dram[5]:       202       213       444       442      1396      1369       954       948      1369      1422      1356      1320       147        78         2         4 
total reads: 70271
bank skew: 1498/2 = 749.00
chip skew: 11830/11528 = 1.03
average mf latency per bank:
dram[0]:        760       705       684       661      1085      1092      1256      1160      1246      1189      1230      1200      1275      1246       951       918
dram[1]:        652       658       613       639       997      1066      1097      1137      1124      1183      1143      1161      1107      1175       748       821
dram[2]:        711       757       658       699      1123      1112      1183      1233      1196      1245      1207      1244      1212      1592       900       983
dram[3]:        661       660       646       635      1066      1052      1112      1095      1170      1159      1183      1192      1186      1182       828       795
dram[4]:        794       736       720       679      1154      1135      1232      1255      1290      1260      1296      1269      1350      1299       988       947
dram[5]:        645       661       621       640      1083      1063      1062      1114      1127      1168      1142      1170      1170      1207       800       777
maximum mf latency per bank:
dram[0]:       3748      3715      6529      4844      3078      4707      4195      4562      3693      3086      6004      4000      4056      4644      3238      4168
dram[1]:       3682      3658      4843      4536      3833      4850      3413      3231      3459      4624      3451      4642      3483      4838      3892      3592
dram[2]:       3923      3911      4097      5037      3886      2934      3862      3338      3782      3915      4671      5073      2946      4708      3815      2691
dram[3]:       3008      4477      3658      4582      4318      3693      3946      2521      4130      4820      4258      4080      3793      4775      2739      3364
dram[4]:       4100      4233      5116      4184      4522      4485      4003      3743      4202      4855      4988      3628      4647      4310      2779      2913
dram[5]:       3730      3651      5196      4422      4570      3157      3452      2882      3812      4715      4205      3479      4320      5088      4911      3779
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689992 n_nop=383100 n_act=65832 n_pre=65818 n_req=86844 n_req_1=19780 n_req_2=27311 n_req_3=39753 n_rd=158288 n_write=16954 bw_util=0.4846 bw_util_1=0.09895 bw_util_2=0.157 bw_util_3=0.2286 blp=6.267992 blp_1= 2.161306 blp_2= 2.316778 blp_3= 2.910537
 n_activity=659357 dram_eff=0.5071 dram_eff_1=0.1035 dram_eff_2=0.1643 dram_eff_3=0.2393
bk0: 8238a 516820i bk1: 8292a 517545i bk2: 8288a 498556i bk3: 8306a 495599i bk4: 9672a 383083i bk5: 9680a 383762i bk6: 11782a 378618i bk7: 11502a 381507i bk8: 11418a 374906i bk9: 10806a 382103i bk10: 11404a 373585i bk11: 11242a 379246i bk12: 9540a 484831i bk13: 9534a 481988i bk14: 9360a 494809i bk15: 9224a 494705i 
bw_dist = 0.099	0.157	0.229	0.471	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.08202
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689992 n_nop=382487 n_act=66082 n_pre=66067 n_req=86881 n_req_1=19651 n_req_2=27373 n_req_3=39857 n_rd=158311 n_write=17045 bw_util=0.4847 bw_util_1=0.09836 bw_util_2=0.1573 bw_util_3=0.2291 blp=6.147409 blp_1= 2.112834 blp_2= 2.283311 blp_3= 2.886264
 n_activity=663979 dram_eff=0.5037 dram_eff_1=0.1022 dram_eff_2=0.1635 dram_eff_3=0.2381
bk0: 8336a 517224i bk1: 8206a 518729i bk2: 8142a 502721i bk3: 8188a 501217i bk4: 9754a 387537i bk5: 9562a 394084i bk6: 11552a 388816i bk7: 11632a 381613i bk8: 11326a 377541i bk9: 11522a 371462i bk10: 11342a 382544i bk11: 11532a 372096i bk12: 9566a 486731i bk13: 9402a 488006i bk14: 9064a 502023i bk15: 9185a 499185i 
bw_dist = 0.098	0.157	0.229	0.478	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.59265
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689992 n_nop=385213 n_act=65363 n_pre=65348 n_req=86289 n_req_1=19127 n_req_2=27226 n_req_3=39936 n_rd=157398 n_write=16670 bw_util=0.4816 bw_util_1=0.09564 bw_util_2=0.1565 bw_util_3=0.2295 blp=6.184030 blp_1= 2.108054 blp_2= 2.305675 blp_3= 2.911779
 n_activity=660709 dram_eff=0.503 dram_eff_1=0.09988 dram_eff_2=0.1634 dram_eff_3=0.2397
bk0: 8422a 514168i bk1: 8178a 517817i bk2: 8186a 498284i bk3: 8268a 499674i bk4: 9704a 387124i bk5: 9776a 381431i bk6: 11340a 395984i bk7: 11438a 387333i bk8: 11138a 379009i bk9: 11342a 378184i bk10: 11262a 380591i bk11: 10934a 382191i bk12: 9500a 487015i bk13: 9586a 489478i bk14: 9184a 499177i bk15: 9140a 497948i 
bw_dist = 0.096	0.156	0.230	0.476	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.90563
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689992 n_nop=382015 n_act=66142 n_pre=66128 n_req=87113 n_req_1=19925 n_req_2=27343 n_req_3=39845 n_rd=158620 n_write=17087 bw_util=0.4859 bw_util_1=0.09964 bw_util_2=0.1572 bw_util_3=0.2291 blp=6.203226 blp_1= 2.132582 blp_2= 2.286547 blp_3= 2.898200
 n_activity=664663 dram_eff=0.5044 dram_eff_1=0.1034 dram_eff_2=0.1632 dram_eff_3=0.2378
bk0: 8094a 519657i bk1: 8318a 513929i bk2: 8186a 499978i bk3: 8154a 500098i bk4: 9842a 384744i bk5: 10064a 379728i bk6: 11708a 380180i bk7: 11422a 384263i bk8: 11266a 377050i bk9: 11732a 367184i bk10: 11170a 377108i bk11: 11348a 372673i bk12: 9584a 482926i bk13: 9424a 492188i bk14: 9276a 497446i bk15: 9032a 503343i 
bw_dist = 0.100	0.157	0.229	0.477	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.767
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689992 n_nop=381165 n_act=66244 n_pre=66229 n_req=87463 n_req_1=20313 n_req_2=27345 n_req_3=39805 n_rd=159405 n_write=16949 bw_util=0.4881 bw_util_1=0.102 bw_util_2=0.1572 bw_util_3=0.2289 blp=6.335075 blp_1= 2.156719 blp_2= 2.320437 blp_3= 2.937976
 n_activity=658832 dram_eff=0.5112 dram_eff_1=0.1068 dram_eff_2=0.1647 dram_eff_3=0.2397
bk0: 8419a 509233i bk1: 8342a 511201i bk2: 8472a 491234i bk3: 8106a 495939i bk4: 9860a 377005i bk5: 10118a 372684i bk6: 11762a 380507i bk7: 11428a 382286i bk8: 11344a 378450i bk9: 11530a 370464i bk10: 11190a 377473i bk11: 11180a 377460i bk12: 9706a 481802i bk13: 9486a 486440i bk14: 9362a 493871i bk15: 9100a 496961i 
bw_dist = 0.102	0.157	0.229	0.467	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.35414
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689992 n_nop=381742 n_act=66380 n_pre=66366 n_req=86938 n_req_1=19745 n_req_2=27393 n_req_3=39800 n_rd=158589 n_write=16915 bw_util=0.4854 bw_util_1=0.09897 bw_util_2=0.1575 bw_util_3=0.2289 blp=6.179669 blp_1= 2.125430 blp_2= 2.284192 blp_3= 2.895513
 n_activity=665215 dram_eff=0.5035 dram_eff_1=0.1027 dram_eff_2=0.1634 dram_eff_3=0.2374
bk0: 8284a 517085i bk1: 8300a 515701i bk2: 8312a 495912i bk3: 8340a 495295i bk4: 9664a 390788i bk5: 9754a 386578i bk6: 11622a 382494i bk7: 11438a 383918i bk8: 11348a 380513i bk9: 11622a 367114i bk10: 11700a 371983i bk11: 11320a 373166i bk12: 9404a 486998i bk13: 9318a 493143i bk14: 9178a 499407i bk15: 8985a 499733i 
bw_dist = 0.099	0.158	0.229	0.479	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.60933

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79223, Miss = 39866, Miss_rate = 0.503, Pending_hits = 1231, Reservation_fails = 24974
L2_cache_bank[1]: Access = 78434, Miss = 39306, Miss_rate = 0.501, Pending_hits = 1118, Reservation_fails = 23002
L2_cache_bank[2]: Access = 77840, Miss = 39542, Miss_rate = 0.508, Pending_hits = 1211, Reservation_fails = 16737
L2_cache_bank[3]: Access = 77868, Miss = 39633, Miss_rate = 0.509, Pending_hits = 1148, Reservation_fails = 20331
L2_cache_bank[4]: Access = 78995, Miss = 39386, Miss_rate = 0.499, Pending_hits = 1156, Reservation_fails = 21087
L2_cache_bank[5]: Access = 80139, Miss = 39352, Miss_rate = 0.491, Pending_hits = 1198, Reservation_fails = 24731
L2_cache_bank[6]: Access = 77720, Miss = 39585, Miss_rate = 0.509, Pending_hits = 1171, Reservation_fails = 19291
L2_cache_bank[7]: Access = 78002, Miss = 39754, Miss_rate = 0.510, Pending_hits = 1236, Reservation_fails = 23436
L2_cache_bank[8]: Access = 79493, Miss = 40073, Miss_rate = 0.504, Pending_hits = 1098, Reservation_fails = 32547
L2_cache_bank[9]: Access = 79249, Miss = 39661, Miss_rate = 0.500, Pending_hits = 1182, Reservation_fails = 27175
L2_cache_bank[10]: Access = 77620, Miss = 39768, Miss_rate = 0.512, Pending_hits = 1169, Reservation_fails = 22491
L2_cache_bank[11]: Access = 78190, Miss = 39559, Miss_rate = 0.506, Pending_hits = 1235, Reservation_fails = 18885
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79223, Miss = 39866 (0.503), PendingHit = 1231 (0.0155)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 78434, Miss = 39306 (0.501), PendingHit = 1118 (0.0143)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 77840, Miss = 39542 (0.508), PendingHit = 1211 (0.0156)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 77868, Miss = 39633 (0.509), PendingHit = 1148 (0.0147)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 78995, Miss = 39386 (0.499), PendingHit = 1156 (0.0146)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80139, Miss = 39352 (0.491), PendingHit = 1198 (0.0149)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 77720, Miss = 39585 (0.509), PendingHit = 1171 (0.0151)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 78002, Miss = 39754 (0.51), PendingHit = 1236 (0.0158)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79493, Miss = 40073 (0.504), PendingHit = 1098 (0.0138)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79249, Miss = 39661 (0.5), PendingHit = 1182 (0.0149)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 77620, Miss = 39768 (0.512), PendingHit = 1169 (0.0151)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 78190, Miss = 39559 (0.506), PendingHit = 1235 (0.0158)
L2 Cache Total Miss Rate = 0.504
Stream 1: L2 Cache Miss Rate = 0.465
Stream 2: L2 Cache Miss Rate = 0.536
Stream 3: L2 Cache Miss Rate = 0.490
Stream 1: Accesses  = 353012
Stream 1: Misses  = 164241
Stream 2: Accesses  = 295276
Stream 2: Misses  = 158134
Stream 3: Accesses  = 647497
Stream 3: Misses  = 317351
Stream 1+2: Accesses  = 648288
Stream 1+2: Misses  = 322375
Stream 1+2+3: Accesses  = 1295785
Stream 1+2+3: Misses  = 639726
Total Accesses  = 942773
MPKI-CORES
CORE_L2MPKI_0	21.120
CORE_L2MPKI_1	20.139
CORE_L2MPKI_2	18.270
CORE_L2MPKI_3	19.766
CORE_L2MPKI_4	17.768
CORE_L2MPKI_5	19.830
CORE_L2MPKI_6	20.405
CORE_L2MPKI_7	20.932
CORE_L2MPKI_8	19.207
CORE_L2MPKI_9	19.236
CORE_L2MPKI_10	2.702
CORE_L2MPKI_11	2.618
CORE_L2MPKI_12	2.579
CORE_L2MPKI_13	2.706
CORE_L2MPKI_14	2.594
CORE_L2MPKI_15	2.624
CORE_L2MPKI_16	2.788
CORE_L2MPKI_17	2.680
CORE_L2MPKI_18	2.570
CORE_L2MPKI_19	2.742
CORE_L2MPKI_20	2.643
CORE_L2MPKI_21	2.553
CORE_L2MPKI_22	2.779
CORE_L2MPKI_23	2.562
CORE_L2MPKI_24	2.542
CORE_L2MPKI_25	2.602
CORE_L2MPKI_26	2.567
CORE_L2MPKI_27	2.538
CORE_L2MPKI_28	2.579
CORE_L2MPKI_29	2.573
CORE_L2MPKI_30	2.678
CORE_L2MPKI_31	2.572
CORE_L2MPKI_32	2.579
CORE_L2MPKI_33	2.620
CORE_L2MPKI_34	2.683
CORE_L2MPKI_35	2.589
CORE_L2MPKI_36	2.562
CORE_L2MPKI_37	2.613
CORE_L2MPKI_38	2.660
CORE_L2MPKI_39	2.817
CORE_L2MPKI_40	2.660
CORE_L2MPKI_41	2.596
CORE_L2MPKI_42	2.557
CORE_L2MPKI_43	2.638
CORE_L2MPKI_44	2.579
CORE_L2MPKI_45	2.529
CORE_L2MPKI_46	2.578
CORE_L2MPKI_47	2.492
CORE_L2MPKI_48	2.776
CORE_L2MPKI_49	2.766
CORE_L2MPKI_50	2.688
CORE_L2MPKI_51	2.713
CORE_L2MPKI_52	2.518
CORE_L2MPKI_53	2.643
CORE_L2MPKI_54	2.479
CORE_L2MPKI_55	2.529
CORE_L2MPKI_56	2.526
CORE_L2MPKI_57	2.535
CORE_L2MPKI_58	2.631
CORE_L2MPKI_59	2.595
Avg_MPKI_Stream1= 11.164
Avg_MPKI_Stream2= 2.616
Avg_MPKI_Stream3= 2.601
MISSES-CORES
CORE_MISSES_0	9121
CORE_MISSES_1	8444
CORE_MISSES_2	8614
CORE_MISSES_3	8709
CORE_MISSES_4	8283
CORE_MISSES_5	9207
CORE_MISSES_6	8599
CORE_MISSES_7	8674
CORE_MISSES_8	8291
CORE_MISSES_9	8338
CORE_MISSES_10	7286
CORE_MISSES_11	8019
CORE_MISSES_12	8197
CORE_MISSES_13	7725
CORE_MISSES_14	8176
CORE_MISSES_15	8555
CORE_MISSES_16	6881
CORE_MISSES_17	7330
CORE_MISSES_18	8326
CORE_MISSES_19	7466
CORE_MISSES_20	8673
CORE_MISSES_21	7660
CORE_MISSES_22	7517
CORE_MISSES_23	8263
CORE_MISSES_24	7856
CORE_MISSES_25	7223
CORE_MISSES_26	8133
CORE_MISSES_27	8584
CORE_MISSES_28	7672
CORE_MISSES_29	8666
CORE_MISSES_30	7840
CORE_MISSES_31	7449
CORE_MISSES_32	7882
CORE_MISSES_33	7951
CORE_MISSES_34	8115
CORE_MISSES_35	7878
CORE_MISSES_36	7726
CORE_MISSES_37	7497
CORE_MISSES_38	8062
CORE_MISSES_39	7487
CORE_MISSES_40	7479
CORE_MISSES_41	7099
CORE_MISSES_42	7857
CORE_MISSES_43	7721
CORE_MISSES_44	7140
CORE_MISSES_45	7508
CORE_MISSES_46	7174
CORE_MISSES_47	7485
CORE_MISSES_48	7733
CORE_MISSES_49	7365
CORE_MISSES_50	7505
CORE_MISSES_51	8191
CORE_MISSES_52	7760
CORE_MISSES_53	7736
CORE_MISSES_54	7327
CORE_MISSES_55	7908
CORE_MISSES_56	8332
CORE_MISSES_57	7909
CORE_MISSES_58	7734
CORE_MISSES_59	8147
L2_MISSES = 475485
L2_total_cache_accesses = 942773
L2_total_cache_misses = 475485
L2_total_cache_miss_rate = 0.5043
L2_total_cache_pending_hits = 14153
L2_total_cache_reservation_fails = 274687
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 637
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 383658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 207304
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3663
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 354
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 322
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1772
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 330432
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 9270
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 49080
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 38788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69868
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3815
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42361
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24774
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 919
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2049
L2_cache_data_port_util = 0.271
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4239783
icnt_total_pkts_simt_to_mem=1094659
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       8.4073
gpu_ipc_2 =     115.4367
gpu_ipc_3 =     169.2563
gpu_tot_sim_cycle_stream_1 = 522721
gpu_tot_sim_cycle_stream_2 = 522721
gpu_tot_sim_cycle_stream_3 = 522717
gpu_sim_insn_1 = 4394653
gpu_sim_insn_2 = 60341184
gpu_sim_insn_3 = 88473120
gpu_sim_cycle = 522722
gpu_sim_insn = 153208957
gpu_ipc =     293.0984
gpu_tot_sim_cycle = 522722
gpu_tot_sim_insn = 153208957
gpu_tot_ipc =     293.0984
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2632141
gpu_stall_icnt2sh    = 4328242
gpu_total_sim_rate=170043

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2760291
	L1I_total_cache_misses = 7797
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 17456
L1D_cache:
	L1D_cache_core[0]: Access = 27887, Miss = 20370, Miss_rate = 0.730, Pending_hits = 1970, Reservation_fails = 424296
	L1D_cache_core[1]: Access = 26984, Miss = 19650, Miss_rate = 0.728, Pending_hits = 2003, Reservation_fails = 413925
	L1D_cache_core[2]: Access = 27001, Miss = 19719, Miss_rate = 0.730, Pending_hits = 2051, Reservation_fails = 406642
	L1D_cache_core[3]: Access = 27318, Miss = 19790, Miss_rate = 0.724, Pending_hits = 2041, Reservation_fails = 408258
	L1D_cache_core[4]: Access = 26258, Miss = 19406, Miss_rate = 0.739, Pending_hits = 1983, Reservation_fails = 410410
	L1D_cache_core[5]: Access = 27781, Miss = 20596, Miss_rate = 0.741, Pending_hits = 2044, Reservation_fails = 416418
	L1D_cache_core[6]: Access = 27754, Miss = 20189, Miss_rate = 0.727, Pending_hits = 2001, Reservation_fails = 419504
	L1D_cache_core[7]: Access = 27661, Miss = 20169, Miss_rate = 0.729, Pending_hits = 2030, Reservation_fails = 417321
	L1D_cache_core[8]: Access = 25869, Miss = 19266, Miss_rate = 0.745, Pending_hits = 1997, Reservation_fails = 434906
	L1D_cache_core[9]: Access = 25569, Miss = 18984, Miss_rate = 0.742, Pending_hits = 1914, Reservation_fails = 410540
	L1D_cache_core[10]: Access = 6304, Miss = 6304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9238
	L1D_cache_core[11]: Access = 7185, Miss = 7185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6263
	L1D_cache_core[12]: Access = 7461, Miss = 7461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5359
	L1D_cache_core[13]: Access = 6733, Miss = 6733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8155
	L1D_cache_core[14]: Access = 7460, Miss = 7460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5209
	L1D_cache_core[15]: Access = 7676, Miss = 7676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2545
	L1D_cache_core[16]: Access = 5790, Miss = 5790, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11369
	L1D_cache_core[17]: Access = 6442, Miss = 6442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8839
	L1D_cache_core[18]: Access = 7629, Miss = 7629, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7577
	L1D_cache_core[19]: Access = 6414, Miss = 6414, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9805
	L1D_cache_core[20]: Access = 7745, Miss = 7745, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5431
	L1D_cache_core[21]: Access = 7014, Miss = 7014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7628
	L1D_cache_core[22]: Access = 6376, Miss = 6376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9942
	L1D_cache_core[23]: Access = 7561, Miss = 7561, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5163
	L1D_cache_core[24]: Access = 7228, Miss = 7228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5389
	L1D_cache_core[25]: Access = 6529, Miss = 6529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10667
	L1D_cache_core[26]: Access = 7422, Miss = 7422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2582
	L1D_cache_core[27]: Access = 7922, Miss = 7922, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1117
	L1D_cache_core[28]: Access = 6998, Miss = 6998, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7156
	L1D_cache_core[29]: Access = 7889, Miss = 7889, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2091
	L1D_cache_core[30]: Access = 6893, Miss = 6893, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9022
	L1D_cache_core[31]: Access = 6796, Miss = 6796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7580
	L1D_cache_core[32]: Access = 7144, Miss = 7144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5920
	L1D_cache_core[33]: Access = 7103, Miss = 7103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7740
	L1D_cache_core[34]: Access = 7125, Miss = 7125, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6382
	L1D_cache_core[35]: Access = 7137, Miss = 7137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6320
	L1D_cache_core[36]: Access = 7075, Miss = 7075, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5587
	L1D_cache_core[37]: Access = 6724, Miss = 6724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7115
	L1D_cache_core[38]: Access = 7143, Miss = 7143, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7528
	L1D_cache_core[39]: Access = 6200, Miss = 6200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10977
	L1D_cache_core[40]: Access = 6617, Miss = 6617, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6063
	L1D_cache_core[41]: Access = 6391, Miss = 6391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6972
	L1D_cache_core[42]: Access = 7165, Miss = 7165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4065
	L1D_cache_core[43]: Access = 6894, Miss = 6894, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7349
	L1D_cache_core[44]: Access = 6502, Miss = 6502, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10068
	L1D_cache_core[45]: Access = 6952, Miss = 6952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6265
	L1D_cache_core[46]: Access = 6507, Miss = 6507, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8823
	L1D_cache_core[47]: Access = 7017, Miss = 7017, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5261
	L1D_cache_core[48]: Access = 6522, Miss = 6522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6639
	L1D_cache_core[49]: Access = 6262, Miss = 6262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9029
	L1D_cache_core[50]: Access = 6555, Miss = 6555, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8600
	L1D_cache_core[51]: Access = 7045, Miss = 7045, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3543
	L1D_cache_core[52]: Access = 7187, Miss = 7187, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6386
	L1D_cache_core[53]: Access = 6899, Miss = 6899, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4966
	L1D_cache_core[54]: Access = 6917, Miss = 6917, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7535
	L1D_cache_core[55]: Access = 7305, Miss = 7305, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6506
	L1D_cache_core[56]: Access = 7712, Miss = 7712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3713
	L1D_cache_core[57]: Access = 7340, Miss = 7340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4063
	L1D_cache_core[58]: Access = 6925, Miss = 6925, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8539
	L1D_cache_core[59]: Access = 7369, Miss = 7369, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3931
	L1D_total_cache_accesses = 619283
	L1D_total_cache_misses = 547340
	L1D_total_cache_miss_rate = 0.8838
	L1D_total_cache_pending_hits = 20034
	L1D_total_cache_reservation_fails = 4496232
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 273279
	L1C_total_cache_misses = 6858
	L1C_total_cache_miss_rate = 0.0251
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 46525
L1T_cache:
	L1T_total_cache_accesses = 1069966
	L1T_total_cache_misses = 388806
	L1T_total_cache_miss_rate = 0.3634
	L1T_total_cache_pending_hits = 681160
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 432871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3043162
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 266421
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 6858
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 46525
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 681160
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 388806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1453070
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2752494
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7797
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2329, 1165, 1178, 1178, 1558, 1571, 1532, 1580, 1582, 1113, 1150, 1578, 1150, 1074, 1165, 1513, 1137, 1446, 2524, 957, 1515, 1345, 1152, 1328, 1623, 1313, 629, 1315, 1107, 779, 1055, 1248, 1398, 1178, 962, 299, 1439, 736, 694, 729, 1337, 732, 961, 1151, 948, 716, 988, 1578, 
gpgpu_n_tot_thrd_icount = 168610848
gpgpu_n_tot_w_icount = 5269089
gpgpu_n_stall_shd_mem = 9221199
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 432841
gpgpu_n_mem_write_global = 116148
gpgpu_n_mem_texture = 388806
gpgpu_n_mem_const = 4342
gpgpu_n_load_insn  = 10956223
gpgpu_n_store_insn = 421055
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 5085056
gpgpu_n_const_mem_insn = 5415744
gpgpu_n_param_mem_insn = 2162139
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 46525
gpgpu_stall_shd_mem[c_mem][bk_conf] = 46525
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4646947
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11877016	W0_Idle:1766770	W0_Scoreboard:43813179	W1:139872	W2:89354	W3:82507	W4:65521	W5:47912	W6:22114	W7:12799	W8:3360	W9:1014	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4805222
Warp Occupancy Distribution:
Stall:8708297	W0_Idle:891330	W0_Scoreboard:9812271	W1:139872	W2:89354	W3:82507	W4:65521	W5:47912	W6:22114	W7:12799	W8:3360	W9:1014	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1032529
Warp Occupancy Distribution:
Stall:1617443	W0_Idle:370668	W0_Scoreboard:17008988	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1911781
warp_utilization0: 0.084010
warp_utilization1: 0.071596
warp_utilization2: 0.091434
traffic_breakdown_coretomem[CONST_ACC_R] = 34736 {8:4342,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3462728 {8:432841,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5775968 {40:102330,72:3070,136:10748,}
traffic_breakdown_coretomem[INST_ACC_R] = 8480 {8:1060,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 3110448 {8:388806,}
traffic_breakdown_memtocore[CONST_ACC_R] = 312408 {72:4339,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58798512 {136:432342,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 928088 {8:116011,}
traffic_breakdown_memtocore[INST_ACC_R] = 144160 {136:1060,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 52869864 {136:388749,}
maxmrqlatency = 1239 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 607 
averagemflatency_1 = 692 
averagemflatency_2= 553 
averagemflatency_3 = 560 
averagemrqlatency_1 = 60 
averagemrqlatency_2 = 40 
averagemrqlatency_3 = 42 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 522721 
mrq_lat_table:225382 	9068 	11610 	24655 	66574 	76603 	72175 	45233 	13289 	1003 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3466 	11873 	26233 	65073 	293387 	447200 	92472 	1674 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	129367 	36060 	50260 	97971 	166242 	243147 	197207 	21983 	714 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42330 	711316 	71155 	627 	2 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65049 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	106 	936 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8        24        12        12        23        16        17        21        12        18        15        10        14        18        15 
dram[1]:         7         9        12        19        12        19        20        19        13        13        15        16        17        13        19        19 
dram[2]:        15        12        14        14        14        13        19        19        14        13        14        22        15        14        15        16 
dram[3]:         7         8        13        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:         9        10        14        14        23        19        19        15        12        16        15        17        10        15        12        19 
dram[5]:         7         9        13        10        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3096      4277      4347      3087      4185      5817      3002      5250      3046      3383      5937      3466 
dram[1]:      4339      5369      2294      3018      2663      3069      2600      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2581      2735      3064      3332      2901      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      2539      2398      3033      4069      3197      2540      3861      3749      2516      4597      3217      3802      5127      3601 
dram[4]:      5100      5715      2613      2541      2775      4370      2730      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      2775      2506      3969      2597      3925      3753      4912      4996      2718      3290      3650      3460      5205 
average row accesses per activate:
dram[0]:  1.244451  1.258970  1.291361  1.305210  1.452314  1.460787  1.397797  1.427567  1.498837  1.543389  1.533478  1.508638  1.261740  1.256463  1.229194  1.237329 
dram[1]:  1.263386  1.264068  1.290286  1.306205  1.456044  1.428104  1.415723  1.409706  1.499260  1.515612  1.496466  1.502227  1.251971  1.253309  1.230060  1.239547 
dram[2]:  1.261653  1.260615  1.307537  1.282823  1.465307  1.442989  1.419724  1.434222  1.515119  1.518718  1.508478  1.493794  1.268982  1.250193  1.240216  1.233010 
dram[3]:  1.252653  1.240772  1.288686  1.300402  1.470224  1.449426  1.404268  1.424094  1.518998  1.530831  1.499457  1.499893  1.248417  1.242590  1.225892  1.246277 
dram[4]:  1.249504  1.253569  1.290296  1.298701  1.480083  1.467888  1.422213  1.433727  1.516713  1.502306  1.490497  1.521403  1.260430  1.233129  1.241187  1.233144 
dram[5]:  1.255417  1.248355  1.284199  1.303930  1.445579  1.435102  1.384852  1.415711  1.493743  1.506247  1.507531  1.508537  1.249098  1.239728  1.226229  1.222343 
average row locality = 545595/396050 = 1.377591
average row locality_1 = 225161/144268 = 1.560713
average row locality_2 = 164637/129949 = 1.266935
average row locality_3 = 155797/121833 = 1.278775
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4119      4146      4144      4153      4836      4842      5891      5751      5709      5405      5702      5621      4770      4767      4680      4612 
dram[1]:      4168      4103      4071      4095      4877      4782      5776      5818      5663      5765      5671      5767      4783      4701      4532      4593 
dram[2]:      4212      4089      4093      4134      4852      4890      5670      5723      5570      5675      5632      5469      4750      4793      4594      4570 
dram[3]:      4047      4159      4093      4077      4921      5032      5855      5711      5639      5870      5585      5674      4792      4712      4638      4517 
dram[4]:      4211      4171      4236      4053      4930      5059      5882      5714      5673      5765      5595      5590      4853      4743      4681      4550 
dram[5]:      4143      4150      4156      4170      4833      4878      5811      5720      5674      5812      5850      5660      4702      4659      4589      4493 
total reads: 475357
bank skew: 5891/4047 = 1.46
chip skew: 79706/78716 = 1.01
number of total write accesses:
dram[0]:       198       205       430       457      1377      1436       961       950      1382      1390      1375      1278       147       142         2         2 
dram[1]:       197       210       445       431      1483      1326       977       951      1430      1423      1316      1316       141       128         2         2 
dram[2]:       200       216       452       429      1399      1388       910       953      1395      1387      1307      1272       147        69         2         2 
dram[3]:       202       211       429       451      1498      1402       989       968      1402      1435      1323      1311       138        67         2         2 
dram[4]:       202       219       431       447      1498      1432       956       960      1361      1401      1306      1305       132        81         2         4 
dram[5]:       202       213       444       442      1396      1369       954       948      1369      1422      1356      1320       147        78         2         4 
total reads: 70271
bank skew: 1498/2 = 749.00
chip skew: 11830/11528 = 1.03
average mf latency per bank:
dram[0]:        760       705       684       661      1085      1092      1256      1160      1246      1189      1230      1200      1275      1246       951       918
dram[1]:        652       658       613       639       997      1066      1097      1137      1124      1183      1143      1161      1107      1175       748       821
dram[2]:        711       757       658       699      1123      1112      1183      1233      1196      1245      1207      1244      1212      1592       900       983
dram[3]:        661       660       646       635      1066      1052      1112      1095      1170      1159      1183      1192      1186      1182       828       795
dram[4]:        794       736       720       679      1154      1135      1232      1255      1290      1260      1296      1269      1350      1299       988       947
dram[5]:        645       661       621       640      1083      1063      1062      1114      1127      1168      1142      1170      1170      1207       800       777
maximum mf latency per bank:
dram[0]:       3748      3715      6529      4844      3078      4707      4195      4562      3693      3086      6004      4000      4056      4644      3238      4168
dram[1]:       3682      3658      4843      4536      3833      4850      3413      3231      3459      4624      3451      4642      3483      4838      3892      3592
dram[2]:       3923      3911      4097      5037      3886      2934      3862      3338      3782      3915      4671      5073      2946      4708      3815      2691
dram[3]:       3008      4477      3658      4582      4318      3693      3946      2521      4130      4820      4258      4080      3793      4775      2739      3364
dram[4]:       4100      4233      5116      4184      4522      4485      4003      3743      4202      4855      4988      3628      4647      4310      2779      2913
dram[5]:       3730      3651      5196      4422      4570      3157      3452      2882      3812      4715      4205      3479      4320      5088      4911      3779
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689992 n_nop=383100 n_act=65832 n_pre=65818 n_req=86844 n_req_1=19780 n_req_2=27311 n_req_3=39753 n_rd=158288 n_write=16954 bw_util=0.4846 bw_util_1=0.09895 bw_util_2=0.157 bw_util_3=0.2286 blp=6.267992 blp_1= 2.161306 blp_2= 2.316778 blp_3= 2.910537
 n_activity=659357 dram_eff=0.5071 dram_eff_1=0.1035 dram_eff_2=0.1643 dram_eff_3=0.2393
bk0: 8238a 516820i bk1: 8292a 517545i bk2: 8288a 498556i bk3: 8306a 495599i bk4: 9672a 383083i bk5: 9680a 383762i bk6: 11782a 378618i bk7: 11502a 381507i bk8: 11418a 374906i bk9: 10806a 382103i bk10: 11404a 373585i bk11: 11242a 379246i bk12: 9540a 484831i bk13: 9534a 481988i bk14: 9360a 494809i bk15: 9224a 494705i 
bw_dist = 0.099	0.157	0.229	0.471	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.08202
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689992 n_nop=382487 n_act=66082 n_pre=66067 n_req=86881 n_req_1=19651 n_req_2=27373 n_req_3=39857 n_rd=158311 n_write=17045 bw_util=0.4847 bw_util_1=0.09836 bw_util_2=0.1573 bw_util_3=0.2291 blp=6.147409 blp_1= 2.112834 blp_2= 2.283311 blp_3= 2.886264
 n_activity=663979 dram_eff=0.5037 dram_eff_1=0.1022 dram_eff_2=0.1635 dram_eff_3=0.2381
bk0: 8336a 517224i bk1: 8206a 518729i bk2: 8142a 502721i bk3: 8188a 501217i bk4: 9754a 387537i bk5: 9562a 394084i bk6: 11552a 388816i bk7: 11632a 381613i bk8: 11326a 377541i bk9: 11522a 371462i bk10: 11342a 382544i bk11: 11532a 372096i bk12: 9566a 486731i bk13: 9402a 488006i bk14: 9064a 502023i bk15: 9185a 499185i 
bw_dist = 0.098	0.157	0.229	0.478	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.59265
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689992 n_nop=385213 n_act=65363 n_pre=65348 n_req=86289 n_req_1=19127 n_req_2=27226 n_req_3=39936 n_rd=157398 n_write=16670 bw_util=0.4816 bw_util_1=0.09564 bw_util_2=0.1565 bw_util_3=0.2295 blp=6.184030 blp_1= 2.108054 blp_2= 2.305675 blp_3= 2.911779
 n_activity=660709 dram_eff=0.503 dram_eff_1=0.09988 dram_eff_2=0.1634 dram_eff_3=0.2397
bk0: 8422a 514168i bk1: 8178a 517817i bk2: 8186a 498284i bk3: 8268a 499674i bk4: 9704a 387124i bk5: 9776a 381431i bk6: 11340a 395984i bk7: 11438a 387333i bk8: 11138a 379009i bk9: 11342a 378184i bk10: 11262a 380591i bk11: 10934a 382191i bk12: 9500a 487015i bk13: 9586a 489478i bk14: 9184a 499177i bk15: 9140a 497948i 
bw_dist = 0.096	0.156	0.230	0.476	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.90563
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689992 n_nop=382015 n_act=66142 n_pre=66128 n_req=87113 n_req_1=19925 n_req_2=27343 n_req_3=39845 n_rd=158620 n_write=17087 bw_util=0.4859 bw_util_1=0.09964 bw_util_2=0.1572 bw_util_3=0.2291 blp=6.203226 blp_1= 2.132582 blp_2= 2.286547 blp_3= 2.898200
 n_activity=664663 dram_eff=0.5044 dram_eff_1=0.1034 dram_eff_2=0.1632 dram_eff_3=0.2378
bk0: 8094a 519657i bk1: 8318a 513929i bk2: 8186a 499978i bk3: 8154a 500098i bk4: 9842a 384744i bk5: 10064a 379728i bk6: 11708a 380180i bk7: 11422a 384263i bk8: 11266a 377050i bk9: 11732a 367184i bk10: 11170a 377108i bk11: 11348a 372673i bk12: 9584a 482926i bk13: 9424a 492188i bk14: 9276a 497446i bk15: 9032a 503343i 
bw_dist = 0.100	0.157	0.229	0.477	0.037
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.767
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689992 n_nop=381165 n_act=66244 n_pre=66229 n_req=87463 n_req_1=20313 n_req_2=27345 n_req_3=39805 n_rd=159405 n_write=16949 bw_util=0.4881 bw_util_1=0.102 bw_util_2=0.1572 bw_util_3=0.2289 blp=6.335075 blp_1= 2.156719 blp_2= 2.320437 blp_3= 2.937976
 n_activity=658832 dram_eff=0.5112 dram_eff_1=0.1068 dram_eff_2=0.1647 dram_eff_3=0.2397
bk0: 8419a 509233i bk1: 8342a 511201i bk2: 8472a 491234i bk3: 8106a 495939i bk4: 9860a 377005i bk5: 10118a 372684i bk6: 11762a 380507i bk7: 11428a 382286i bk8: 11344a 378450i bk9: 11530a 370464i bk10: 11190a 377473i bk11: 11180a 377460i bk12: 9706a 481802i bk13: 9486a 486440i bk14: 9362a 493871i bk15: 9100a 496961i 
bw_dist = 0.102	0.157	0.229	0.467	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.35414
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689992 n_nop=381742 n_act=66380 n_pre=66366 n_req=86938 n_req_1=19745 n_req_2=27393 n_req_3=39800 n_rd=158589 n_write=16915 bw_util=0.4854 bw_util_1=0.09897 bw_util_2=0.1575 bw_util_3=0.2289 blp=6.179669 blp_1= 2.125430 blp_2= 2.284192 blp_3= 2.895513
 n_activity=665215 dram_eff=0.5035 dram_eff_1=0.1027 dram_eff_2=0.1634 dram_eff_3=0.2374
bk0: 8284a 517085i bk1: 8300a 515701i bk2: 8312a 495912i bk3: 8340a 495295i bk4: 9664a 390788i bk5: 9754a 386578i bk6: 11622a 382494i bk7: 11438a 383918i bk8: 11348a 380513i bk9: 11622a 367114i bk10: 11700a 371983i bk11: 11320a 373166i bk12: 9404a 486998i bk13: 9318a 493143i bk14: 9178a 499407i bk15: 8985a 499733i 
bw_dist = 0.099	0.158	0.229	0.479	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.60933

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79223, Miss = 39866, Miss_rate = 0.503, Pending_hits = 1231, Reservation_fails = 24974
L2_cache_bank[1]: Access = 78434, Miss = 39306, Miss_rate = 0.501, Pending_hits = 1118, Reservation_fails = 23002
L2_cache_bank[2]: Access = 77840, Miss = 39542, Miss_rate = 0.508, Pending_hits = 1211, Reservation_fails = 16737
L2_cache_bank[3]: Access = 77868, Miss = 39633, Miss_rate = 0.509, Pending_hits = 1148, Reservation_fails = 20331
L2_cache_bank[4]: Access = 78995, Miss = 39386, Miss_rate = 0.499, Pending_hits = 1156, Reservation_fails = 21087
L2_cache_bank[5]: Access = 80139, Miss = 39352, Miss_rate = 0.491, Pending_hits = 1198, Reservation_fails = 24731
L2_cache_bank[6]: Access = 77720, Miss = 39585, Miss_rate = 0.509, Pending_hits = 1171, Reservation_fails = 19291
L2_cache_bank[7]: Access = 78002, Miss = 39754, Miss_rate = 0.510, Pending_hits = 1236, Reservation_fails = 23436
L2_cache_bank[8]: Access = 79493, Miss = 40073, Miss_rate = 0.504, Pending_hits = 1098, Reservation_fails = 32547
L2_cache_bank[9]: Access = 79249, Miss = 39661, Miss_rate = 0.500, Pending_hits = 1182, Reservation_fails = 27175
L2_cache_bank[10]: Access = 77620, Miss = 39768, Miss_rate = 0.512, Pending_hits = 1169, Reservation_fails = 22491
L2_cache_bank[11]: Access = 78190, Miss = 39559, Miss_rate = 0.506, Pending_hits = 1235, Reservation_fails = 18885
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79223, Miss = 39866 (0.503), PendingHit = 1231 (0.0155)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 78434, Miss = 39306 (0.501), PendingHit = 1118 (0.0143)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 77840, Miss = 39542 (0.508), PendingHit = 1211 (0.0156)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 77868, Miss = 39633 (0.509), PendingHit = 1148 (0.0147)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 78995, Miss = 39386 (0.499), PendingHit = 1156 (0.0146)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 80139, Miss = 39352 (0.491), PendingHit = 1198 (0.0149)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 77720, Miss = 39585 (0.509), PendingHit = 1171 (0.0151)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 78002, Miss = 39754 (0.51), PendingHit = 1236 (0.0158)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79493, Miss = 40073 (0.504), PendingHit = 1098 (0.0138)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 79249, Miss = 39661 (0.5), PendingHit = 1182 (0.0149)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 77620, Miss = 39768 (0.512), PendingHit = 1169 (0.0151)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 78190, Miss = 39559 (0.506), PendingHit = 1235 (0.0158)
L2 Cache Total Miss Rate = 0.504
Stream 1: L2 Cache Miss Rate = 0.465
Stream 2: L2 Cache Miss Rate = 0.536
Stream 3: L2 Cache Miss Rate = 0.490
Stream 1: Accesses  = 353012
Stream 1: Misses  = 164241
Stream 2: Accesses  = 295276
Stream 2: Misses  = 158134
Stream 3: Accesses  = 647497
Stream 3: Misses  = 317351
Stream 1+2: Accesses  = 648288
Stream 1+2: Misses  = 322375
Stream 1+2+3: Accesses  = 1295785
Stream 1+2+3: Misses  = 639726
Total Accesses  = 942773
MPKI-CORES
CORE_L2MPKI_0	21.120
CORE_L2MPKI_1	20.139
CORE_L2MPKI_2	18.270
CORE_L2MPKI_3	19.766
CORE_L2MPKI_4	17.768
CORE_L2MPKI_5	19.830
CORE_L2MPKI_6	20.405
CORE_L2MPKI_7	20.932
CORE_L2MPKI_8	19.207
CORE_L2MPKI_9	19.236
CORE_L2MPKI_10	2.702
CORE_L2MPKI_11	2.618
CORE_L2MPKI_12	2.579
CORE_L2MPKI_13	2.706
CORE_L2MPKI_14	2.594
CORE_L2MPKI_15	2.624
CORE_L2MPKI_16	2.788
CORE_L2MPKI_17	2.680
CORE_L2MPKI_18	2.570
CORE_L2MPKI_19	2.742
CORE_L2MPKI_20	2.643
CORE_L2MPKI_21	2.553
CORE_L2MPKI_22	2.779
CORE_L2MPKI_23	2.562
CORE_L2MPKI_24	2.542
CORE_L2MPKI_25	2.602
CORE_L2MPKI_26	2.567
CORE_L2MPKI_27	2.538
CORE_L2MPKI_28	2.579
CORE_L2MPKI_29	2.573
CORE_L2MPKI_30	2.678
CORE_L2MPKI_31	2.572
CORE_L2MPKI_32	2.579
CORE_L2MPKI_33	2.620
CORE_L2MPKI_34	2.683
CORE_L2MPKI_35	2.589
CORE_L2MPKI_36	2.562
CORE_L2MPKI_37	2.613
CORE_L2MPKI_38	2.660
CORE_L2MPKI_39	2.817
CORE_L2MPKI_40	2.660
CORE_L2MPKI_41	2.596
CORE_L2MPKI_42	2.557
CORE_L2MPKI_43	2.638
CORE_L2MPKI_44	2.579
CORE_L2MPKI_45	2.529
CORE_L2MPKI_46	2.578
CORE_L2MPKI_47	2.492
CORE_L2MPKI_48	2.776
CORE_L2MPKI_49	2.766
CORE_L2MPKI_50	2.688
CORE_L2MPKI_51	2.713
CORE_L2MPKI_52	2.518
CORE_L2MPKI_53	2.643
CORE_L2MPKI_54	2.479
CORE_L2MPKI_55	2.529
CORE_L2MPKI_56	2.526
CORE_L2MPKI_57	2.535
CORE_L2MPKI_58	2.631
CORE_L2MPKI_59	2.595
Avg_MPKI_Stream1= 11.164
Avg_MPKI_Stream2= 2.616
Avg_MPKI_Stream3= 2.601
MISSES-CORES
CORE_MISSES_0	9121
CORE_MISSES_1	8444
CORE_MISSES_2	8614
CORE_MISSES_3	8709
CORE_MISSES_4	8283
CORE_MISSES_5	9207
CORE_MISSES_6	8599
CORE_MISSES_7	8674
CORE_MISSES_8	8291
CORE_MISSES_9	8338
CORE_MISSES_10	7286
CORE_MISSES_11	8019
CORE_MISSES_12	8197
CORE_MISSES_13	7725
CORE_MISSES_14	8176
CORE_MISSES_15	8555
CORE_MISSES_16	6881
CORE_MISSES_17	7330
CORE_MISSES_18	8326
CORE_MISSES_19	7466
CORE_MISSES_20	8673
CORE_MISSES_21	7660
CORE_MISSES_22	7517
CORE_MISSES_23	8263
CORE_MISSES_24	7856
CORE_MISSES_25	7223
CORE_MISSES_26	8133
CORE_MISSES_27	8584
CORE_MISSES_28	7672
CORE_MISSES_29	8666
CORE_MISSES_30	7840
CORE_MISSES_31	7449
CORE_MISSES_32	7882
CORE_MISSES_33	7951
CORE_MISSES_34	8115
CORE_MISSES_35	7878
CORE_MISSES_36	7726
CORE_MISSES_37	7497
CORE_MISSES_38	8062
CORE_MISSES_39	7487
CORE_MISSES_40	7479
CORE_MISSES_41	7099
CORE_MISSES_42	7857
CORE_MISSES_43	7721
CORE_MISSES_44	7140
CORE_MISSES_45	7508
CORE_MISSES_46	7174
CORE_MISSES_47	7485
CORE_MISSES_48	7733
CORE_MISSES_49	7365
CORE_MISSES_50	7505
CORE_MISSES_51	8191
CORE_MISSES_52	7760
CORE_MISSES_53	7736
CORE_MISSES_54	7327
CORE_MISSES_55	7908
CORE_MISSES_56	8332
CORE_MISSES_57	7909
CORE_MISSES_58	7734
CORE_MISSES_59	8147
L2_MISSES = 475485
L2_total_cache_accesses = 942773
L2_total_cache_misses = 475485
L2_total_cache_miss_rate = 0.5043
L2_total_cache_pending_hits = 14153
L2_total_cache_reservation_fails = 274687
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 637
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 383658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 207304
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3663
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 354
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 322
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1772
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 330432
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 9270
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 49080
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 38788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69868
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3815
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42361
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24774
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 919
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2049
L2_cache_data_port_util = 0.271
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4239783
icnt_total_pkts_simt_to_mem=1094659
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       7.6956
gpu_ipc_2 =     114.9969
gpu_ipc_3 =     164.2496
gpu_tot_sim_cycle_stream_1 = 787080
gpu_tot_sim_cycle_stream_2 = 787080
gpu_tot_sim_cycle_stream_3 = 785746
gpu_sim_insn_1 = 6057014
gpu_sim_insn_2 = 90511776
gpu_sim_insn_3 = 129058496
gpu_sim_cycle = 787081
gpu_sim_insn = 225627286
gpu_ipc =     286.6634
gpu_tot_sim_cycle = 787081
gpu_tot_sim_insn = 225627286
gpu_tot_ipc =     286.6634
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4102134
gpu_stall_icnt2sh    = 6671100
gpu_total_sim_rate=168002

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4008499
	L1I_total_cache_misses = 10878
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19618
L1D_cache:
	L1D_cache_core[0]: Access = 38509, Miss = 28637, Miss_rate = 0.744, Pending_hits = 2579, Reservation_fails = 619631
	L1D_cache_core[1]: Access = 38635, Miss = 28566, Miss_rate = 0.739, Pending_hits = 2722, Reservation_fails = 612730
	L1D_cache_core[2]: Access = 40022, Miss = 29576, Miss_rate = 0.739, Pending_hits = 2739, Reservation_fails = 628924
	L1D_cache_core[3]: Access = 40582, Miss = 29782, Miss_rate = 0.734, Pending_hits = 2790, Reservation_fails = 626299
	L1D_cache_core[4]: Access = 37893, Miss = 28269, Miss_rate = 0.746, Pending_hits = 2655, Reservation_fails = 613203
	L1D_cache_core[5]: Access = 41437, Miss = 31118, Miss_rate = 0.751, Pending_hits = 2824, Reservation_fails = 641035
	L1D_cache_core[6]: Access = 39818, Miss = 29473, Miss_rate = 0.740, Pending_hits = 2683, Reservation_fails = 622627
	L1D_cache_core[7]: Access = 38369, Miss = 28507, Miss_rate = 0.743, Pending_hits = 2664, Reservation_fails = 610191
	L1D_cache_core[8]: Access = 39852, Miss = 30160, Miss_rate = 0.757, Pending_hits = 2797, Reservation_fails = 662154
	L1D_cache_core[9]: Access = 37882, Miss = 28477, Miss_rate = 0.752, Pending_hits = 2606, Reservation_fails = 628407
	L1D_cache_core[10]: Access = 9524, Miss = 9524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14090
	L1D_cache_core[11]: Access = 10267, Miss = 10267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11588
	L1D_cache_core[12]: Access = 11498, Miss = 11498, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6683
	L1D_cache_core[13]: Access = 9921, Miss = 9921, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13221
	L1D_cache_core[14]: Access = 11390, Miss = 11390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8206
	L1D_cache_core[15]: Access = 11195, Miss = 11195, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5289
	L1D_cache_core[16]: Access = 8982, Miss = 8982, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15960
	L1D_cache_core[17]: Access = 10313, Miss = 10313, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10918
	L1D_cache_core[18]: Access = 11764, Miss = 11764, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7805
	L1D_cache_core[19]: Access = 9740, Miss = 9740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13048
	L1D_cache_core[20]: Access = 11410, Miss = 11410, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7978
	L1D_cache_core[21]: Access = 10770, Miss = 10770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10501
	L1D_cache_core[22]: Access = 9301, Miss = 9301, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15458
	L1D_cache_core[23]: Access = 11165, Miss = 11165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9142
	L1D_cache_core[24]: Access = 10802, Miss = 10802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8511
	L1D_cache_core[25]: Access = 9927, Miss = 9927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14404
	L1D_cache_core[26]: Access = 11360, Miss = 11360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3107
	L1D_cache_core[27]: Access = 11950, Miss = 11950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1442
	L1D_cache_core[28]: Access = 10055, Miss = 10055, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11872
	L1D_cache_core[29]: Access = 11333, Miss = 11333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6272
	L1D_cache_core[30]: Access = 9847, Miss = 9847, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12959
	L1D_cache_core[31]: Access = 10034, Miss = 10034, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10725
	L1D_cache_core[32]: Access = 10437, Miss = 10437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9165
	L1D_cache_core[33]: Access = 10422, Miss = 10422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12787
	L1D_cache_core[34]: Access = 9619, Miss = 9619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12081
	L1D_cache_core[35]: Access = 10572, Miss = 10572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8709
	L1D_cache_core[36]: Access = 10205, Miss = 10205, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9502
	L1D_cache_core[37]: Access = 9513, Miss = 9513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13477
	L1D_cache_core[38]: Access = 10547, Miss = 10547, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12242
	L1D_cache_core[39]: Access = 9548, Miss = 9548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13417
	L1D_cache_core[40]: Access = 9433, Miss = 9433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12622
	L1D_cache_core[41]: Access = 9825, Miss = 9825, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10442
	L1D_cache_core[42]: Access = 10449, Miss = 10449, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7584
	L1D_cache_core[43]: Access = 9701, Miss = 9701, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11818
	L1D_cache_core[44]: Access = 9554, Miss = 9554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14286
	L1D_cache_core[45]: Access = 10448, Miss = 10448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7142
	L1D_cache_core[46]: Access = 9474, Miss = 9474, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16948
	L1D_cache_core[47]: Access = 10741, Miss = 10741, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9065
	L1D_cache_core[48]: Access = 9418, Miss = 9418, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12148
	L1D_cache_core[49]: Access = 9324, Miss = 9324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15460
	L1D_cache_core[50]: Access = 9834, Miss = 9834, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11167
	L1D_cache_core[51]: Access = 10309, Miss = 10309, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5927
	L1D_cache_core[52]: Access = 10173, Miss = 10173, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11951
	L1D_cache_core[53]: Access = 10007, Miss = 10007, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10051
	L1D_cache_core[54]: Access = 10112, Miss = 10112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12005
	L1D_cache_core[55]: Access = 10839, Miss = 10839, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9555
	L1D_cache_core[56]: Access = 10808, Miss = 10808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7613
	L1D_cache_core[57]: Access = 10766, Miss = 10766, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7366
	L1D_cache_core[58]: Access = 9830, Miss = 9830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11804
	L1D_cache_core[59]: Access = 10865, Miss = 10865, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6644
	L1D_total_cache_accesses = 908320
	L1D_total_cache_misses = 807886
	L1D_total_cache_miss_rate = 0.8894
	L1D_total_cache_pending_hits = 27059
	L1D_total_cache_reservation_fails = 6787358
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 392854
	L1C_total_cache_misses = 8234
	L1C_total_cache_miss_rate = 0.0210
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49423
L1T_cache:
	L1T_total_cache_accesses = 1608035
	L1T_total_cache_misses = 594939
	L1T_total_cache_miss_rate = 0.3700
	L1T_total_cache_pending_hits = 1013096
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 71151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 652137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4818339
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 384620
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8234
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49423
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1013096
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 594939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 155749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1969019
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3997621
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10878
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2722, 1425, 1568, 1394, 1920, 1779, 1883, 1725, 1940, 1202, 1462, 1721, 1453, 1149, 1412, 1694, 1364, 1523, 2725, 1216, 1686, 1650, 1290, 1661, 1753, 1640, 718, 1668, 1196, 1152, 1132, 1655, 1603, 1562, 1195, 752, 1679, 1197, 765, 1197, 1629, 1184, 1237, 1629, 1197, 1223, 1214, 2075, 
gpgpu_n_tot_thrd_icount = 245141504
gpgpu_n_tot_w_icount = 7660672
gpgpu_n_stall_shd_mem = 14241034
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 652082
gpgpu_n_mem_write_global = 158079
gpgpu_n_mem_texture = 594922
gpgpu_n_mem_const = 5305
gpgpu_n_load_insn  = 16130368
gpgpu_n_store_insn = 699311
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 7506400
gpgpu_n_const_mem_insn = 7986528
gpgpu_n_param_mem_insn = 3123473
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49423
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49423
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7028796
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18159934	W0_Idle:3427959	W0_Scoreboard:65200654	W1:156376	W2:112191	W3:108495	W4:83298	W5:59460	W6:27782	W7:14922	W8:4290	W9:1270	W10:45	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:322	W18:431	W19:1719	W20:1760	W21:3421	W22:4656	W23:3913	W24:4283	W25:3768	W26:3002	W27:2134	W28:986	W29:256	W30:147	W31:0	W32:7062220
Warp Occupancy Distribution:
Stall:12957444	W0_Idle:1821110	W0_Scoreboard:14573290	W1:156376	W2:112191	W3:108495	W4:83298	W5:59460	W6:27782	W7:14922	W8:4290	W9:1270	W10:45	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:322	W18:431	W19:1719	W20:1760	W21:3421	W22:4656	W23:3913	W24:4283	W25:3768	W26:3002	W27:2134	W28:986	W29:256	W30:147	W31:0	W32:1532443
Warp Occupancy Distribution:
Stall:2666741	W0_Idle:643833	W0_Scoreboard:25362195	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2810471
warp_utilization0: 0.081114
warp_utilization1: 0.067699
warp_utilization2: 0.089269
traffic_breakdown_coretomem[CONST_ACC_R] = 42440 {8:5305,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5216656 {8:652082,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7991512 {40:137657,72:4565,136:15857,}
traffic_breakdown_coretomem[INST_ACC_R] = 12744 {8:1593,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 4759376 {8:594922,}
traffic_breakdown_memtocore[CONST_ACC_R] = 381888 {72:5304,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88618416 {136:651606,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1264152 {8:158019,}
traffic_breakdown_memtocore[INST_ACC_R] = 216512 {136:1592,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 80885592 {136:594747,}
maxmrqlatency = 1345 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 613 
averagemflatency_1 = 693 
averagemflatency_2= 560 
averagemflatency_3 = 570 
averagemrqlatency_1 = 57 
averagemrqlatency_2 = 39 
averagemrqlatency_3 = 41 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 787080 
mrq_lat_table:335444 	13305 	16937 	36260 	99888 	111968 	103073 	62875 	18023 	1357 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	4951 	17008 	38705 	96852 	434274 	670181 	145022 	2586 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	191918 	52891 	74563 	144595 	246841 	358528 	303918 	37277 	1057 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57646 	1081363 	111622 	1024 	2 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	41598 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	209 	1362 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8        24        12        12        23        16        17        21        12        18        15        11        14        18        15 
dram[1]:         7        11        17        23        19        19        20        19        13        13        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        14        19        19        14        13        14        22        15        14        15        16 
dram[3]:         7         8        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        11        10        31        16        23        19        19        15        12        16        15        17        10        15        12        19 
dram[5]:         7        10        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2673      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2548      6857      4069      4446      2540      3861      3749      2516      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.272590  1.295245  1.333333  1.322939  1.482775  1.484834  1.393965  1.430251  1.496457  1.522648  1.500461  1.484165  1.276313  1.260885  1.247074  1.260583 
dram[1]:  1.282926  1.291538  1.316202  1.327158  1.494622  1.467138  1.416228  1.410431  1.498028  1.499491  1.471336  1.474831  1.265628  1.272645  1.252015  1.265373 
dram[2]:  1.291366  1.289159  1.334325  1.309985  1.490448  1.472840  1.416349  1.435356  1.498597  1.509075  1.486240  1.472937  1.280750  1.260409  1.253365  1.254619 
dram[3]:  1.273978  1.263931  1.316552  1.336846  1.487779  1.476183  1.405731  1.423547  1.509137  1.522945  1.475994  1.474726  1.254291  1.256554  1.249955  1.271094 
dram[4]:  1.269600  1.279878  1.313255  1.323714  1.496503  1.494267  1.420947  1.429834  1.506100  1.499927  1.466901  1.488809  1.268437  1.248816  1.260980  1.258415 
dram[5]:  1.285089  1.277736  1.305970  1.323023  1.475522  1.470543  1.388897  1.422633  1.489402  1.502961  1.483482  1.478665  1.259517  1.262352  1.249498  1.253883 
average row locality = 799136/576682 = 1.385748
average row locality_1 = 329116/210444 = 1.563913
average row locality_2 = 241752/190014 = 1.272285
average row locality_3 = 228268/176224 = 1.295329
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6382      6402      6127      6146      7444      7460      8568      8424      8372      8062      8034      7968      6832      6766      6878      6827 
dram[1]:      6430      6360      6071      6099      7470      7354      8371      8440      8276      8350      8050      8135      6961      6856      6784      6857 
dram[2]:      6447      6319      6096      6150      7468      7489      8366      8493      8186      8289      7962      7815      6783      6805      6744      6733 
dram[3]:      6330      6356      6088      6066      7500      7670      8454      8323      8196      8478      7994      8019      6988      6864      6896      6735 
dram[4]:      6407      6341      6220      6091      7505      7702      8592      8395      8340      8382      7925      7917      6892      6760      6865      6783 
dram[5]:      6402      6384      6180      6191      7398      7475      8422      8306      8264      8408      8222      8029      6860      6830      6790      6718 
total reads: 700654
bank skew: 8592/6066 = 1.42
chip skew: 117117/116145 = 1.01
number of total write accesses:
dram[0]:       350       355       630       644      1982      2086      1318      1306      1976      1922      1728      1640       189       184        47        52 
dram[1]:       342       356       640       635      2118      1977      1317      1323      1978      1971      1677      1680       186       169        52        57 
dram[2]:       344       364       633       620      2050      1974      1286      1299      1965      1938      1653      1629       183        97        53        57 
dram[3]:       341       358       633       657      2178      2061      1359      1351      1962      2009      1690      1667       174        86        55        60 
dram[4]:       346       363       626       653      2125      2073      1312      1315      1906      1951      1670      1662       177        96        54        59 
dram[5]:       347       365       648       653      2066      1987      1335      1311      1925      1997      1747      1677       187        94        51        63 
total reads: 98514
bank skew: 2178/47 = 46.34
chip skew: 16641/16145 = 1.03
average mf latency per bank:
dram[0]:        737       710       673       667      1133      1145      1356      1309      1301      1269      1263      1236      1203      1206       902       886
dram[1]:        670       689       626       654      1035      1143      1231      1304      1213      1290      1212      1230      1086      1115       755       798
dram[2]:        718       762       681       715      1176      1225      1325      1413      1312      1345      1285      1293      1209      1642       903       942
dram[3]:        665       661       633       631      1074      1084      1241      1228      1250      1241      1227      1226      1120      1103       794       769
dram[4]:        753       727       699       685      1158      1179      1334      1386      1334      1320      1307      1306      1275      1244       923       912
dram[5]:        650       667       622       636      1108      1109      1211      1263      1209      1224      1188      1200      1109      1117       767       763
maximum mf latency per bank:
dram[0]:       3748      4919      6529      4844      3751      4707      4195      4562      4035      3086      6004      4000      4056      4644      3238      4168
dram[1]:       5488      5099      4843      4536      3833      4850      3413      3231      4758      4982      3742      4642      3483      4838      3892      3592
dram[2]:       4788      3911      4097      5037      4267      3694      3862      3338      5496      4024      4671      5073      2946      4708      3815      2691
dram[3]:       4624      4477      3658      4582      4318      3693      3946      2653      4130      5145      4258      4080      5772      4775      3970      3364
dram[4]:       4100      5006      5116      4184      4522      4605      4003      3743      4449      4855      4988      3628      4647      4310      3355      2913
dram[5]:       4256      4927      5196      4422      4570      3357      3452      2882      3812      4755      4205      3479      4320      5088      4911      3779
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1038946 n_nop=590093 n_act=95857 n_pre=95844 n_req=127464 n_req_1=28707 n_req_2=40643 n_req_3=58114 n_rd=233364 n_write=23788 bw_util=0.4733 bw_util_1=0.09625 bw_util_2=0.1552 bw_util_3=0.2219 blp=5.983318 blp_1= 2.082686 blp_2= 2.294877 blp_3= 2.846541
 n_activity=989114 dram_eff=0.4972 dram_eff_1=0.1011 dram_eff_2=0.163 dram_eff_3=0.2331
bk0: 12764a 774557i bk1: 12801a 774354i bk2: 12252a 762048i bk3: 12287a 756096i bk4: 14888a 595590i bk5: 14920a 587253i bk6: 17136a 599629i bk7: 16846a 600915i bk8: 16744a 592840i bk9: 16122a 603882i bk10: 16068a 613908i bk11: 15932a 616411i bk12: 13664a 754730i bk13: 13532a 752039i bk14: 13756a 756125i bk15: 13652a 753415i 
bw_dist = 0.096	0.155	0.222	0.479	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.59439
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1038946 n_nop=588819 n_act=96270 n_pre=96255 n_req=127695 n_req_1=28646 n_req_2=40775 n_req_3=58274 n_rd=233710 n_write=23892 bw_util=0.4741 bw_util_1=0.09605 bw_util_2=0.1556 bw_util_3=0.2225 blp=5.909244 blp_1= 2.044340 blp_2= 2.276586 blp_3= 2.830919
 n_activity=993712 dram_eff=0.4957 dram_eff_1=0.1004 dram_eff_2=0.1627 dram_eff_3=0.2326
bk0: 12854a 775599i bk1: 12720a 775260i bk2: 12138a 761502i bk3: 12198a 759477i bk4: 14938a 602947i bk5: 14708a 599869i bk6: 16738a 613757i bk7: 16880a 601682i bk8: 16552a 601991i bk9: 16700a 594463i bk10: 16098a 620642i bk11: 16270a 607927i bk12: 13922a 751014i bk13: 13712a 755512i bk14: 13568a 760397i bk15: 13714a 756511i 
bw_dist = 0.096	0.156	0.222	0.482	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.18539
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1038946 n_nop=592681 n_act=95278 n_pre=95264 n_req=126755 n_req_1=27849 n_req_2=40599 n_req_3=58307 n_rd=232268 n_write=23455 bw_util=0.471 bw_util_1=0.09337 bw_util_2=0.155 bw_util_3=0.2226 blp=5.944334 blp_1= 2.039518 blp_2= 2.295085 blp_3= 2.858309
 n_activity=988179 dram_eff=0.4952 dram_eff_1=0.09817 dram_eff_2=0.163 dram_eff_3=0.234
bk0: 12891a 773426i bk1: 12638a 775902i bk2: 12192a 759974i bk3: 12300a 758418i bk4: 14936a 589781i bk5: 14978a 590544i bk6: 16728a 616037i bk7: 16986a 603815i bk8: 16368a 600291i bk9: 16576a 597519i bk10: 15918a 622279i bk11: 15627a 620525i bk12: 13566a 757343i bk13: 13610a 760006i bk14: 13488a 761347i bk15: 13466a 758038i 
bw_dist = 0.093	0.155	0.223	0.480	0.049
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.53362
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1038946 n_nop=588042 n_act=96443 n_pre=96430 n_req=127901 n_req_1=28898 n_req_2=40745 n_req_3=58258 n_rd=233892 n_write=24139 bw_util=0.4748 bw_util_1=0.09677 bw_util_2=0.1556 bw_util_3=0.2224 blp=5.937776 blp_1= 2.046243 blp_2= 2.264980 blp_3= 2.850834
 n_activity=994665 dram_eff=0.4959 dram_eff_1=0.1011 dram_eff_2=0.1625 dram_eff_3=0.2323
bk0: 12652a 777644i bk1: 12710a 772847i bk2: 12176a 758975i bk3: 12130a 760380i bk4: 15000a 593066i bk5: 15340a 586330i bk6: 16904a 605846i bk7: 16644a 607450i bk8: 16392a 600945i bk9: 16956a 589789i bk10: 15986a 612453i bk11: 16038a 610689i bk12: 13976a 746345i bk13: 13728a 759175i bk14: 13792a 755895i bk15: 13468a 761784i 
bw_dist = 0.097	0.156	0.222	0.483	0.043
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.19601
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1038946 n_nop=588487 n_act=96253 n_pre=96238 n_req=127945 n_req_1=29131 n_req_2=40743 n_req_3=58071 n_rd=234226 n_write=23742 bw_util=0.4752 bw_util_1=0.09783 bw_util_2=0.1555 bw_util_3=0.2218 blp=6.030786 blp_1= 2.078986 blp_2= 2.298020 blp_3= 2.873599
 n_activity=988752 dram_eff=0.4993 dram_eff_1=0.1028 dram_eff_2=0.1634 dram_eff_3=0.2331
bk0: 12814a 767987i bk1: 12682a 769757i bk2: 12440a 752065i bk3: 12178a 750168i bk4: 15010a 584707i bk5: 15402a 579965i bk6: 17184a 602605i bk7: 16790a 604628i bk8: 16680a 599353i bk9: 16762a 590682i bk10: 15850a 617007i bk11: 15834a 616628i bk12: 13784a 750931i bk13: 13520a 758870i bk14: 13730a 756162i bk15: 13566a 754501i 
bw_dist = 0.098	0.156	0.222	0.476	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.75111
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1038946 n_nop=588182 n_act=96571 n_pre=96557 n_req=127664 n_req_1=28717 n_req_2=40777 n_req_3=58170 n_rd=233734 n_write=23902 bw_util=0.4741 bw_util_1=0.09627 bw_util_2=0.1557 bw_util_3=0.2221 blp=5.900709 blp_1= 2.057144 blp_2= 2.261525 blp_3= 2.832382
 n_activity=996885 dram_eff=0.4941 dram_eff_1=0.1003 dram_eff_2=0.1623 dram_eff_3=0.2315
bk0: 12800a 775985i bk1: 12768a 774207i bk2: 12352a 755473i bk3: 12382a 752588i bk4: 14796a 601885i bk5: 14948a 598211i bk6: 16844a 606984i bk7: 16612a 608882i bk8: 16528a 606311i bk9: 16816a 587877i bk10: 16444a 609575i bk11: 16052a 611782i bk12: 13720a 752076i bk13: 13658a 761633i bk14: 13578a 761265i bk15: 13436a 759958i 
bw_dist = 0.096	0.156	0.222	0.485	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.0392

========= L2 cache stats =========
L2_cache_bank[0]: Access = 118275, Miss = 58660, Miss_rate = 0.496, Pending_hits = 1749, Reservation_fails = 37435
L2_cache_bank[1]: Access = 117595, Miss = 58060, Miss_rate = 0.494, Pending_hits = 1603, Reservation_fails = 34280
L2_cache_bank[2]: Access = 116575, Miss = 58425, Miss_rate = 0.501, Pending_hits = 1709, Reservation_fails = 25573
L2_cache_bank[3]: Access = 116965, Miss = 58458, Miss_rate = 0.500, Pending_hits = 1702, Reservation_fails = 29141
L2_cache_bank[4]: Access = 118287, Miss = 58061, Miss_rate = 0.491, Pending_hits = 1626, Reservation_fails = 36335
L2_cache_bank[5]: Access = 120233, Miss = 58102, Miss_rate = 0.483, Pending_hits = 1682, Reservation_fails = 40900
L2_cache_bank[6]: Access = 116324, Miss = 58458, Miss_rate = 0.503, Pending_hits = 1662, Reservation_fails = 23666
L2_cache_bank[7]: Access = 116851, Miss = 58511, Miss_rate = 0.501, Pending_hits = 1738, Reservation_fails = 27145
L2_cache_bank[8]: Access = 118335, Miss = 58778, Miss_rate = 0.497, Pending_hits = 1585, Reservation_fails = 42066
L2_cache_bank[9]: Access = 118563, Miss = 58377, Miss_rate = 0.492, Pending_hits = 1677, Reservation_fails = 38292
L2_cache_bank[10]: Access = 116660, Miss = 58543, Miss_rate = 0.502, Pending_hits = 1627, Reservation_fails = 26379
L2_cache_bank[11]: Access = 116885, Miss = 58350, Miss_rate = 0.499, Pending_hits = 1754, Reservation_fails = 25522
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 118275, Miss = 58660 (0.496), PendingHit = 1749 (0.0148)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 117595, Miss = 58060 (0.494), PendingHit = 1603 (0.0136)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116575, Miss = 58425 (0.501), PendingHit = 1709 (0.0147)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116965, Miss = 58458 (0.5), PendingHit = 1702 (0.0146)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 118287, Miss = 58061 (0.491), PendingHit = 1626 (0.0137)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 120233, Miss = 58102 (0.483), PendingHit = 1682 (0.014)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116324, Miss = 58458 (0.503), PendingHit = 1662 (0.0143)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116851, Miss = 58511 (0.501), PendingHit = 1738 (0.0149)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 118335, Miss = 58778 (0.497), PendingHit = 1585 (0.0134)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 118563, Miss = 58377 (0.492), PendingHit = 1677 (0.0141)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116660, Miss = 58543 (0.502), PendingHit = 1627 (0.0139)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116885, Miss = 58350 (0.499), PendingHit = 1754 (0.015)
L2 Cache Total Miss Rate = 0.496
Stream 1: L2 Cache Miss Rate = 0.467
Stream 2: L2 Cache Miss Rate = 0.522
Stream 3: L2 Cache Miss Rate = 0.485
Stream 1: Accesses  = 523672
Stream 1: Misses  = 244355
Stream 2: Accesses  = 445728
Stream 2: Misses  = 232479
Stream 3: Accesses  = 965820
Stream 3: Misses  = 468304
Stream 1+2: Accesses  = 969400
Stream 1+2: Misses  = 476834
Stream 1+2+3: Accesses  = 1935220
Stream 1+2+3: Misses  = 945138
Total Accesses  = 1411548
MPKI-CORES
CORE_L2MPKI_0	21.735
CORE_L2MPKI_1	20.930
CORE_L2MPKI_2	20.779
CORE_L2MPKI_3	21.447
CORE_L2MPKI_4	19.420
CORE_L2MPKI_5	21.448
CORE_L2MPKI_6	21.535
CORE_L2MPKI_7	21.042
CORE_L2MPKI_8	21.318
CORE_L2MPKI_9	21.161
CORE_L2MPKI_10	2.635
CORE_L2MPKI_11	2.613
CORE_L2MPKI_12	2.577
CORE_L2MPKI_13	2.663
CORE_L2MPKI_14	2.594
CORE_L2MPKI_15	2.609
CORE_L2MPKI_16	2.686
CORE_L2MPKI_17	2.651
CORE_L2MPKI_18	2.552
CORE_L2MPKI_19	2.688
CORE_L2MPKI_20	2.618
CORE_L2MPKI_21	2.557
CORE_L2MPKI_22	2.775
CORE_L2MPKI_23	2.550
CORE_L2MPKI_24	2.540
CORE_L2MPKI_25	2.592
CORE_L2MPKI_26	2.575
CORE_L2MPKI_27	2.531
CORE_L2MPKI_28	2.602
CORE_L2MPKI_29	2.557
CORE_L2MPKI_30	2.657
CORE_L2MPKI_31	2.604
CORE_L2MPKI_32	2.617
CORE_L2MPKI_33	2.641
CORE_L2MPKI_34	2.716
CORE_L2MPKI_35	2.598
CORE_L2MPKI_36	2.599
CORE_L2MPKI_37	2.612
CORE_L2MPKI_38	2.649
CORE_L2MPKI_39	2.727
CORE_L2MPKI_40	2.635
CORE_L2MPKI_41	2.574
CORE_L2MPKI_42	2.573
CORE_L2MPKI_43	2.686
CORE_L2MPKI_44	2.603
CORE_L2MPKI_45	2.588
CORE_L2MPKI_46	2.573
CORE_L2MPKI_47	2.555
CORE_L2MPKI_48	2.733
CORE_L2MPKI_49	2.716
CORE_L2MPKI_50	2.622
CORE_L2MPKI_51	2.716
CORE_L2MPKI_52	2.546
CORE_L2MPKI_53	2.611
CORE_L2MPKI_54	2.489
CORE_L2MPKI_55	2.537
CORE_L2MPKI_56	2.591
CORE_L2MPKI_57	2.521
CORE_L2MPKI_58	2.609
CORE_L2MPKI_59	2.578
Avg_MPKI_Stream1= 11.854
Avg_MPKI_Stream2= 2.616
Avg_MPKI_Stream3= 2.603
MISSES-CORES
CORE_MISSES_0	12735
CORE_MISSES_1	12213
CORE_MISSES_2	13038
CORE_MISSES_3	13147
CORE_MISSES_4	12142
CORE_MISSES_5	13871
CORE_MISSES_6	12556
CORE_MISSES_7	12237
CORE_MISSES_8	13128
CORE_MISSES_9	12585
CORE_MISSES_10	10714
CORE_MISSES_11	11440
CORE_MISSES_12	12611
CORE_MISSES_13	11239
CORE_MISSES_14	12506
CORE_MISSES_15	12418
CORE_MISSES_16	10287
CORE_MISSES_17	11626
CORE_MISSES_18	12783
CORE_MISSES_19	11079
CORE_MISSES_20	12683
CORE_MISSES_21	11732
CORE_MISSES_22	10984
CORE_MISSES_23	12101
CORE_MISSES_24	11692
CORE_MISSES_25	10942
CORE_MISSES_26	12500
CORE_MISSES_27	12911
CORE_MISSES_28	11110
CORE_MISSES_29	12379
CORE_MISSES_30	11136
CORE_MISSES_31	11152
CORE_MISSES_32	11687
CORE_MISSES_33	11759
CORE_MISSES_34	11038
CORE_MISSES_35	11726
CORE_MISSES_36	11324
CORE_MISSES_37	10602
CORE_MISSES_38	11871
CORE_MISSES_39	11150
CORE_MISSES_40	10584
CORE_MISSES_41	10817
CORE_MISSES_42	11523
CORE_MISSES_43	11098
CORE_MISSES_44	10554
CORE_MISSES_45	11549
CORE_MISSES_46	10374
CORE_MISSES_47	11673
CORE_MISSES_48	11005
CORE_MISSES_49	10779
CORE_MISSES_50	11006
CORE_MISSES_51	11969
CORE_MISSES_52	11099
CORE_MISSES_53	11103
CORE_MISSES_54	10759
CORE_MISSES_55	11730
CORE_MISSES_56	11948
CORE_MISSES_57	11570
CORE_MISSES_58	10886
CORE_MISSES_59	11923
L2_MISSES = 700783
L2_total_cache_accesses = 1411548
L2_total_cache_misses = 700783
L2_total_cache_miss_rate = 0.4965
L2_total_cache_pending_hits = 20114
L2_total_cache_reservation_fails = 386734
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 81306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 569693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 292508
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4403
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 443
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 459
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2515
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 510310
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 13331
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 71126
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 56207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 93262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5378
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 59405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32006
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1370
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 100
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3498
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6413656
icnt_total_pkts_simt_to_mem=1622196
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       7.6956
gpu_ipc_2 =     114.9969
gpu_ipc_3 =     164.2496
gpu_tot_sim_cycle_stream_1 = 787080
gpu_tot_sim_cycle_stream_2 = 787080
gpu_tot_sim_cycle_stream_3 = 785746
gpu_sim_insn_1 = 6057014
gpu_sim_insn_2 = 90511776
gpu_sim_insn_3 = 129058496
gpu_sim_cycle = 787081
gpu_sim_insn = 225627286
gpu_ipc =     286.6634
gpu_tot_sim_cycle = 787081
gpu_tot_sim_insn = 225627286
gpu_tot_ipc =     286.6634
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4102134
gpu_stall_icnt2sh    = 6671100
gpu_total_sim_rate=168002

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4008499
	L1I_total_cache_misses = 10878
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19618
L1D_cache:
	L1D_cache_core[0]: Access = 38509, Miss = 28637, Miss_rate = 0.744, Pending_hits = 2579, Reservation_fails = 619631
	L1D_cache_core[1]: Access = 38635, Miss = 28566, Miss_rate = 0.739, Pending_hits = 2722, Reservation_fails = 612730
	L1D_cache_core[2]: Access = 40022, Miss = 29576, Miss_rate = 0.739, Pending_hits = 2739, Reservation_fails = 628924
	L1D_cache_core[3]: Access = 40582, Miss = 29782, Miss_rate = 0.734, Pending_hits = 2790, Reservation_fails = 626299
	L1D_cache_core[4]: Access = 37893, Miss = 28269, Miss_rate = 0.746, Pending_hits = 2655, Reservation_fails = 613203
	L1D_cache_core[5]: Access = 41437, Miss = 31118, Miss_rate = 0.751, Pending_hits = 2824, Reservation_fails = 641035
	L1D_cache_core[6]: Access = 39818, Miss = 29473, Miss_rate = 0.740, Pending_hits = 2683, Reservation_fails = 622627
	L1D_cache_core[7]: Access = 38369, Miss = 28507, Miss_rate = 0.743, Pending_hits = 2664, Reservation_fails = 610191
	L1D_cache_core[8]: Access = 39852, Miss = 30160, Miss_rate = 0.757, Pending_hits = 2797, Reservation_fails = 662154
	L1D_cache_core[9]: Access = 37882, Miss = 28477, Miss_rate = 0.752, Pending_hits = 2606, Reservation_fails = 628407
	L1D_cache_core[10]: Access = 9524, Miss = 9524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14090
	L1D_cache_core[11]: Access = 10267, Miss = 10267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11588
	L1D_cache_core[12]: Access = 11498, Miss = 11498, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6683
	L1D_cache_core[13]: Access = 9921, Miss = 9921, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13221
	L1D_cache_core[14]: Access = 11390, Miss = 11390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8206
	L1D_cache_core[15]: Access = 11195, Miss = 11195, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5289
	L1D_cache_core[16]: Access = 8982, Miss = 8982, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15960
	L1D_cache_core[17]: Access = 10313, Miss = 10313, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10918
	L1D_cache_core[18]: Access = 11764, Miss = 11764, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7805
	L1D_cache_core[19]: Access = 9740, Miss = 9740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13048
	L1D_cache_core[20]: Access = 11410, Miss = 11410, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7978
	L1D_cache_core[21]: Access = 10770, Miss = 10770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10501
	L1D_cache_core[22]: Access = 9301, Miss = 9301, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15458
	L1D_cache_core[23]: Access = 11165, Miss = 11165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9142
	L1D_cache_core[24]: Access = 10802, Miss = 10802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8511
	L1D_cache_core[25]: Access = 9927, Miss = 9927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14404
	L1D_cache_core[26]: Access = 11360, Miss = 11360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3107
	L1D_cache_core[27]: Access = 11950, Miss = 11950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1442
	L1D_cache_core[28]: Access = 10055, Miss = 10055, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11872
	L1D_cache_core[29]: Access = 11333, Miss = 11333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6272
	L1D_cache_core[30]: Access = 9847, Miss = 9847, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12959
	L1D_cache_core[31]: Access = 10034, Miss = 10034, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10725
	L1D_cache_core[32]: Access = 10437, Miss = 10437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9165
	L1D_cache_core[33]: Access = 10422, Miss = 10422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12787
	L1D_cache_core[34]: Access = 9619, Miss = 9619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12081
	L1D_cache_core[35]: Access = 10572, Miss = 10572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8709
	L1D_cache_core[36]: Access = 10205, Miss = 10205, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9502
	L1D_cache_core[37]: Access = 9513, Miss = 9513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13477
	L1D_cache_core[38]: Access = 10547, Miss = 10547, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12242
	L1D_cache_core[39]: Access = 9548, Miss = 9548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13417
	L1D_cache_core[40]: Access = 9433, Miss = 9433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12622
	L1D_cache_core[41]: Access = 9825, Miss = 9825, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10442
	L1D_cache_core[42]: Access = 10449, Miss = 10449, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7584
	L1D_cache_core[43]: Access = 9701, Miss = 9701, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11818
	L1D_cache_core[44]: Access = 9554, Miss = 9554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14286
	L1D_cache_core[45]: Access = 10448, Miss = 10448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7142
	L1D_cache_core[46]: Access = 9474, Miss = 9474, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16948
	L1D_cache_core[47]: Access = 10741, Miss = 10741, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9065
	L1D_cache_core[48]: Access = 9418, Miss = 9418, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12148
	L1D_cache_core[49]: Access = 9324, Miss = 9324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15460
	L1D_cache_core[50]: Access = 9834, Miss = 9834, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11167
	L1D_cache_core[51]: Access = 10309, Miss = 10309, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5927
	L1D_cache_core[52]: Access = 10173, Miss = 10173, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11951
	L1D_cache_core[53]: Access = 10007, Miss = 10007, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10051
	L1D_cache_core[54]: Access = 10112, Miss = 10112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12005
	L1D_cache_core[55]: Access = 10839, Miss = 10839, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9555
	L1D_cache_core[56]: Access = 10808, Miss = 10808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7613
	L1D_cache_core[57]: Access = 10766, Miss = 10766, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7366
	L1D_cache_core[58]: Access = 9830, Miss = 9830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11804
	L1D_cache_core[59]: Access = 10865, Miss = 10865, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6644
	L1D_total_cache_accesses = 908320
	L1D_total_cache_misses = 807886
	L1D_total_cache_miss_rate = 0.8894
	L1D_total_cache_pending_hits = 27059
	L1D_total_cache_reservation_fails = 6787358
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 392854
	L1C_total_cache_misses = 8234
	L1C_total_cache_miss_rate = 0.0210
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49423
L1T_cache:
	L1T_total_cache_accesses = 1608035
	L1T_total_cache_misses = 594939
	L1T_total_cache_miss_rate = 0.3700
	L1T_total_cache_pending_hits = 1013096
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 71151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 652137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4818339
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 384620
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8234
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49423
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1013096
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 594939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 155749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1969019
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3997621
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10878
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2722, 1425, 1568, 1394, 1920, 1779, 1883, 1725, 1940, 1202, 1462, 1721, 1453, 1149, 1412, 1694, 1364, 1523, 2725, 1216, 1686, 1650, 1290, 1661, 1753, 1640, 718, 1668, 1196, 1152, 1132, 1655, 1603, 1562, 1195, 752, 1679, 1197, 765, 1197, 1629, 1184, 1237, 1629, 1197, 1223, 1214, 2075, 
gpgpu_n_tot_thrd_icount = 245141504
gpgpu_n_tot_w_icount = 7660672
gpgpu_n_stall_shd_mem = 14241034
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 652082
gpgpu_n_mem_write_global = 158079
gpgpu_n_mem_texture = 594922
gpgpu_n_mem_const = 5305
gpgpu_n_load_insn  = 16130368
gpgpu_n_store_insn = 699311
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 7506400
gpgpu_n_const_mem_insn = 7986528
gpgpu_n_param_mem_insn = 3123473
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49423
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49423
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7028796
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18159934	W0_Idle:3427959	W0_Scoreboard:65200654	W1:156376	W2:112191	W3:108495	W4:83298	W5:59460	W6:27782	W7:14922	W8:4290	W9:1270	W10:45	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:322	W18:431	W19:1719	W20:1760	W21:3421	W22:4656	W23:3913	W24:4283	W25:3768	W26:3002	W27:2134	W28:986	W29:256	W30:147	W31:0	W32:7062220
Warp Occupancy Distribution:
Stall:12957444	W0_Idle:1821110	W0_Scoreboard:14573290	W1:156376	W2:112191	W3:108495	W4:83298	W5:59460	W6:27782	W7:14922	W8:4290	W9:1270	W10:45	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:322	W18:431	W19:1719	W20:1760	W21:3421	W22:4656	W23:3913	W24:4283	W25:3768	W26:3002	W27:2134	W28:986	W29:256	W30:147	W31:0	W32:1532443
Warp Occupancy Distribution:
Stall:2666741	W0_Idle:643833	W0_Scoreboard:25362195	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2810471
warp_utilization0: 0.081114
warp_utilization1: 0.067699
warp_utilization2: 0.089269
traffic_breakdown_coretomem[CONST_ACC_R] = 42440 {8:5305,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5216656 {8:652082,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7991512 {40:137657,72:4565,136:15857,}
traffic_breakdown_coretomem[INST_ACC_R] = 12744 {8:1593,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 4759376 {8:594922,}
traffic_breakdown_memtocore[CONST_ACC_R] = 381888 {72:5304,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88618416 {136:651606,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1264152 {8:158019,}
traffic_breakdown_memtocore[INST_ACC_R] = 216512 {136:1592,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 80885592 {136:594747,}
maxmrqlatency = 1345 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 613 
averagemflatency_1 = 693 
averagemflatency_2= 560 
averagemflatency_3 = 570 
averagemrqlatency_1 = 57 
averagemrqlatency_2 = 39 
averagemrqlatency_3 = 41 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 787080 
mrq_lat_table:335444 	13305 	16937 	36260 	99888 	111968 	103073 	62875 	18023 	1357 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	4951 	17008 	38705 	96852 	434274 	670181 	145022 	2586 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	191918 	52891 	74563 	144595 	246841 	358528 	303918 	37277 	1057 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57646 	1081363 	111622 	1024 	2 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	41598 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	209 	1362 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8        24        12        12        23        16        17        21        12        18        15        11        14        18        15 
dram[1]:         7        11        17        23        19        19        20        19        13        13        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        14        19        19        14        13        14        22        15        14        15        16 
dram[3]:         7         8        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        11        10        31        16        23        19        19        15        12        16        15        17        10        15        12        19 
dram[5]:         7        10        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2673      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2548      6857      4069      4446      2540      3861      3749      2516      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.272590  1.295245  1.333333  1.322939  1.482775  1.484834  1.393965  1.430251  1.496457  1.522648  1.500461  1.484165  1.276313  1.260885  1.247074  1.260583 
dram[1]:  1.282926  1.291538  1.316202  1.327158  1.494622  1.467138  1.416228  1.410431  1.498028  1.499491  1.471336  1.474831  1.265628  1.272645  1.252015  1.265373 
dram[2]:  1.291366  1.289159  1.334325  1.309985  1.490448  1.472840  1.416349  1.435356  1.498597  1.509075  1.486240  1.472937  1.280750  1.260409  1.253365  1.254619 
dram[3]:  1.273978  1.263931  1.316552  1.336846  1.487779  1.476183  1.405731  1.423547  1.509137  1.522945  1.475994  1.474726  1.254291  1.256554  1.249955  1.271094 
dram[4]:  1.269600  1.279878  1.313255  1.323714  1.496503  1.494267  1.420947  1.429834  1.506100  1.499927  1.466901  1.488809  1.268437  1.248816  1.260980  1.258415 
dram[5]:  1.285089  1.277736  1.305970  1.323023  1.475522  1.470543  1.388897  1.422633  1.489402  1.502961  1.483482  1.478665  1.259517  1.262352  1.249498  1.253883 
average row locality = 799136/576682 = 1.385748
average row locality_1 = 329116/210444 = 1.563913
average row locality_2 = 241752/190014 = 1.272285
average row locality_3 = 228268/176224 = 1.295329
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6382      6402      6127      6146      7444      7460      8568      8424      8372      8062      8034      7968      6832      6766      6878      6827 
dram[1]:      6430      6360      6071      6099      7470      7354      8371      8440      8276      8350      8050      8135      6961      6856      6784      6857 
dram[2]:      6447      6319      6096      6150      7468      7489      8366      8493      8186      8289      7962      7815      6783      6805      6744      6733 
dram[3]:      6330      6356      6088      6066      7500      7670      8454      8323      8196      8478      7994      8019      6988      6864      6896      6735 
dram[4]:      6407      6341      6220      6091      7505      7702      8592      8395      8340      8382      7925      7917      6892      6760      6865      6783 
dram[5]:      6402      6384      6180      6191      7398      7475      8422      8306      8264      8408      8222      8029      6860      6830      6790      6718 
total reads: 700654
bank skew: 8592/6066 = 1.42
chip skew: 117117/116145 = 1.01
number of total write accesses:
dram[0]:       350       355       630       644      1982      2086      1318      1306      1976      1922      1728      1640       189       184        47        52 
dram[1]:       342       356       640       635      2118      1977      1317      1323      1978      1971      1677      1680       186       169        52        57 
dram[2]:       344       364       633       620      2050      1974      1286      1299      1965      1938      1653      1629       183        97        53        57 
dram[3]:       341       358       633       657      2178      2061      1359      1351      1962      2009      1690      1667       174        86        55        60 
dram[4]:       346       363       626       653      2125      2073      1312      1315      1906      1951      1670      1662       177        96        54        59 
dram[5]:       347       365       648       653      2066      1987      1335      1311      1925      1997      1747      1677       187        94        51        63 
total reads: 98514
bank skew: 2178/47 = 46.34
chip skew: 16641/16145 = 1.03
average mf latency per bank:
dram[0]:        737       710       673       667      1133      1145      1356      1309      1301      1269      1263      1236      1203      1206       902       886
dram[1]:        670       689       626       654      1035      1143      1231      1304      1213      1290      1212      1230      1086      1115       755       798
dram[2]:        718       762       681       715      1176      1225      1325      1413      1312      1345      1285      1293      1209      1642       903       942
dram[3]:        665       661       633       631      1074      1084      1241      1228      1250      1241      1227      1226      1120      1103       794       769
dram[4]:        753       727       699       685      1158      1179      1334      1386      1334      1320      1307      1306      1275      1244       923       912
dram[5]:        650       667       622       636      1108      1109      1211      1263      1209      1224      1188      1200      1109      1117       767       763
maximum mf latency per bank:
dram[0]:       3748      4919      6529      4844      3751      4707      4195      4562      4035      3086      6004      4000      4056      4644      3238      4168
dram[1]:       5488      5099      4843      4536      3833      4850      3413      3231      4758      4982      3742      4642      3483      4838      3892      3592
dram[2]:       4788      3911      4097      5037      4267      3694      3862      3338      5496      4024      4671      5073      2946      4708      3815      2691
dram[3]:       4624      4477      3658      4582      4318      3693      3946      2653      4130      5145      4258      4080      5772      4775      3970      3364
dram[4]:       4100      5006      5116      4184      4522      4605      4003      3743      4449      4855      4988      3628      4647      4310      3355      2913
dram[5]:       4256      4927      5196      4422      4570      3357      3452      2882      3812      4755      4205      3479      4320      5088      4911      3779
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1038946 n_nop=590093 n_act=95857 n_pre=95844 n_req=127464 n_req_1=28707 n_req_2=40643 n_req_3=58114 n_rd=233364 n_write=23788 bw_util=0.4733 bw_util_1=0.09625 bw_util_2=0.1552 bw_util_3=0.2219 blp=5.983318 blp_1= 2.082686 blp_2= 2.294877 blp_3= 2.846541
 n_activity=989114 dram_eff=0.4972 dram_eff_1=0.1011 dram_eff_2=0.163 dram_eff_3=0.2331
bk0: 12764a 774557i bk1: 12801a 774354i bk2: 12252a 762048i bk3: 12287a 756096i bk4: 14888a 595590i bk5: 14920a 587253i bk6: 17136a 599629i bk7: 16846a 600915i bk8: 16744a 592840i bk9: 16122a 603882i bk10: 16068a 613908i bk11: 15932a 616411i bk12: 13664a 754730i bk13: 13532a 752039i bk14: 13756a 756125i bk15: 13652a 753415i 
bw_dist = 0.096	0.155	0.222	0.479	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.59439
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1038946 n_nop=588819 n_act=96270 n_pre=96255 n_req=127695 n_req_1=28646 n_req_2=40775 n_req_3=58274 n_rd=233710 n_write=23892 bw_util=0.4741 bw_util_1=0.09605 bw_util_2=0.1556 bw_util_3=0.2225 blp=5.909244 blp_1= 2.044340 blp_2= 2.276586 blp_3= 2.830919
 n_activity=993712 dram_eff=0.4957 dram_eff_1=0.1004 dram_eff_2=0.1627 dram_eff_3=0.2326
bk0: 12854a 775599i bk1: 12720a 775260i bk2: 12138a 761502i bk3: 12198a 759477i bk4: 14938a 602947i bk5: 14708a 599869i bk6: 16738a 613757i bk7: 16880a 601682i bk8: 16552a 601991i bk9: 16700a 594463i bk10: 16098a 620642i bk11: 16270a 607927i bk12: 13922a 751014i bk13: 13712a 755512i bk14: 13568a 760397i bk15: 13714a 756511i 
bw_dist = 0.096	0.156	0.222	0.482	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.18539
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1038946 n_nop=592681 n_act=95278 n_pre=95264 n_req=126755 n_req_1=27849 n_req_2=40599 n_req_3=58307 n_rd=232268 n_write=23455 bw_util=0.471 bw_util_1=0.09337 bw_util_2=0.155 bw_util_3=0.2226 blp=5.944334 blp_1= 2.039518 blp_2= 2.295085 blp_3= 2.858309
 n_activity=988179 dram_eff=0.4952 dram_eff_1=0.09817 dram_eff_2=0.163 dram_eff_3=0.234
bk0: 12891a 773426i bk1: 12638a 775902i bk2: 12192a 759974i bk3: 12300a 758418i bk4: 14936a 589781i bk5: 14978a 590544i bk6: 16728a 616037i bk7: 16986a 603815i bk8: 16368a 600291i bk9: 16576a 597519i bk10: 15918a 622279i bk11: 15627a 620525i bk12: 13566a 757343i bk13: 13610a 760006i bk14: 13488a 761347i bk15: 13466a 758038i 
bw_dist = 0.093	0.155	0.223	0.480	0.049
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.53362
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1038946 n_nop=588042 n_act=96443 n_pre=96430 n_req=127901 n_req_1=28898 n_req_2=40745 n_req_3=58258 n_rd=233892 n_write=24139 bw_util=0.4748 bw_util_1=0.09677 bw_util_2=0.1556 bw_util_3=0.2224 blp=5.937776 blp_1= 2.046243 blp_2= 2.264980 blp_3= 2.850834
 n_activity=994665 dram_eff=0.4959 dram_eff_1=0.1011 dram_eff_2=0.1625 dram_eff_3=0.2323
bk0: 12652a 777644i bk1: 12710a 772847i bk2: 12176a 758975i bk3: 12130a 760380i bk4: 15000a 593066i bk5: 15340a 586330i bk6: 16904a 605846i bk7: 16644a 607450i bk8: 16392a 600945i bk9: 16956a 589789i bk10: 15986a 612453i bk11: 16038a 610689i bk12: 13976a 746345i bk13: 13728a 759175i bk14: 13792a 755895i bk15: 13468a 761784i 
bw_dist = 0.097	0.156	0.222	0.483	0.043
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.19601
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1038946 n_nop=588487 n_act=96253 n_pre=96238 n_req=127945 n_req_1=29131 n_req_2=40743 n_req_3=58071 n_rd=234226 n_write=23742 bw_util=0.4752 bw_util_1=0.09783 bw_util_2=0.1555 bw_util_3=0.2218 blp=6.030786 blp_1= 2.078986 blp_2= 2.298020 blp_3= 2.873599
 n_activity=988752 dram_eff=0.4993 dram_eff_1=0.1028 dram_eff_2=0.1634 dram_eff_3=0.2331
bk0: 12814a 767987i bk1: 12682a 769757i bk2: 12440a 752065i bk3: 12178a 750168i bk4: 15010a 584707i bk5: 15402a 579965i bk6: 17184a 602605i bk7: 16790a 604628i bk8: 16680a 599353i bk9: 16762a 590682i bk10: 15850a 617007i bk11: 15834a 616628i bk12: 13784a 750931i bk13: 13520a 758870i bk14: 13730a 756162i bk15: 13566a 754501i 
bw_dist = 0.098	0.156	0.222	0.476	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.75111
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1038946 n_nop=588182 n_act=96571 n_pre=96557 n_req=127664 n_req_1=28717 n_req_2=40777 n_req_3=58170 n_rd=233734 n_write=23902 bw_util=0.4741 bw_util_1=0.09627 bw_util_2=0.1557 bw_util_3=0.2221 blp=5.900709 blp_1= 2.057144 blp_2= 2.261525 blp_3= 2.832382
 n_activity=996885 dram_eff=0.4941 dram_eff_1=0.1003 dram_eff_2=0.1623 dram_eff_3=0.2315
bk0: 12800a 775985i bk1: 12768a 774207i bk2: 12352a 755473i bk3: 12382a 752588i bk4: 14796a 601885i bk5: 14948a 598211i bk6: 16844a 606984i bk7: 16612a 608882i bk8: 16528a 606311i bk9: 16816a 587877i bk10: 16444a 609575i bk11: 16052a 611782i bk12: 13720a 752076i bk13: 13658a 761633i bk14: 13578a 761265i bk15: 13436a 759958i 
bw_dist = 0.096	0.156	0.222	0.485	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.0392

========= L2 cache stats =========
L2_cache_bank[0]: Access = 118275, Miss = 58660, Miss_rate = 0.496, Pending_hits = 1749, Reservation_fails = 37435
L2_cache_bank[1]: Access = 117595, Miss = 58060, Miss_rate = 0.494, Pending_hits = 1603, Reservation_fails = 34280
L2_cache_bank[2]: Access = 116575, Miss = 58425, Miss_rate = 0.501, Pending_hits = 1709, Reservation_fails = 25573
L2_cache_bank[3]: Access = 116965, Miss = 58458, Miss_rate = 0.500, Pending_hits = 1702, Reservation_fails = 29141
L2_cache_bank[4]: Access = 118287, Miss = 58061, Miss_rate = 0.491, Pending_hits = 1626, Reservation_fails = 36335
L2_cache_bank[5]: Access = 120233, Miss = 58102, Miss_rate = 0.483, Pending_hits = 1682, Reservation_fails = 40900
L2_cache_bank[6]: Access = 116324, Miss = 58458, Miss_rate = 0.503, Pending_hits = 1662, Reservation_fails = 23666
L2_cache_bank[7]: Access = 116851, Miss = 58511, Miss_rate = 0.501, Pending_hits = 1738, Reservation_fails = 27145
L2_cache_bank[8]: Access = 118335, Miss = 58778, Miss_rate = 0.497, Pending_hits = 1585, Reservation_fails = 42066
L2_cache_bank[9]: Access = 118563, Miss = 58377, Miss_rate = 0.492, Pending_hits = 1677, Reservation_fails = 38292
L2_cache_bank[10]: Access = 116660, Miss = 58543, Miss_rate = 0.502, Pending_hits = 1627, Reservation_fails = 26379
L2_cache_bank[11]: Access = 116885, Miss = 58350, Miss_rate = 0.499, Pending_hits = 1754, Reservation_fails = 25522
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 118275, Miss = 58660 (0.496), PendingHit = 1749 (0.0148)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 117595, Miss = 58060 (0.494), PendingHit = 1603 (0.0136)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116575, Miss = 58425 (0.501), PendingHit = 1709 (0.0147)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116965, Miss = 58458 (0.5), PendingHit = 1702 (0.0146)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 118287, Miss = 58061 (0.491), PendingHit = 1626 (0.0137)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 120233, Miss = 58102 (0.483), PendingHit = 1682 (0.014)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116324, Miss = 58458 (0.503), PendingHit = 1662 (0.0143)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116851, Miss = 58511 (0.501), PendingHit = 1738 (0.0149)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 118335, Miss = 58778 (0.497), PendingHit = 1585 (0.0134)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 118563, Miss = 58377 (0.492), PendingHit = 1677 (0.0141)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116660, Miss = 58543 (0.502), PendingHit = 1627 (0.0139)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116885, Miss = 58350 (0.499), PendingHit = 1754 (0.015)
L2 Cache Total Miss Rate = 0.496
Stream 1: L2 Cache Miss Rate = 0.467
Stream 2: L2 Cache Miss Rate = 0.522
Stream 3: L2 Cache Miss Rate = 0.485
Stream 1: Accesses  = 523672
Stream 1: Misses  = 244355
Stream 2: Accesses  = 445728
Stream 2: Misses  = 232479
Stream 3: Accesses  = 965820
Stream 3: Misses  = 468304
Stream 1+2: Accesses  = 969400
Stream 1+2: Misses  = 476834
Stream 1+2+3: Accesses  = 1935220
Stream 1+2+3: Misses  = 945138
Total Accesses  = 1411548
MPKI-CORES
CORE_L2MPKI_0	21.735
CORE_L2MPKI_1	20.930
CORE_L2MPKI_2	20.779
CORE_L2MPKI_3	21.447
CORE_L2MPKI_4	19.420
CORE_L2MPKI_5	21.448
CORE_L2MPKI_6	21.535
CORE_L2MPKI_7	21.042
CORE_L2MPKI_8	21.318
CORE_L2MPKI_9	21.161
CORE_L2MPKI_10	2.635
CORE_L2MPKI_11	2.613
CORE_L2MPKI_12	2.577
CORE_L2MPKI_13	2.663
CORE_L2MPKI_14	2.594
CORE_L2MPKI_15	2.609
CORE_L2MPKI_16	2.686
CORE_L2MPKI_17	2.651
CORE_L2MPKI_18	2.552
CORE_L2MPKI_19	2.688
CORE_L2MPKI_20	2.618
CORE_L2MPKI_21	2.557
CORE_L2MPKI_22	2.775
CORE_L2MPKI_23	2.550
CORE_L2MPKI_24	2.540
CORE_L2MPKI_25	2.592
CORE_L2MPKI_26	2.575
CORE_L2MPKI_27	2.531
CORE_L2MPKI_28	2.602
CORE_L2MPKI_29	2.557
CORE_L2MPKI_30	2.657
CORE_L2MPKI_31	2.604
CORE_L2MPKI_32	2.617
CORE_L2MPKI_33	2.641
CORE_L2MPKI_34	2.716
CORE_L2MPKI_35	2.598
CORE_L2MPKI_36	2.599
CORE_L2MPKI_37	2.612
CORE_L2MPKI_38	2.649
CORE_L2MPKI_39	2.727
CORE_L2MPKI_40	2.635
CORE_L2MPKI_41	2.574
CORE_L2MPKI_42	2.573
CORE_L2MPKI_43	2.686
CORE_L2MPKI_44	2.603
CORE_L2MPKI_45	2.588
CORE_L2MPKI_46	2.573
CORE_L2MPKI_47	2.555
CORE_L2MPKI_48	2.733
CORE_L2MPKI_49	2.716
CORE_L2MPKI_50	2.622
CORE_L2MPKI_51	2.716
CORE_L2MPKI_52	2.546
CORE_L2MPKI_53	2.611
CORE_L2MPKI_54	2.489
CORE_L2MPKI_55	2.537
CORE_L2MPKI_56	2.591
CORE_L2MPKI_57	2.521
CORE_L2MPKI_58	2.609
CORE_L2MPKI_59	2.578
Avg_MPKI_Stream1= 11.854
Avg_MPKI_Stream2= 2.616
Avg_MPKI_Stream3= 2.603
MISSES-CORES
CORE_MISSES_0	12735
CORE_MISSES_1	12213
CORE_MISSES_2	13038
CORE_MISSES_3	13147
CORE_MISSES_4	12142
CORE_MISSES_5	13871
CORE_MISSES_6	12556
CORE_MISSES_7	12237
CORE_MISSES_8	13128
CORE_MISSES_9	12585
CORE_MISSES_10	10714
CORE_MISSES_11	11440
CORE_MISSES_12	12611
CORE_MISSES_13	11239
CORE_MISSES_14	12506
CORE_MISSES_15	12418
CORE_MISSES_16	10287
CORE_MISSES_17	11626
CORE_MISSES_18	12783
CORE_MISSES_19	11079
CORE_MISSES_20	12683
CORE_MISSES_21	11732
CORE_MISSES_22	10984
CORE_MISSES_23	12101
CORE_MISSES_24	11692
CORE_MISSES_25	10942
CORE_MISSES_26	12500
CORE_MISSES_27	12911
CORE_MISSES_28	11110
CORE_MISSES_29	12379
CORE_MISSES_30	11136
CORE_MISSES_31	11152
CORE_MISSES_32	11687
CORE_MISSES_33	11759
CORE_MISSES_34	11038
CORE_MISSES_35	11726
CORE_MISSES_36	11324
CORE_MISSES_37	10602
CORE_MISSES_38	11871
CORE_MISSES_39	11150
CORE_MISSES_40	10584
CORE_MISSES_41	10817
CORE_MISSES_42	11523
CORE_MISSES_43	11098
CORE_MISSES_44	10554
CORE_MISSES_45	11549
CORE_MISSES_46	10374
CORE_MISSES_47	11673
CORE_MISSES_48	11005
CORE_MISSES_49	10779
CORE_MISSES_50	11006
CORE_MISSES_51	11969
CORE_MISSES_52	11099
CORE_MISSES_53	11103
CORE_MISSES_54	10759
CORE_MISSES_55	11730
CORE_MISSES_56	11948
CORE_MISSES_57	11570
CORE_MISSES_58	10886
CORE_MISSES_59	11923
L2_MISSES = 700783
L2_total_cache_accesses = 1411548
L2_total_cache_misses = 700783
L2_total_cache_miss_rate = 0.4965
L2_total_cache_pending_hits = 20114
L2_total_cache_reservation_fails = 386734
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 81306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 569693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 292508
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4403
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 443
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 459
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2515
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 510310
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 13331
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 71126
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 56207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 93262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5378
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 59405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32006
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1370
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 100
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3498
L2_cache_data_port_util = 0.277
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6413656
icnt_total_pkts_simt_to_mem=1622196
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       6.5398
gpu_ipc_2 =     113.9415
gpu_ipc_3 =     165.7015
gpu_tot_sim_cycle_stream_1 = 1059161
gpu_tot_sim_cycle_stream_2 = 1059161
gpu_tot_sim_cycle_stream_3 = 1057825
gpu_sim_insn_1 = 6926708
gpu_sim_insn_2 = 120682368
gpu_sim_insn_3 = 175283232
gpu_sim_cycle = 1059162
gpu_sim_insn = 302892308
gpu_ipc =     285.9735
gpu_tot_sim_cycle = 1059162
gpu_tot_sim_insn = 302892308
gpu_tot_ipc =     285.9735
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5604207
gpu_stall_icnt2sh    = 9090885
gpu_total_sim_rate=169308

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5306497
	L1I_total_cache_misses = 12916
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22063
L1D_cache:
	L1D_cache_core[0]: Access = 52320, Miss = 40161, Miss_rate = 0.768, Pending_hits = 3301, Reservation_fails = 877274
	L1D_cache_core[1]: Access = 52058, Miss = 39775, Miss_rate = 0.764, Pending_hits = 3523, Reservation_fails = 870780
	L1D_cache_core[2]: Access = 53683, Miss = 40943, Miss_rate = 0.763, Pending_hits = 3524, Reservation_fails = 886747
	L1D_cache_core[3]: Access = 54161, Miss = 41185, Miss_rate = 0.760, Pending_hits = 3609, Reservation_fails = 884144
	L1D_cache_core[4]: Access = 51405, Miss = 39535, Miss_rate = 0.769, Pending_hits = 3417, Reservation_fails = 871168
	L1D_cache_core[5]: Access = 54988, Miss = 42417, Miss_rate = 0.771, Pending_hits = 3594, Reservation_fails = 898962
	L1D_cache_core[6]: Access = 53305, Miss = 40732, Miss_rate = 0.764, Pending_hits = 3473, Reservation_fails = 880636
	L1D_cache_core[7]: Access = 52395, Miss = 40206, Miss_rate = 0.767, Pending_hits = 3474, Reservation_fails = 867643
	L1D_cache_core[8]: Access = 53525, Miss = 41597, Miss_rate = 0.777, Pending_hits = 3602, Reservation_fails = 919940
	L1D_cache_core[9]: Access = 51471, Miss = 39928, Miss_rate = 0.776, Pending_hits = 3442, Reservation_fails = 886286
	L1D_cache_core[10]: Access = 12719, Miss = 12719, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17270
	L1D_cache_core[11]: Access = 13896, Miss = 13896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17238
	L1D_cache_core[12]: Access = 15547, Miss = 15547, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8025
	L1D_cache_core[13]: Access = 13268, Miss = 13268, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15785
	L1D_cache_core[14]: Access = 14802, Miss = 14802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10750
	L1D_cache_core[15]: Access = 14550, Miss = 14550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8548
	L1D_cache_core[16]: Access = 12132, Miss = 12132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19499
	L1D_cache_core[17]: Access = 14075, Miss = 14075, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12851
	L1D_cache_core[18]: Access = 15787, Miss = 15787, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8149
	L1D_cache_core[19]: Access = 13089, Miss = 13089, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17261
	L1D_cache_core[20]: Access = 15035, Miss = 15035, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10631
	L1D_cache_core[21]: Access = 14657, Miss = 14657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12835
	L1D_cache_core[22]: Access = 12761, Miss = 12761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19199
	L1D_cache_core[23]: Access = 14810, Miss = 14810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12123
	L1D_cache_core[24]: Access = 14419, Miss = 14419, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11526
	L1D_cache_core[25]: Access = 12644, Miss = 12644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20499
	L1D_cache_core[26]: Access = 15433, Miss = 15433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3718
	L1D_cache_core[27]: Access = 15995, Miss = 15995, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1595
	L1D_cache_core[28]: Access = 13678, Miss = 13678, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16026
	L1D_cache_core[29]: Access = 14259, Miss = 14259, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12691
	L1D_cache_core[30]: Access = 13119, Miss = 13119, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17973
	L1D_cache_core[31]: Access = 13534, Miss = 13534, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14333
	L1D_cache_core[32]: Access = 14130, Miss = 14130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11834
	L1D_cache_core[33]: Access = 13448, Miss = 13448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21592
	L1D_cache_core[34]: Access = 13725, Miss = 13725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12952
	L1D_cache_core[35]: Access = 14668, Miss = 14668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8986
	L1D_cache_core[36]: Access = 13560, Miss = 13560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13219
	L1D_cache_core[37]: Access = 12441, Miss = 12441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18221
	L1D_cache_core[38]: Access = 14517, Miss = 14517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12476
	L1D_cache_core[39]: Access = 12830, Miss = 12830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18321
	L1D_cache_core[40]: Access = 13214, Miss = 13214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13493
	L1D_cache_core[41]: Access = 13416, Miss = 13416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13383
	L1D_cache_core[42]: Access = 13278, Miss = 13278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13600
	L1D_cache_core[43]: Access = 13588, Miss = 13588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12668
	L1D_cache_core[44]: Access = 13387, Miss = 13387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15706
	L1D_cache_core[45]: Access = 13875, Miss = 13875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12550
	L1D_cache_core[46]: Access = 13016, Miss = 13016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20892
	L1D_cache_core[47]: Access = 14843, Miss = 14843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9308
	L1D_cache_core[48]: Access = 12444, Miss = 12444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18572
	L1D_cache_core[49]: Access = 12777, Miss = 12777, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17393
	L1D_cache_core[50]: Access = 13594, Miss = 13594, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14492
	L1D_cache_core[51]: Access = 13585, Miss = 13585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10118
	L1D_cache_core[52]: Access = 13871, Miss = 13871, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13355
	L1D_cache_core[53]: Access = 14118, Miss = 14118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10068
	L1D_cache_core[54]: Access = 13725, Miss = 13725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15237
	L1D_cache_core[55]: Access = 14680, Miss = 14680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11113
	L1D_cache_core[56]: Access = 14825, Miss = 14825, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8107
	L1D_cache_core[57]: Access = 14500, Miss = 14500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10008
	L1D_cache_core[58]: Access = 13549, Miss = 13549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13186
	L1D_cache_core[59]: Access = 14851, Miss = 14851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7028
	L1D_total_cache_accesses = 1223975
	L1D_total_cache_misses = 1101143
	L1D_total_cache_miss_rate = 0.8996
	L1D_total_cache_pending_hits = 34959
	L1D_total_cache_reservation_fails = 9509983
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 511103
	L1C_total_cache_misses = 8929
	L1C_total_cache_miss_rate = 0.0175
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49423
L1T_cache:
	L1T_total_cache_accesses = 2131288
	L1T_total_cache_misses = 777111
	L1T_total_cache_miss_rate = 0.3646
	L1T_total_cache_pending_hits = 1354177
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 915402
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7336962
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 502174
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8929
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49423
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1354177
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 777111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 185741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2173021
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5293581
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12916
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22063
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2858, 1679, 1692, 1707, 2072, 2085, 2046, 1911, 2096, 1355, 1664, 1799, 1679, 1187, 1694, 1700, 1606, 1523, 3053, 1216, 2044, 1650, 1681, 1661, 2137, 1640, 1143, 1668, 1621, 1152, 1584, 1655, 2015, 1562, 1534, 752, 2007, 1197, 999, 1197, 1837, 1184, 1440, 1629, 1332, 1223, 1308, 2075, 
gpgpu_n_tot_thrd_icount = 324799904
gpgpu_n_tot_w_icount = 10149997
gpgpu_n_stall_shd_mem = 19171448
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 915354
gpgpu_n_mem_write_global = 188105
gpgpu_n_mem_texture = 777109
gpgpu_n_mem_const = 5779
gpgpu_n_load_insn  = 21676445
gpgpu_n_store_insn = 883824
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 10117408
gpgpu_n_const_mem_insn = 10761312
gpgpu_n_param_mem_insn = 3968902
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49423
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49423
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9873379
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25318389	W0_Idle:3906449	W0_Scoreboard:87724107	W1:161921	W2:120916	W3:118637	W4:91671	W5:64968	W6:30540	W7:16249	W8:5309	W9:1699	W10:357	W11:293	W12:216	W13:194	W14:333	W15:238	W16:422	W17:780	W18:1236	W19:3555	W20:3370	W21:6586	W22:9354	W23:7792	W24:8660	W25:7683	W26:5821	W27:3677	W28:1878	W29:506	W30:257	W31:0	W32:9475377
Warp Occupancy Distribution:
Stall:18768113	W0_Idle:1876457	W0_Scoreboard:19039389	W1:161921	W2:120916	W3:118637	W4:91671	W5:64968	W6:30540	W7:16249	W8:5309	W9:1699	W10:357	W11:293	W12:216	W13:194	W14:333	W15:238	W16:422	W17:780	W18:1236	W19:3555	W20:3370	W21:6586	W22:9354	W23:7792	W24:8660	W25:7683	W26:5821	W27:3677	W28:1878	W29:506	W30:257	W31:0	W32:2007403
Warp Occupancy Distribution:
Stall:3494887	W0_Idle:819897	W0_Scoreboard:34289059	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3762637
warp_utilization0: 0.079863
warp_utilization1: 0.063317
warp_utilization2: 0.088812
traffic_breakdown_coretomem[CONST_ACC_R] = 46232 {8:5779,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7322832 {8:915354,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9775528 {40:160577,72:6115,136:21413,}
traffic_breakdown_coretomem[INST_ACC_R] = 15680 {8:1960,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6216872 {8:777109,}
traffic_breakdown_memtocore[CONST_ACC_R] = 416088 {72:5779,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 124423680 {136:914880,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1504136 {8:188017,}
traffic_breakdown_memtocore[INST_ACC_R] = 266560 {136:1960,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 105675128 {136:777023,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 619 
averagemflatency_1 = 702 
averagemflatency_2= 567 
averagemflatency_3 = 570 
averagemrqlatency_1 = 55 
averagemrqlatency_2 = 39 
averagemrqlatency_3 = 40 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 1059161 
mrq_lat_table:454108 	18100 	22917 	49294 	138899 	154987 	140085 	83453 	22972 	1700 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6225 	21607 	50369 	126603 	571086 	905915 	200328 	3440 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	251496 	69441 	100079 	193772 	334465 	483081 	405149 	49175 	1384 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	73886 	1471729 	150744 	1320 	3 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	1756 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	227 	1888 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         8        24        12        14        23        16        17        21        12        18        16        11        14        18        15 
dram[1]:        10        11        17        23        19        19        20        19        13        13        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:         9         9        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        11        10        31        16        23        19        19        15        12        16        16        17        10        15        12        19 
dram[5]:         8        10        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2673      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2548      6857      4069      4446      2540      3861      3749      2516      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.302924  1.309430  1.332723  1.324606  1.493616  1.503048  1.396131  1.418272  1.477474  1.496985  1.461098  1.453905  1.284701  1.272192  1.274959  1.273114 
dram[1]:  1.305653  1.312376  1.326866  1.328899  1.499778  1.473543  1.412292  1.400195  1.483289  1.469314  1.449128  1.446062  1.273796  1.282789  1.271815  1.278711 
dram[2]:  1.307541  1.303296  1.331494  1.310340  1.503255  1.500000  1.423326  1.422189  1.485789  1.489718  1.453551  1.442157  1.291119  1.265966  1.266924  1.267641 
dram[3]:  1.302105  1.291725  1.315634  1.341313  1.489559  1.491692  1.394063  1.420334  1.487924  1.497761  1.451416  1.446782  1.270510  1.265509  1.269121  1.282101 
dram[4]:  1.298728  1.297914  1.314408  1.334709  1.512062  1.502855  1.420227  1.424616  1.482522  1.474413  1.452957  1.459194  1.281030  1.263032  1.275824  1.275645 
dram[5]:  1.312676  1.297622  1.318429  1.323702  1.494924  1.477978  1.390690  1.412730  1.483683  1.490589  1.460625  1.452470  1.272397  1.273567  1.272890  1.270390 
average row locality = 1086527/783797 = 1.386235
average row locality_1 = 451363/287522 = 1.569838
average row locality_2 = 324855/255313 = 1.272379
average row locality_3 = 310309/240962 = 1.287792
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8730      8733      8608      8552     10608     10701     11697     11594     11366     11113     10800     10831      9560      9492      9185      9095 
dram[1]:      8776      8721      8514      8544     10637     10556     11310     11327     11071     11089     10841     10882      9640      9567      9093      9115 
dram[2]:      8786      8663      8564      8576     10603     10734     11592     11670     11229     11338     10705     10643      9508      9511      9021      9022 
dram[3]:      8675      8661      8506      8481     10704     10874     11346     11246     11022     11320     10813     10814      9690      9579      9175      9005 
dram[4]:      8747      8653      8683      8515     10724     10905     11785     11556     11356     11369     10825     10739      9625      9417      9125      9123 
dram[5]:      8749      8727      8601      8612     10589     10675     11346     11228     11140     11233     10983     10819      9595      9537      9051      9008 
total reads: 961464
bank skew: 11785/8481 = 1.39
chip skew: 161147/159683 = 1.01
number of total write accesses:
dram[0]:       539       543       849       858      2731      2858      1585      1586      2344      2291      1951      1959       223       225       164       172 
dram[1]:       532       547       855       846      2871      2644      1608      1573      2332      2270      1949      1933       223       204       166       171 
dram[2]:       542       550       847       827      2791      2700      1588      1575      2363      2281      1922      1898       218       123       168       176 
dram[3]:       540       549       835       876      2921      2772      1616      1662      2347      2392      2003      1977       206       111       167       172 
dram[4]:       548       557       832       864      2877      2787      1612      1616      2258      2259      1977      1904       221       106       163       181 
dram[5]:       550       551       864       871      2811      2714      1650      1601      2317      2388      2056      1970       219       109       166       182 
total reads: 125098
bank skew: 2921/106 = 27.56
chip skew: 21146/20569 = 1.03
average mf latency per bank:
dram[0]:        739       719       718       710      1138      1154      1515      1488      1282      1269      1240      1219      1120      1141       861       862
dram[1]:        655       675       648       664      1013      1120      1360      1427      1190      1256      1152      1174       992      1023       722       754
dram[2]:        716       765       715       751      1162      1244      1481      1581      1294      1333      1252      1279      1134      1470       861       900
dram[3]:        653       652       653       656      1044      1066      1355      1361      1205      1201      1157      1166      1015      1000       750       732
dram[4]:        750       720       740       714      1173      1173      1494      1510      1315      1279      1265      1256      1187      1148       882       858
dram[5]:        640       651       635       669      1062      1081      1324      1382      1166      1187      1131      1136      1002      1010       728       725
maximum mf latency per bank:
dram[0]:       4577      4919      6529      4844      3751      4707      4195      4562      4035      3154      6004      4000      4056      4644      3520      4168
dram[1]:       5488      5956      4843      4536      3833      4850      4286      4582      4758      4982      3742      4642      3597      4838      3892      4293
dram[2]:       4788      5120      4097      5037      4267      3694      3862      3733      5556      4024      4671      5073      2946      4708      4268      4043
dram[3]:       4624      5743      3658      4582      4318      3693      4087      3007      4130      5145      4258      4080      5772      4775      3970      4604
dram[4]:       4100      5006      5116      4184      4522      4938      4016      4871      4449      4855      4988      4843      4647      4310      3386      2913
dram[5]:       4256      4927      5196      4422      4570      3357      3452      4553      4422      4755      4205      3479      4320      5088      4911      5106
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1398093 n_nop=785121 n_act=130772 n_pre=130757 n_req=174633 n_req_1=41376 n_req_2=54405 n_req_3=78852 n_rd=321308 n_write=30135 bw_util=0.483 bw_util_1=0.1049 bw_util_2=0.1543 bw_util_3=0.2238 blp=6.015452 blp_1= 2.105268 blp_2= 2.286159 blp_3= 2.867112
 n_activity=1334429 dram_eff=0.506 dram_eff_1=0.1099 dram_eff_2=0.1617 dram_eff_3=0.2344
bk0: 17460a 1034249i bk1: 17466a 1031900i bk2: 17216a 1011562i bk3: 17104a 1005341i bk4: 21212a 772461i bk5: 21400a 758452i bk6: 23388a 811308i bk7: 23186a 809133i bk8: 22728a 812488i bk9: 22226a 822329i bk10: 21600a 848355i bk11: 21662a 838383i bk12: 19120a 1006331i bk13: 18984a 1001258i bk14: 18366a 1011940i bk15: 18190a 1007639i 
bw_dist = 0.105	0.154	0.224	0.471	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.63477
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1398093 n_nop=788098 n_act=130354 n_pre=130339 n_req=173528 n_req_1=40067 n_req_2=54494 n_req_3=78967 n_rd=319344 n_write=29958 bw_util=0.48 bw_util_1=0.1014 bw_util_2=0.1546 bw_util_3=0.224 blp=5.852847 blp_1= 2.033701 blp_2= 2.261069 blp_3= 2.831313
 n_activity=1341851 dram_eff=0.5001 dram_eff_1=0.1057 dram_eff_2=0.1611 dram_eff_3=0.2334
bk0: 17552a 1037731i bk1: 17442a 1036294i bk2: 17028a 1018116i bk3: 17088a 1011515i bk4: 21270a 786469i bk5: 21112a 788236i bk6: 22612a 837343i bk7: 22654a 825967i bk8: 22142a 833749i bk9: 22178a 831046i bk10: 21682a 854576i bk11: 21764a 843297i bk12: 19280a 1006248i bk13: 19134a 1009284i bk14: 18176a 1018789i bk15: 18230a 1017977i 
bw_dist = 0.101	0.155	0.224	0.480	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.99887
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1398093 n_nop=787637 n_act=130206 n_pre=130192 n_req=173966 n_req_1=40582 n_req_2=54372 n_req_3=79012 n_rd=320311 n_write=29747 bw_util=0.4814 bw_util_1=0.103 bw_util_2=0.1543 bw_util_3=0.2242 blp=6.008998 blp_1= 2.076839 blp_2= 2.294724 blp_3= 2.885223
 n_activity=1332339 dram_eff=0.5052 dram_eff_1=0.108 dram_eff_2=0.1619 dram_eff_3=0.2352
bk0: 17572a 1029444i bk1: 17326a 1029152i bk2: 17128a 1006527i bk3: 17152a 1005389i bk4: 21206a 767160i bk5: 21460a 763341i bk6: 23184a 825071i bk7: 23333a 810297i bk8: 22456a 816982i bk9: 22676a 814864i bk10: 21410a 853924i bk11: 21284a 846442i bk12: 19016a 1008926i bk13: 19022a 1009655i bk14: 18042a 1016135i bk15: 18044a 1010924i 
bw_dist = 0.103	0.154	0.224	0.472	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.66309
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1398093 n_nop=786274 n_act=130736 n_pre=130724 n_req=174054 n_req_1=40626 n_req_2=54477 n_req_3=78951 n_rd=319812 n_write=30547 bw_util=0.4812 bw_util_1=0.1026 bw_util_2=0.1546 bw_util_3=0.224 blp=5.879222 blp_1= 2.043344 blp_2= 2.248248 blp_3= 2.847006
 n_activity=1344393 dram_eff=0.5004 dram_eff_1=0.1067 dram_eff_2=0.1607 dram_eff_3=0.233
bk0: 17350a 1039305i bk1: 17322a 1035875i bk2: 17012a 1013348i bk3: 16962a 1013335i bk4: 21408a 778911i bk5: 21746a 771513i bk6: 22692a 833549i bk7: 22492a 829982i bk8: 22044a 829229i bk9: 22640a 817991i bk10: 21626a 844671i bk11: 21626a 839095i bk12: 19380a 1002805i bk13: 19156a 1013425i bk14: 18350a 1015806i bk15: 18006a 1021509i 
bw_dist = 0.103	0.155	0.224	0.480	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.01499
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1398093 n_nop=783852 n_act=130997 n_pre=130981 n_req=175103 n_req_1=41693 n_req_2=54517 n_req_3=78893 n_rd=322272 n_write=29991 bw_util=0.4844 bw_util_1=0.1059 bw_util_2=0.1547 bw_util_3=0.2239 blp=6.028414 blp_1= 2.087187 blp_2= 2.284226 blp_3= 2.885344
 n_activity=1335582 dram_eff=0.5071 dram_eff_1=0.1108 dram_eff_2=0.1619 dram_eff_3=0.2344
bk0: 17494a 1026546i bk1: 17304a 1028425i bk2: 17366a 998718i bk3: 17030a 1001824i bk4: 21448a 760258i bk5: 21806a 758858i bk6: 23570a 812574i bk7: 23110a 813429i bk8: 22712a 821544i bk9: 22738a 817033i bk10: 21650a 840782i bk11: 21474a 849024i bk12: 19250a 1001928i bk13: 18830a 1015635i bk14: 18250a 1013983i bk15: 18240a 1007544i 
bw_dist = 0.106	0.155	0.224	0.471	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.78124
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1398093 n_nop=786455 n_act=130727 n_pre=130711 n_req=173925 n_req_1=40539 n_req_2=54473 n_req_3=78913 n_rd=319782 n_write=30418 bw_util=0.481 bw_util_1=0.1024 bw_util_2=0.1546 bw_util_3=0.224 blp=5.846377 blp_1= 2.051971 blp_2= 2.242590 blp_3= 2.821688
 n_activity=1347311 dram_eff=0.4991 dram_eff_1=0.1063 dram_eff_2=0.1604 dram_eff_3=0.2324
bk0: 17498a 1038901i bk1: 17454a 1035697i bk2: 17202a 1008908i bk3: 17224a 1004576i bk4: 21174a 790899i bk5: 21350a 782199i bk6: 22692a 829305i bk7: 22456a 831113i bk8: 22280a 836381i bk9: 22466a 816258i bk10: 21966a 843454i bk11: 21638a 842438i bk12: 19190a 1007610i bk13: 19074a 1017456i bk14: 18102a 1022208i bk15: 18016a 1018713i 
bw_dist = 0.102	0.155	0.224	0.483	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.88841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158388, Miss = 80561, Miss_rate = 0.509, Pending_hits = 2201, Reservation_fails = 52684
L2_cache_bank[1]: Access = 157946, Miss = 80116, Miss_rate = 0.507, Pending_hits = 2031, Reservation_fails = 49436
L2_cache_bank[2]: Access = 155798, Miss = 79882, Miss_rate = 0.513, Pending_hits = 2096, Reservation_fails = 31951
L2_cache_bank[3]: Access = 156019, Miss = 79811, Miss_rate = 0.512, Pending_hits = 2101, Reservation_fails = 36681
L2_cache_bank[4]: Access = 158477, Miss = 80015, Miss_rate = 0.505, Pending_hits = 2036, Reservation_fails = 50484
L2_cache_bank[5]: Access = 160603, Miss = 80157, Miss_rate = 0.499, Pending_hits = 2141, Reservation_fails = 61068
L2_cache_bank[6]: Access = 155198, Miss = 79943, Miss_rate = 0.515, Pending_hits = 2059, Reservation_fails = 30884
L2_cache_bank[7]: Access = 156260, Miss = 79982, Miss_rate = 0.512, Pending_hits = 2181, Reservation_fails = 32353
L2_cache_bank[8]: Access = 158503, Miss = 80887, Miss_rate = 0.510, Pending_hits = 2052, Reservation_fails = 61114
L2_cache_bank[9]: Access = 158624, Miss = 80281, Miss_rate = 0.506, Pending_hits = 2099, Reservation_fails = 51524
L2_cache_bank[10]: Access = 155574, Miss = 80060, Miss_rate = 0.515, Pending_hits = 2018, Reservation_fails = 32830
L2_cache_bank[11]: Access = 156523, Miss = 79844, Miss_rate = 0.510, Pending_hits = 2161, Reservation_fails = 30659
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 158388, Miss = 80561 (0.509), PendingHit = 2201 (0.0139)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 157946, Miss = 80116 (0.507), PendingHit = 2031 (0.0129)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 155798, Miss = 79882 (0.513), PendingHit = 2096 (0.0135)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 156019, Miss = 79811 (0.512), PendingHit = 2101 (0.0135)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 158477, Miss = 80015 (0.505), PendingHit = 2036 (0.0128)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160603, Miss = 80157 (0.499), PendingHit = 2141 (0.0133)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 155198, Miss = 79943 (0.515), PendingHit = 2059 (0.0133)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 156260, Miss = 79982 (0.512), PendingHit = 2181 (0.014)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 158503, Miss = 80887 (0.51), PendingHit = 2052 (0.0129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 158624, Miss = 80281 (0.506), PendingHit = 2099 (0.0132)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 155574, Miss = 80060 (0.515), PendingHit = 2018 (0.013)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 156523, Miss = 79844 (0.51), PendingHit = 2161 (0.0138)
L2 Cache Total Miss Rate = 0.509
Stream 1: L2 Cache Miss Rate = 0.484
Stream 2: L2 Cache Miss Rate = 0.527
Stream 3: L2 Cache Miss Rate = 0.501
Stream 1: Accesses  = 712320
Stream 1: Misses  = 345082
Stream 2: Accesses  = 592495
Stream 2: Misses  = 312311
Stream 3: Accesses  = 1295418
Stream 3: Misses  = 649228
Stream 1+2: Accesses  = 1304815
Stream 1+2: Misses  = 657393
Stream 1+2+3: Accesses  = 2600233
Stream 1+2+3: Misses  = 1306621
Total Accesses  = 1887913
MPKI-CORES
CORE_L2MPKI_0	27.960
CORE_L2MPKI_1	27.321
CORE_L2MPKI_2	26.753
CORE_L2MPKI_3	27.476
CORE_L2MPKI_4	25.532
CORE_L2MPKI_5	27.146
CORE_L2MPKI_6	27.721
CORE_L2MPKI_7	27.638
CORE_L2MPKI_8	27.321
CORE_L2MPKI_9	27.621
CORE_L2MPKI_10	2.634
CORE_L2MPKI_11	2.614
CORE_L2MPKI_12	2.560
CORE_L2MPKI_13	2.656
CORE_L2MPKI_14	2.638
CORE_L2MPKI_15	2.600
CORE_L2MPKI_16	2.717
CORE_L2MPKI_17	2.633
CORE_L2MPKI_18	2.572
CORE_L2MPKI_19	2.690
CORE_L2MPKI_20	2.611
CORE_L2MPKI_21	2.553
CORE_L2MPKI_22	2.728
CORE_L2MPKI_23	2.560
CORE_L2MPKI_24	2.545
CORE_L2MPKI_25	2.664
CORE_L2MPKI_26	2.581
CORE_L2MPKI_27	2.525
CORE_L2MPKI_28	2.596
CORE_L2MPKI_29	2.650
CORE_L2MPKI_30	2.691
CORE_L2MPKI_31	2.625
CORE_L2MPKI_32	2.598
CORE_L2MPKI_33	2.676
CORE_L2MPKI_34	2.673
CORE_L2MPKI_35	2.580
CORE_L2MPKI_36	2.599
CORE_L2MPKI_37	2.678
CORE_L2MPKI_38	2.626
CORE_L2MPKI_39	2.738
CORE_L2MPKI_40	2.628
CORE_L2MPKI_41	2.564
CORE_L2MPKI_42	2.592
CORE_L2MPKI_43	2.636
CORE_L2MPKI_44	2.588
CORE_L2MPKI_45	2.593
CORE_L2MPKI_46	2.569
CORE_L2MPKI_47	2.541
CORE_L2MPKI_48	2.780
CORE_L2MPKI_49	2.670
CORE_L2MPKI_50	2.607
CORE_L2MPKI_51	2.686
CORE_L2MPKI_52	2.576
CORE_L2MPKI_53	2.585
CORE_L2MPKI_54	2.518
CORE_L2MPKI_55	2.531
CORE_L2MPKI_56	2.555
CORE_L2MPKI_57	2.525
CORE_L2MPKI_58	2.584
CORE_L2MPKI_59	2.562
Avg_MPKI_Stream1= 14.940
Avg_MPKI_Stream2= 2.625
Avg_MPKI_Stream3= 2.594
MISSES-CORES
CORE_MISSES_0	18850
CORE_MISSES_1	18305
CORE_MISSES_2	19114
CORE_MISSES_3	19245
CORE_MISSES_4	18126
CORE_MISSES_5	19917
CORE_MISSES_6	18571
CORE_MISSES_7	18501
CORE_MISSES_8	19234
CORE_MISSES_9	18802
CORE_MISSES_10	14311
CORE_MISSES_11	15436
CORE_MISSES_12	16936
CORE_MISSES_13	15003
CORE_MISSES_14	16554
CORE_MISSES_15	16103
CORE_MISSES_16	14044
CORE_MISSES_17	15788
CORE_MISSES_18	17311
CORE_MISSES_19	14931
CORE_MISSES_20	16676
CORE_MISSES_21	15942
CORE_MISSES_22	14836
CORE_MISSES_23	16128
CORE_MISSES_24	15631
CORE_MISSES_25	14295
CORE_MISSES_26	16985
CORE_MISSES_27	17242
CORE_MISSES_28	15050
CORE_MISSES_29	16126
CORE_MISSES_30	15045
CORE_MISSES_31	15175
CORE_MISSES_32	15685
CORE_MISSES_33	15312
CORE_MISSES_34	15564
CORE_MISSES_35	16136
CORE_MISSES_36	15053
CORE_MISSES_37	14185
CORE_MISSES_38	16227
CORE_MISSES_39	15018
CORE_MISSES_40	14812
CORE_MISSES_41	14722
CORE_MISSES_42	14690
CORE_MISSES_43	15252
CORE_MISSES_44	14744
CORE_MISSES_45	15353
CORE_MISSES_46	14242
CORE_MISSES_47	16048
CORE_MISSES_48	14802
CORE_MISSES_49	14550
CORE_MISSES_50	15144
CORE_MISSES_51	15539
CORE_MISSES_52	15300
CORE_MISSES_53	15545
CORE_MISSES_54	14739
CORE_MISSES_55	15851
CORE_MISSES_56	16158
CORE_MISSES_57	15595
CORE_MISSES_58	14887
CORE_MISSES_59	16173
L2_MISSES = 961539
L2_total_cache_accesses = 1887913
L2_total_cache_misses = 961539
L2_total_cache_miss_rate = 0.5093
L2_total_cache_pending_hits = 25176
L2_total_cache_reservation_fails = 521668
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 126485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1126
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 787439
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 401036
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 492
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 605
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2677
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 664067
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 16849
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 96162
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 73166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6565
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 77188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40581
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1671
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 145
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4208
L2_cache_data_port_util = 0.272
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8674669
icnt_total_pkts_simt_to_mem=2146766
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       6.5398
gpu_ipc_2 =     113.9415
gpu_ipc_3 =     165.7015
gpu_tot_sim_cycle_stream_1 = 1059161
gpu_tot_sim_cycle_stream_2 = 1059161
gpu_tot_sim_cycle_stream_3 = 1057825
gpu_sim_insn_1 = 6926708
gpu_sim_insn_2 = 120682368
gpu_sim_insn_3 = 175283232
gpu_sim_cycle = 1059162
gpu_sim_insn = 302892308
gpu_ipc =     285.9735
gpu_tot_sim_cycle = 1059162
gpu_tot_sim_insn = 302892308
gpu_tot_ipc =     285.9735
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5604207
gpu_stall_icnt2sh    = 9090885
gpu_total_sim_rate=169308

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5306497
	L1I_total_cache_misses = 12916
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22063
L1D_cache:
	L1D_cache_core[0]: Access = 52320, Miss = 40161, Miss_rate = 0.768, Pending_hits = 3301, Reservation_fails = 877274
	L1D_cache_core[1]: Access = 52058, Miss = 39775, Miss_rate = 0.764, Pending_hits = 3523, Reservation_fails = 870780
	L1D_cache_core[2]: Access = 53683, Miss = 40943, Miss_rate = 0.763, Pending_hits = 3524, Reservation_fails = 886747
	L1D_cache_core[3]: Access = 54161, Miss = 41185, Miss_rate = 0.760, Pending_hits = 3609, Reservation_fails = 884144
	L1D_cache_core[4]: Access = 51405, Miss = 39535, Miss_rate = 0.769, Pending_hits = 3417, Reservation_fails = 871168
	L1D_cache_core[5]: Access = 54988, Miss = 42417, Miss_rate = 0.771, Pending_hits = 3594, Reservation_fails = 898962
	L1D_cache_core[6]: Access = 53305, Miss = 40732, Miss_rate = 0.764, Pending_hits = 3473, Reservation_fails = 880636
	L1D_cache_core[7]: Access = 52395, Miss = 40206, Miss_rate = 0.767, Pending_hits = 3474, Reservation_fails = 867643
	L1D_cache_core[8]: Access = 53525, Miss = 41597, Miss_rate = 0.777, Pending_hits = 3602, Reservation_fails = 919940
	L1D_cache_core[9]: Access = 51471, Miss = 39928, Miss_rate = 0.776, Pending_hits = 3442, Reservation_fails = 886286
	L1D_cache_core[10]: Access = 12719, Miss = 12719, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17270
	L1D_cache_core[11]: Access = 13896, Miss = 13896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17238
	L1D_cache_core[12]: Access = 15547, Miss = 15547, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8025
	L1D_cache_core[13]: Access = 13268, Miss = 13268, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15785
	L1D_cache_core[14]: Access = 14802, Miss = 14802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10750
	L1D_cache_core[15]: Access = 14550, Miss = 14550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8548
	L1D_cache_core[16]: Access = 12132, Miss = 12132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19499
	L1D_cache_core[17]: Access = 14075, Miss = 14075, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12851
	L1D_cache_core[18]: Access = 15787, Miss = 15787, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8149
	L1D_cache_core[19]: Access = 13089, Miss = 13089, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17261
	L1D_cache_core[20]: Access = 15035, Miss = 15035, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10631
	L1D_cache_core[21]: Access = 14657, Miss = 14657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12835
	L1D_cache_core[22]: Access = 12761, Miss = 12761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19199
	L1D_cache_core[23]: Access = 14810, Miss = 14810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12123
	L1D_cache_core[24]: Access = 14419, Miss = 14419, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11526
	L1D_cache_core[25]: Access = 12644, Miss = 12644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20499
	L1D_cache_core[26]: Access = 15433, Miss = 15433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3718
	L1D_cache_core[27]: Access = 15995, Miss = 15995, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1595
	L1D_cache_core[28]: Access = 13678, Miss = 13678, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16026
	L1D_cache_core[29]: Access = 14259, Miss = 14259, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12691
	L1D_cache_core[30]: Access = 13119, Miss = 13119, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17973
	L1D_cache_core[31]: Access = 13534, Miss = 13534, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14333
	L1D_cache_core[32]: Access = 14130, Miss = 14130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11834
	L1D_cache_core[33]: Access = 13448, Miss = 13448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21592
	L1D_cache_core[34]: Access = 13725, Miss = 13725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12952
	L1D_cache_core[35]: Access = 14668, Miss = 14668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8986
	L1D_cache_core[36]: Access = 13560, Miss = 13560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13219
	L1D_cache_core[37]: Access = 12441, Miss = 12441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18221
	L1D_cache_core[38]: Access = 14517, Miss = 14517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12476
	L1D_cache_core[39]: Access = 12830, Miss = 12830, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18321
	L1D_cache_core[40]: Access = 13214, Miss = 13214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13493
	L1D_cache_core[41]: Access = 13416, Miss = 13416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13383
	L1D_cache_core[42]: Access = 13278, Miss = 13278, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13600
	L1D_cache_core[43]: Access = 13588, Miss = 13588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12668
	L1D_cache_core[44]: Access = 13387, Miss = 13387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15706
	L1D_cache_core[45]: Access = 13875, Miss = 13875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12550
	L1D_cache_core[46]: Access = 13016, Miss = 13016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20892
	L1D_cache_core[47]: Access = 14843, Miss = 14843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9308
	L1D_cache_core[48]: Access = 12444, Miss = 12444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18572
	L1D_cache_core[49]: Access = 12777, Miss = 12777, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17393
	L1D_cache_core[50]: Access = 13594, Miss = 13594, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14492
	L1D_cache_core[51]: Access = 13585, Miss = 13585, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10118
	L1D_cache_core[52]: Access = 13871, Miss = 13871, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13355
	L1D_cache_core[53]: Access = 14118, Miss = 14118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10068
	L1D_cache_core[54]: Access = 13725, Miss = 13725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15237
	L1D_cache_core[55]: Access = 14680, Miss = 14680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11113
	L1D_cache_core[56]: Access = 14825, Miss = 14825, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8107
	L1D_cache_core[57]: Access = 14500, Miss = 14500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10008
	L1D_cache_core[58]: Access = 13549, Miss = 13549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13186
	L1D_cache_core[59]: Access = 14851, Miss = 14851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7028
	L1D_total_cache_accesses = 1223975
	L1D_total_cache_misses = 1101143
	L1D_total_cache_miss_rate = 0.8996
	L1D_total_cache_pending_hits = 34959
	L1D_total_cache_reservation_fails = 9509983
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 511103
	L1C_total_cache_misses = 8929
	L1C_total_cache_miss_rate = 0.0175
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49423
L1T_cache:
	L1T_total_cache_accesses = 2131288
	L1T_total_cache_misses = 777111
	L1T_total_cache_miss_rate = 0.3646
	L1T_total_cache_pending_hits = 1354177
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 915402
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7336962
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 502174
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 8929
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49423
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1354177
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 777111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 185741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2173021
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5293581
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12916
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22063
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2858, 1679, 1692, 1707, 2072, 2085, 2046, 1911, 2096, 1355, 1664, 1799, 1679, 1187, 1694, 1700, 1606, 1523, 3053, 1216, 2044, 1650, 1681, 1661, 2137, 1640, 1143, 1668, 1621, 1152, 1584, 1655, 2015, 1562, 1534, 752, 2007, 1197, 999, 1197, 1837, 1184, 1440, 1629, 1332, 1223, 1308, 2075, 
gpgpu_n_tot_thrd_icount = 324799904
gpgpu_n_tot_w_icount = 10149997
gpgpu_n_stall_shd_mem = 19171448
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 915354
gpgpu_n_mem_write_global = 188105
gpgpu_n_mem_texture = 777109
gpgpu_n_mem_const = 5779
gpgpu_n_load_insn  = 21676445
gpgpu_n_store_insn = 883824
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 10117408
gpgpu_n_const_mem_insn = 10761312
gpgpu_n_param_mem_insn = 3968902
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49423
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49423
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9873379
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25318389	W0_Idle:3906449	W0_Scoreboard:87724107	W1:161921	W2:120916	W3:118637	W4:91671	W5:64968	W6:30540	W7:16249	W8:5309	W9:1699	W10:357	W11:293	W12:216	W13:194	W14:333	W15:238	W16:422	W17:780	W18:1236	W19:3555	W20:3370	W21:6586	W22:9354	W23:7792	W24:8660	W25:7683	W26:5821	W27:3677	W28:1878	W29:506	W30:257	W31:0	W32:9475377
Warp Occupancy Distribution:
Stall:18768113	W0_Idle:1876457	W0_Scoreboard:19039389	W1:161921	W2:120916	W3:118637	W4:91671	W5:64968	W6:30540	W7:16249	W8:5309	W9:1699	W10:357	W11:293	W12:216	W13:194	W14:333	W15:238	W16:422	W17:780	W18:1236	W19:3555	W20:3370	W21:6586	W22:9354	W23:7792	W24:8660	W25:7683	W26:5821	W27:3677	W28:1878	W29:506	W30:257	W31:0	W32:2007403
Warp Occupancy Distribution:
Stall:3494887	W0_Idle:819897	W0_Scoreboard:34289059	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3762637
warp_utilization0: 0.079863
warp_utilization1: 0.063317
warp_utilization2: 0.088812
traffic_breakdown_coretomem[CONST_ACC_R] = 46232 {8:5779,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7322832 {8:915354,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9775528 {40:160577,72:6115,136:21413,}
traffic_breakdown_coretomem[INST_ACC_R] = 15680 {8:1960,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6216872 {8:777109,}
traffic_breakdown_memtocore[CONST_ACC_R] = 416088 {72:5779,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 124423680 {136:914880,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1504136 {8:188017,}
traffic_breakdown_memtocore[INST_ACC_R] = 266560 {136:1960,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 105675128 {136:777023,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 619 
averagemflatency_1 = 702 
averagemflatency_2= 567 
averagemflatency_3 = 570 
averagemrqlatency_1 = 55 
averagemrqlatency_2 = 39 
averagemrqlatency_3 = 40 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 1059161 
mrq_lat_table:454108 	18100 	22917 	49294 	138899 	154987 	140085 	83453 	22972 	1700 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	6225 	21607 	50369 	126603 	571086 	905915 	200328 	3440 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	251496 	69441 	100079 	193772 	334465 	483081 	405149 	49175 	1384 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	73886 	1471729 	150744 	1320 	3 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	1756 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	227 	1888 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         8        24        12        14        23        16        17        21        12        18        16        11        14        18        15 
dram[1]:        10        11        17        23        19        19        20        19        13        13        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:         9         9        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        11        10        31        16        23        19        19        15        12        16        16        17        10        15        12        19 
dram[5]:         8        10        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      2822      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      2673      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2548      6857      4069      4446      2540      3861      3749      2516      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.302924  1.309430  1.332723  1.324606  1.493616  1.503048  1.396131  1.418272  1.477474  1.496985  1.461098  1.453905  1.284701  1.272192  1.274959  1.273114 
dram[1]:  1.305653  1.312376  1.326866  1.328899  1.499778  1.473543  1.412292  1.400195  1.483289  1.469314  1.449128  1.446062  1.273796  1.282789  1.271815  1.278711 
dram[2]:  1.307541  1.303296  1.331494  1.310340  1.503255  1.500000  1.423326  1.422189  1.485789  1.489718  1.453551  1.442157  1.291119  1.265966  1.266924  1.267641 
dram[3]:  1.302105  1.291725  1.315634  1.341313  1.489559  1.491692  1.394063  1.420334  1.487924  1.497761  1.451416  1.446782  1.270510  1.265509  1.269121  1.282101 
dram[4]:  1.298728  1.297914  1.314408  1.334709  1.512062  1.502855  1.420227  1.424616  1.482522  1.474413  1.452957  1.459194  1.281030  1.263032  1.275824  1.275645 
dram[5]:  1.312676  1.297622  1.318429  1.323702  1.494924  1.477978  1.390690  1.412730  1.483683  1.490589  1.460625  1.452470  1.272397  1.273567  1.272890  1.270390 
average row locality = 1086527/783797 = 1.386235
average row locality_1 = 451363/287522 = 1.569838
average row locality_2 = 324855/255313 = 1.272379
average row locality_3 = 310309/240962 = 1.287792
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8730      8733      8608      8552     10608     10701     11697     11594     11366     11113     10800     10831      9560      9492      9185      9095 
dram[1]:      8776      8721      8514      8544     10637     10556     11310     11327     11071     11089     10841     10882      9640      9567      9093      9115 
dram[2]:      8786      8663      8564      8576     10603     10734     11592     11670     11229     11338     10705     10643      9508      9511      9021      9022 
dram[3]:      8675      8661      8506      8481     10704     10874     11346     11246     11022     11320     10813     10814      9690      9579      9175      9005 
dram[4]:      8747      8653      8683      8515     10724     10905     11785     11556     11356     11369     10825     10739      9625      9417      9125      9123 
dram[5]:      8749      8727      8601      8612     10589     10675     11346     11228     11140     11233     10983     10819      9595      9537      9051      9008 
total reads: 961464
bank skew: 11785/8481 = 1.39
chip skew: 161147/159683 = 1.01
number of total write accesses:
dram[0]:       539       543       849       858      2731      2858      1585      1586      2344      2291      1951      1959       223       225       164       172 
dram[1]:       532       547       855       846      2871      2644      1608      1573      2332      2270      1949      1933       223       204       166       171 
dram[2]:       542       550       847       827      2791      2700      1588      1575      2363      2281      1922      1898       218       123       168       176 
dram[3]:       540       549       835       876      2921      2772      1616      1662      2347      2392      2003      1977       206       111       167       172 
dram[4]:       548       557       832       864      2877      2787      1612      1616      2258      2259      1977      1904       221       106       163       181 
dram[5]:       550       551       864       871      2811      2714      1650      1601      2317      2388      2056      1970       219       109       166       182 
total reads: 125098
bank skew: 2921/106 = 27.56
chip skew: 21146/20569 = 1.03
average mf latency per bank:
dram[0]:        739       719       718       710      1138      1154      1515      1488      1282      1269      1240      1219      1120      1141       861       862
dram[1]:        655       675       648       664      1013      1120      1360      1427      1190      1256      1152      1174       992      1023       722       754
dram[2]:        716       765       715       751      1162      1244      1481      1581      1294      1333      1252      1279      1134      1470       861       900
dram[3]:        653       652       653       656      1044      1066      1355      1361      1205      1201      1157      1166      1015      1000       750       732
dram[4]:        750       720       740       714      1173      1173      1494      1510      1315      1279      1265      1256      1187      1148       882       858
dram[5]:        640       651       635       669      1062      1081      1324      1382      1166      1187      1131      1136      1002      1010       728       725
maximum mf latency per bank:
dram[0]:       4577      4919      6529      4844      3751      4707      4195      4562      4035      3154      6004      4000      4056      4644      3520      4168
dram[1]:       5488      5956      4843      4536      3833      4850      4286      4582      4758      4982      3742      4642      3597      4838      3892      4293
dram[2]:       4788      5120      4097      5037      4267      3694      3862      3733      5556      4024      4671      5073      2946      4708      4268      4043
dram[3]:       4624      5743      3658      4582      4318      3693      4087      3007      4130      5145      4258      4080      5772      4775      3970      4604
dram[4]:       4100      5006      5116      4184      4522      4938      4016      4871      4449      4855      4988      4843      4647      4310      3386      2913
dram[5]:       4256      4927      5196      4422      4570      3357      3452      4553      4422      4755      4205      3479      4320      5088      4911      5106
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1398093 n_nop=785121 n_act=130772 n_pre=130757 n_req=174633 n_req_1=41376 n_req_2=54405 n_req_3=78852 n_rd=321308 n_write=30135 bw_util=0.483 bw_util_1=0.1049 bw_util_2=0.1543 bw_util_3=0.2238 blp=6.015452 blp_1= 2.105268 blp_2= 2.286159 blp_3= 2.867112
 n_activity=1334429 dram_eff=0.506 dram_eff_1=0.1099 dram_eff_2=0.1617 dram_eff_3=0.2344
bk0: 17460a 1034249i bk1: 17466a 1031900i bk2: 17216a 1011562i bk3: 17104a 1005341i bk4: 21212a 772461i bk5: 21400a 758452i bk6: 23388a 811308i bk7: 23186a 809133i bk8: 22728a 812488i bk9: 22226a 822329i bk10: 21600a 848355i bk11: 21662a 838383i bk12: 19120a 1006331i bk13: 18984a 1001258i bk14: 18366a 1011940i bk15: 18190a 1007639i 
bw_dist = 0.105	0.154	0.224	0.471	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.63477
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1398093 n_nop=788098 n_act=130354 n_pre=130339 n_req=173528 n_req_1=40067 n_req_2=54494 n_req_3=78967 n_rd=319344 n_write=29958 bw_util=0.48 bw_util_1=0.1014 bw_util_2=0.1546 bw_util_3=0.224 blp=5.852847 blp_1= 2.033701 blp_2= 2.261069 blp_3= 2.831313
 n_activity=1341851 dram_eff=0.5001 dram_eff_1=0.1057 dram_eff_2=0.1611 dram_eff_3=0.2334
bk0: 17552a 1037731i bk1: 17442a 1036294i bk2: 17028a 1018116i bk3: 17088a 1011515i bk4: 21270a 786469i bk5: 21112a 788236i bk6: 22612a 837343i bk7: 22654a 825967i bk8: 22142a 833749i bk9: 22178a 831046i bk10: 21682a 854576i bk11: 21764a 843297i bk12: 19280a 1006248i bk13: 19134a 1009284i bk14: 18176a 1018789i bk15: 18230a 1017977i 
bw_dist = 0.101	0.155	0.224	0.480	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.99887
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1398093 n_nop=787637 n_act=130206 n_pre=130192 n_req=173966 n_req_1=40582 n_req_2=54372 n_req_3=79012 n_rd=320311 n_write=29747 bw_util=0.4814 bw_util_1=0.103 bw_util_2=0.1543 bw_util_3=0.2242 blp=6.008998 blp_1= 2.076839 blp_2= 2.294724 blp_3= 2.885223
 n_activity=1332339 dram_eff=0.5052 dram_eff_1=0.108 dram_eff_2=0.1619 dram_eff_3=0.2352
bk0: 17572a 1029444i bk1: 17326a 1029152i bk2: 17128a 1006527i bk3: 17152a 1005389i bk4: 21206a 767160i bk5: 21460a 763341i bk6: 23184a 825071i bk7: 23333a 810297i bk8: 22456a 816982i bk9: 22676a 814864i bk10: 21410a 853924i bk11: 21284a 846442i bk12: 19016a 1008926i bk13: 19022a 1009655i bk14: 18042a 1016135i bk15: 18044a 1010924i 
bw_dist = 0.103	0.154	0.224	0.472	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.66309
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1398093 n_nop=786274 n_act=130736 n_pre=130724 n_req=174054 n_req_1=40626 n_req_2=54477 n_req_3=78951 n_rd=319812 n_write=30547 bw_util=0.4812 bw_util_1=0.1026 bw_util_2=0.1546 bw_util_3=0.224 blp=5.879222 blp_1= 2.043344 blp_2= 2.248248 blp_3= 2.847006
 n_activity=1344393 dram_eff=0.5004 dram_eff_1=0.1067 dram_eff_2=0.1607 dram_eff_3=0.233
bk0: 17350a 1039305i bk1: 17322a 1035875i bk2: 17012a 1013348i bk3: 16962a 1013335i bk4: 21408a 778911i bk5: 21746a 771513i bk6: 22692a 833549i bk7: 22492a 829982i bk8: 22044a 829229i bk9: 22640a 817991i bk10: 21626a 844671i bk11: 21626a 839095i bk12: 19380a 1002805i bk13: 19156a 1013425i bk14: 18350a 1015806i bk15: 18006a 1021509i 
bw_dist = 0.103	0.155	0.224	0.480	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.01499
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1398093 n_nop=783852 n_act=130997 n_pre=130981 n_req=175103 n_req_1=41693 n_req_2=54517 n_req_3=78893 n_rd=322272 n_write=29991 bw_util=0.4844 bw_util_1=0.1059 bw_util_2=0.1547 bw_util_3=0.2239 blp=6.028414 blp_1= 2.087187 blp_2= 2.284226 blp_3= 2.885344
 n_activity=1335582 dram_eff=0.5071 dram_eff_1=0.1108 dram_eff_2=0.1619 dram_eff_3=0.2344
bk0: 17494a 1026546i bk1: 17304a 1028425i bk2: 17366a 998718i bk3: 17030a 1001824i bk4: 21448a 760258i bk5: 21806a 758858i bk6: 23570a 812574i bk7: 23110a 813429i bk8: 22712a 821544i bk9: 22738a 817033i bk10: 21650a 840782i bk11: 21474a 849024i bk12: 19250a 1001928i bk13: 18830a 1015635i bk14: 18250a 1013983i bk15: 18240a 1007544i 
bw_dist = 0.106	0.155	0.224	0.471	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.78124
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1398093 n_nop=786455 n_act=130727 n_pre=130711 n_req=173925 n_req_1=40539 n_req_2=54473 n_req_3=78913 n_rd=319782 n_write=30418 bw_util=0.481 bw_util_1=0.1024 bw_util_2=0.1546 bw_util_3=0.224 blp=5.846377 blp_1= 2.051971 blp_2= 2.242590 blp_3= 2.821688
 n_activity=1347311 dram_eff=0.4991 dram_eff_1=0.1063 dram_eff_2=0.1604 dram_eff_3=0.2324
bk0: 17498a 1038901i bk1: 17454a 1035697i bk2: 17202a 1008908i bk3: 17224a 1004576i bk4: 21174a 790899i bk5: 21350a 782199i bk6: 22692a 829305i bk7: 22456a 831113i bk8: 22280a 836381i bk9: 22466a 816258i bk10: 21966a 843454i bk11: 21638a 842438i bk12: 19190a 1007610i bk13: 19074a 1017456i bk14: 18102a 1022208i bk15: 18016a 1018713i 
bw_dist = 0.102	0.155	0.224	0.483	0.036
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.88841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158388, Miss = 80561, Miss_rate = 0.509, Pending_hits = 2201, Reservation_fails = 52684
L2_cache_bank[1]: Access = 157946, Miss = 80116, Miss_rate = 0.507, Pending_hits = 2031, Reservation_fails = 49436
L2_cache_bank[2]: Access = 155798, Miss = 79882, Miss_rate = 0.513, Pending_hits = 2096, Reservation_fails = 31951
L2_cache_bank[3]: Access = 156019, Miss = 79811, Miss_rate = 0.512, Pending_hits = 2101, Reservation_fails = 36681
L2_cache_bank[4]: Access = 158477, Miss = 80015, Miss_rate = 0.505, Pending_hits = 2036, Reservation_fails = 50484
L2_cache_bank[5]: Access = 160603, Miss = 80157, Miss_rate = 0.499, Pending_hits = 2141, Reservation_fails = 61068
L2_cache_bank[6]: Access = 155198, Miss = 79943, Miss_rate = 0.515, Pending_hits = 2059, Reservation_fails = 30884
L2_cache_bank[7]: Access = 156260, Miss = 79982, Miss_rate = 0.512, Pending_hits = 2181, Reservation_fails = 32353
L2_cache_bank[8]: Access = 158503, Miss = 80887, Miss_rate = 0.510, Pending_hits = 2052, Reservation_fails = 61114
L2_cache_bank[9]: Access = 158624, Miss = 80281, Miss_rate = 0.506, Pending_hits = 2099, Reservation_fails = 51524
L2_cache_bank[10]: Access = 155574, Miss = 80060, Miss_rate = 0.515, Pending_hits = 2018, Reservation_fails = 32830
L2_cache_bank[11]: Access = 156523, Miss = 79844, Miss_rate = 0.510, Pending_hits = 2161, Reservation_fails = 30659
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 158388, Miss = 80561 (0.509), PendingHit = 2201 (0.0139)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 157946, Miss = 80116 (0.507), PendingHit = 2031 (0.0129)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 155798, Miss = 79882 (0.513), PendingHit = 2096 (0.0135)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 156019, Miss = 79811 (0.512), PendingHit = 2101 (0.0135)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 158477, Miss = 80015 (0.505), PendingHit = 2036 (0.0128)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160603, Miss = 80157 (0.499), PendingHit = 2141 (0.0133)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 155198, Miss = 79943 (0.515), PendingHit = 2059 (0.0133)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 156260, Miss = 79982 (0.512), PendingHit = 2181 (0.014)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 158503, Miss = 80887 (0.51), PendingHit = 2052 (0.0129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 158624, Miss = 80281 (0.506), PendingHit = 2099 (0.0132)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 155574, Miss = 80060 (0.515), PendingHit = 2018 (0.013)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 156523, Miss = 79844 (0.51), PendingHit = 2161 (0.0138)
L2 Cache Total Miss Rate = 0.509
Stream 1: L2 Cache Miss Rate = 0.484
Stream 2: L2 Cache Miss Rate = 0.527
Stream 3: L2 Cache Miss Rate = 0.501
Stream 1: Accesses  = 712320
Stream 1: Misses  = 345082
Stream 2: Accesses  = 592495
Stream 2: Misses  = 312311
Stream 3: Accesses  = 1295418
Stream 3: Misses  = 649228
Stream 1+2: Accesses  = 1304815
Stream 1+2: Misses  = 657393
Stream 1+2+3: Accesses  = 2600233
Stream 1+2+3: Misses  = 1306621
Total Accesses  = 1887913
MPKI-CORES
CORE_L2MPKI_0	27.960
CORE_L2MPKI_1	27.321
CORE_L2MPKI_2	26.753
CORE_L2MPKI_3	27.476
CORE_L2MPKI_4	25.532
CORE_L2MPKI_5	27.146
CORE_L2MPKI_6	27.721
CORE_L2MPKI_7	27.638
CORE_L2MPKI_8	27.321
CORE_L2MPKI_9	27.621
CORE_L2MPKI_10	2.634
CORE_L2MPKI_11	2.614
CORE_L2MPKI_12	2.560
CORE_L2MPKI_13	2.656
CORE_L2MPKI_14	2.638
CORE_L2MPKI_15	2.600
CORE_L2MPKI_16	2.717
CORE_L2MPKI_17	2.633
CORE_L2MPKI_18	2.572
CORE_L2MPKI_19	2.690
CORE_L2MPKI_20	2.611
CORE_L2MPKI_21	2.553
CORE_L2MPKI_22	2.728
CORE_L2MPKI_23	2.560
CORE_L2MPKI_24	2.545
CORE_L2MPKI_25	2.664
CORE_L2MPKI_26	2.581
CORE_L2MPKI_27	2.525
CORE_L2MPKI_28	2.596
CORE_L2MPKI_29	2.650
CORE_L2MPKI_30	2.691
CORE_L2MPKI_31	2.625
CORE_L2MPKI_32	2.598
CORE_L2MPKI_33	2.676
CORE_L2MPKI_34	2.673
CORE_L2MPKI_35	2.580
CORE_L2MPKI_36	2.599
CORE_L2MPKI_37	2.678
CORE_L2MPKI_38	2.626
CORE_L2MPKI_39	2.738
CORE_L2MPKI_40	2.628
CORE_L2MPKI_41	2.564
CORE_L2MPKI_42	2.592
CORE_L2MPKI_43	2.636
CORE_L2MPKI_44	2.588
CORE_L2MPKI_45	2.593
CORE_L2MPKI_46	2.569
CORE_L2MPKI_47	2.541
CORE_L2MPKI_48	2.780
CORE_L2MPKI_49	2.670
CORE_L2MPKI_50	2.607
CORE_L2MPKI_51	2.686
CORE_L2MPKI_52	2.576
CORE_L2MPKI_53	2.585
CORE_L2MPKI_54	2.518
CORE_L2MPKI_55	2.531
CORE_L2MPKI_56	2.555
CORE_L2MPKI_57	2.525
CORE_L2MPKI_58	2.584
CORE_L2MPKI_59	2.562
Avg_MPKI_Stream1= 14.940
Avg_MPKI_Stream2= 2.625
Avg_MPKI_Stream3= 2.594
MISSES-CORES
CORE_MISSES_0	18850
CORE_MISSES_1	18305
CORE_MISSES_2	19114
CORE_MISSES_3	19245
CORE_MISSES_4	18126
CORE_MISSES_5	19917
CORE_MISSES_6	18571
CORE_MISSES_7	18501
CORE_MISSES_8	19234
CORE_MISSES_9	18802
CORE_MISSES_10	14311
CORE_MISSES_11	15436
CORE_MISSES_12	16936
CORE_MISSES_13	15003
CORE_MISSES_14	16554
CORE_MISSES_15	16103
CORE_MISSES_16	14044
CORE_MISSES_17	15788
CORE_MISSES_18	17311
CORE_MISSES_19	14931
CORE_MISSES_20	16676
CORE_MISSES_21	15942
CORE_MISSES_22	14836
CORE_MISSES_23	16128
CORE_MISSES_24	15631
CORE_MISSES_25	14295
CORE_MISSES_26	16985
CORE_MISSES_27	17242
CORE_MISSES_28	15050
CORE_MISSES_29	16126
CORE_MISSES_30	15045
CORE_MISSES_31	15175
CORE_MISSES_32	15685
CORE_MISSES_33	15312
CORE_MISSES_34	15564
CORE_MISSES_35	16136
CORE_MISSES_36	15053
CORE_MISSES_37	14185
CORE_MISSES_38	16227
CORE_MISSES_39	15018
CORE_MISSES_40	14812
CORE_MISSES_41	14722
CORE_MISSES_42	14690
CORE_MISSES_43	15252
CORE_MISSES_44	14744
CORE_MISSES_45	15353
CORE_MISSES_46	14242
CORE_MISSES_47	16048
CORE_MISSES_48	14802
CORE_MISSES_49	14550
CORE_MISSES_50	15144
CORE_MISSES_51	15539
CORE_MISSES_52	15300
CORE_MISSES_53	15545
CORE_MISSES_54	14739
CORE_MISSES_55	15851
CORE_MISSES_56	16158
CORE_MISSES_57	15595
CORE_MISSES_58	14887
CORE_MISSES_59	16173
L2_MISSES = 961539
L2_total_cache_accesses = 1887913
L2_total_cache_misses = 961539
L2_total_cache_miss_rate = 0.5093
L2_total_cache_pending_hits = 25176
L2_total_cache_reservation_fails = 521668
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 126485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1126
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 787439
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 401036
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 492
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 605
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2677
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 664067
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 16849
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 96162
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 73166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6565
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 77188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40581
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1671
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 145
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4208
L2_cache_data_port_util = 0.272
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8674669
icnt_total_pkts_simt_to_mem=2146766
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.8849
gpu_ipc_2 =     112.6587
gpu_ipc_3 =     162.5338
gpu_tot_sim_cycle_stream_1 = 1339026
gpu_tot_sim_cycle_stream_2 = 1339026
gpu_tot_sim_cycle_stream_3 = 1337686
gpu_sim_insn_1 = 7880093
gpu_sim_insn_2 = 150852960
gpu_sim_insn_3 = 217419136
gpu_sim_cycle = 1339027
gpu_sim_insn = 376152189
gpu_ipc =     280.9146
gpu_tot_sim_cycle = 1339027
gpu_tot_sim_insn = 376152189
gpu_tot_ipc =     280.9146
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7291332
gpu_stall_icnt2sh    = 11637515
gpu_total_sim_rate=170590

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6539690
	L1I_total_cache_misses = 15939
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26472
L1D_cache:
	L1D_cache_core[0]: Access = 66453, Miss = 51845, Miss_rate = 0.780, Pending_hits = 4148, Reservation_fails = 1142313
	L1D_cache_core[1]: Access = 65967, Miss = 51327, Miss_rate = 0.778, Pending_hits = 4324, Reservation_fails = 1136068
	L1D_cache_core[2]: Access = 67643, Miss = 52552, Miss_rate = 0.777, Pending_hits = 4345, Reservation_fails = 1151978
	L1D_cache_core[3]: Access = 68295, Miss = 53001, Miss_rate = 0.776, Pending_hits = 4450, Reservation_fails = 1149188
	L1D_cache_core[4]: Access = 64743, Miss = 50706, Miss_rate = 0.783, Pending_hits = 4155, Reservation_fails = 1137030
	L1D_cache_core[5]: Access = 68582, Miss = 53810, Miss_rate = 0.785, Pending_hits = 4372, Reservation_fails = 1164578
	L1D_cache_core[6]: Access = 67216, Miss = 52295, Miss_rate = 0.778, Pending_hits = 4284, Reservation_fails = 1145913
	L1D_cache_core[7]: Access = 66458, Miss = 51973, Miss_rate = 0.782, Pending_hits = 4295, Reservation_fails = 1132756
	L1D_cache_core[8]: Access = 67301, Miss = 53093, Miss_rate = 0.789, Pending_hits = 4454, Reservation_fails = 1185368
	L1D_cache_core[9]: Access = 65271, Miss = 51458, Miss_rate = 0.788, Pending_hits = 4260, Reservation_fails = 1151671
	L1D_cache_core[10]: Access = 16051, Miss = 16051, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21844
	L1D_cache_core[11]: Access = 17587, Miss = 17587, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19682
	L1D_cache_core[12]: Access = 18890, Miss = 18890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13396
	L1D_cache_core[13]: Access = 16457, Miss = 16457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20180
	L1D_cache_core[14]: Access = 18766, Miss = 18766, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14018
	L1D_cache_core[15]: Access = 17985, Miss = 17985, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13060
	L1D_cache_core[16]: Access = 15127, Miss = 15127, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23215
	L1D_cache_core[17]: Access = 18046, Miss = 18046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16798
	L1D_cache_core[18]: Access = 19631, Miss = 19631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9172
	L1D_cache_core[19]: Access = 16447, Miss = 16447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21717
	L1D_cache_core[20]: Access = 18653, Miss = 18653, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12679
	L1D_cache_core[21]: Access = 18465, Miss = 18465, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14103
	L1D_cache_core[22]: Access = 15515, Miss = 15515, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27831
	L1D_cache_core[23]: Access = 18454, Miss = 18454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14380
	L1D_cache_core[24]: Access = 18066, Miss = 18066, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14501
	L1D_cache_core[25]: Access = 16108, Miss = 16108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24069
	L1D_cache_core[26]: Access = 19232, Miss = 19232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4528
	L1D_cache_core[27]: Access = 20044, Miss = 20044, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1968
	L1D_cache_core[28]: Access = 17284, Miss = 17284, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20438
	L1D_cache_core[29]: Access = 17637, Miss = 17637, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18620
	L1D_cache_core[30]: Access = 16269, Miss = 16269, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22093
	L1D_cache_core[31]: Access = 16527, Miss = 16527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20344
	L1D_cache_core[32]: Access = 17684, Miss = 17684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14680
	L1D_cache_core[33]: Access = 16772, Miss = 16772, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26480
	L1D_cache_core[34]: Access = 16802, Miss = 16802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17398
	L1D_cache_core[35]: Access = 18345, Miss = 18345, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11143
	L1D_cache_core[36]: Access = 17188, Miss = 17188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16578
	L1D_cache_core[37]: Access = 15235, Miss = 15235, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25202
	L1D_cache_core[38]: Access = 18494, Miss = 18494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13382
	L1D_cache_core[39]: Access = 15883, Miss = 15883, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22680
	L1D_cache_core[40]: Access = 15903, Miss = 15903, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18702
	L1D_cache_core[41]: Access = 16731, Miss = 16731, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17663
	L1D_cache_core[42]: Access = 16387, Miss = 16387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17089
	L1D_cache_core[43]: Access = 16672, Miss = 16672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16319
	L1D_cache_core[44]: Access = 16532, Miss = 16532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20433
	L1D_cache_core[45]: Access = 17556, Miss = 17556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15779
	L1D_cache_core[46]: Access = 15873, Miss = 15873, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27687
	L1D_cache_core[47]: Access = 18450, Miss = 18450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12488
	L1D_cache_core[48]: Access = 15525, Miss = 15525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24176
	L1D_cache_core[49]: Access = 15529, Miss = 15529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25267
	L1D_cache_core[50]: Access = 17204, Miss = 17204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16390
	L1D_cache_core[51]: Access = 17050, Miss = 17050, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12658
	L1D_cache_core[52]: Access = 17181, Miss = 17181, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16957
	L1D_cache_core[53]: Access = 17876, Miss = 17876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11550
	L1D_cache_core[54]: Access = 16860, Miss = 16860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19536
	L1D_cache_core[55]: Access = 18066, Miss = 18066, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14877
	L1D_cache_core[56]: Access = 18592, Miss = 18592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8142
	L1D_cache_core[57]: Access = 17695, Miss = 17695, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15940
	L1D_cache_core[58]: Access = 16823, Miss = 16823, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18595
	L1D_cache_core[59]: Access = 18631, Miss = 18631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7322
	L1D_total_cache_accesses = 1532709
	L1D_total_cache_misses = 1386840
	L1D_total_cache_miss_rate = 0.9048
	L1D_total_cache_pending_hits = 43087
	L1D_total_cache_reservation_fails = 12350612
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 624130
	L1C_total_cache_misses = 9311
	L1C_total_cache_miss_rate = 0.0149
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49658
L1T_cache:
	L1T_total_cache_accesses = 2666169
	L1T_total_cache_misses = 981531
	L1T_total_cache_miss_rate = 0.3681
	L1T_total_cache_pending_hits = 1684638
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1171044
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9959857
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 614819
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9311
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49658
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1684638
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 981531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2390755
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6523751
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15939
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3019, 1683, 1853, 1711, 2237, 2089, 2201, 2113, 2241, 1631, 1799, 2124, 1782, 1592, 1794, 2156, 1606, 1945, 3053, 1668, 2044, 2068, 1681, 2078, 2137, 2033, 1143, 1981, 1621, 1422, 1584, 1885, 2057, 1725, 1638, 863, 2122, 1293, 1193, 1264, 2057, 1235, 1694, 1658, 1625, 1245, 1653, 2099, 
gpgpu_n_tot_thrd_icount = 400404096
gpgpu_n_tot_w_icount = 12512628
gpgpu_n_stall_shd_mem = 24678853
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1170991
gpgpu_n_mem_write_global = 218229
gpgpu_n_mem_texture = 981503
gpgpu_n_mem_const = 6045
gpgpu_n_load_insn  = 26939567
gpgpu_n_store_insn = 1064513
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 12584704
gpgpu_n_const_mem_insn = 13387232
gpgpu_n_param_mem_insn = 4795370
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49658
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49658
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12838275
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31963852	W0_Idle:5464013	W0_Scoreboard:110742263	W1:167200	W2:129950	W3:127853	W4:99255	W5:70588	W6:33873	W7:17832	W8:6117	W9:2149	W10:723	W11:466	W12:440	W13:381	W14:550	W15:440	W16:691	W17:1653	W18:2056	W19:5341	W20:4815	W21:9514	W22:13650	W23:11041	W24:13194	W25:13307	W26:9624	W27:5198	W28:2875	W29:744	W30:421	W31:0	W32:11761171
Warp Occupancy Distribution:
Stall:23562967	W0_Idle:2654674	W0_Scoreboard:24110526	W1:167200	W2:129950	W3:127853	W4:99255	W5:70588	W6:33873	W7:17832	W8:6117	W9:2149	W10:723	W11:466	W12:440	W13:381	W14:550	W15:440	W16:691	W17:1653	W18:2056	W19:5341	W20:4815	W21:9514	W22:13650	W23:11041	W24:13194	W25:13307	W26:9624	W27:5198	W28:2875	W29:744	W30:421	W31:0	W32:2480972
Warp Occupancy Distribution:
Stall:4461734	W0_Idle:1134866	W0_Scoreboard:43274574	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4689906
warp_utilization0: 0.077874
warp_utilization1: 0.060359
warp_utilization2: 0.087562
traffic_breakdown_coretomem[CONST_ACC_R] = 48360 {8:6045,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9367928 {8:1170991,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11558280 {40:183587,72:7758,136:26884,}
traffic_breakdown_coretomem[INST_ACC_R] = 19872 {8:2484,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7852024 {8:981503,}
traffic_breakdown_memtocore[CONST_ACC_R] = 435240 {72:6045,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 159194936 {136:1170551,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1745464 {8:218183,}
traffic_breakdown_memtocore[INST_ACC_R] = 337552 {136:2482,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 133443064 {136:981199,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 627 
averagemflatency_1 = 710 
averagemflatency_2= 573 
averagemflatency_3 = 578 
averagemrqlatency_1 = 53 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 1339026 
mrq_lat_table:569700 	22539 	28570 	61845 	176829 	195453 	174827 	102448 	27497 	2021 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	7229 	25624 	60571 	155332 	704033 	1155124 	263524 	4384 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	303005 	84598 	123586 	240982 	421579 	615295 	523664 	64260 	1776 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	87795 	1875583 	192699 	1715 	3 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	31922 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	246 	2429 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        16        24        12        14        23        16        17        21        12        18        16        11        14        18        15 
dram[1]:        10        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        12        19 
dram[5]:        11        13        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2548      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.309023  1.320823  1.340551  1.341223  1.497555  1.510640  1.396087  1.415027  1.468994  1.484381  1.459593  1.450223  1.288539  1.282691  1.285699  1.281814 
dram[1]:  1.313968  1.323590  1.340569  1.340507  1.511702  1.490474  1.412311  1.396960  1.474477  1.452664  1.449260  1.440222  1.281041  1.293789  1.288784  1.284411 
dram[2]:  1.321175  1.315784  1.345064  1.324779  1.522509  1.505857  1.422120  1.412813  1.473162  1.477044  1.451919  1.439060  1.296770  1.273160  1.272199  1.276865 
dram[3]:  1.313590  1.306543  1.325711  1.352234  1.492632  1.501617  1.391238  1.421524  1.475526  1.486335  1.450114  1.443938  1.280904  1.272526  1.279171  1.290830 
dram[4]:  1.312973  1.306737  1.327025  1.347444  1.520953  1.513765  1.415947  1.420460  1.472154  1.462963  1.449148  1.459210  1.286967  1.278147  1.290102  1.286310 
dram[5]:  1.320845  1.306109  1.331930  1.336043  1.515383  1.488569  1.405059  1.408810  1.472227  1.480122  1.458894  1.447440  1.281442  1.280974  1.288357  1.277392 
average row locality = 1361741/979466 = 1.390289
average row locality_1 = 573579/364457 = 1.573791
average row locality_2 = 403801/317452 = 1.272007
average row locality_3 = 384361/297557 = 1.291722
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10971     10921     11000     10937     13400     13515     14544     14401     14227     13938     13700     13673     11901     11896     11460     11328 
dram[1]:     11010     10895     10899     10955     13466     13475     14314     14358     13923     13966     13609     13611     11971     12007     11393     11368 
dram[2]:     11052     10872     10948     10988     13412     13562     14432     14501     14065     14129     13583     13463     11888     11867     11293     11266 
dram[3]:     10902     10839     10901     10884     13571     13717     14378     14304     13943     14259     13643     13567     12084     11914     11477     11248 
dram[4]:     10932     10878     11070     10939     13553     13714     14578     14447     14173     14184     13728     13634     12039     11775     11407     11387 
dram[5]:     10931     10972     11001     10967     13504     13648     14406     14270     14050     14194     13785     13643     12015     11897     11321     11274 
total reads: 1210300
bank skew: 14578/10839 = 1.34
chip skew: 202438/201220 = 1.01
number of total write accesses:
dram[0]:       678       693      1010      1020      3447      3594      1941      1927      2687      2598      2230      2278       286       287       308       316 
dram[1]:       683       697      1020      1005      3586      3345      1954      1911      2628      2529      2243      2194       288       262       304       315 
dram[2]:       684       699      1015       988      3532      3406      1975      1906      2704      2600      2195      2158       277       172       312       319 
dram[3]:       697       703       984      1040      3648      3466      1944      2035      2667      2709      2301      2260       278       161       308       323 
dram[4]:       697       701       990      1029      3615      3496      1973      1965      2587      2564      2260      2178       295       145       311       330 
dram[5]:       703       702      1025      1032      3588      3411      2036      1944      2648      2746      2381      2302       283       148       309       327 
total reads: 151451
bank skew: 3648/145 = 25.16
chip skew: 25585/24942 = 1.03
average mf latency per bank:
dram[0]:        735       704       772       761      1166      1152      1641      1583      1291      1252      1201      1158      1066      1054       830       819
dram[1]:        659       692       706       763      1050      1186      1481      1593      1197      1282      1114      1148       937       991       715       752
dram[2]:        707       764       757       824      1167      1286      1597      1714      1284      1346      1201      1243      1062      1357       825       866
dram[3]:        665       657       739       725      1084      1118      1504      1487      1218      1203      1124      1119       966       952       739       719
dram[4]:        739       725       800       796      1188      1223      1619      1660      1309      1301      1215      1215      1117      1097       845       836
dram[5]:        659       668       744       745      1121      1144      1494      1528      1197      1213      1107      1108       973       973       734       726
maximum mf latency per bank:
dram[0]:       4577      4919      6529      4844      3751      4707      4195      4562      4035      3920      6004      4000      4056      4644      3520      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      3742      4642      3597      4838      3892      4293
dram[2]:       4788      5151      4097      5037      4267      3694      3862      4361      5556      4024      4671      5073      4070      4708      5037      4236
dram[3]:       4624      5743      3658      4582      4399      3693      5057      3997      4358      5145      4258      4080      5772      4775      4856      4604
dram[4]:       4100      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      4310      3386      5239
dram[5]:       5121      4927      5196      4422      4570      3629      4176      5401      4422      4755      4205      3511      4320      5088      5570      5106
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767515 n_nop=1000955 n_act=163246 n_pre=163232 n_req=218888 n_req_1=53100 n_req_2=68108 n_req_3=97680 n_rd=403616 n_write=36466 bw_util=0.4794 bw_util_1=0.1073 bw_util_2=0.1528 bw_util_3=0.2192 blp=5.886620 blp_1= 2.083992 blp_2= 2.271590 blp_3= 2.821197
 n_activity=1686064 dram_eff=0.5025 dram_eff_1=0.1125 dram_eff_2=0.1602 dram_eff_3=0.2298
bk0: 21942a 1312997i bk1: 21840a 1311755i bk2: 22000a 1282263i bk3: 21872a 1277491i bk4: 26798a 984775i bk5: 27028a 968584i bk6: 29088a 1050794i bk7: 28802a 1051462i bk8: 28454a 1056690i bk9: 27876a 1075321i bk10: 27400a 1094363i bk11: 27346a 1081954i bk12: 23802a 1280732i bk13: 23792a 1276385i bk14: 22920a 1279370i bk15: 22656a 1279970i 
bw_dist = 0.107	0.153	0.219	0.475	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.3458
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767515 n_nop=1003201 n_act=162913 n_pre=162899 n_req=218049 n_req_1=52012 n_req_2=68190 n_req_3=97847 n_rd=402430 n_write=36072 bw_util=0.4778 bw_util_1=0.1052 bw_util_2=0.153 bw_util_3=0.2195 blp=5.780520 blp_1= 2.035480 blp_2= 2.251072 blp_3= 2.799109
 n_activity=1691371 dram_eff=0.4993 dram_eff_1=0.1099 dram_eff_2=0.1599 dram_eff_3=0.2294
bk0: 22020a 1313748i bk1: 21790a 1313522i bk2: 21796a 1288387i bk3: 21910a 1279238i bk4: 26932a 999805i bk5: 26950a 998043i bk6: 28628a 1073657i bk7: 28716a 1055880i bk8: 27846a 1081744i bk9: 27932a 1079636i bk10: 27216a 1102012i bk11: 27222a 1091561i bk12: 23936a 1282415i bk13: 24014a 1282461i bk14: 22786a 1289991i bk15: 22736a 1284174i 
bw_dist = 0.105	0.153	0.220	0.479	0.043
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.91945
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767515 n_nop=1003648 n_act=162622 n_pre=162606 n_req=218206 n_req_1=52328 n_req_2=68067 n_req_3=97811 n_rd=402641 n_write=35998 bw_util=0.4781 bw_util_1=0.1058 bw_util_2=0.1528 bw_util_3=0.2195 blp=5.891209 blp_1= 2.058245 blp_2= 2.274368 blp_3= 2.844450
 n_activity=1681597 dram_eff=0.5025 dram_eff_1=0.1113 dram_eff_2=0.1606 dram_eff_3=0.2307
bk0: 22104a 1307591i bk1: 21744a 1306632i bk2: 21896a 1278027i bk3: 21976a 1273747i bk4: 26824a 984567i bk5: 27124a 976033i bk6: 28864a 1063694i bk7: 29002a 1046282i bk8: 28130a 1064130i bk9: 28258a 1060548i bk10: 27165a 1104151i bk11: 26926a 1095230i bk12: 23776a 1284620i bk13: 23734a 1284586i bk14: 22586a 1285832i bk15: 22532a 1281046i 
bw_dist = 0.106	0.153	0.219	0.473	0.049
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.39226
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767515 n_nop=1000286 n_act=163597 n_pre=163583 n_req=218887 n_req_1=52882 n_req_2=68193 n_req_3=97812 n_rd=403258 n_write=36791 bw_util=0.4792 bw_util_1=0.1067 bw_util_2=0.153 bw_util_3=0.2195 blp=5.800799 blp_1= 2.049612 blp_2= 2.234559 blp_3= 2.811358
 n_activity=1696738 dram_eff=0.4992 dram_eff_1=0.1111 dram_eff_2=0.1594 dram_eff_3=0.2287
bk0: 21802a 1314770i bk1: 21678a 1313788i bk2: 21802a 1283191i bk3: 21768a 1283260i bk4: 27140a 986868i bk5: 27434a 984816i bk6: 28756a 1066640i bk7: 28608a 1060421i bk8: 27886a 1072924i bk9: 28518a 1060971i bk10: 27286a 1088829i bk11: 27134a 1090085i bk12: 24168a 1274508i bk13: 23828a 1289921i bk14: 22954a 1283653i bk15: 22496a 1291083i 
bw_dist = 0.107	0.153	0.219	0.481	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.90624
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767515 n_nop=999639 n_act=163386 n_pre=163371 n_req=219469 n_req_1=53473 n_req_2=68209 n_req_3=97787 n_rd=404861 n_write=36258 bw_util=0.4808 bw_util_1=0.1082 bw_util_2=0.1531 bw_util_3=0.2195 blp=5.905778 blp_1= 2.071034 blp_2= 2.267714 blp_3= 2.840625
 n_activity=1685562 dram_eff=0.5042 dram_eff_1=0.1135 dram_eff_2=0.1605 dram_eff_3=0.2302
bk0: 21862a 1305304i bk1: 21756a 1306068i bk2: 22140a 1270651i bk3: 21878a 1270273i bk4: 27104a 974012i bk5: 27428a 971850i bk6: 29156a 1054032i bk7: 28894a 1048651i bk8: 28342a 1070011i bk9: 28368a 1065526i bk10: 27453a 1087575i bk11: 27268a 1094435i bk12: 24074a 1273466i bk13: 23550a 1292838i bk14: 22814a 1285443i bk15: 22774a 1277745i 
bw_dist = 0.108	0.153	0.219	0.473	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.48144
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767515 n_nop=999406 n_act=163698 n_pre=163682 n_req=219099 n_req_1=53177 n_req_2=68167 n_req_3=97755 n_rd=403752 n_write=36977 bw_util=0.4798 bw_util_1=0.1073 bw_util_2=0.153 bw_util_3=0.2194 blp=5.797331 blp_1= 2.060259 blp_2= 2.230944 blp_3= 2.788949
 n_activity=1697550 dram_eff=0.4995 dram_eff_1=0.1118 dram_eff_2=0.1593 dram_eff_3=0.2285
bk0: 21862a 1316856i bk1: 21944a 1311538i bk2: 22002a 1276046i bk3: 21934a 1275334i bk4: 27008a 998168i bk5: 27296a 990215i bk6: 28812a 1061115i bk7: 28540a 1061307i bk8: 28100a 1079118i bk9: 28388a 1053861i bk10: 27570a 1086291i bk11: 27286a 1082580i bk12: 24030a 1280503i bk13: 23794a 1293869i bk14: 22642a 1291583i bk15: 22544a 1286308i 
bw_dist = 0.107	0.153	0.219	0.481	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.90997

========= L2 cache stats =========
L2_cache_bank[0]: Access = 199496, Miss = 101208, Miss_rate = 0.507, Pending_hits = 2636, Reservation_fails = 58394
L2_cache_bank[1]: Access = 198381, Miss = 100615, Miss_rate = 0.507, Pending_hits = 2499, Reservation_fails = 53642
L2_cache_bank[2]: Access = 196173, Miss = 100587, Miss_rate = 0.513, Pending_hits = 2572, Reservation_fails = 40874
L2_cache_bank[3]: Access = 196922, Miss = 100647, Miss_rate = 0.511, Pending_hits = 2565, Reservation_fails = 52259
L2_cache_bank[4]: Access = 199112, Miss = 100674, Miss_rate = 0.506, Pending_hits = 2478, Reservation_fails = 57763
L2_cache_bank[5]: Access = 201955, Miss = 100648, Miss_rate = 0.498, Pending_hits = 2628, Reservation_fails = 69850
L2_cache_bank[6]: Access = 196106, Miss = 100912, Miss_rate = 0.515, Pending_hits = 2503, Reservation_fails = 42134
L2_cache_bank[7]: Access = 196950, Miss = 100733, Miss_rate = 0.511, Pending_hits = 2632, Reservation_fails = 41909
L2_cache_bank[8]: Access = 199317, Miss = 101484, Miss_rate = 0.509, Pending_hits = 2489, Reservation_fails = 67508
L2_cache_bank[9]: Access = 200022, Miss = 100974, Miss_rate = 0.505, Pending_hits = 2554, Reservation_fails = 61801
L2_cache_bank[10]: Access = 196608, Miss = 101022, Miss_rate = 0.514, Pending_hits = 2508, Reservation_fails = 49248
L2_cache_bank[11]: Access = 197648, Miss = 100870, Miss_rate = 0.510, Pending_hits = 2653, Reservation_fails = 49324
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 199496, Miss = 101208 (0.507), PendingHit = 2636 (0.0132)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198381, Miss = 100615 (0.507), PendingHit = 2499 (0.0126)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 196173, Miss = 100587 (0.513), PendingHit = 2572 (0.0131)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 196922, Miss = 100647 (0.511), PendingHit = 2565 (0.013)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 199112, Miss = 100674 (0.506), PendingHit = 2478 (0.0124)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201955, Miss = 100648 (0.498), PendingHit = 2628 (0.013)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 196106, Miss = 100912 (0.515), PendingHit = 2503 (0.0128)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 196950, Miss = 100733 (0.511), PendingHit = 2632 (0.0134)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 199317, Miss = 101484 (0.509), PendingHit = 2489 (0.0125)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 200022, Miss = 100974 (0.505), PendingHit = 2554 (0.0128)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 196608, Miss = 101022 (0.514), PendingHit = 2508 (0.0128)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197648, Miss = 100870 (0.51), PendingHit = 2653 (0.0134)
L2 Cache Total Miss Rate = 0.509
Stream 1: L2 Cache Miss Rate = 0.493
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.502
Stream 1: Accesses  = 903949
Stream 1: Misses  = 445637
Stream 2: Accesses  = 742341
Stream 2: Misses  = 388397
Stream 3: Accesses  = 1636349
Stream 3: Misses  = 821977
Stream 1+2: Accesses  = 1646290
Stream 1+2: Misses  = 834034
Stream 1+2+3: Accesses  = 3282639
Stream 1+2+3: Misses  = 1656011
Total Accesses  = 2378690
MPKI-CORES
CORE_L2MPKI_0	32.222
CORE_L2MPKI_1	31.836
CORE_L2MPKI_2	31.038
CORE_L2MPKI_3	31.902
CORE_L2MPKI_4	29.874
CORE_L2MPKI_5	31.386
CORE_L2MPKI_6	32.273
CORE_L2MPKI_7	32.307
CORE_L2MPKI_8	31.536
CORE_L2MPKI_9	31.948
CORE_L2MPKI_10	2.621
CORE_L2MPKI_11	2.631
CORE_L2MPKI_12	2.626
CORE_L2MPKI_13	2.662
CORE_L2MPKI_14	2.637
CORE_L2MPKI_15	2.613
CORE_L2MPKI_16	2.729
CORE_L2MPKI_17	2.624
CORE_L2MPKI_18	2.594
CORE_L2MPKI_19	2.673
CORE_L2MPKI_20	2.596
CORE_L2MPKI_21	2.551
CORE_L2MPKI_22	2.737
CORE_L2MPKI_23	2.556
CORE_L2MPKI_24	2.552
CORE_L2MPKI_25	2.647
CORE_L2MPKI_26	2.590
CORE_L2MPKI_27	2.517
CORE_L2MPKI_28	2.607
CORE_L2MPKI_29	2.638
CORE_L2MPKI_30	2.664
CORE_L2MPKI_31	2.626
CORE_L2MPKI_32	2.588
CORE_L2MPKI_33	2.646
CORE_L2MPKI_34	2.685
CORE_L2MPKI_35	2.577
CORE_L2MPKI_36	2.587
CORE_L2MPKI_37	2.674
CORE_L2MPKI_38	2.629
CORE_L2MPKI_39	2.717
CORE_L2MPKI_40	2.651
CORE_L2MPKI_41	2.560
CORE_L2MPKI_42	2.596
CORE_L2MPKI_43	2.649
CORE_L2MPKI_44	2.581
CORE_L2MPKI_45	2.573
CORE_L2MPKI_46	2.581
CORE_L2MPKI_47	2.535
CORE_L2MPKI_48	2.736
CORE_L2MPKI_49	2.703
CORE_L2MPKI_50	2.587
CORE_L2MPKI_51	2.647
CORE_L2MPKI_52	2.580
CORE_L2MPKI_53	2.573
CORE_L2MPKI_54	2.538
CORE_L2MPKI_55	2.556
CORE_L2MPKI_56	2.531
CORE_L2MPKI_57	2.535
CORE_L2MPKI_58	2.583
CORE_L2MPKI_59	2.542
Avg_MPKI_Stream1= 17.137
Avg_MPKI_Stream2= 2.619
Avg_MPKI_Stream3= 2.592
MISSES-CORES
CORE_MISSES_0	24908
CORE_MISSES_1	24363
CORE_MISSES_2	25187
CORE_MISSES_3	25360
CORE_MISSES_4	23981
CORE_MISSES_5	25982
CORE_MISSES_6	24727
CORE_MISSES_7	24694
CORE_MISSES_8	25187
CORE_MISSES_9	24779
CORE_MISSES_10	17958
CORE_MISSES_11	19660
CORE_MISSES_12	21081
CORE_MISSES_13	18646
CORE_MISSES_14	20981
CORE_MISSES_15	20016
CORE_MISSES_16	17599
CORE_MISSES_17	20147
CORE_MISSES_18	21728
CORE_MISSES_19	18653
CORE_MISSES_20	20606
CORE_MISSES_21	20063
CORE_MISSES_22	18036
CORE_MISSES_23	20091
CORE_MISSES_24	19650
CORE_MISSES_25	18101
CORE_MISSES_26	21259
CORE_MISSES_27	21542
CORE_MISSES_28	19074
CORE_MISSES_29	19865
CORE_MISSES_30	18420
CORE_MISSES_31	18536
CORE_MISSES_32	19549
CORE_MISSES_33	18873
CORE_MISSES_34	19144
CORE_MISSES_35	20162
CORE_MISSES_36	18973
CORE_MISSES_37	17313
CORE_MISSES_38	20686
CORE_MISSES_39	18454
CORE_MISSES_40	17985
CORE_MISSES_41	18321
CORE_MISSES_42	18094
CORE_MISSES_43	18812
CORE_MISSES_44	18179
CORE_MISSES_45	19225
CORE_MISSES_46	17470
CORE_MISSES_47	19912
CORE_MISSES_48	18171
CORE_MISSES_49	17816
CORE_MISSES_50	18980
CORE_MISSES_51	19221
CORE_MISSES_52	18958
CORE_MISSES_53	19590
CORE_MISSES_54	18220
CORE_MISSES_55	19660
CORE_MISSES_56	20089
CORE_MISSES_57	19051
CORE_MISSES_58	18432
CORE_MISSES_59	20154
L2_MISSES = 1210374
L2_total_cache_accesses = 2378690
L2_total_cache_misses = 1210374
L2_total_cache_miss_rate = 0.5088
L2_total_cache_pending_hits = 30717
L2_total_cache_reservation_fails = 644706
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 173621
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 995722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 499849
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4817
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 520
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 708
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2848
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 841152
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 20965
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 119157
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 87769
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115895
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 94602
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48593
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2114
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 183
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 185
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5647
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11007478
icnt_total_pkts_simt_to_mem=2685891
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.8849
gpu_ipc_2 =     112.6587
gpu_ipc_3 =     162.5338
gpu_tot_sim_cycle_stream_1 = 1339026
gpu_tot_sim_cycle_stream_2 = 1339026
gpu_tot_sim_cycle_stream_3 = 1337686
gpu_sim_insn_1 = 7880093
gpu_sim_insn_2 = 150852960
gpu_sim_insn_3 = 217419136
gpu_sim_cycle = 1339027
gpu_sim_insn = 376152189
gpu_ipc =     280.9146
gpu_tot_sim_cycle = 1339027
gpu_tot_sim_insn = 376152189
gpu_tot_ipc =     280.9146
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7291332
gpu_stall_icnt2sh    = 11637515
gpu_total_sim_rate=170590

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6539690
	L1I_total_cache_misses = 15939
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26472
L1D_cache:
	L1D_cache_core[0]: Access = 66453, Miss = 51845, Miss_rate = 0.780, Pending_hits = 4148, Reservation_fails = 1142313
	L1D_cache_core[1]: Access = 65967, Miss = 51327, Miss_rate = 0.778, Pending_hits = 4324, Reservation_fails = 1136068
	L1D_cache_core[2]: Access = 67643, Miss = 52552, Miss_rate = 0.777, Pending_hits = 4345, Reservation_fails = 1151978
	L1D_cache_core[3]: Access = 68295, Miss = 53001, Miss_rate = 0.776, Pending_hits = 4450, Reservation_fails = 1149188
	L1D_cache_core[4]: Access = 64743, Miss = 50706, Miss_rate = 0.783, Pending_hits = 4155, Reservation_fails = 1137030
	L1D_cache_core[5]: Access = 68582, Miss = 53810, Miss_rate = 0.785, Pending_hits = 4372, Reservation_fails = 1164578
	L1D_cache_core[6]: Access = 67216, Miss = 52295, Miss_rate = 0.778, Pending_hits = 4284, Reservation_fails = 1145913
	L1D_cache_core[7]: Access = 66458, Miss = 51973, Miss_rate = 0.782, Pending_hits = 4295, Reservation_fails = 1132756
	L1D_cache_core[8]: Access = 67301, Miss = 53093, Miss_rate = 0.789, Pending_hits = 4454, Reservation_fails = 1185368
	L1D_cache_core[9]: Access = 65271, Miss = 51458, Miss_rate = 0.788, Pending_hits = 4260, Reservation_fails = 1151671
	L1D_cache_core[10]: Access = 16051, Miss = 16051, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21844
	L1D_cache_core[11]: Access = 17587, Miss = 17587, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19682
	L1D_cache_core[12]: Access = 18890, Miss = 18890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13396
	L1D_cache_core[13]: Access = 16457, Miss = 16457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20180
	L1D_cache_core[14]: Access = 18766, Miss = 18766, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14018
	L1D_cache_core[15]: Access = 17985, Miss = 17985, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13060
	L1D_cache_core[16]: Access = 15127, Miss = 15127, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23215
	L1D_cache_core[17]: Access = 18046, Miss = 18046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16798
	L1D_cache_core[18]: Access = 19631, Miss = 19631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9172
	L1D_cache_core[19]: Access = 16447, Miss = 16447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21717
	L1D_cache_core[20]: Access = 18653, Miss = 18653, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12679
	L1D_cache_core[21]: Access = 18465, Miss = 18465, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14103
	L1D_cache_core[22]: Access = 15515, Miss = 15515, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27831
	L1D_cache_core[23]: Access = 18454, Miss = 18454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14380
	L1D_cache_core[24]: Access = 18066, Miss = 18066, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14501
	L1D_cache_core[25]: Access = 16108, Miss = 16108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24069
	L1D_cache_core[26]: Access = 19232, Miss = 19232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4528
	L1D_cache_core[27]: Access = 20044, Miss = 20044, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1968
	L1D_cache_core[28]: Access = 17284, Miss = 17284, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20438
	L1D_cache_core[29]: Access = 17637, Miss = 17637, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18620
	L1D_cache_core[30]: Access = 16269, Miss = 16269, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22093
	L1D_cache_core[31]: Access = 16527, Miss = 16527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20344
	L1D_cache_core[32]: Access = 17684, Miss = 17684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14680
	L1D_cache_core[33]: Access = 16772, Miss = 16772, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26480
	L1D_cache_core[34]: Access = 16802, Miss = 16802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17398
	L1D_cache_core[35]: Access = 18345, Miss = 18345, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11143
	L1D_cache_core[36]: Access = 17188, Miss = 17188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16578
	L1D_cache_core[37]: Access = 15235, Miss = 15235, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25202
	L1D_cache_core[38]: Access = 18494, Miss = 18494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13382
	L1D_cache_core[39]: Access = 15883, Miss = 15883, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22680
	L1D_cache_core[40]: Access = 15903, Miss = 15903, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18702
	L1D_cache_core[41]: Access = 16731, Miss = 16731, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17663
	L1D_cache_core[42]: Access = 16387, Miss = 16387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17089
	L1D_cache_core[43]: Access = 16672, Miss = 16672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16319
	L1D_cache_core[44]: Access = 16532, Miss = 16532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20433
	L1D_cache_core[45]: Access = 17556, Miss = 17556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15779
	L1D_cache_core[46]: Access = 15873, Miss = 15873, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27687
	L1D_cache_core[47]: Access = 18450, Miss = 18450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12488
	L1D_cache_core[48]: Access = 15525, Miss = 15525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24176
	L1D_cache_core[49]: Access = 15529, Miss = 15529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25267
	L1D_cache_core[50]: Access = 17204, Miss = 17204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16390
	L1D_cache_core[51]: Access = 17050, Miss = 17050, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12658
	L1D_cache_core[52]: Access = 17181, Miss = 17181, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16957
	L1D_cache_core[53]: Access = 17876, Miss = 17876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11550
	L1D_cache_core[54]: Access = 16860, Miss = 16860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19536
	L1D_cache_core[55]: Access = 18066, Miss = 18066, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14877
	L1D_cache_core[56]: Access = 18592, Miss = 18592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8142
	L1D_cache_core[57]: Access = 17695, Miss = 17695, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15940
	L1D_cache_core[58]: Access = 16823, Miss = 16823, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18595
	L1D_cache_core[59]: Access = 18631, Miss = 18631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7322
	L1D_total_cache_accesses = 1532709
	L1D_total_cache_misses = 1386840
	L1D_total_cache_miss_rate = 0.9048
	L1D_total_cache_pending_hits = 43087
	L1D_total_cache_reservation_fails = 12350612
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 624130
	L1C_total_cache_misses = 9311
	L1C_total_cache_miss_rate = 0.0149
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49658
L1T_cache:
	L1T_total_cache_accesses = 2666169
	L1T_total_cache_misses = 981531
	L1T_total_cache_miss_rate = 0.3681
	L1T_total_cache_pending_hits = 1684638
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1171044
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9959857
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 614819
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9311
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49658
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1684638
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 981531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2390755
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6523751
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15939
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3019, 1683, 1853, 1711, 2237, 2089, 2201, 2113, 2241, 1631, 1799, 2124, 1782, 1592, 1794, 2156, 1606, 1945, 3053, 1668, 2044, 2068, 1681, 2078, 2137, 2033, 1143, 1981, 1621, 1422, 1584, 1885, 2057, 1725, 1638, 863, 2122, 1293, 1193, 1264, 2057, 1235, 1694, 1658, 1625, 1245, 1653, 2099, 
gpgpu_n_tot_thrd_icount = 400404096
gpgpu_n_tot_w_icount = 12512628
gpgpu_n_stall_shd_mem = 24678853
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1170991
gpgpu_n_mem_write_global = 218229
gpgpu_n_mem_texture = 981503
gpgpu_n_mem_const = 6045
gpgpu_n_load_insn  = 26939567
gpgpu_n_store_insn = 1064513
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 12584704
gpgpu_n_const_mem_insn = 13387232
gpgpu_n_param_mem_insn = 4795370
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49658
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49658
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12838275
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31963852	W0_Idle:5464013	W0_Scoreboard:110742263	W1:167200	W2:129950	W3:127853	W4:99255	W5:70588	W6:33873	W7:17832	W8:6117	W9:2149	W10:723	W11:466	W12:440	W13:381	W14:550	W15:440	W16:691	W17:1653	W18:2056	W19:5341	W20:4815	W21:9514	W22:13650	W23:11041	W24:13194	W25:13307	W26:9624	W27:5198	W28:2875	W29:744	W30:421	W31:0	W32:11761171
Warp Occupancy Distribution:
Stall:23562967	W0_Idle:2654674	W0_Scoreboard:24110526	W1:167200	W2:129950	W3:127853	W4:99255	W5:70588	W6:33873	W7:17832	W8:6117	W9:2149	W10:723	W11:466	W12:440	W13:381	W14:550	W15:440	W16:691	W17:1653	W18:2056	W19:5341	W20:4815	W21:9514	W22:13650	W23:11041	W24:13194	W25:13307	W26:9624	W27:5198	W28:2875	W29:744	W30:421	W31:0	W32:2480972
Warp Occupancy Distribution:
Stall:4461734	W0_Idle:1134866	W0_Scoreboard:43274574	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4689906
warp_utilization0: 0.077874
warp_utilization1: 0.060359
warp_utilization2: 0.087562
traffic_breakdown_coretomem[CONST_ACC_R] = 48360 {8:6045,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9367928 {8:1170991,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11558280 {40:183587,72:7758,136:26884,}
traffic_breakdown_coretomem[INST_ACC_R] = 19872 {8:2484,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 7852024 {8:981503,}
traffic_breakdown_memtocore[CONST_ACC_R] = 435240 {72:6045,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 159194936 {136:1170551,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1745464 {8:218183,}
traffic_breakdown_memtocore[INST_ACC_R] = 337552 {136:2482,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 133443064 {136:981199,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6529 
averagemflatency = 627 
averagemflatency_1 = 710 
averagemflatency_2= 573 
averagemflatency_3 = 578 
averagemrqlatency_1 = 53 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6092 
max_icnt2sh_latency = 1339026 
mrq_lat_table:569700 	22539 	28570 	61845 	176829 	195453 	174827 	102448 	27497 	2021 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	7229 	25624 	60571 	155332 	704033 	1155124 	263524 	4384 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	303005 	84598 	123586 	240982 	421579 	615295 	523664 	64260 	1776 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	87795 	1875583 	192699 	1715 	3 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	31922 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	246 	2429 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        16        24        12        14        23        16        17        21        12        18        16        11        14        18        15 
dram[1]:        10        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        12        19 
dram[5]:        11        13        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2548      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.309023  1.320823  1.340551  1.341223  1.497555  1.510640  1.396087  1.415027  1.468994  1.484381  1.459593  1.450223  1.288539  1.282691  1.285699  1.281814 
dram[1]:  1.313968  1.323590  1.340569  1.340507  1.511702  1.490474  1.412311  1.396960  1.474477  1.452664  1.449260  1.440222  1.281041  1.293789  1.288784  1.284411 
dram[2]:  1.321175  1.315784  1.345064  1.324779  1.522509  1.505857  1.422120  1.412813  1.473162  1.477044  1.451919  1.439060  1.296770  1.273160  1.272199  1.276865 
dram[3]:  1.313590  1.306543  1.325711  1.352234  1.492632  1.501617  1.391238  1.421524  1.475526  1.486335  1.450114  1.443938  1.280904  1.272526  1.279171  1.290830 
dram[4]:  1.312973  1.306737  1.327025  1.347444  1.520953  1.513765  1.415947  1.420460  1.472154  1.462963  1.449148  1.459210  1.286967  1.278147  1.290102  1.286310 
dram[5]:  1.320845  1.306109  1.331930  1.336043  1.515383  1.488569  1.405059  1.408810  1.472227  1.480122  1.458894  1.447440  1.281442  1.280974  1.288357  1.277392 
average row locality = 1361741/979466 = 1.390289
average row locality_1 = 573579/364457 = 1.573791
average row locality_2 = 403801/317452 = 1.272007
average row locality_3 = 384361/297557 = 1.291722
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10971     10921     11000     10937     13400     13515     14544     14401     14227     13938     13700     13673     11901     11896     11460     11328 
dram[1]:     11010     10895     10899     10955     13466     13475     14314     14358     13923     13966     13609     13611     11971     12007     11393     11368 
dram[2]:     11052     10872     10948     10988     13412     13562     14432     14501     14065     14129     13583     13463     11888     11867     11293     11266 
dram[3]:     10902     10839     10901     10884     13571     13717     14378     14304     13943     14259     13643     13567     12084     11914     11477     11248 
dram[4]:     10932     10878     11070     10939     13553     13714     14578     14447     14173     14184     13728     13634     12039     11775     11407     11387 
dram[5]:     10931     10972     11001     10967     13504     13648     14406     14270     14050     14194     13785     13643     12015     11897     11321     11274 
total reads: 1210300
bank skew: 14578/10839 = 1.34
chip skew: 202438/201220 = 1.01
number of total write accesses:
dram[0]:       678       693      1010      1020      3447      3594      1941      1927      2687      2598      2230      2278       286       287       308       316 
dram[1]:       683       697      1020      1005      3586      3345      1954      1911      2628      2529      2243      2194       288       262       304       315 
dram[2]:       684       699      1015       988      3532      3406      1975      1906      2704      2600      2195      2158       277       172       312       319 
dram[3]:       697       703       984      1040      3648      3466      1944      2035      2667      2709      2301      2260       278       161       308       323 
dram[4]:       697       701       990      1029      3615      3496      1973      1965      2587      2564      2260      2178       295       145       311       330 
dram[5]:       703       702      1025      1032      3588      3411      2036      1944      2648      2746      2381      2302       283       148       309       327 
total reads: 151451
bank skew: 3648/145 = 25.16
chip skew: 25585/24942 = 1.03
average mf latency per bank:
dram[0]:        735       704       772       761      1166      1152      1641      1583      1291      1252      1201      1158      1066      1054       830       819
dram[1]:        659       692       706       763      1050      1186      1481      1593      1197      1282      1114      1148       937       991       715       752
dram[2]:        707       764       757       824      1167      1286      1597      1714      1284      1346      1201      1243      1062      1357       825       866
dram[3]:        665       657       739       725      1084      1118      1504      1487      1218      1203      1124      1119       966       952       739       719
dram[4]:        739       725       800       796      1188      1223      1619      1660      1309      1301      1215      1215      1117      1097       845       836
dram[5]:        659       668       744       745      1121      1144      1494      1528      1197      1213      1107      1108       973       973       734       726
maximum mf latency per bank:
dram[0]:       4577      4919      6529      4844      3751      4707      4195      4562      4035      3920      6004      4000      4056      4644      3520      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      3742      4642      3597      4838      3892      4293
dram[2]:       4788      5151      4097      5037      4267      3694      3862      4361      5556      4024      4671      5073      4070      4708      5037      4236
dram[3]:       4624      5743      3658      4582      4399      3693      5057      3997      4358      5145      4258      4080      5772      4775      4856      4604
dram[4]:       4100      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      4310      3386      5239
dram[5]:       5121      4927      5196      4422      4570      3629      4176      5401      4422      4755      4205      3511      4320      5088      5570      5106
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767515 n_nop=1000955 n_act=163246 n_pre=163232 n_req=218888 n_req_1=53100 n_req_2=68108 n_req_3=97680 n_rd=403616 n_write=36466 bw_util=0.4794 bw_util_1=0.1073 bw_util_2=0.1528 bw_util_3=0.2192 blp=5.886620 blp_1= 2.083992 blp_2= 2.271590 blp_3= 2.821197
 n_activity=1686064 dram_eff=0.5025 dram_eff_1=0.1125 dram_eff_2=0.1602 dram_eff_3=0.2298
bk0: 21942a 1312997i bk1: 21840a 1311755i bk2: 22000a 1282263i bk3: 21872a 1277491i bk4: 26798a 984775i bk5: 27028a 968584i bk6: 29088a 1050794i bk7: 28802a 1051462i bk8: 28454a 1056690i bk9: 27876a 1075321i bk10: 27400a 1094363i bk11: 27346a 1081954i bk12: 23802a 1280732i bk13: 23792a 1276385i bk14: 22920a 1279370i bk15: 22656a 1279970i 
bw_dist = 0.107	0.153	0.219	0.475	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.3458
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767515 n_nop=1003201 n_act=162913 n_pre=162899 n_req=218049 n_req_1=52012 n_req_2=68190 n_req_3=97847 n_rd=402430 n_write=36072 bw_util=0.4778 bw_util_1=0.1052 bw_util_2=0.153 bw_util_3=0.2195 blp=5.780520 blp_1= 2.035480 blp_2= 2.251072 blp_3= 2.799109
 n_activity=1691371 dram_eff=0.4993 dram_eff_1=0.1099 dram_eff_2=0.1599 dram_eff_3=0.2294
bk0: 22020a 1313748i bk1: 21790a 1313522i bk2: 21796a 1288387i bk3: 21910a 1279238i bk4: 26932a 999805i bk5: 26950a 998043i bk6: 28628a 1073657i bk7: 28716a 1055880i bk8: 27846a 1081744i bk9: 27932a 1079636i bk10: 27216a 1102012i bk11: 27222a 1091561i bk12: 23936a 1282415i bk13: 24014a 1282461i bk14: 22786a 1289991i bk15: 22736a 1284174i 
bw_dist = 0.105	0.153	0.220	0.479	0.043
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.91945
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767515 n_nop=1003648 n_act=162622 n_pre=162606 n_req=218206 n_req_1=52328 n_req_2=68067 n_req_3=97811 n_rd=402641 n_write=35998 bw_util=0.4781 bw_util_1=0.1058 bw_util_2=0.1528 bw_util_3=0.2195 blp=5.891209 blp_1= 2.058245 blp_2= 2.274368 blp_3= 2.844450
 n_activity=1681597 dram_eff=0.5025 dram_eff_1=0.1113 dram_eff_2=0.1606 dram_eff_3=0.2307
bk0: 22104a 1307591i bk1: 21744a 1306632i bk2: 21896a 1278027i bk3: 21976a 1273747i bk4: 26824a 984567i bk5: 27124a 976033i bk6: 28864a 1063694i bk7: 29002a 1046282i bk8: 28130a 1064130i bk9: 28258a 1060548i bk10: 27165a 1104151i bk11: 26926a 1095230i bk12: 23776a 1284620i bk13: 23734a 1284586i bk14: 22586a 1285832i bk15: 22532a 1281046i 
bw_dist = 0.106	0.153	0.219	0.473	0.049
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.39226
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767515 n_nop=1000286 n_act=163597 n_pre=163583 n_req=218887 n_req_1=52882 n_req_2=68193 n_req_3=97812 n_rd=403258 n_write=36791 bw_util=0.4792 bw_util_1=0.1067 bw_util_2=0.153 bw_util_3=0.2195 blp=5.800799 blp_1= 2.049612 blp_2= 2.234559 blp_3= 2.811358
 n_activity=1696738 dram_eff=0.4992 dram_eff_1=0.1111 dram_eff_2=0.1594 dram_eff_3=0.2287
bk0: 21802a 1314770i bk1: 21678a 1313788i bk2: 21802a 1283191i bk3: 21768a 1283260i bk4: 27140a 986868i bk5: 27434a 984816i bk6: 28756a 1066640i bk7: 28608a 1060421i bk8: 27886a 1072924i bk9: 28518a 1060971i bk10: 27286a 1088829i bk11: 27134a 1090085i bk12: 24168a 1274508i bk13: 23828a 1289921i bk14: 22954a 1283653i bk15: 22496a 1291083i 
bw_dist = 0.107	0.153	0.219	0.481	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.90624
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767515 n_nop=999639 n_act=163386 n_pre=163371 n_req=219469 n_req_1=53473 n_req_2=68209 n_req_3=97787 n_rd=404861 n_write=36258 bw_util=0.4808 bw_util_1=0.1082 bw_util_2=0.1531 bw_util_3=0.2195 blp=5.905778 blp_1= 2.071034 blp_2= 2.267714 blp_3= 2.840625
 n_activity=1685562 dram_eff=0.5042 dram_eff_1=0.1135 dram_eff_2=0.1605 dram_eff_3=0.2302
bk0: 21862a 1305304i bk1: 21756a 1306068i bk2: 22140a 1270651i bk3: 21878a 1270273i bk4: 27104a 974012i bk5: 27428a 971850i bk6: 29156a 1054032i bk7: 28894a 1048651i bk8: 28342a 1070011i bk9: 28368a 1065526i bk10: 27453a 1087575i bk11: 27268a 1094435i bk12: 24074a 1273466i bk13: 23550a 1292838i bk14: 22814a 1285443i bk15: 22774a 1277745i 
bw_dist = 0.108	0.153	0.219	0.473	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.48144
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1767515 n_nop=999406 n_act=163698 n_pre=163682 n_req=219099 n_req_1=53177 n_req_2=68167 n_req_3=97755 n_rd=403752 n_write=36977 bw_util=0.4798 bw_util_1=0.1073 bw_util_2=0.153 bw_util_3=0.2194 blp=5.797331 blp_1= 2.060259 blp_2= 2.230944 blp_3= 2.788949
 n_activity=1697550 dram_eff=0.4995 dram_eff_1=0.1118 dram_eff_2=0.1593 dram_eff_3=0.2285
bk0: 21862a 1316856i bk1: 21944a 1311538i bk2: 22002a 1276046i bk3: 21934a 1275334i bk4: 27008a 998168i bk5: 27296a 990215i bk6: 28812a 1061115i bk7: 28540a 1061307i bk8: 28100a 1079118i bk9: 28388a 1053861i bk10: 27570a 1086291i bk11: 27286a 1082580i bk12: 24030a 1280503i bk13: 23794a 1293869i bk14: 22642a 1291583i bk15: 22544a 1286308i 
bw_dist = 0.107	0.153	0.219	0.481	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.90997

========= L2 cache stats =========
L2_cache_bank[0]: Access = 199496, Miss = 101208, Miss_rate = 0.507, Pending_hits = 2636, Reservation_fails = 58394
L2_cache_bank[1]: Access = 198381, Miss = 100615, Miss_rate = 0.507, Pending_hits = 2499, Reservation_fails = 53642
L2_cache_bank[2]: Access = 196173, Miss = 100587, Miss_rate = 0.513, Pending_hits = 2572, Reservation_fails = 40874
L2_cache_bank[3]: Access = 196922, Miss = 100647, Miss_rate = 0.511, Pending_hits = 2565, Reservation_fails = 52259
L2_cache_bank[4]: Access = 199112, Miss = 100674, Miss_rate = 0.506, Pending_hits = 2478, Reservation_fails = 57763
L2_cache_bank[5]: Access = 201955, Miss = 100648, Miss_rate = 0.498, Pending_hits = 2628, Reservation_fails = 69850
L2_cache_bank[6]: Access = 196106, Miss = 100912, Miss_rate = 0.515, Pending_hits = 2503, Reservation_fails = 42134
L2_cache_bank[7]: Access = 196950, Miss = 100733, Miss_rate = 0.511, Pending_hits = 2632, Reservation_fails = 41909
L2_cache_bank[8]: Access = 199317, Miss = 101484, Miss_rate = 0.509, Pending_hits = 2489, Reservation_fails = 67508
L2_cache_bank[9]: Access = 200022, Miss = 100974, Miss_rate = 0.505, Pending_hits = 2554, Reservation_fails = 61801
L2_cache_bank[10]: Access = 196608, Miss = 101022, Miss_rate = 0.514, Pending_hits = 2508, Reservation_fails = 49248
L2_cache_bank[11]: Access = 197648, Miss = 100870, Miss_rate = 0.510, Pending_hits = 2653, Reservation_fails = 49324
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 199496, Miss = 101208 (0.507), PendingHit = 2636 (0.0132)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198381, Miss = 100615 (0.507), PendingHit = 2499 (0.0126)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 196173, Miss = 100587 (0.513), PendingHit = 2572 (0.0131)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 196922, Miss = 100647 (0.511), PendingHit = 2565 (0.013)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 199112, Miss = 100674 (0.506), PendingHit = 2478 (0.0124)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201955, Miss = 100648 (0.498), PendingHit = 2628 (0.013)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 196106, Miss = 100912 (0.515), PendingHit = 2503 (0.0128)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 196950, Miss = 100733 (0.511), PendingHit = 2632 (0.0134)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 199317, Miss = 101484 (0.509), PendingHit = 2489 (0.0125)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 200022, Miss = 100974 (0.505), PendingHit = 2554 (0.0128)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 196608, Miss = 101022 (0.514), PendingHit = 2508 (0.0128)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197648, Miss = 100870 (0.51), PendingHit = 2653 (0.0134)
L2 Cache Total Miss Rate = 0.509
Stream 1: L2 Cache Miss Rate = 0.493
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.502
Stream 1: Accesses  = 903949
Stream 1: Misses  = 445637
Stream 2: Accesses  = 742341
Stream 2: Misses  = 388397
Stream 3: Accesses  = 1636349
Stream 3: Misses  = 821977
Stream 1+2: Accesses  = 1646290
Stream 1+2: Misses  = 834034
Stream 1+2+3: Accesses  = 3282639
Stream 1+2+3: Misses  = 1656011
Total Accesses  = 2378690
MPKI-CORES
CORE_L2MPKI_0	32.222
CORE_L2MPKI_1	31.836
CORE_L2MPKI_2	31.038
CORE_L2MPKI_3	31.902
CORE_L2MPKI_4	29.874
CORE_L2MPKI_5	31.386
CORE_L2MPKI_6	32.273
CORE_L2MPKI_7	32.307
CORE_L2MPKI_8	31.536
CORE_L2MPKI_9	31.948
CORE_L2MPKI_10	2.621
CORE_L2MPKI_11	2.631
CORE_L2MPKI_12	2.626
CORE_L2MPKI_13	2.662
CORE_L2MPKI_14	2.637
CORE_L2MPKI_15	2.613
CORE_L2MPKI_16	2.729
CORE_L2MPKI_17	2.624
CORE_L2MPKI_18	2.594
CORE_L2MPKI_19	2.673
CORE_L2MPKI_20	2.596
CORE_L2MPKI_21	2.551
CORE_L2MPKI_22	2.737
CORE_L2MPKI_23	2.556
CORE_L2MPKI_24	2.552
CORE_L2MPKI_25	2.647
CORE_L2MPKI_26	2.590
CORE_L2MPKI_27	2.517
CORE_L2MPKI_28	2.607
CORE_L2MPKI_29	2.638
CORE_L2MPKI_30	2.664
CORE_L2MPKI_31	2.626
CORE_L2MPKI_32	2.588
CORE_L2MPKI_33	2.646
CORE_L2MPKI_34	2.685
CORE_L2MPKI_35	2.577
CORE_L2MPKI_36	2.587
CORE_L2MPKI_37	2.674
CORE_L2MPKI_38	2.629
CORE_L2MPKI_39	2.717
CORE_L2MPKI_40	2.651
CORE_L2MPKI_41	2.560
CORE_L2MPKI_42	2.596
CORE_L2MPKI_43	2.649
CORE_L2MPKI_44	2.581
CORE_L2MPKI_45	2.573
CORE_L2MPKI_46	2.581
CORE_L2MPKI_47	2.535
CORE_L2MPKI_48	2.736
CORE_L2MPKI_49	2.703
CORE_L2MPKI_50	2.587
CORE_L2MPKI_51	2.647
CORE_L2MPKI_52	2.580
CORE_L2MPKI_53	2.573
CORE_L2MPKI_54	2.538
CORE_L2MPKI_55	2.556
CORE_L2MPKI_56	2.531
CORE_L2MPKI_57	2.535
CORE_L2MPKI_58	2.583
CORE_L2MPKI_59	2.542
Avg_MPKI_Stream1= 17.137
Avg_MPKI_Stream2= 2.619
Avg_MPKI_Stream3= 2.592
MISSES-CORES
CORE_MISSES_0	24908
CORE_MISSES_1	24363
CORE_MISSES_2	25187
CORE_MISSES_3	25360
CORE_MISSES_4	23981
CORE_MISSES_5	25982
CORE_MISSES_6	24727
CORE_MISSES_7	24694
CORE_MISSES_8	25187
CORE_MISSES_9	24779
CORE_MISSES_10	17958
CORE_MISSES_11	19660
CORE_MISSES_12	21081
CORE_MISSES_13	18646
CORE_MISSES_14	20981
CORE_MISSES_15	20016
CORE_MISSES_16	17599
CORE_MISSES_17	20147
CORE_MISSES_18	21728
CORE_MISSES_19	18653
CORE_MISSES_20	20606
CORE_MISSES_21	20063
CORE_MISSES_22	18036
CORE_MISSES_23	20091
CORE_MISSES_24	19650
CORE_MISSES_25	18101
CORE_MISSES_26	21259
CORE_MISSES_27	21542
CORE_MISSES_28	19074
CORE_MISSES_29	19865
CORE_MISSES_30	18420
CORE_MISSES_31	18536
CORE_MISSES_32	19549
CORE_MISSES_33	18873
CORE_MISSES_34	19144
CORE_MISSES_35	20162
CORE_MISSES_36	18973
CORE_MISSES_37	17313
CORE_MISSES_38	20686
CORE_MISSES_39	18454
CORE_MISSES_40	17985
CORE_MISSES_41	18321
CORE_MISSES_42	18094
CORE_MISSES_43	18812
CORE_MISSES_44	18179
CORE_MISSES_45	19225
CORE_MISSES_46	17470
CORE_MISSES_47	19912
CORE_MISSES_48	18171
CORE_MISSES_49	17816
CORE_MISSES_50	18980
CORE_MISSES_51	19221
CORE_MISSES_52	18958
CORE_MISSES_53	19590
CORE_MISSES_54	18220
CORE_MISSES_55	19660
CORE_MISSES_56	20089
CORE_MISSES_57	19051
CORE_MISSES_58	18432
CORE_MISSES_59	20154
L2_MISSES = 1210374
L2_total_cache_accesses = 2378690
L2_total_cache_misses = 1210374
L2_total_cache_miss_rate = 0.5088
L2_total_cache_pending_hits = 30717
L2_total_cache_reservation_fails = 644706
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 173621
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 995722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 499849
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4817
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 520
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 708
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2848
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 841152
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 20965
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 119157
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 87769
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115895
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 94602
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48593
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2114
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 183
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 185
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5647
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11007478
icnt_total_pkts_simt_to_mem=2685891
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.4755
gpu_ipc_2 =     112.3529
gpu_ipc_3 =     163.0638
gpu_tot_sim_cycle_stream_1 = 1611205
gpu_tot_sim_cycle_stream_2 = 1611205
gpu_tot_sim_cycle_stream_3 = 1609863
gpu_sim_insn_1 = 8822198
gpu_sim_insn_2 = 181023552
gpu_sim_insn_3 = 262510336
gpu_sim_cycle = 1611206
gpu_sim_insn = 452356086
gpu_ipc =     280.7562
gpu_tot_sim_cycle = 1611206
gpu_tot_sim_insn = 452356086
gpu_tot_ipc =     280.7562
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8849822
gpu_stall_icnt2sh    = 14100772
gpu_total_sim_rate=173649

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7819713
	L1I_total_cache_misses = 18091
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26472
L1D_cache:
	L1D_cache_core[0]: Access = 79854, Miss = 63126, Miss_rate = 0.791, Pending_hits = 4973, Reservation_fails = 1400480
	L1D_cache_core[1]: Access = 79318, Miss = 62449, Miss_rate = 0.787, Pending_hits = 5099, Reservation_fails = 1394222
	L1D_cache_core[2]: Access = 81212, Miss = 63923, Miss_rate = 0.787, Pending_hits = 5173, Reservation_fails = 1409900
	L1D_cache_core[3]: Access = 81532, Miss = 64096, Miss_rate = 0.786, Pending_hits = 5225, Reservation_fails = 1407491
	L1D_cache_core[4]: Access = 78289, Miss = 62008, Miss_rate = 0.792, Pending_hits = 4919, Reservation_fails = 1394980
	L1D_cache_core[5]: Access = 82636, Miss = 65632, Miss_rate = 0.794, Pending_hits = 5213, Reservation_fails = 1421844
	L1D_cache_core[6]: Access = 80483, Miss = 63351, Miss_rate = 0.787, Pending_hits = 5070, Reservation_fails = 1404120
	L1D_cache_core[7]: Access = 80101, Miss = 63394, Miss_rate = 0.791, Pending_hits = 5070, Reservation_fails = 1390633
	L1D_cache_core[8]: Access = 81111, Miss = 64579, Miss_rate = 0.796, Pending_hits = 5266, Reservation_fails = 1442903
	L1D_cache_core[9]: Access = 79120, Miss = 63094, Miss_rate = 0.797, Pending_hits = 5100, Reservation_fails = 1409320
	L1D_cache_core[10]: Access = 19230, Miss = 19230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28392
	L1D_cache_core[11]: Access = 21204, Miss = 21204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22012
	L1D_cache_core[12]: Access = 22854, Miss = 22854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15704
	L1D_cache_core[13]: Access = 19639, Miss = 19639, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24063
	L1D_cache_core[14]: Access = 22148, Miss = 22148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18936
	L1D_cache_core[15]: Access = 21379, Miss = 21379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16565
	L1D_cache_core[16]: Access = 18309, Miss = 18309, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28612
	L1D_cache_core[17]: Access = 21749, Miss = 21749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20535
	L1D_cache_core[18]: Access = 23476, Miss = 23476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10252
	L1D_cache_core[19]: Access = 19801, Miss = 19801, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27391
	L1D_cache_core[20]: Access = 22274, Miss = 22274, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16384
	L1D_cache_core[21]: Access = 22354, Miss = 22354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16271
	L1D_cache_core[22]: Access = 18531, Miss = 18531, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31849
	L1D_cache_core[23]: Access = 22081, Miss = 22081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16752
	L1D_cache_core[24]: Access = 21675, Miss = 21675, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15735
	L1D_cache_core[25]: Access = 19453, Miss = 19453, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26953
	L1D_cache_core[26]: Access = 23038, Miss = 23038, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7135
	L1D_cache_core[27]: Access = 24093, Miss = 24093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2502
	L1D_cache_core[28]: Access = 20906, Miss = 20906, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23803
	L1D_cache_core[29]: Access = 21140, Miss = 21140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23388
	L1D_cache_core[30]: Access = 18954, Miss = 18954, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26692
	L1D_cache_core[31]: Access = 20440, Miss = 20440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22929
	L1D_cache_core[32]: Access = 21535, Miss = 21535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16386
	L1D_cache_core[33]: Access = 19576, Miss = 19576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32840
	L1D_cache_core[34]: Access = 20843, Miss = 20843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17804
	L1D_cache_core[35]: Access = 22482, Miss = 22482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11757
	L1D_cache_core[36]: Access = 20283, Miss = 20283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20403
	L1D_cache_core[37]: Access = 18772, Miss = 18772, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27883
	L1D_cache_core[38]: Access = 21869, Miss = 21869, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18121
	L1D_cache_core[39]: Access = 18822, Miss = 18822, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26543
	L1D_cache_core[40]: Access = 19192, Miss = 19192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21017
	L1D_cache_core[41]: Access = 20309, Miss = 20309, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19689
	L1D_cache_core[42]: Access = 19521, Miss = 19521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20449
	L1D_cache_core[43]: Access = 20735, Miss = 20735, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16319
	L1D_cache_core[44]: Access = 20396, Miss = 20396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21396
	L1D_cache_core[45]: Access = 20645, Miss = 20645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19523
	L1D_cache_core[46]: Access = 19374, Miss = 19374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30608
	L1D_cache_core[47]: Access = 22436, Miss = 22436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12576
	L1D_cache_core[48]: Access = 17776, Miss = 17776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32774
	L1D_cache_core[49]: Access = 18714, Miss = 18714, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29465
	L1D_cache_core[50]: Access = 20990, Miss = 20990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18055
	L1D_cache_core[51]: Access = 20734, Miss = 20734, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15950
	L1D_cache_core[52]: Access = 21141, Miss = 21141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17990
	L1D_cache_core[53]: Access = 21957, Miss = 21957, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11806
	L1D_cache_core[54]: Access = 20484, Miss = 20484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22113
	L1D_cache_core[55]: Access = 21341, Miss = 21341, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17726
	L1D_cache_core[56]: Access = 22531, Miss = 22531, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8142
	L1D_cache_core[57]: Access = 21398, Miss = 21398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17423
	L1D_cache_core[58]: Access = 20387, Miss = 20387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21561
	L1D_cache_core[59]: Access = 22447, Miss = 22447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8704
	L1D_total_cache_accesses = 1845074
	L1D_total_cache_misses = 1677070
	L1D_total_cache_miss_rate = 0.9089
	L1D_total_cache_pending_hits = 51108
	L1D_total_cache_reservation_fails = 15073771
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 740799
	L1C_total_cache_misses = 9614
	L1C_total_cache_miss_rate = 0.0130
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49658
L1T_cache:
	L1T_total_cache_accesses = 3196333
	L1T_total_cache_misses = 1168197
	L1T_total_cache_miss_rate = 0.3655
	L1T_total_cache_pending_hits = 2028136
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1431754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12479307
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 731185
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9614
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49658
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2028136
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1168197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 245316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2594464
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7801622
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18091
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3316, 1716, 2165, 1723, 2530, 2089, 2504, 2113, 2569, 1631, 2137, 2124, 2137, 1592, 2167, 2156, 1976, 1949, 3396, 1672, 2391, 2072, 1988, 2102, 2454, 2087, 1434, 2100, 1911, 1599, 1801, 2117, 2057, 2005, 1638, 1195, 2122, 1642, 1193, 1550, 2057, 1459, 1694, 1800, 1625, 1388, 1653, 2159, 
gpgpu_n_tot_thrd_icount = 478948672
gpgpu_n_tot_w_icount = 14967146
gpgpu_n_stall_shd_mem = 29732728
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1431748
gpgpu_n_mem_write_global = 247862
gpgpu_n_mem_texture = 1168197
gpgpu_n_mem_const = 6274
gpgpu_n_load_insn  = 32414301
gpgpu_n_store_insn = 1246845
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 15159456
gpgpu_n_const_mem_insn = 16120992
gpgpu_n_param_mem_insn = 5634565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49658
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49658
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15682815
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38827459	W0_Idle:6124878	W0_Scoreboard:133424769	W1:172587	W2:138048	W3:137689	W4:107037	W5:76361	W6:36863	W7:19387	W8:6782	W9:2600	W10:965	W11:760	W12:642	W13:542	W14:770	W15:577	W16:1209	W17:2149	W18:2590	W19:6970	W20:7088	W21:12494	W22:17505	W23:15289	W24:17151	W25:18136	W26:12435	W27:7026	W28:3568	W29:1430	W30:488	W31:0	W32:14140476
Warp Occupancy Distribution:
Stall:28934810	W0_Idle:2867234	W0_Scoreboard:28868669	W1:172587	W2:138048	W3:137689	W4:107037	W5:76361	W6:36863	W7:19387	W8:6782	W9:2600	W10:965	W11:760	W12:642	W13:542	W14:770	W15:577	W16:1209	W17:2149	W18:2590	W19:6970	W20:7088	W21:12494	W22:17505	W23:15289	W24:17151	W25:18136	W26:12435	W27:7026	W28:3568	W29:1430	W30:488	W31:0	W32:2950389
Warp Occupancy Distribution:
Stall:5281056	W0_Idle:1324414	W0_Scoreboard:52203997	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5638773
warp_utilization0: 0.077414
warp_utilization1: 0.058613
warp_utilization2: 0.087493
traffic_breakdown_coretomem[CONST_ACC_R] = 50192 {8:6274,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11453984 {8:1431748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13314704 {40:206239,72:9306,136:32317,}
traffic_breakdown_coretomem[INST_ACC_R] = 22880 {8:2860,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9345576 {8:1168197,}
traffic_breakdown_memtocore[CONST_ACC_R] = 451728 {72:6274,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 194640208 {136:1431178,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1982584 {8:247823,}
traffic_breakdown_memtocore[INST_ACC_R] = 388960 {136:2860,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 158863776 {136:1168116,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 629 
averagemflatency_1 = 714 
averagemflatency_2= 576 
averagemflatency_3 = 578 
averagemrqlatency_1 = 53 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 1611205 
mrq_lat_table:687048 	27245 	34527 	74828 	215636 	238503 	211893 	122281 	32089 	2368 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	8228 	29435 	71573 	184459 	839652 	1394830 	319752 	5253 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	357759 	100760 	148345 	290590 	511486 	742347 	626475 	76759 	2137 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	101648 	2268865 	233005 	2047 	3 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	61562 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	262 	2957 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        16        24        12        14        23        16        29        21        12        18        16        11        15        18        15 
dram[1]:        10        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        12        19 
dram[5]:        11        13        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2659      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.310116  1.323961  1.340799  1.339574  1.503655  1.517102  1.396167  1.406189  1.454893  1.465544  1.451789  1.445826  1.304058  1.299957  1.296144  1.297472 
dram[1]:  1.316613  1.326408  1.342443  1.338532  1.514602  1.494900  1.405535  1.393178  1.458574  1.438061  1.443852  1.432315  1.297554  1.301288  1.304581  1.291716 
dram[2]:  1.321898  1.319330  1.346439  1.327904  1.526650  1.506850  1.414481  1.410551  1.458294  1.456515  1.447577  1.435943  1.312571  1.294578  1.288774  1.293851 
dram[3]:  1.313924  1.316426  1.323428  1.347662  1.500507  1.510449  1.388328  1.417730  1.459434  1.473616  1.441796  1.434640  1.292392  1.288627  1.295080  1.299218 
dram[4]:  1.315604  1.308894  1.330428  1.346784  1.521726  1.512665  1.411756  1.412629  1.457682  1.446439  1.435860  1.450169  1.303539  1.293202  1.303384  1.297253 
dram[5]:  1.323894  1.317536  1.329509  1.332941  1.520371  1.496762  1.401461  1.399651  1.455468  1.461733  1.446934  1.445713  1.291848  1.295696  1.299972  1.290032 
average row locality = 1646432/1184117 = 1.390430
average row locality_1 = 694598/440422 = 1.577119
average row locality_2 = 486388/382625 = 1.271187
average row locality_3 = 465446/361070 = 1.289074
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13337     13282     13573     13500     16229     16276     17273     17150     17165     16874     16934     16963     14638     14582     13678     13557 
dram[1]:     13345     13270     13469     13527     16269     16231     17122     17270     17012     16970     16725     16716     14470     14445     13620     13577 
dram[2]:     13410     13205     13536     13543     16213     16380     17182     17285     17027     17070     16875     16775     14639     14562     13506     13504 
dram[3]:     13228     13238     13473     13414     16360     16541     17241     17258     17039     17369     16760     16657     14517     14366     13731     13458 
dram[4]:     13301     13252     13669     13539     16334     16505     17351     17300     17060     17079     17023     16896     14700     14433     13665     13597 
dram[5]:     13300     13386     13546     13511     16312     16488     17256     17107     17143     17245     16893     16777     14445     14355     13537     13523 
total reads: 1468939
bank skew: 17369/13205 = 1.32
chip skew: 245704/244038 = 1.01
number of total write accesses:
dram[0]:       883       891      1153      1167      4135      4305      2177      2164      2994      2883      2504      2573       433       439       507       505 
dram[1]:       881       904      1171      1150      4269      3992      2176      2130      2899      2753      2510      2467       435       405       506       504 
dram[2]:       885       896      1155      1133      4239      4078      2236      2127      3026      2894      2482      2425       407       314       512       511 
dram[3]:       898       907      1135      1196      4365      4131      2147      2301      2964      3017      2599      2527       414       296       511       506 
dram[4]:       897       905      1140      1180      4293      4158      2247      2207      2884      2824      2509      2442       438       272       508       521 
dram[5]:       912       904      1173      1194      4324      4079      2308      2155      2941      3000      2671      2597       419       276       504       519 
total reads: 177500
bank skew: 4365/272 = 16.05
chip skew: 29976/29152 = 1.03
average mf latency per bank:
dram[0]:        739       709       834       816      1206      1192      1696      1643      1273      1245      1162      1121      1019      1010       809       802
dram[1]:        657       688       735       808      1072      1220      1516      1632      1162      1256      1050      1085       885       942       694       736
dram[2]:        713       756       812       869      1200      1316      1651      1749      1263      1318      1153      1191      1013      1251       804       841
dram[3]:        664       678       767       781      1110      1174      1544      1547      1189      1185      1063      1071       917       912       720       711
dram[4]:        739       740       847       863      1223      1281      1674      1708      1295      1292      1169      1172      1059      1045       820       818
dram[5]:        653       678       766       795      1136      1197      1530      1591      1168      1195      1045      1059       917       929       712       719
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4707      4323      4562      4181      3920      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      3742      4642      4447      4838      3892      4293
dram[2]:       4788      5151      4097      5037      5043      3694      4480      4867      5556      4218      4671      5073      4070      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      4034      5057      3997      4358      5145      4258      4080      5772      4775      4856      5149
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      4310      4561      5239
dram[5]:       5121      4927      5196      4422      4570      3903      4475      5401      4693      4755      4205      3511      4320      5088      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2126791 n_nop=1199211 n_act=197397 n_pre=197383 n_req=265217 n_req_1=65261 n_req_2=81899 n_req_3=118057 n_rd=490018 n_write=42782 bw_util=0.4832 bw_util_1=0.1102 bw_util_2=0.1527 bw_util_3=0.2202 blp=5.897822 blp_1= 2.091950 blp_2= 2.268834 blp_3= 2.827863
 n_activity=2032098 dram_eff=0.5057 dram_eff_1=0.1153 dram_eff_2=0.1599 dram_eff_3=0.2305
bk0: 26674a 1567429i bk1: 26564a 1568425i bk2: 27146a 1534818i bk3: 27000a 1528062i bk4: 32458a 1182829i bk5: 32552a 1166965i bk6: 34546a 1284613i bk7: 34300a 1283016i bk8: 34330a 1282370i bk9: 33746a 1303497i bk10: 33868a 1312382i bk11: 33924a 1295884i bk12: 29276a 1520984i bk13: 29164a 1519134i bk14: 27356a 1529723i bk15: 27114a 1532947i 
bw_dist = 0.110	0.153	0.220	0.472	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.36389
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2126791 n_nop=1203057 n_act=196809 n_pre=196795 n_req=263856 n_req_1=63623 n_req_2=82009 n_req_3=118224 n_rd=488059 n_write=42071 bw_util=0.481 bw_util_1=0.1076 bw_util_2=0.1529 bw_util_3=0.2205 blp=5.762156 blp_1= 2.034826 blp_2= 2.247786 blp_3= 2.799295
 n_activity=2039915 dram_eff=0.5015 dram_eff_1=0.1121 dram_eff_2=0.1595 dram_eff_3=0.2299
bk0: 26690a 1575260i bk1: 26540a 1569333i bk2: 26932a 1543567i bk3: 27054a 1530047i bk4: 32536a 1205176i bk5: 32462a 1200400i bk6: 34244a 1311040i bk7: 34540a 1285883i bk8: 34024a 1311734i bk9: 33940a 1313098i bk10: 33448a 1329619i bk11: 33432a 1315446i bk12: 28938a 1536494i bk13: 28887a 1534886i bk14: 27238a 1547360i bk15: 27154a 1537926i 
bw_dist = 0.108	0.153	0.220	0.478	0.041
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.80559
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2126791 n_nop=1201571 n_act=196786 n_pre=196775 n_req=264732 n_req_1=64531 n_req_2=81936 n_req_3=118265 n_rd=489408 n_write=42251 bw_util=0.4825 bw_util_1=0.1091 bw_util_2=0.1528 bw_util_3=0.2206 blp=5.889929 blp_1= 2.058959 blp_2= 2.268578 blp_3= 2.841399
 n_activity=2028194 dram_eff=0.5059 dram_eff_1=0.1144 dram_eff_2=0.1603 dram_eff_3=0.2313
bk0: 26820a 1564252i bk1: 26410a 1565730i bk2: 27072a 1528736i bk3: 27084a 1522675i bk4: 32424a 1179994i bk5: 32756a 1172266i bk6: 34364a 1295345i bk7: 34570a 1279762i bk8: 34054a 1291546i bk9: 34136a 1287950i bk10: 33750a 1323630i bk11: 33548a 1315307i bk12: 29278a 1528520i bk13: 29122a 1529727i bk14: 27012a 1539686i bk15: 27008a 1536740i 
bw_dist = 0.109	0.153	0.221	0.471	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.40642
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2126791 n_nop=1199132 n_act=197650 n_pre=197634 n_req=265007 n_req_1=64786 n_req_2=81965 n_req_3=118256 n_rd=489300 n_write=43075 bw_util=0.4827 bw_util_1=0.1092 bw_util_2=0.1529 bw_util_3=0.2206 blp=5.809176 blp_1= 2.049716 blp_2= 2.234319 blp_3= 2.816891
 n_activity=2043730 dram_eff=0.5023 dram_eff_1=0.1136 dram_eff_2=0.1591 dram_eff_3=0.2295
bk0: 26456a 1572355i bk1: 26476a 1569073i bk2: 26946a 1534237i bk3: 26828a 1534591i bk4: 32720a 1185346i bk5: 33082a 1180429i bk6: 34482a 1299897i bk7: 34516a 1282696i bk8: 34078a 1297928i bk9: 34738a 1283934i bk10: 33520a 1311800i bk11: 33314a 1314396i bk12: 29034a 1530155i bk13: 28732a 1542686i bk14: 27462a 1535234i bk15: 26916a 1546316i 
bw_dist = 0.109	0.153	0.221	0.478	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.91416
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2126791 n_nop=1197622 n_act=197694 n_pre=197679 n_req=265806 n_req_1=65583 n_req_2=82020 n_req_3=118203 n_rd=491406 n_write=42390 bw_util=0.4844 bw_util_1=0.1109 bw_util_2=0.153 bw_util_3=0.2205 blp=5.913391 blp_1= 2.076544 blp_2= 2.263463 blp_3= 2.845371
 n_activity=2030996 dram_eff=0.5073 dram_eff_1=0.1161 dram_eff_2=0.1602 dram_eff_3=0.2309
bk0: 26602a 1562023i bk1: 26504a 1557500i bk2: 27338a 1520037i bk3: 27078a 1517343i bk4: 32668a 1171753i bk5: 33010a 1171137i bk6: 34702a 1283216i bk7: 34600a 1275762i bk8: 34120a 1299313i bk9: 34158a 1296491i bk10: 34046a 1304536i bk11: 33792a 1312047i bk12: 29398a 1519748i bk13: 28866a 1538580i bk14: 27330a 1539738i bk15: 27194a 1530553i 
bw_dist = 0.111	0.153	0.221	0.471	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.45861
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2126791 n_nop=1198354 n_act=197773 n_pre=197758 n_req=265155 n_req_1=65028 n_req_2=81946 n_req_3=118181 n_rd=489641 n_write=43265 bw_util=0.483 bw_util_1=0.1097 bw_util_2=0.1529 bw_util_3=0.2205 blp=5.800615 blp_1= 2.063193 blp_2= 2.238461 blp_3= 2.791133
 n_activity=2045804 dram_eff=0.5021 dram_eff_1=0.114 dram_eff_2=0.1589 dram_eff_3=0.2292
bk0: 26600a 1576766i bk1: 26772a 1565963i bk2: 27092a 1530715i bk3: 27022a 1523353i bk4: 32624a 1192831i bk5: 32976a 1187146i bk6: 34510a 1290439i bk7: 34214a 1287548i bk8: 34285a 1306889i bk9: 34490a 1280988i bk10: 33784a 1310430i bk11: 33554a 1303050i bk12: 28888a 1536664i bk13: 28710a 1546691i bk14: 27074a 1548357i bk15: 27046a 1538375i 
bw_dist = 0.110	0.153	0.220	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.86072

========= L2 cache stats =========
L2_cache_bank[0]: Access = 239636, Miss = 122831, Miss_rate = 0.513, Pending_hits = 3048, Reservation_fails = 71310
L2_cache_bank[1]: Access = 238273, Miss = 122203, Miss_rate = 0.513, Pending_hits = 2955, Reservation_fails = 67481
L2_cache_bank[2]: Access = 235297, Miss = 122032, Miss_rate = 0.519, Pending_hits = 3004, Reservation_fails = 46919
L2_cache_bank[3]: Access = 236497, Miss = 122008, Miss_rate = 0.516, Pending_hits = 3016, Reservation_fails = 59870
L2_cache_bank[4]: Access = 239120, Miss = 122391, Miss_rate = 0.512, Pending_hits = 2959, Reservation_fails = 73633
L2_cache_bank[5]: Access = 242070, Miss = 122328, Miss_rate = 0.505, Pending_hits = 3100, Reservation_fails = 82713
L2_cache_bank[6]: Access = 235342, Miss = 122357, Miss_rate = 0.520, Pending_hits = 2897, Reservation_fails = 50013
L2_cache_bank[7]: Access = 236883, Miss = 122312, Miss_rate = 0.516, Pending_hits = 3066, Reservation_fails = 54900
L2_cache_bank[8]: Access = 239470, Miss = 123112, Miss_rate = 0.514, Pending_hits = 2947, Reservation_fails = 82401
L2_cache_bank[9]: Access = 240556, Miss = 122616, Miss_rate = 0.510, Pending_hits = 3000, Reservation_fails = 77125
L2_cache_bank[10]: Access = 235675, Miss = 122442, Miss_rate = 0.520, Pending_hits = 2925, Reservation_fails = 55856
L2_cache_bank[11]: Access = 237691, Miss = 122404, Miss_rate = 0.515, Pending_hits = 3129, Reservation_fails = 59294
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 239636, Miss = 122831 (0.513), PendingHit = 3048 (0.0127)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 238273, Miss = 122203 (0.513), PendingHit = 2955 (0.0124)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 235297, Miss = 122032 (0.519), PendingHit = 3004 (0.0128)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 236497, Miss = 122008 (0.516), PendingHit = 3016 (0.0128)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 239120, Miss = 122391 (0.512), PendingHit = 2959 (0.0124)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 242070, Miss = 122328 (0.505), PendingHit = 3100 (0.0128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 235342, Miss = 122357 (0.52), PendingHit = 2897 (0.0123)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 236883, Miss = 122312 (0.516), PendingHit = 3066 (0.0129)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 239470, Miss = 123112 (0.514), PendingHit = 2947 (0.0123)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 240556, Miss = 122616 (0.51), PendingHit = 3000 (0.0125)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 235675, Miss = 122442 (0.52), PendingHit = 2925 (0.0124)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 237691, Miss = 122404 (0.515), PendingHit = 3129 (0.0132)
L2 Cache Total Miss Rate = 0.514
Stream 1: L2 Cache Miss Rate = 0.499
Stream 2: L2 Cache Miss Rate = 0.526
Stream 3: L2 Cache Miss Rate = 0.509
Stream 1: Accesses  = 1092340
Stream 1: Misses  = 545533
Stream 2: Accesses  = 889149
Stream 2: Misses  = 468072
Stream 3: Accesses  = 1967361
Stream 3: Misses  = 1000964
Stream 1+2: Accesses  = 1981489
Stream 1+2: Misses  = 1013605
Stream 1+2+3: Accesses  = 3948850
Stream 1+2+3: Misses  = 2014569
Total Accesses  = 2856510
MPKI-CORES
CORE_L2MPKI_0	35.737
CORE_L2MPKI_1	35.382
CORE_L2MPKI_2	34.475
CORE_L2MPKI_3	35.271
CORE_L2MPKI_4	33.458
CORE_L2MPKI_5	34.830
CORE_L2MPKI_6	35.654
CORE_L2MPKI_7	35.516
CORE_L2MPKI_8	34.963
CORE_L2MPKI_9	35.594
CORE_L2MPKI_10	2.644
CORE_L2MPKI_11	2.626
CORE_L2MPKI_12	2.628
CORE_L2MPKI_13	2.657
CORE_L2MPKI_14	2.677
CORE_L2MPKI_15	2.618
CORE_L2MPKI_16	2.742
CORE_L2MPKI_17	2.623
CORE_L2MPKI_18	2.604
CORE_L2MPKI_19	2.654
CORE_L2MPKI_20	2.594
CORE_L2MPKI_21	2.559
CORE_L2MPKI_22	2.765
CORE_L2MPKI_23	2.558
CORE_L2MPKI_24	2.557
CORE_L2MPKI_25	2.637
CORE_L2MPKI_26	2.624
CORE_L2MPKI_27	2.515
CORE_L2MPKI_28	2.602
CORE_L2MPKI_29	2.631
CORE_L2MPKI_30	2.747
CORE_L2MPKI_31	2.608
CORE_L2MPKI_32	2.581
CORE_L2MPKI_33	2.672
CORE_L2MPKI_34	2.658
CORE_L2MPKI_35	2.576
CORE_L2MPKI_36	2.598
CORE_L2MPKI_37	2.648
CORE_L2MPKI_38	2.650
CORE_L2MPKI_39	2.735
CORE_L2MPKI_40	2.673
CORE_L2MPKI_41	2.560
CORE_L2MPKI_42	2.613
CORE_L2MPKI_43	2.618
CORE_L2MPKI_44	2.560
CORE_L2MPKI_45	2.579
CORE_L2MPKI_46	2.580
CORE_L2MPKI_47	2.538
CORE_L2MPKI_48	2.814
CORE_L2MPKI_49	2.739
CORE_L2MPKI_50	2.567
CORE_L2MPKI_51	2.623
CORE_L2MPKI_52	2.560
CORE_L2MPKI_53	2.564
CORE_L2MPKI_54	2.548
CORE_L2MPKI_55	2.567
CORE_L2MPKI_56	2.526
CORE_L2MPKI_57	2.538
CORE_L2MPKI_58	2.574
CORE_L2MPKI_59	2.551
Avg_MPKI_Stream1= 18.868
Avg_MPKI_Stream2= 2.626
Avg_MPKI_Stream3= 2.595
MISSES-CORES
CORE_MISSES_0	30870
CORE_MISSES_1	30374
CORE_MISSES_2	31189
CORE_MISSES_3	31307
CORE_MISSES_4	29991
CORE_MISSES_5	32232
CORE_MISSES_6	30650
CORE_MISSES_7	30554
CORE_MISSES_8	31290
CORE_MISSES_9	31001
CORE_MISSES_10	21643
CORE_MISSES_11	23672
CORE_MISSES_12	25505
CORE_MISSES_13	22231
CORE_MISSES_14	25142
CORE_MISSES_15	23839
CORE_MISSES_16	21354
CORE_MISSES_17	24266
CORE_MISSES_18	26093
CORE_MISSES_19	22330
CORE_MISSES_20	24603
CORE_MISSES_21	24378
CORE_MISSES_22	21771
CORE_MISSES_23	24057
CORE_MISSES_24	23634
CORE_MISSES_25	21778
CORE_MISSES_26	25751
CORE_MISSES_27	25883
CORE_MISSES_28	23072
CORE_MISSES_29	23732
CORE_MISSES_30	22147
CORE_MISSES_31	22784
CORE_MISSES_32	23746
CORE_MISSES_33	22235
CORE_MISSES_34	23528
CORE_MISSES_35	24685
CORE_MISSES_36	22498
CORE_MISSES_37	21160
CORE_MISSES_38	24604
CORE_MISSES_39	22026
CORE_MISSES_40	21857
CORE_MISSES_41	22234
CORE_MISSES_42	21688
CORE_MISSES_43	23138
CORE_MISSES_44	22276
CORE_MISSES_45	22682
CORE_MISSES_46	21325
CORE_MISSES_47	24260
CORE_MISSES_48	21371
CORE_MISSES_49	21755
CORE_MISSES_50	23018
CORE_MISSES_51	23127
CORE_MISSES_52	23132
CORE_MISSES_53	23961
CORE_MISSES_54	22246
CORE_MISSES_55	23355
CORE_MISSES_56	24300
CORE_MISSES_57	23067
CORE_MISSES_58	22282
CORE_MISSES_59	24357
L2_MISSES = 1469036
L2_total_cache_accesses = 2856510
L2_total_cache_misses = 1469036
L2_total_cache_miss_rate = 0.5143
L2_total_cache_pending_hits = 36046
L2_total_cache_reservation_fails = 781515
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 219101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1631
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1210662
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 608097
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4926
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 547
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 801
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2914
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 997969
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 24804
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 145376
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 105128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 126995
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8853
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 111985
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 58849
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2437
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 211
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 212
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6527
L2_cache_data_port_util = 0.272
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13277415
icnt_total_pkts_simt_to_mem=3211060
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.4755
gpu_ipc_2 =     112.3529
gpu_ipc_3 =     163.0638
gpu_tot_sim_cycle_stream_1 = 1611205
gpu_tot_sim_cycle_stream_2 = 1611205
gpu_tot_sim_cycle_stream_3 = 1609863
gpu_sim_insn_1 = 8822198
gpu_sim_insn_2 = 181023552
gpu_sim_insn_3 = 262510336
gpu_sim_cycle = 1611206
gpu_sim_insn = 452356086
gpu_ipc =     280.7562
gpu_tot_sim_cycle = 1611206
gpu_tot_sim_insn = 452356086
gpu_tot_ipc =     280.7562
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8849822
gpu_stall_icnt2sh    = 14100772
gpu_total_sim_rate=173649

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7819713
	L1I_total_cache_misses = 18091
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26472
L1D_cache:
	L1D_cache_core[0]: Access = 79854, Miss = 63126, Miss_rate = 0.791, Pending_hits = 4973, Reservation_fails = 1400480
	L1D_cache_core[1]: Access = 79318, Miss = 62449, Miss_rate = 0.787, Pending_hits = 5099, Reservation_fails = 1394222
	L1D_cache_core[2]: Access = 81212, Miss = 63923, Miss_rate = 0.787, Pending_hits = 5173, Reservation_fails = 1409900
	L1D_cache_core[3]: Access = 81532, Miss = 64096, Miss_rate = 0.786, Pending_hits = 5225, Reservation_fails = 1407491
	L1D_cache_core[4]: Access = 78289, Miss = 62008, Miss_rate = 0.792, Pending_hits = 4919, Reservation_fails = 1394980
	L1D_cache_core[5]: Access = 82636, Miss = 65632, Miss_rate = 0.794, Pending_hits = 5213, Reservation_fails = 1421844
	L1D_cache_core[6]: Access = 80483, Miss = 63351, Miss_rate = 0.787, Pending_hits = 5070, Reservation_fails = 1404120
	L1D_cache_core[7]: Access = 80101, Miss = 63394, Miss_rate = 0.791, Pending_hits = 5070, Reservation_fails = 1390633
	L1D_cache_core[8]: Access = 81111, Miss = 64579, Miss_rate = 0.796, Pending_hits = 5266, Reservation_fails = 1442903
	L1D_cache_core[9]: Access = 79120, Miss = 63094, Miss_rate = 0.797, Pending_hits = 5100, Reservation_fails = 1409320
	L1D_cache_core[10]: Access = 19230, Miss = 19230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28392
	L1D_cache_core[11]: Access = 21204, Miss = 21204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22012
	L1D_cache_core[12]: Access = 22854, Miss = 22854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15704
	L1D_cache_core[13]: Access = 19639, Miss = 19639, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24063
	L1D_cache_core[14]: Access = 22148, Miss = 22148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18936
	L1D_cache_core[15]: Access = 21379, Miss = 21379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16565
	L1D_cache_core[16]: Access = 18309, Miss = 18309, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28612
	L1D_cache_core[17]: Access = 21749, Miss = 21749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20535
	L1D_cache_core[18]: Access = 23476, Miss = 23476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10252
	L1D_cache_core[19]: Access = 19801, Miss = 19801, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27391
	L1D_cache_core[20]: Access = 22274, Miss = 22274, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16384
	L1D_cache_core[21]: Access = 22354, Miss = 22354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16271
	L1D_cache_core[22]: Access = 18531, Miss = 18531, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31849
	L1D_cache_core[23]: Access = 22081, Miss = 22081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16752
	L1D_cache_core[24]: Access = 21675, Miss = 21675, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15735
	L1D_cache_core[25]: Access = 19453, Miss = 19453, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26953
	L1D_cache_core[26]: Access = 23038, Miss = 23038, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7135
	L1D_cache_core[27]: Access = 24093, Miss = 24093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2502
	L1D_cache_core[28]: Access = 20906, Miss = 20906, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23803
	L1D_cache_core[29]: Access = 21140, Miss = 21140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23388
	L1D_cache_core[30]: Access = 18954, Miss = 18954, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26692
	L1D_cache_core[31]: Access = 20440, Miss = 20440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22929
	L1D_cache_core[32]: Access = 21535, Miss = 21535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16386
	L1D_cache_core[33]: Access = 19576, Miss = 19576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32840
	L1D_cache_core[34]: Access = 20843, Miss = 20843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17804
	L1D_cache_core[35]: Access = 22482, Miss = 22482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11757
	L1D_cache_core[36]: Access = 20283, Miss = 20283, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20403
	L1D_cache_core[37]: Access = 18772, Miss = 18772, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27883
	L1D_cache_core[38]: Access = 21869, Miss = 21869, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18121
	L1D_cache_core[39]: Access = 18822, Miss = 18822, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26543
	L1D_cache_core[40]: Access = 19192, Miss = 19192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21017
	L1D_cache_core[41]: Access = 20309, Miss = 20309, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19689
	L1D_cache_core[42]: Access = 19521, Miss = 19521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20449
	L1D_cache_core[43]: Access = 20735, Miss = 20735, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16319
	L1D_cache_core[44]: Access = 20396, Miss = 20396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21396
	L1D_cache_core[45]: Access = 20645, Miss = 20645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19523
	L1D_cache_core[46]: Access = 19374, Miss = 19374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30608
	L1D_cache_core[47]: Access = 22436, Miss = 22436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12576
	L1D_cache_core[48]: Access = 17776, Miss = 17776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32774
	L1D_cache_core[49]: Access = 18714, Miss = 18714, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29465
	L1D_cache_core[50]: Access = 20990, Miss = 20990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18055
	L1D_cache_core[51]: Access = 20734, Miss = 20734, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15950
	L1D_cache_core[52]: Access = 21141, Miss = 21141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17990
	L1D_cache_core[53]: Access = 21957, Miss = 21957, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11806
	L1D_cache_core[54]: Access = 20484, Miss = 20484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22113
	L1D_cache_core[55]: Access = 21341, Miss = 21341, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17726
	L1D_cache_core[56]: Access = 22531, Miss = 22531, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8142
	L1D_cache_core[57]: Access = 21398, Miss = 21398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17423
	L1D_cache_core[58]: Access = 20387, Miss = 20387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21561
	L1D_cache_core[59]: Access = 22447, Miss = 22447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8704
	L1D_total_cache_accesses = 1845074
	L1D_total_cache_misses = 1677070
	L1D_total_cache_miss_rate = 0.9089
	L1D_total_cache_pending_hits = 51108
	L1D_total_cache_reservation_fails = 15073771
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 740799
	L1C_total_cache_misses = 9614
	L1C_total_cache_miss_rate = 0.0130
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49658
L1T_cache:
	L1T_total_cache_accesses = 3196333
	L1T_total_cache_misses = 1168197
	L1T_total_cache_miss_rate = 0.3655
	L1T_total_cache_pending_hits = 2028136
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1431754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12479307
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 731185
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9614
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49658
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2028136
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1168197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 245316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2594464
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7801622
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18091
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3316, 1716, 2165, 1723, 2530, 2089, 2504, 2113, 2569, 1631, 2137, 2124, 2137, 1592, 2167, 2156, 1976, 1949, 3396, 1672, 2391, 2072, 1988, 2102, 2454, 2087, 1434, 2100, 1911, 1599, 1801, 2117, 2057, 2005, 1638, 1195, 2122, 1642, 1193, 1550, 2057, 1459, 1694, 1800, 1625, 1388, 1653, 2159, 
gpgpu_n_tot_thrd_icount = 478948672
gpgpu_n_tot_w_icount = 14967146
gpgpu_n_stall_shd_mem = 29732728
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1431748
gpgpu_n_mem_write_global = 247862
gpgpu_n_mem_texture = 1168197
gpgpu_n_mem_const = 6274
gpgpu_n_load_insn  = 32414301
gpgpu_n_store_insn = 1246845
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 15159456
gpgpu_n_const_mem_insn = 16120992
gpgpu_n_param_mem_insn = 5634565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49658
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49658
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15682815
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38827459	W0_Idle:6124878	W0_Scoreboard:133424769	W1:172587	W2:138048	W3:137689	W4:107037	W5:76361	W6:36863	W7:19387	W8:6782	W9:2600	W10:965	W11:760	W12:642	W13:542	W14:770	W15:577	W16:1209	W17:2149	W18:2590	W19:6970	W20:7088	W21:12494	W22:17505	W23:15289	W24:17151	W25:18136	W26:12435	W27:7026	W28:3568	W29:1430	W30:488	W31:0	W32:14140476
Warp Occupancy Distribution:
Stall:28934810	W0_Idle:2867234	W0_Scoreboard:28868669	W1:172587	W2:138048	W3:137689	W4:107037	W5:76361	W6:36863	W7:19387	W8:6782	W9:2600	W10:965	W11:760	W12:642	W13:542	W14:770	W15:577	W16:1209	W17:2149	W18:2590	W19:6970	W20:7088	W21:12494	W22:17505	W23:15289	W24:17151	W25:18136	W26:12435	W27:7026	W28:3568	W29:1430	W30:488	W31:0	W32:2950389
Warp Occupancy Distribution:
Stall:5281056	W0_Idle:1324414	W0_Scoreboard:52203997	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5638773
warp_utilization0: 0.077414
warp_utilization1: 0.058613
warp_utilization2: 0.087493
traffic_breakdown_coretomem[CONST_ACC_R] = 50192 {8:6274,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11453984 {8:1431748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13314704 {40:206239,72:9306,136:32317,}
traffic_breakdown_coretomem[INST_ACC_R] = 22880 {8:2860,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9345576 {8:1168197,}
traffic_breakdown_memtocore[CONST_ACC_R] = 451728 {72:6274,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 194640208 {136:1431178,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1982584 {8:247823,}
traffic_breakdown_memtocore[INST_ACC_R] = 388960 {136:2860,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 158863776 {136:1168116,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 629 
averagemflatency_1 = 714 
averagemflatency_2= 576 
averagemflatency_3 = 578 
averagemrqlatency_1 = 53 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 1611205 
mrq_lat_table:687048 	27245 	34527 	74828 	215636 	238503 	211893 	122281 	32089 	2368 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	8228 	29435 	71573 	184459 	839652 	1394830 	319752 	5253 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	357759 	100760 	148345 	290590 	511486 	742347 	626475 	76759 	2137 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	101648 	2268865 	233005 	2047 	3 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	61562 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	262 	2957 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        16        24        12        14        23        16        29        21        12        18        16        11        15        18        15 
dram[1]:        10        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        12        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        15        26        19        20        19        20        14        14        19        14        12        16        15        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        12        19 
dram[5]:        11        13        13        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2659      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2609      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.310116  1.323961  1.340799  1.339574  1.503655  1.517102  1.396167  1.406189  1.454893  1.465544  1.451789  1.445826  1.304058  1.299957  1.296144  1.297472 
dram[1]:  1.316613  1.326408  1.342443  1.338532  1.514602  1.494900  1.405535  1.393178  1.458574  1.438061  1.443852  1.432315  1.297554  1.301288  1.304581  1.291716 
dram[2]:  1.321898  1.319330  1.346439  1.327904  1.526650  1.506850  1.414481  1.410551  1.458294  1.456515  1.447577  1.435943  1.312571  1.294578  1.288774  1.293851 
dram[3]:  1.313924  1.316426  1.323428  1.347662  1.500507  1.510449  1.388328  1.417730  1.459434  1.473616  1.441796  1.434640  1.292392  1.288627  1.295080  1.299218 
dram[4]:  1.315604  1.308894  1.330428  1.346784  1.521726  1.512665  1.411756  1.412629  1.457682  1.446439  1.435860  1.450169  1.303539  1.293202  1.303384  1.297253 
dram[5]:  1.323894  1.317536  1.329509  1.332941  1.520371  1.496762  1.401461  1.399651  1.455468  1.461733  1.446934  1.445713  1.291848  1.295696  1.299972  1.290032 
average row locality = 1646432/1184117 = 1.390430
average row locality_1 = 694598/440422 = 1.577119
average row locality_2 = 486388/382625 = 1.271187
average row locality_3 = 465446/361070 = 1.289074
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13337     13282     13573     13500     16229     16276     17273     17150     17165     16874     16934     16963     14638     14582     13678     13557 
dram[1]:     13345     13270     13469     13527     16269     16231     17122     17270     17012     16970     16725     16716     14470     14445     13620     13577 
dram[2]:     13410     13205     13536     13543     16213     16380     17182     17285     17027     17070     16875     16775     14639     14562     13506     13504 
dram[3]:     13228     13238     13473     13414     16360     16541     17241     17258     17039     17369     16760     16657     14517     14366     13731     13458 
dram[4]:     13301     13252     13669     13539     16334     16505     17351     17300     17060     17079     17023     16896     14700     14433     13665     13597 
dram[5]:     13300     13386     13546     13511     16312     16488     17256     17107     17143     17245     16893     16777     14445     14355     13537     13523 
total reads: 1468939
bank skew: 17369/13205 = 1.32
chip skew: 245704/244038 = 1.01
number of total write accesses:
dram[0]:       883       891      1153      1167      4135      4305      2177      2164      2994      2883      2504      2573       433       439       507       505 
dram[1]:       881       904      1171      1150      4269      3992      2176      2130      2899      2753      2510      2467       435       405       506       504 
dram[2]:       885       896      1155      1133      4239      4078      2236      2127      3026      2894      2482      2425       407       314       512       511 
dram[3]:       898       907      1135      1196      4365      4131      2147      2301      2964      3017      2599      2527       414       296       511       506 
dram[4]:       897       905      1140      1180      4293      4158      2247      2207      2884      2824      2509      2442       438       272       508       521 
dram[5]:       912       904      1173      1194      4324      4079      2308      2155      2941      3000      2671      2597       419       276       504       519 
total reads: 177500
bank skew: 4365/272 = 16.05
chip skew: 29976/29152 = 1.03
average mf latency per bank:
dram[0]:        739       709       834       816      1206      1192      1696      1643      1273      1245      1162      1121      1019      1010       809       802
dram[1]:        657       688       735       808      1072      1220      1516      1632      1162      1256      1050      1085       885       942       694       736
dram[2]:        713       756       812       869      1200      1316      1651      1749      1263      1318      1153      1191      1013      1251       804       841
dram[3]:        664       678       767       781      1110      1174      1544      1547      1189      1185      1063      1071       917       912       720       711
dram[4]:        739       740       847       863      1223      1281      1674      1708      1295      1292      1169      1172      1059      1045       820       818
dram[5]:        653       678       766       795      1136      1197      1530      1591      1168      1195      1045      1059       917       929       712       719
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4707      4323      4562      4181      3920      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      3742      4642      4447      4838      3892      4293
dram[2]:       4788      5151      4097      5037      5043      3694      4480      4867      5556      4218      4671      5073      4070      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      4034      5057      3997      4358      5145      4258      4080      5772      4775      4856      5149
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      4310      4561      5239
dram[5]:       5121      4927      5196      4422      4570      3903      4475      5401      4693      4755      4205      3511      4320      5088      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2126791 n_nop=1199211 n_act=197397 n_pre=197383 n_req=265217 n_req_1=65261 n_req_2=81899 n_req_3=118057 n_rd=490018 n_write=42782 bw_util=0.4832 bw_util_1=0.1102 bw_util_2=0.1527 bw_util_3=0.2202 blp=5.897822 blp_1= 2.091950 blp_2= 2.268834 blp_3= 2.827863
 n_activity=2032098 dram_eff=0.5057 dram_eff_1=0.1153 dram_eff_2=0.1599 dram_eff_3=0.2305
bk0: 26674a 1567429i bk1: 26564a 1568425i bk2: 27146a 1534818i bk3: 27000a 1528062i bk4: 32458a 1182829i bk5: 32552a 1166965i bk6: 34546a 1284613i bk7: 34300a 1283016i bk8: 34330a 1282370i bk9: 33746a 1303497i bk10: 33868a 1312382i bk11: 33924a 1295884i bk12: 29276a 1520984i bk13: 29164a 1519134i bk14: 27356a 1529723i bk15: 27114a 1532947i 
bw_dist = 0.110	0.153	0.220	0.472	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.36389
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2126791 n_nop=1203057 n_act=196809 n_pre=196795 n_req=263856 n_req_1=63623 n_req_2=82009 n_req_3=118224 n_rd=488059 n_write=42071 bw_util=0.481 bw_util_1=0.1076 bw_util_2=0.1529 bw_util_3=0.2205 blp=5.762156 blp_1= 2.034826 blp_2= 2.247786 blp_3= 2.799295
 n_activity=2039915 dram_eff=0.5015 dram_eff_1=0.1121 dram_eff_2=0.1595 dram_eff_3=0.2299
bk0: 26690a 1575260i bk1: 26540a 1569333i bk2: 26932a 1543567i bk3: 27054a 1530047i bk4: 32536a 1205176i bk5: 32462a 1200400i bk6: 34244a 1311040i bk7: 34540a 1285883i bk8: 34024a 1311734i bk9: 33940a 1313098i bk10: 33448a 1329619i bk11: 33432a 1315446i bk12: 28938a 1536494i bk13: 28887a 1534886i bk14: 27238a 1547360i bk15: 27154a 1537926i 
bw_dist = 0.108	0.153	0.220	0.478	0.041
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.80559
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2126791 n_nop=1201571 n_act=196786 n_pre=196775 n_req=264732 n_req_1=64531 n_req_2=81936 n_req_3=118265 n_rd=489408 n_write=42251 bw_util=0.4825 bw_util_1=0.1091 bw_util_2=0.1528 bw_util_3=0.2206 blp=5.889929 blp_1= 2.058959 blp_2= 2.268578 blp_3= 2.841399
 n_activity=2028194 dram_eff=0.5059 dram_eff_1=0.1144 dram_eff_2=0.1603 dram_eff_3=0.2313
bk0: 26820a 1564252i bk1: 26410a 1565730i bk2: 27072a 1528736i bk3: 27084a 1522675i bk4: 32424a 1179994i bk5: 32756a 1172266i bk6: 34364a 1295345i bk7: 34570a 1279762i bk8: 34054a 1291546i bk9: 34136a 1287950i bk10: 33750a 1323630i bk11: 33548a 1315307i bk12: 29278a 1528520i bk13: 29122a 1529727i bk14: 27012a 1539686i bk15: 27008a 1536740i 
bw_dist = 0.109	0.153	0.221	0.471	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.40642
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2126791 n_nop=1199132 n_act=197650 n_pre=197634 n_req=265007 n_req_1=64786 n_req_2=81965 n_req_3=118256 n_rd=489300 n_write=43075 bw_util=0.4827 bw_util_1=0.1092 bw_util_2=0.1529 bw_util_3=0.2206 blp=5.809176 blp_1= 2.049716 blp_2= 2.234319 blp_3= 2.816891
 n_activity=2043730 dram_eff=0.5023 dram_eff_1=0.1136 dram_eff_2=0.1591 dram_eff_3=0.2295
bk0: 26456a 1572355i bk1: 26476a 1569073i bk2: 26946a 1534237i bk3: 26828a 1534591i bk4: 32720a 1185346i bk5: 33082a 1180429i bk6: 34482a 1299897i bk7: 34516a 1282696i bk8: 34078a 1297928i bk9: 34738a 1283934i bk10: 33520a 1311800i bk11: 33314a 1314396i bk12: 29034a 1530155i bk13: 28732a 1542686i bk14: 27462a 1535234i bk15: 26916a 1546316i 
bw_dist = 0.109	0.153	0.221	0.478	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.91416
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2126791 n_nop=1197622 n_act=197694 n_pre=197679 n_req=265806 n_req_1=65583 n_req_2=82020 n_req_3=118203 n_rd=491406 n_write=42390 bw_util=0.4844 bw_util_1=0.1109 bw_util_2=0.153 bw_util_3=0.2205 blp=5.913391 blp_1= 2.076544 blp_2= 2.263463 blp_3= 2.845371
 n_activity=2030996 dram_eff=0.5073 dram_eff_1=0.1161 dram_eff_2=0.1602 dram_eff_3=0.2309
bk0: 26602a 1562023i bk1: 26504a 1557500i bk2: 27338a 1520037i bk3: 27078a 1517343i bk4: 32668a 1171753i bk5: 33010a 1171137i bk6: 34702a 1283216i bk7: 34600a 1275762i bk8: 34120a 1299313i bk9: 34158a 1296491i bk10: 34046a 1304536i bk11: 33792a 1312047i bk12: 29398a 1519748i bk13: 28866a 1538580i bk14: 27330a 1539738i bk15: 27194a 1530553i 
bw_dist = 0.111	0.153	0.221	0.471	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.45861
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2126791 n_nop=1198354 n_act=197773 n_pre=197758 n_req=265155 n_req_1=65028 n_req_2=81946 n_req_3=118181 n_rd=489641 n_write=43265 bw_util=0.483 bw_util_1=0.1097 bw_util_2=0.1529 bw_util_3=0.2205 blp=5.800615 blp_1= 2.063193 blp_2= 2.238461 blp_3= 2.791133
 n_activity=2045804 dram_eff=0.5021 dram_eff_1=0.114 dram_eff_2=0.1589 dram_eff_3=0.2292
bk0: 26600a 1576766i bk1: 26772a 1565963i bk2: 27092a 1530715i bk3: 27022a 1523353i bk4: 32624a 1192831i bk5: 32976a 1187146i bk6: 34510a 1290439i bk7: 34214a 1287548i bk8: 34285a 1306889i bk9: 34490a 1280988i bk10: 33784a 1310430i bk11: 33554a 1303050i bk12: 28888a 1536664i bk13: 28710a 1546691i bk14: 27074a 1548357i bk15: 27046a 1538375i 
bw_dist = 0.110	0.153	0.220	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.86072

========= L2 cache stats =========
L2_cache_bank[0]: Access = 239636, Miss = 122831, Miss_rate = 0.513, Pending_hits = 3048, Reservation_fails = 71310
L2_cache_bank[1]: Access = 238273, Miss = 122203, Miss_rate = 0.513, Pending_hits = 2955, Reservation_fails = 67481
L2_cache_bank[2]: Access = 235297, Miss = 122032, Miss_rate = 0.519, Pending_hits = 3004, Reservation_fails = 46919
L2_cache_bank[3]: Access = 236497, Miss = 122008, Miss_rate = 0.516, Pending_hits = 3016, Reservation_fails = 59870
L2_cache_bank[4]: Access = 239120, Miss = 122391, Miss_rate = 0.512, Pending_hits = 2959, Reservation_fails = 73633
L2_cache_bank[5]: Access = 242070, Miss = 122328, Miss_rate = 0.505, Pending_hits = 3100, Reservation_fails = 82713
L2_cache_bank[6]: Access = 235342, Miss = 122357, Miss_rate = 0.520, Pending_hits = 2897, Reservation_fails = 50013
L2_cache_bank[7]: Access = 236883, Miss = 122312, Miss_rate = 0.516, Pending_hits = 3066, Reservation_fails = 54900
L2_cache_bank[8]: Access = 239470, Miss = 123112, Miss_rate = 0.514, Pending_hits = 2947, Reservation_fails = 82401
L2_cache_bank[9]: Access = 240556, Miss = 122616, Miss_rate = 0.510, Pending_hits = 3000, Reservation_fails = 77125
L2_cache_bank[10]: Access = 235675, Miss = 122442, Miss_rate = 0.520, Pending_hits = 2925, Reservation_fails = 55856
L2_cache_bank[11]: Access = 237691, Miss = 122404, Miss_rate = 0.515, Pending_hits = 3129, Reservation_fails = 59294
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 239636, Miss = 122831 (0.513), PendingHit = 3048 (0.0127)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 238273, Miss = 122203 (0.513), PendingHit = 2955 (0.0124)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 235297, Miss = 122032 (0.519), PendingHit = 3004 (0.0128)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 236497, Miss = 122008 (0.516), PendingHit = 3016 (0.0128)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 239120, Miss = 122391 (0.512), PendingHit = 2959 (0.0124)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 242070, Miss = 122328 (0.505), PendingHit = 3100 (0.0128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 235342, Miss = 122357 (0.52), PendingHit = 2897 (0.0123)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 236883, Miss = 122312 (0.516), PendingHit = 3066 (0.0129)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 239470, Miss = 123112 (0.514), PendingHit = 2947 (0.0123)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 240556, Miss = 122616 (0.51), PendingHit = 3000 (0.0125)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 235675, Miss = 122442 (0.52), PendingHit = 2925 (0.0124)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 237691, Miss = 122404 (0.515), PendingHit = 3129 (0.0132)
L2 Cache Total Miss Rate = 0.514
Stream 1: L2 Cache Miss Rate = 0.499
Stream 2: L2 Cache Miss Rate = 0.526
Stream 3: L2 Cache Miss Rate = 0.509
Stream 1: Accesses  = 1092340
Stream 1: Misses  = 545533
Stream 2: Accesses  = 889149
Stream 2: Misses  = 468072
Stream 3: Accesses  = 1967361
Stream 3: Misses  = 1000964
Stream 1+2: Accesses  = 1981489
Stream 1+2: Misses  = 1013605
Stream 1+2+3: Accesses  = 3948850
Stream 1+2+3: Misses  = 2014569
Total Accesses  = 2856510
MPKI-CORES
CORE_L2MPKI_0	35.737
CORE_L2MPKI_1	35.382
CORE_L2MPKI_2	34.475
CORE_L2MPKI_3	35.271
CORE_L2MPKI_4	33.458
CORE_L2MPKI_5	34.830
CORE_L2MPKI_6	35.654
CORE_L2MPKI_7	35.516
CORE_L2MPKI_8	34.963
CORE_L2MPKI_9	35.594
CORE_L2MPKI_10	2.644
CORE_L2MPKI_11	2.626
CORE_L2MPKI_12	2.628
CORE_L2MPKI_13	2.657
CORE_L2MPKI_14	2.677
CORE_L2MPKI_15	2.618
CORE_L2MPKI_16	2.742
CORE_L2MPKI_17	2.623
CORE_L2MPKI_18	2.604
CORE_L2MPKI_19	2.654
CORE_L2MPKI_20	2.594
CORE_L2MPKI_21	2.559
CORE_L2MPKI_22	2.765
CORE_L2MPKI_23	2.558
CORE_L2MPKI_24	2.557
CORE_L2MPKI_25	2.637
CORE_L2MPKI_26	2.624
CORE_L2MPKI_27	2.515
CORE_L2MPKI_28	2.602
CORE_L2MPKI_29	2.631
CORE_L2MPKI_30	2.747
CORE_L2MPKI_31	2.608
CORE_L2MPKI_32	2.581
CORE_L2MPKI_33	2.672
CORE_L2MPKI_34	2.658
CORE_L2MPKI_35	2.576
CORE_L2MPKI_36	2.598
CORE_L2MPKI_37	2.648
CORE_L2MPKI_38	2.650
CORE_L2MPKI_39	2.735
CORE_L2MPKI_40	2.673
CORE_L2MPKI_41	2.560
CORE_L2MPKI_42	2.613
CORE_L2MPKI_43	2.618
CORE_L2MPKI_44	2.560
CORE_L2MPKI_45	2.579
CORE_L2MPKI_46	2.580
CORE_L2MPKI_47	2.538
CORE_L2MPKI_48	2.814
CORE_L2MPKI_49	2.739
CORE_L2MPKI_50	2.567
CORE_L2MPKI_51	2.623
CORE_L2MPKI_52	2.560
CORE_L2MPKI_53	2.564
CORE_L2MPKI_54	2.548
CORE_L2MPKI_55	2.567
CORE_L2MPKI_56	2.526
CORE_L2MPKI_57	2.538
CORE_L2MPKI_58	2.574
CORE_L2MPKI_59	2.551
Avg_MPKI_Stream1= 18.868
Avg_MPKI_Stream2= 2.626
Avg_MPKI_Stream3= 2.595
MISSES-CORES
CORE_MISSES_0	30870
CORE_MISSES_1	30374
CORE_MISSES_2	31189
CORE_MISSES_3	31307
CORE_MISSES_4	29991
CORE_MISSES_5	32232
CORE_MISSES_6	30650
CORE_MISSES_7	30554
CORE_MISSES_8	31290
CORE_MISSES_9	31001
CORE_MISSES_10	21643
CORE_MISSES_11	23672
CORE_MISSES_12	25505
CORE_MISSES_13	22231
CORE_MISSES_14	25142
CORE_MISSES_15	23839
CORE_MISSES_16	21354
CORE_MISSES_17	24266
CORE_MISSES_18	26093
CORE_MISSES_19	22330
CORE_MISSES_20	24603
CORE_MISSES_21	24378
CORE_MISSES_22	21771
CORE_MISSES_23	24057
CORE_MISSES_24	23634
CORE_MISSES_25	21778
CORE_MISSES_26	25751
CORE_MISSES_27	25883
CORE_MISSES_28	23072
CORE_MISSES_29	23732
CORE_MISSES_30	22147
CORE_MISSES_31	22784
CORE_MISSES_32	23746
CORE_MISSES_33	22235
CORE_MISSES_34	23528
CORE_MISSES_35	24685
CORE_MISSES_36	22498
CORE_MISSES_37	21160
CORE_MISSES_38	24604
CORE_MISSES_39	22026
CORE_MISSES_40	21857
CORE_MISSES_41	22234
CORE_MISSES_42	21688
CORE_MISSES_43	23138
CORE_MISSES_44	22276
CORE_MISSES_45	22682
CORE_MISSES_46	21325
CORE_MISSES_47	24260
CORE_MISSES_48	21371
CORE_MISSES_49	21755
CORE_MISSES_50	23018
CORE_MISSES_51	23127
CORE_MISSES_52	23132
CORE_MISSES_53	23961
CORE_MISSES_54	22246
CORE_MISSES_55	23355
CORE_MISSES_56	24300
CORE_MISSES_57	23067
CORE_MISSES_58	22282
CORE_MISSES_59	24357
L2_MISSES = 1469036
L2_total_cache_accesses = 2856510
L2_total_cache_misses = 1469036
L2_total_cache_miss_rate = 0.5143
L2_total_cache_pending_hits = 36046
L2_total_cache_reservation_fails = 781515
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 219101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1631
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1210662
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 608097
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4926
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 547
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 801
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2914
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 997969
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 24804
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 145376
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 105128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 126995
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8853
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 111985
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 58849
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2437
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 211
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 212
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6527
L2_cache_data_port_util = 0.272
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13277415
icnt_total_pkts_simt_to_mem=3211060
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.1985
gpu_ipc_2 =     112.0923
gpu_ipc_3 =     162.2422
gpu_tot_sim_cycle_stream_1 = 1884109
gpu_tot_sim_cycle_stream_2 = 1884109
gpu_tot_sim_cycle_stream_3 = 1882763
gpu_sim_insn_1 = 9794557
gpu_sim_insn_2 = 211194144
gpu_sim_insn_3 = 305463552
gpu_sim_cycle = 1884110
gpu_sim_insn = 526452253
gpu_ipc =     279.4169
gpu_tot_sim_cycle = 1884110
gpu_tot_sim_insn = 526452253
gpu_tot_ipc =     279.4169
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10460531
gpu_stall_icnt2sh    = 16602695
gpu_total_sim_rate=174726

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9066596
	L1I_total_cache_misses = 21174
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29487
L1D_cache:
	L1D_cache_core[0]: Access = 93957, Miss = 74824, Miss_rate = 0.796, Pending_hits = 5782, Reservation_fails = 1658314
	L1D_cache_core[1]: Access = 92984, Miss = 73791, Miss_rate = 0.794, Pending_hits = 5928, Reservation_fails = 1652779
	L1D_cache_core[2]: Access = 95190, Miss = 75591, Miss_rate = 0.794, Pending_hits = 6035, Reservation_fails = 1668139
	L1D_cache_core[3]: Access = 95196, Miss = 75498, Miss_rate = 0.793, Pending_hits = 6012, Reservation_fails = 1666044
	L1D_cache_core[4]: Access = 92326, Miss = 73741, Miss_rate = 0.799, Pending_hits = 5764, Reservation_fails = 1653189
	L1D_cache_core[5]: Access = 96416, Miss = 77151, Miss_rate = 0.800, Pending_hits = 6005, Reservation_fails = 1680288
	L1D_cache_core[6]: Access = 94127, Miss = 74641, Miss_rate = 0.793, Pending_hits = 5919, Reservation_fails = 1662720
	L1D_cache_core[7]: Access = 94128, Miss = 75065, Miss_rate = 0.797, Pending_hits = 5938, Reservation_fails = 1648595
	L1D_cache_core[8]: Access = 95220, Miss = 76310, Miss_rate = 0.801, Pending_hits = 6130, Reservation_fails = 1701015
	L1D_cache_core[9]: Access = 93032, Miss = 74758, Miss_rate = 0.804, Pending_hits = 5895, Reservation_fails = 1667666
	L1D_cache_core[10]: Access = 22556, Miss = 22556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32301
	L1D_cache_core[11]: Access = 24721, Miss = 24721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25932
	L1D_cache_core[12]: Access = 26785, Miss = 26785, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18436
	L1D_cache_core[13]: Access = 23230, Miss = 23230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27727
	L1D_cache_core[14]: Access = 26000, Miss = 26000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21005
	L1D_cache_core[15]: Access = 24817, Miss = 24817, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20044
	L1D_cache_core[16]: Access = 21230, Miss = 21230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33934
	L1D_cache_core[17]: Access = 25214, Miss = 25214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25964
	L1D_cache_core[18]: Access = 27523, Miss = 27523, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10274
	L1D_cache_core[19]: Access = 23222, Miss = 23222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31452
	L1D_cache_core[20]: Access = 25891, Miss = 25891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18755
	L1D_cache_core[21]: Access = 25790, Miss = 25790, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20329
	L1D_cache_core[22]: Access = 21281, Miss = 21281, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35631
	L1D_cache_core[23]: Access = 25770, Miss = 25770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19590
	L1D_cache_core[24]: Access = 25387, Miss = 25387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18733
	L1D_cache_core[25]: Access = 22567, Miss = 22567, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32656
	L1D_cache_core[26]: Access = 26808, Miss = 26808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8569
	L1D_cache_core[27]: Access = 28142, Miss = 28142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2608
	L1D_cache_core[28]: Access = 24531, Miss = 24531, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25953
	L1D_cache_core[29]: Access = 24758, Miss = 24758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26738
	L1D_cache_core[30]: Access = 21939, Miss = 21939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30765
	L1D_cache_core[31]: Access = 23903, Miss = 23903, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26615
	L1D_cache_core[32]: Access = 25046, Miss = 25046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19918
	L1D_cache_core[33]: Access = 22406, Miss = 22406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36844
	L1D_cache_core[34]: Access = 24664, Miss = 24664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17970
	L1D_cache_core[35]: Access = 26528, Miss = 26528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12285
	L1D_cache_core[36]: Access = 23276, Miss = 23276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23933
	L1D_cache_core[37]: Access = 21955, Miss = 21955, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31315
	L1D_cache_core[38]: Access = 25483, Miss = 25483, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19486
	L1D_cache_core[39]: Access = 21455, Miss = 21455, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34185
	L1D_cache_core[40]: Access = 22806, Miss = 22806, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21627
	L1D_cache_core[41]: Access = 23480, Miss = 23480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23064
	L1D_cache_core[42]: Access = 22550, Miss = 22550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25582
	L1D_cache_core[43]: Access = 24763, Miss = 24763, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16358
	L1D_cache_core[44]: Access = 23871, Miss = 23871, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23446
	L1D_cache_core[45]: Access = 23684, Miss = 23684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24474
	L1D_cache_core[46]: Access = 22545, Miss = 22545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33796
	L1D_cache_core[47]: Access = 26178, Miss = 26178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12859
	L1D_cache_core[48]: Access = 20269, Miss = 20269, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38961
	L1D_cache_core[49]: Access = 22144, Miss = 22144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31117
	L1D_cache_core[50]: Access = 24542, Miss = 24542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21942
	L1D_cache_core[51]: Access = 24066, Miss = 24066, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19530
	L1D_cache_core[52]: Access = 24598, Miss = 24598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19937
	L1D_cache_core[53]: Access = 26008, Miss = 26008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12299
	L1D_cache_core[54]: Access = 23701, Miss = 23701, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25906
	L1D_cache_core[55]: Access = 24482, Miss = 24482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20960
	L1D_cache_core[56]: Access = 26388, Miss = 26388, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8558
	L1D_cache_core[57]: Access = 24730, Miss = 24730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20819
	L1D_cache_core[58]: Access = 23629, Miss = 23629, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25470
	L1D_cache_core[59]: Access = 26169, Miss = 26169, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9754
	L1D_total_cache_accesses = 2156057
	L1D_total_cache_misses = 1964851
	L1D_total_cache_miss_rate = 0.9113
	L1D_total_cache_pending_hits = 59408
	L1D_total_cache_reservation_fails = 17805155
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 855403
	L1C_total_cache_misses = 9881
	L1C_total_cache_miss_rate = 0.0116
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49789
L1T_cache:
	L1T_total_cache_accesses = 3714519
	L1T_total_cache_misses = 1360085
	L1T_total_cache_miss_rate = 0.3662
	L1T_total_cache_pending_hits = 2354434
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 129315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1688624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14998459
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 845522
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9881
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49789
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2354434
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1360085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 276227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2806696
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9045422
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21174
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29487
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3316, 2137, 2165, 2150, 2530, 2558, 2504, 2569, 2569, 2009, 2137, 2452, 2137, 1866, 2167, 2354, 2049, 2082, 3511, 1766, 2517, 2157, 2139, 2144, 2595, 2116, 1616, 2117, 2094, 1620, 2042, 2138, 2391, 2009, 1959, 1199, 2424, 1659, 1474, 1659, 2337, 1646, 1972, 2076, 1836, 1685, 1866, 2521, 
gpgpu_n_tot_thrd_icount = 555392864
gpgpu_n_tot_w_icount = 17356027
gpgpu_n_stall_shd_mem = 34777657
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1688582
gpgpu_n_mem_write_global = 278848
gpgpu_n_mem_texture = 1360035
gpgpu_n_mem_const = 6455
gpgpu_n_load_insn  = 37732241
gpgpu_n_store_insn = 1432065
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 17651680
gpgpu_n_const_mem_insn = 18775584
gpgpu_n_param_mem_insn = 6484813
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49789
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49789
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18538991
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45124918	W0_Idle:7666499	W0_Scoreboard:155945299	W1:177770	W2:145678	W3:146751	W4:115568	W5:82282	W6:40603	W7:21169	W8:7573	W9:3007	W10:1175	W11:936	W12:871	W13:716	W14:1023	W15:847	W16:1495	W17:2490	W18:3145	W19:7866	W20:8735	W21:15714	W22:20135	W23:20196	W24:22058	W25:22708	W26:16286	W27:9592	W28:4374	W29:1747	W30:744	W31:0	W32:16453230
Warp Occupancy Distribution:
Stall:33760720	W0_Idle:3537279	W0_Scoreboard:33733599	W1:177770	W2:145678	W3:146751	W4:115568	W5:82282	W6:40603	W7:21169	W8:7573	W9:3007	W10:1175	W11:936	W12:871	W13:716	W14:1023	W15:847	W16:1495	W17:2490	W18:3145	W19:7866	W20:8735	W21:15714	W22:20135	W23:20196	W24:22058	W25:22708	W26:16286	W27:9592	W28:4374	W29:1747	W30:744	W31:0	W32:3429548
Warp Occupancy Distribution:
Stall:6153109	W0_Idle:1661362	W0_Scoreboard:60991274	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6558655
warp_utilization0: 0.076767
warp_utilization1: 0.057491
warp_utilization2: 0.087026
traffic_breakdown_coretomem[CONST_ACC_R] = 51640 {8:6455,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13508656 {8:1688582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15146528 {40:229941,72:10976,136:37931,}
traffic_breakdown_coretomem[INST_ACC_R] = 26912 {8:3364,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 10880280 {8:1360035,}
traffic_breakdown_memtocore[CONST_ACC_R] = 464688 {72:6454,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 229584864 {136:1688124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2230248 {8:278781,}
traffic_breakdown_memtocore[INST_ACC_R] = 457368 {136:3363,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 184892680 {136:1359505,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 631 
averagemflatency_1 = 715 
averagemflatency_2= 577 
averagemflatency_3 = 579 
averagemrqlatency_1 = 52 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 1884109 
mrq_lat_table:802093 	31830 	40177 	87534 	253768 	280108 	248025 	142145 	36425 	2633 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	9241 	33155 	82306 	214512 	975162 	1637452 	374768 	6038 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	410826 	117023 	173026 	339935 	600676 	872730 	731480 	88433 	2427 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	114001 	2663065 	274583 	2430 	4 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	92520 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	282 	3483 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        16        24        15        14        23        16        29        21        12        18        16        11        15        18        15 
dram[1]:        10        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        14        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        15        26        19        20        19        20        14        14        19        14        12        16        16        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        15        19 
dram[5]:        11        13        15        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2930      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2895      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.323501  1.330153  1.348250  1.346207  1.510451  1.521144  1.397076  1.400534  1.457087  1.459442  1.444051  1.439368  1.316510  1.310109  1.310856  1.312426 
dram[1]:  1.324950  1.340958  1.354258  1.345637  1.519573  1.503870  1.402464  1.388593  1.457507  1.433834  1.442999  1.428725  1.306702  1.306974  1.314290  1.301920 
dram[2]:  1.326388  1.328462  1.352443  1.337014  1.535635  1.511682  1.410567  1.408419  1.455248  1.455405  1.438365  1.430177  1.320018  1.303330  1.303308  1.305998 
dram[3]:  1.322519  1.327106  1.331268  1.354879  1.503691  1.515163  1.387419  1.413436  1.458058  1.468918  1.436237  1.430944  1.299830  1.296263  1.305970  1.310250 
dram[4]:  1.324324  1.319276  1.339960  1.355256  1.525208  1.516450  1.405679  1.408933  1.457480  1.443531  1.431825  1.440809  1.310565  1.301130  1.311674  1.312006 
dram[5]:  1.332238  1.324006  1.339161  1.340525  1.523248  1.498917  1.397497  1.395658  1.452698  1.458133  1.448862  1.446734  1.300402  1.303799  1.311136  1.303344 
average row locality = 1924752/1380791 = 1.393949
average row locality_1 = 817275/516451 = 1.582483
average row locality_2 = 566321/445066 = 1.272443
average row locality_3 = 541156/419274 = 1.290698
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     15609     15544     16048     16042     19156     19214     19885     19704     19983     19706     19686     19803     17291     17208     16054     15877 
dram[1]:     15601     15585     15976     16055     19202     19149     19706     19854     19898     19768     19807     19830     16972     16933     15779     15690 
dram[2]:     15700     15492     16038     16084     19177     19316     19780     19848     19965     19885     19690     19581     17268     17179     15854     15832 
dram[3]:     15492     15553     16049     15945     19303     19451     19855     19854     19928     20204     19916     19747     16999     16864     15904     15618 
dram[4]:     15561     15547     16172     16102     19280     19464     19866     19898     19863     19894     19866     19654     17285     17078     16014     15932 
dram[5]:     15551     15679     16066     16047     19262     19413     19821     19703     20005     20112     20110     19882     16902     16842     15687     15705 
total reads: 1720249
bank skew: 20204/15492 = 1.30
chip skew: 287476/285805 = 1.01
number of total write accesses:
dram[0]:      1038      1047      1366      1386      4907      5103      2383      2339      3310      3162      2756      2880       603       599       645       653 
dram[1]:      1047      1063      1391      1371      5020      4750      2380      2326      3186      2965      2825      2732       594       570       647       653 
dram[2]:      1043      1054      1372      1352      5063      4819      2459      2336      3383      3205      2760      2684       576       472       655       651 
dram[3]:      1058      1069      1356      1411      5141      4881      2334      2532      3277      3331      2890      2829       589       445       657       654 
dram[4]:      1050      1064      1352      1393      5073      4919      2459      2435      3206      3114      2827      2716       616       417       660       657 
dram[5]:      1066      1071      1398      1412      5145      4817      2513      2347      3228      3275      2996      2933       578       419       655       665 
total reads: 204511
bank skew: 5145/417 = 12.34
chip skew: 34518/33520 = 1.03
average mf latency per bank:
dram[0]:        756       749       858       858      1228      1227      1714      1687      1237      1217      1111      1085       970       963       790       789
dram[1]:        710       721       784       837      1126      1254      1570      1663      1142      1218      1012      1035       858       902       696       725
dram[2]:        760       791       862       907      1244      1352      1696      1779      1236      1280      1118      1146       975      1175       798       824
dram[3]:        702       719       803       826      1154      1226      1594      1605      1156      1162      1016      1034       880       883       713       713
dram[4]:        773       780       876       907      1250      1329      1710      1755      1257      1267      1117      1134      1004      1006       803       814
dram[5]:        689       719       796       838      1171      1248      1570      1641      1137      1170      1002      1018       879       901       705       717
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4707      4323      4562      4181      4044      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      3742      4739      4447      4838      4861      4350
dram[2]:       4788      5151      4129      5037      5043      3694      4480      4867      5556      4218      5261      5123      4070      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      4034      5057      4633      4358      5145      4258      4080      5772      4775      4856      5374
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      4310      5056      5239
dram[5]:       5121      4927      5196      4422      4570      4204      4475      5401      4693      4755      4205      3511      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2487024 n_nop=1404341 n_act=229982 n_pre=229966 n_req=310217 n_req_1=77261 n_req_2=95647 n_req_3=137309 n_rd=573620 n_write=49115 bw_util=0.4835 bw_util_1=0.1119 bw_util_2=0.1525 bw_util_3=0.219 blp=5.858329 blp_1= 2.083202 blp_2= 2.258550 blp_3= 2.814649
 n_activity=2376870 dram_eff=0.5059 dram_eff_1=0.1171 dram_eff_2=0.1596 dram_eff_3=0.2291
bk0: 31218a 1834499i bk1: 31088a 1831876i bk2: 32096a 1789945i bk3: 32084a 1778364i bk4: 38312a 1381642i bk5: 38428a 1359108i bk6: 39770a 1531700i bk7: 39408a 1530170i bk8: 39966a 1522084i bk9: 39412a 1541325i bk10: 39372a 1553920i bk11: 39606a 1527211i bk12: 34582a 1771147i bk13: 34416a 1767807i bk14: 32108a 1788779i bk15: 31754a 1789453i 
bw_dist = 0.112	0.153	0.219	0.472	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.26428
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2487024 n_nop=1408410 n_act=229359 n_pre=229344 n_req=308735 n_req_1=75371 n_req_2=95786 n_req_3=137578 n_rd=571603 n_write=48308 bw_util=0.4815 bw_util_1=0.1093 bw_util_2=0.1528 bw_util_3=0.2194 blp=5.734050 blp_1= 2.030138 blp_2= 2.243567 blp_3= 2.786156
 n_activity=2384216 dram_eff=0.5022 dram_eff_1=0.1141 dram_eff_2=0.1593 dram_eff_3=0.2288
bk0: 31202a 1840136i bk1: 31170a 1836423i bk2: 31952a 1798225i bk3: 32109a 1783861i bk4: 38404a 1406582i bk5: 38296a 1402241i bk6: 39412a 1557564i bk7: 39708a 1532039i bk8: 39796a 1548472i bk9: 39534a 1560293i bk10: 39614a 1556083i bk11: 39658a 1545310i bk12: 33944a 1788571i bk13: 33866a 1785748i bk14: 31558a 1810711i bk15: 31380a 1802922i 
bw_dist = 0.109	0.153	0.219	0.477	0.041
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.77918
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2487024 n_nop=1405510 n_act=229694 n_pre=229678 n_req=309934 n_req_1=76623 n_req_2=95721 n_req_3=137590 n_rd=573372 n_write=48770 bw_util=0.4832 bw_util_1=0.1111 bw_util_2=0.1527 bw_util_3=0.2194 blp=5.862267 blp_1= 2.063320 blp_2= 2.258753 blp_3= 2.826860
 n_activity=2373782 dram_eff=0.5063 dram_eff_1=0.1164 dram_eff_2=0.16 dram_eff_3=0.2299
bk0: 31400a 1828046i bk1: 30984a 1832528i bk2: 32076a 1781627i bk3: 32168a 1770461i bk4: 38354a 1373467i bk5: 38630a 1369348i bk6: 39560a 1539912i bk7: 39696a 1524954i bk8: 39930a 1520821i bk9: 39770a 1525618i bk10: 39380a 1555189i bk11: 39160a 1551585i bk12: 34536a 1775199i bk13: 34356a 1778332i bk14: 31708a 1796095i bk15: 31664a 1794507i 
bw_dist = 0.111	0.153	0.219	0.471	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.36516
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2487024 n_nop=1402783 n_act=230647 n_pre=230631 n_req=310222 n_req_1=76891 n_req_2=95759 n_req_3=137572 n_rd=573364 n_write=49599 bw_util=0.4834 bw_util_1=0.1113 bw_util_2=0.1528 bw_util_3=0.2194 blp=5.779180 blp_1= 2.049850 blp_2= 2.230925 blp_3= 2.803504
 n_activity=2390846 dram_eff=0.5029 dram_eff_1=0.1157 dram_eff_2=0.1589 dram_eff_3=0.2282
bk0: 30984a 1839947i bk1: 31106a 1834107i bk2: 32098a 1785937i bk3: 31890a 1789308i bk4: 38606a 1384730i bk5: 38902a 1379820i bk6: 39710a 1547896i bk7: 39708a 1527046i bk8: 39856a 1534369i bk9: 40408a 1521675i bk10: 39832a 1537136i bk11: 39494a 1536429i bk12: 33998a 1779528i bk13: 33728a 1793739i bk14: 31808a 1798247i bk15: 31236a 1808267i 
bw_dist = 0.111	0.153	0.219	0.478	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.88952
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2487024 n_nop=1402235 n_act=230501 n_pre=230486 n_req=310784 n_req_1=77619 n_req_2=95770 n_req_3=137395 n_rd=574946 n_write=48856 bw_util=0.4845 bw_util_1=0.1126 bw_util_2=0.1528 bw_util_3=0.2192 blp=5.881274 blp_1= 2.079338 blp_2= 2.259743 blp_3= 2.827896
 n_activity=2376277 dram_eff=0.5071 dram_eff_1=0.1178 dram_eff_2=0.1599 dram_eff_3=0.2294
bk0: 31122a 1830049i bk1: 31094a 1821277i bk2: 32344a 1774187i bk3: 32204a 1767158i bk4: 38560a 1370648i bk5: 38928a 1366839i bk6: 39732a 1530351i bk7: 39796a 1516248i bk8: 39726a 1536732i bk9: 39784a 1532198i bk10: 39732a 1537409i bk11: 39308a 1544466i bk12: 34570a 1767905i bk13: 34154a 1784486i bk14: 32028a 1794241i bk15: 31864a 1785861i 
bw_dist = 0.113	0.153	0.219	0.471	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.3809
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2487024 n_nop=1402447 n_act=230608 n_pre=230594 n_req=310260 n_req_1=77056 n_req_2=95747 n_req_3=137457 n_rd=573560 n_write=49815 bw_util=0.4835 bw_util_1=0.1115 bw_util_2=0.1527 bw_util_3=0.2193 blp=5.774289 blp_1= 2.057704 blp_2= 2.234525 blp_3= 2.783950
 n_activity=2393359 dram_eff=0.5025 dram_eff_1=0.1159 dram_eff_2=0.1587 dram_eff_3=0.2278
bk0: 31102a 1844623i bk1: 31358a 1829519i bk2: 32132a 1783808i bk3: 32094a 1773193i bk4: 38522a 1389879i bk5: 38826a 1384169i bk6: 39638a 1537843i bk7: 39406a 1532642i bk8: 40010a 1547486i bk9: 40224a 1521277i bk10: 40216a 1532998i bk11: 39764a 1521716i bk12: 33802a 1789376i bk13: 33684a 1797408i bk14: 31372a 1810473i bk15: 31410a 1800784i 
bw_dist = 0.112	0.153	0.219	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.8501

========= L2 cache stats =========
L2_cache_bank[0]: Access = 279473, Miss = 143713, Miss_rate = 0.514, Pending_hits = 3490, Reservation_fails = 78691
L2_cache_bank[1]: Access = 278359, Miss = 143102, Miss_rate = 0.514, Pending_hits = 3499, Reservation_fails = 77484
L2_cache_bank[2]: Access = 275368, Miss = 142941, Miss_rate = 0.519, Pending_hits = 3512, Reservation_fails = 56145
L2_cache_bank[3]: Access = 275982, Miss = 142865, Miss_rate = 0.518, Pending_hits = 3519, Reservation_fails = 66446
L2_cache_bank[4]: Access = 279507, Miss = 143475, Miss_rate = 0.513, Pending_hits = 3509, Reservation_fails = 87674
L2_cache_bank[5]: Access = 282126, Miss = 143220, Miss_rate = 0.508, Pending_hits = 3589, Reservation_fails = 95311
L2_cache_bank[6]: Access = 275333, Miss = 143460, Miss_rate = 0.521, Pending_hits = 3389, Reservation_fails = 57766
L2_cache_bank[7]: Access = 276756, Miss = 143237, Miss_rate = 0.518, Pending_hits = 3557, Reservation_fails = 66155
L2_cache_bank[8]: Access = 279429, Miss = 143911, Miss_rate = 0.515, Pending_hits = 3460, Reservation_fails = 91423
L2_cache_bank[9]: Access = 281068, Miss = 143571, Miss_rate = 0.511, Pending_hits = 3524, Reservation_fails = 88363
L2_cache_bank[10]: Access = 275293, Miss = 143405, Miss_rate = 0.521, Pending_hits = 3391, Reservation_fails = 62893
L2_cache_bank[11]: Access = 277733, Miss = 143392, Miss_rate = 0.516, Pending_hits = 3616, Reservation_fails = 70888
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 279473, Miss = 143713 (0.514), PendingHit = 3490 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 278359, Miss = 143102 (0.514), PendingHit = 3499 (0.0126)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 275368, Miss = 142941 (0.519), PendingHit = 3512 (0.0128)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 275982, Miss = 142865 (0.518), PendingHit = 3519 (0.0128)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 279507, Miss = 143475 (0.513), PendingHit = 3509 (0.0126)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 282126, Miss = 143220 (0.508), PendingHit = 3589 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 275333, Miss = 143460 (0.521), PendingHit = 3389 (0.0123)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 276756, Miss = 143237 (0.518), PendingHit = 3557 (0.0129)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 279429, Miss = 143911 (0.515), PendingHit = 3460 (0.0124)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 281068, Miss = 143571 (0.511), PendingHit = 3524 (0.0125)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 275293, Miss = 143405 (0.521), PendingHit = 3391 (0.0123)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 277733, Miss = 143392 (0.516), PendingHit = 3616 (0.013)
L2 Cache Total Miss Rate = 0.516
Stream 1: L2 Cache Miss Rate = 0.504
Stream 2: L2 Cache Miss Rate = 0.525
Stream 3: L2 Cache Miss Rate = 0.511
Stream 1: Accesses  = 1282472
Stream 1: Misses  = 645812
Stream 2: Accesses  = 1038167
Stream 2: Misses  = 545112
Stream 3: Accesses  = 2298260
Stream 3: Misses  = 1175180
Stream 1+2: Accesses  = 2320639
Stream 1+2: Misses  = 1190924
Stream 1+2+3: Accesses  = 4618899
Stream 1+2+3: Misses  = 2366104
Total Accesses  = 3336427
MPKI-CORES
CORE_L2MPKI_0	38.124
CORE_L2MPKI_1	38.055
CORE_L2MPKI_2	37.303
CORE_L2MPKI_3	38.015
CORE_L2MPKI_4	36.270
CORE_L2MPKI_5	37.326
CORE_L2MPKI_6	38.272
CORE_L2MPKI_7	38.072
CORE_L2MPKI_8	37.656
CORE_L2MPKI_9	38.287
CORE_L2MPKI_10	2.656
CORE_L2MPKI_11	2.630
CORE_L2MPKI_12	2.618
CORE_L2MPKI_13	2.665
CORE_L2MPKI_14	2.669
CORE_L2MPKI_15	2.629
CORE_L2MPKI_16	2.749
CORE_L2MPKI_17	2.643
CORE_L2MPKI_18	2.587
CORE_L2MPKI_19	2.660
CORE_L2MPKI_20	2.579
CORE_L2MPKI_21	2.574
CORE_L2MPKI_22	2.811
CORE_L2MPKI_23	2.551
CORE_L2MPKI_24	2.550
CORE_L2MPKI_25	2.646
CORE_L2MPKI_26	2.637
CORE_L2MPKI_27	2.518
CORE_L2MPKI_28	2.600
CORE_L2MPKI_29	2.623
CORE_L2MPKI_30	2.736
CORE_L2MPKI_31	2.601
CORE_L2MPKI_32	2.584
CORE_L2MPKI_33	2.704
CORE_L2MPKI_34	2.639
CORE_L2MPKI_35	2.574
CORE_L2MPKI_36	2.615
CORE_L2MPKI_37	2.635
CORE_L2MPKI_38	2.655
CORE_L2MPKI_39	2.768
CORE_L2MPKI_40	2.649
CORE_L2MPKI_41	2.552
CORE_L2MPKI_42	2.606
CORE_L2MPKI_43	2.603
CORE_L2MPKI_44	2.548
CORE_L2MPKI_45	2.580
CORE_L2MPKI_46	2.579
CORE_L2MPKI_47	2.536
CORE_L2MPKI_48	2.852
CORE_L2MPKI_49	2.716
CORE_L2MPKI_50	2.559
CORE_L2MPKI_51	2.605
CORE_L2MPKI_52	2.554
CORE_L2MPKI_53	2.555
CORE_L2MPKI_54	2.539
CORE_L2MPKI_55	2.595
CORE_L2MPKI_56	2.529
CORE_L2MPKI_57	2.537
CORE_L2MPKI_58	2.558
CORE_L2MPKI_59	2.547
Avg_MPKI_Stream1= 20.194
Avg_MPKI_Stream2= 2.630
Avg_MPKI_Stream3= 2.590
MISSES-CORES
CORE_MISSES_0	36826
CORE_MISSES_1	36275
CORE_MISSES_2	37344
CORE_MISSES_3	37349
CORE_MISSES_4	36049
CORE_MISSES_5	38120
CORE_MISSES_6	36543
CORE_MISSES_7	36552
CORE_MISSES_8	37429
CORE_MISSES_9	37053
CORE_MISSES_10	25498
CORE_MISSES_11	27597
CORE_MISSES_12	29792
CORE_MISSES_13	26340
CORE_MISSES_14	29451
CORE_MISSES_15	27773
CORE_MISSES_16	24851
CORE_MISSES_17	28323
CORE_MISSES_18	30400
CORE_MISSES_19	26247
CORE_MISSES_20	28432
CORE_MISSES_21	28263
CORE_MISSES_22	25417
CORE_MISSES_23	28011
CORE_MISSES_24	27611
CORE_MISSES_25	25329
CORE_MISSES_26	30145
CORE_MISSES_27	30253
CORE_MISSES_28	27073
CORE_MISSES_29	27729
CORE_MISSES_30	25521
CORE_MISSES_31	26571
CORE_MISSES_32	27656
CORE_MISSES_33	25750
CORE_MISSES_34	27667
CORE_MISSES_35	29094
CORE_MISSES_36	25959
CORE_MISSES_37	24638
CORE_MISSES_38	28672
CORE_MISSES_39	25321
CORE_MISSES_40	25711
CORE_MISSES_41	25624
CORE_MISSES_42	24977
CORE_MISSES_43	27440
CORE_MISSES_44	25955
CORE_MISSES_45	26045
CORE_MISSES_46	24820
CORE_MISSES_47	28290
CORE_MISSES_48	24668
CORE_MISSES_49	25493
CORE_MISSES_50	26807
CORE_MISSES_51	26656
CORE_MISSES_52	26803
CORE_MISSES_53	28239
CORE_MISSES_54	25656
CORE_MISSES_55	27034
CORE_MISSES_56	28471
CORE_MISSES_57	26637
CORE_MISSES_58	25668
CORE_MISSES_59	28374
L2_MISSES = 1720292
L2_total_cache_accesses = 3336427
L2_total_cache_misses = 1720292
L2_total_cache_miss_rate = 0.5156
L2_total_cache_pending_hits = 42055
L2_total_cache_reservation_fails = 899239
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 266405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1900
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1419907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 701528
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5022
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 565
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 867
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3045
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1160907
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 29201
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 169495
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 119634
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138885
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67132
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2861
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 250
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 252
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7900
L2_cache_data_port_util = 0.272
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15553103
icnt_total_pkts_simt_to_mem=3740901
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.1985
gpu_ipc_2 =     112.0923
gpu_ipc_3 =     162.2422
gpu_tot_sim_cycle_stream_1 = 1884109
gpu_tot_sim_cycle_stream_2 = 1884109
gpu_tot_sim_cycle_stream_3 = 1882763
gpu_sim_insn_1 = 9794557
gpu_sim_insn_2 = 211194144
gpu_sim_insn_3 = 305463552
gpu_sim_cycle = 1884110
gpu_sim_insn = 526452253
gpu_ipc =     279.4169
gpu_tot_sim_cycle = 1884110
gpu_tot_sim_insn = 526452253
gpu_tot_ipc =     279.4169
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10460531
gpu_stall_icnt2sh    = 16602695
gpu_total_sim_rate=174726

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9066596
	L1I_total_cache_misses = 21174
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29487
L1D_cache:
	L1D_cache_core[0]: Access = 93957, Miss = 74824, Miss_rate = 0.796, Pending_hits = 5782, Reservation_fails = 1658314
	L1D_cache_core[1]: Access = 92984, Miss = 73791, Miss_rate = 0.794, Pending_hits = 5928, Reservation_fails = 1652779
	L1D_cache_core[2]: Access = 95190, Miss = 75591, Miss_rate = 0.794, Pending_hits = 6035, Reservation_fails = 1668139
	L1D_cache_core[3]: Access = 95196, Miss = 75498, Miss_rate = 0.793, Pending_hits = 6012, Reservation_fails = 1666044
	L1D_cache_core[4]: Access = 92326, Miss = 73741, Miss_rate = 0.799, Pending_hits = 5764, Reservation_fails = 1653189
	L1D_cache_core[5]: Access = 96416, Miss = 77151, Miss_rate = 0.800, Pending_hits = 6005, Reservation_fails = 1680288
	L1D_cache_core[6]: Access = 94127, Miss = 74641, Miss_rate = 0.793, Pending_hits = 5919, Reservation_fails = 1662720
	L1D_cache_core[7]: Access = 94128, Miss = 75065, Miss_rate = 0.797, Pending_hits = 5938, Reservation_fails = 1648595
	L1D_cache_core[8]: Access = 95220, Miss = 76310, Miss_rate = 0.801, Pending_hits = 6130, Reservation_fails = 1701015
	L1D_cache_core[9]: Access = 93032, Miss = 74758, Miss_rate = 0.804, Pending_hits = 5895, Reservation_fails = 1667666
	L1D_cache_core[10]: Access = 22556, Miss = 22556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32301
	L1D_cache_core[11]: Access = 24721, Miss = 24721, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25932
	L1D_cache_core[12]: Access = 26785, Miss = 26785, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18436
	L1D_cache_core[13]: Access = 23230, Miss = 23230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27727
	L1D_cache_core[14]: Access = 26000, Miss = 26000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21005
	L1D_cache_core[15]: Access = 24817, Miss = 24817, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20044
	L1D_cache_core[16]: Access = 21230, Miss = 21230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33934
	L1D_cache_core[17]: Access = 25214, Miss = 25214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25964
	L1D_cache_core[18]: Access = 27523, Miss = 27523, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10274
	L1D_cache_core[19]: Access = 23222, Miss = 23222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31452
	L1D_cache_core[20]: Access = 25891, Miss = 25891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18755
	L1D_cache_core[21]: Access = 25790, Miss = 25790, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20329
	L1D_cache_core[22]: Access = 21281, Miss = 21281, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35631
	L1D_cache_core[23]: Access = 25770, Miss = 25770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19590
	L1D_cache_core[24]: Access = 25387, Miss = 25387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18733
	L1D_cache_core[25]: Access = 22567, Miss = 22567, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32656
	L1D_cache_core[26]: Access = 26808, Miss = 26808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8569
	L1D_cache_core[27]: Access = 28142, Miss = 28142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2608
	L1D_cache_core[28]: Access = 24531, Miss = 24531, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25953
	L1D_cache_core[29]: Access = 24758, Miss = 24758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26738
	L1D_cache_core[30]: Access = 21939, Miss = 21939, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30765
	L1D_cache_core[31]: Access = 23903, Miss = 23903, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26615
	L1D_cache_core[32]: Access = 25046, Miss = 25046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19918
	L1D_cache_core[33]: Access = 22406, Miss = 22406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36844
	L1D_cache_core[34]: Access = 24664, Miss = 24664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17970
	L1D_cache_core[35]: Access = 26528, Miss = 26528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12285
	L1D_cache_core[36]: Access = 23276, Miss = 23276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23933
	L1D_cache_core[37]: Access = 21955, Miss = 21955, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31315
	L1D_cache_core[38]: Access = 25483, Miss = 25483, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19486
	L1D_cache_core[39]: Access = 21455, Miss = 21455, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34185
	L1D_cache_core[40]: Access = 22806, Miss = 22806, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21627
	L1D_cache_core[41]: Access = 23480, Miss = 23480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23064
	L1D_cache_core[42]: Access = 22550, Miss = 22550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25582
	L1D_cache_core[43]: Access = 24763, Miss = 24763, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16358
	L1D_cache_core[44]: Access = 23871, Miss = 23871, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23446
	L1D_cache_core[45]: Access = 23684, Miss = 23684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24474
	L1D_cache_core[46]: Access = 22545, Miss = 22545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33796
	L1D_cache_core[47]: Access = 26178, Miss = 26178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12859
	L1D_cache_core[48]: Access = 20269, Miss = 20269, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38961
	L1D_cache_core[49]: Access = 22144, Miss = 22144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31117
	L1D_cache_core[50]: Access = 24542, Miss = 24542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21942
	L1D_cache_core[51]: Access = 24066, Miss = 24066, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19530
	L1D_cache_core[52]: Access = 24598, Miss = 24598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19937
	L1D_cache_core[53]: Access = 26008, Miss = 26008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12299
	L1D_cache_core[54]: Access = 23701, Miss = 23701, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25906
	L1D_cache_core[55]: Access = 24482, Miss = 24482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20960
	L1D_cache_core[56]: Access = 26388, Miss = 26388, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8558
	L1D_cache_core[57]: Access = 24730, Miss = 24730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20819
	L1D_cache_core[58]: Access = 23629, Miss = 23629, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25470
	L1D_cache_core[59]: Access = 26169, Miss = 26169, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9754
	L1D_total_cache_accesses = 2156057
	L1D_total_cache_misses = 1964851
	L1D_total_cache_miss_rate = 0.9113
	L1D_total_cache_pending_hits = 59408
	L1D_total_cache_reservation_fails = 17805155
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 855403
	L1C_total_cache_misses = 9881
	L1C_total_cache_miss_rate = 0.0116
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 49789
L1T_cache:
	L1T_total_cache_accesses = 3714519
	L1T_total_cache_misses = 1360085
	L1T_total_cache_miss_rate = 0.3662
	L1T_total_cache_pending_hits = 2354434
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 129315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1688624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14998459
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 845522
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 9881
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 49789
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2354434
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1360085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 276227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2806696
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9045422
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21174
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29487
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3316, 2137, 2165, 2150, 2530, 2558, 2504, 2569, 2569, 2009, 2137, 2452, 2137, 1866, 2167, 2354, 2049, 2082, 3511, 1766, 2517, 2157, 2139, 2144, 2595, 2116, 1616, 2117, 2094, 1620, 2042, 2138, 2391, 2009, 1959, 1199, 2424, 1659, 1474, 1659, 2337, 1646, 1972, 2076, 1836, 1685, 1866, 2521, 
gpgpu_n_tot_thrd_icount = 555392864
gpgpu_n_tot_w_icount = 17356027
gpgpu_n_stall_shd_mem = 34777657
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1688582
gpgpu_n_mem_write_global = 278848
gpgpu_n_mem_texture = 1360035
gpgpu_n_mem_const = 6455
gpgpu_n_load_insn  = 37732241
gpgpu_n_store_insn = 1432065
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 17651680
gpgpu_n_const_mem_insn = 18775584
gpgpu_n_param_mem_insn = 6484813
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 49789
gpgpu_stall_shd_mem[c_mem][bk_conf] = 49789
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18538991
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45124918	W0_Idle:7666499	W0_Scoreboard:155945299	W1:177770	W2:145678	W3:146751	W4:115568	W5:82282	W6:40603	W7:21169	W8:7573	W9:3007	W10:1175	W11:936	W12:871	W13:716	W14:1023	W15:847	W16:1495	W17:2490	W18:3145	W19:7866	W20:8735	W21:15714	W22:20135	W23:20196	W24:22058	W25:22708	W26:16286	W27:9592	W28:4374	W29:1747	W30:744	W31:0	W32:16453230
Warp Occupancy Distribution:
Stall:33760720	W0_Idle:3537279	W0_Scoreboard:33733599	W1:177770	W2:145678	W3:146751	W4:115568	W5:82282	W6:40603	W7:21169	W8:7573	W9:3007	W10:1175	W11:936	W12:871	W13:716	W14:1023	W15:847	W16:1495	W17:2490	W18:3145	W19:7866	W20:8735	W21:15714	W22:20135	W23:20196	W24:22058	W25:22708	W26:16286	W27:9592	W28:4374	W29:1747	W30:744	W31:0	W32:3429548
Warp Occupancy Distribution:
Stall:6153109	W0_Idle:1661362	W0_Scoreboard:60991274	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6558655
warp_utilization0: 0.076767
warp_utilization1: 0.057491
warp_utilization2: 0.087026
traffic_breakdown_coretomem[CONST_ACC_R] = 51640 {8:6455,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13508656 {8:1688582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15146528 {40:229941,72:10976,136:37931,}
traffic_breakdown_coretomem[INST_ACC_R] = 26912 {8:3364,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 10880280 {8:1360035,}
traffic_breakdown_memtocore[CONST_ACC_R] = 464688 {72:6454,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 229584864 {136:1688124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2230248 {8:278781,}
traffic_breakdown_memtocore[INST_ACC_R] = 457368 {136:3363,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 184892680 {136:1359505,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 631 
averagemflatency_1 = 715 
averagemflatency_2= 577 
averagemflatency_3 = 579 
averagemrqlatency_1 = 52 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 1884109 
mrq_lat_table:802093 	31830 	40177 	87534 	253768 	280108 	248025 	142145 	36425 	2633 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	9241 	33155 	82306 	214512 	975162 	1637452 	374768 	6038 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	410826 	117023 	173026 	339935 	600676 	872730 	731480 	88433 	2427 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	114001 	2663065 	274583 	2430 	4 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	92520 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	282 	3483 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        16        24        15        14        23        16        29        21        12        18        16        11        15        18        15 
dram[1]:        10        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        14        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        15        26        19        20        19        20        14        14        19        14        12        16        16        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        15        19 
dram[5]:        11        13        15        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2930      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2895      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.323501  1.330153  1.348250  1.346207  1.510451  1.521144  1.397076  1.400534  1.457087  1.459442  1.444051  1.439368  1.316510  1.310109  1.310856  1.312426 
dram[1]:  1.324950  1.340958  1.354258  1.345637  1.519573  1.503870  1.402464  1.388593  1.457507  1.433834  1.442999  1.428725  1.306702  1.306974  1.314290  1.301920 
dram[2]:  1.326388  1.328462  1.352443  1.337014  1.535635  1.511682  1.410567  1.408419  1.455248  1.455405  1.438365  1.430177  1.320018  1.303330  1.303308  1.305998 
dram[3]:  1.322519  1.327106  1.331268  1.354879  1.503691  1.515163  1.387419  1.413436  1.458058  1.468918  1.436237  1.430944  1.299830  1.296263  1.305970  1.310250 
dram[4]:  1.324324  1.319276  1.339960  1.355256  1.525208  1.516450  1.405679  1.408933  1.457480  1.443531  1.431825  1.440809  1.310565  1.301130  1.311674  1.312006 
dram[5]:  1.332238  1.324006  1.339161  1.340525  1.523248  1.498917  1.397497  1.395658  1.452698  1.458133  1.448862  1.446734  1.300402  1.303799  1.311136  1.303344 
average row locality = 1924752/1380791 = 1.393949
average row locality_1 = 817275/516451 = 1.582483
average row locality_2 = 566321/445066 = 1.272443
average row locality_3 = 541156/419274 = 1.290698
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     15609     15544     16048     16042     19156     19214     19885     19704     19983     19706     19686     19803     17291     17208     16054     15877 
dram[1]:     15601     15585     15976     16055     19202     19149     19706     19854     19898     19768     19807     19830     16972     16933     15779     15690 
dram[2]:     15700     15492     16038     16084     19177     19316     19780     19848     19965     19885     19690     19581     17268     17179     15854     15832 
dram[3]:     15492     15553     16049     15945     19303     19451     19855     19854     19928     20204     19916     19747     16999     16864     15904     15618 
dram[4]:     15561     15547     16172     16102     19280     19464     19866     19898     19863     19894     19866     19654     17285     17078     16014     15932 
dram[5]:     15551     15679     16066     16047     19262     19413     19821     19703     20005     20112     20110     19882     16902     16842     15687     15705 
total reads: 1720249
bank skew: 20204/15492 = 1.30
chip skew: 287476/285805 = 1.01
number of total write accesses:
dram[0]:      1038      1047      1366      1386      4907      5103      2383      2339      3310      3162      2756      2880       603       599       645       653 
dram[1]:      1047      1063      1391      1371      5020      4750      2380      2326      3186      2965      2825      2732       594       570       647       653 
dram[2]:      1043      1054      1372      1352      5063      4819      2459      2336      3383      3205      2760      2684       576       472       655       651 
dram[3]:      1058      1069      1356      1411      5141      4881      2334      2532      3277      3331      2890      2829       589       445       657       654 
dram[4]:      1050      1064      1352      1393      5073      4919      2459      2435      3206      3114      2827      2716       616       417       660       657 
dram[5]:      1066      1071      1398      1412      5145      4817      2513      2347      3228      3275      2996      2933       578       419       655       665 
total reads: 204511
bank skew: 5145/417 = 12.34
chip skew: 34518/33520 = 1.03
average mf latency per bank:
dram[0]:        756       749       858       858      1228      1227      1714      1687      1237      1217      1111      1085       970       963       790       789
dram[1]:        710       721       784       837      1126      1254      1570      1663      1142      1218      1012      1035       858       902       696       725
dram[2]:        760       791       862       907      1244      1352      1696      1779      1236      1280      1118      1146       975      1175       798       824
dram[3]:        702       719       803       826      1154      1226      1594      1605      1156      1162      1016      1034       880       883       713       713
dram[4]:        773       780       876       907      1250      1329      1710      1755      1257      1267      1117      1134      1004      1006       803       814
dram[5]:        689       719       796       838      1171      1248      1570      1641      1137      1170      1002      1018       879       901       705       717
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4707      4323      4562      4181      4044      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      3742      4739      4447      4838      4861      4350
dram[2]:       4788      5151      4129      5037      5043      3694      4480      4867      5556      4218      5261      5123      4070      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      4034      5057      4633      4358      5145      4258      4080      5772      4775      4856      5374
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      4310      5056      5239
dram[5]:       5121      4927      5196      4422      4570      4204      4475      5401      4693      4755      4205      3511      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2487024 n_nop=1404341 n_act=229982 n_pre=229966 n_req=310217 n_req_1=77261 n_req_2=95647 n_req_3=137309 n_rd=573620 n_write=49115 bw_util=0.4835 bw_util_1=0.1119 bw_util_2=0.1525 bw_util_3=0.219 blp=5.858329 blp_1= 2.083202 blp_2= 2.258550 blp_3= 2.814649
 n_activity=2376870 dram_eff=0.5059 dram_eff_1=0.1171 dram_eff_2=0.1596 dram_eff_3=0.2291
bk0: 31218a 1834499i bk1: 31088a 1831876i bk2: 32096a 1789945i bk3: 32084a 1778364i bk4: 38312a 1381642i bk5: 38428a 1359108i bk6: 39770a 1531700i bk7: 39408a 1530170i bk8: 39966a 1522084i bk9: 39412a 1541325i bk10: 39372a 1553920i bk11: 39606a 1527211i bk12: 34582a 1771147i bk13: 34416a 1767807i bk14: 32108a 1788779i bk15: 31754a 1789453i 
bw_dist = 0.112	0.153	0.219	0.472	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.26428
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2487024 n_nop=1408410 n_act=229359 n_pre=229344 n_req=308735 n_req_1=75371 n_req_2=95786 n_req_3=137578 n_rd=571603 n_write=48308 bw_util=0.4815 bw_util_1=0.1093 bw_util_2=0.1528 bw_util_3=0.2194 blp=5.734050 blp_1= 2.030138 blp_2= 2.243567 blp_3= 2.786156
 n_activity=2384216 dram_eff=0.5022 dram_eff_1=0.1141 dram_eff_2=0.1593 dram_eff_3=0.2288
bk0: 31202a 1840136i bk1: 31170a 1836423i bk2: 31952a 1798225i bk3: 32109a 1783861i bk4: 38404a 1406582i bk5: 38296a 1402241i bk6: 39412a 1557564i bk7: 39708a 1532039i bk8: 39796a 1548472i bk9: 39534a 1560293i bk10: 39614a 1556083i bk11: 39658a 1545310i bk12: 33944a 1788571i bk13: 33866a 1785748i bk14: 31558a 1810711i bk15: 31380a 1802922i 
bw_dist = 0.109	0.153	0.219	0.477	0.041
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.77918
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2487024 n_nop=1405510 n_act=229694 n_pre=229678 n_req=309934 n_req_1=76623 n_req_2=95721 n_req_3=137590 n_rd=573372 n_write=48770 bw_util=0.4832 bw_util_1=0.1111 bw_util_2=0.1527 bw_util_3=0.2194 blp=5.862267 blp_1= 2.063320 blp_2= 2.258753 blp_3= 2.826860
 n_activity=2373782 dram_eff=0.5063 dram_eff_1=0.1164 dram_eff_2=0.16 dram_eff_3=0.2299
bk0: 31400a 1828046i bk1: 30984a 1832528i bk2: 32076a 1781627i bk3: 32168a 1770461i bk4: 38354a 1373467i bk5: 38630a 1369348i bk6: 39560a 1539912i bk7: 39696a 1524954i bk8: 39930a 1520821i bk9: 39770a 1525618i bk10: 39380a 1555189i bk11: 39160a 1551585i bk12: 34536a 1775199i bk13: 34356a 1778332i bk14: 31708a 1796095i bk15: 31664a 1794507i 
bw_dist = 0.111	0.153	0.219	0.471	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.36516
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2487024 n_nop=1402783 n_act=230647 n_pre=230631 n_req=310222 n_req_1=76891 n_req_2=95759 n_req_3=137572 n_rd=573364 n_write=49599 bw_util=0.4834 bw_util_1=0.1113 bw_util_2=0.1528 bw_util_3=0.2194 blp=5.779180 blp_1= 2.049850 blp_2= 2.230925 blp_3= 2.803504
 n_activity=2390846 dram_eff=0.5029 dram_eff_1=0.1157 dram_eff_2=0.1589 dram_eff_3=0.2282
bk0: 30984a 1839947i bk1: 31106a 1834107i bk2: 32098a 1785937i bk3: 31890a 1789308i bk4: 38606a 1384730i bk5: 38902a 1379820i bk6: 39710a 1547896i bk7: 39708a 1527046i bk8: 39856a 1534369i bk9: 40408a 1521675i bk10: 39832a 1537136i bk11: 39494a 1536429i bk12: 33998a 1779528i bk13: 33728a 1793739i bk14: 31808a 1798247i bk15: 31236a 1808267i 
bw_dist = 0.111	0.153	0.219	0.478	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.88952
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2487024 n_nop=1402235 n_act=230501 n_pre=230486 n_req=310784 n_req_1=77619 n_req_2=95770 n_req_3=137395 n_rd=574946 n_write=48856 bw_util=0.4845 bw_util_1=0.1126 bw_util_2=0.1528 bw_util_3=0.2192 blp=5.881274 blp_1= 2.079338 blp_2= 2.259743 blp_3= 2.827896
 n_activity=2376277 dram_eff=0.5071 dram_eff_1=0.1178 dram_eff_2=0.1599 dram_eff_3=0.2294
bk0: 31122a 1830049i bk1: 31094a 1821277i bk2: 32344a 1774187i bk3: 32204a 1767158i bk4: 38560a 1370648i bk5: 38928a 1366839i bk6: 39732a 1530351i bk7: 39796a 1516248i bk8: 39726a 1536732i bk9: 39784a 1532198i bk10: 39732a 1537409i bk11: 39308a 1544466i bk12: 34570a 1767905i bk13: 34154a 1784486i bk14: 32028a 1794241i bk15: 31864a 1785861i 
bw_dist = 0.113	0.153	0.219	0.471	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.3809
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2487024 n_nop=1402447 n_act=230608 n_pre=230594 n_req=310260 n_req_1=77056 n_req_2=95747 n_req_3=137457 n_rd=573560 n_write=49815 bw_util=0.4835 bw_util_1=0.1115 bw_util_2=0.1527 bw_util_3=0.2193 blp=5.774289 blp_1= 2.057704 blp_2= 2.234525 blp_3= 2.783950
 n_activity=2393359 dram_eff=0.5025 dram_eff_1=0.1159 dram_eff_2=0.1587 dram_eff_3=0.2278
bk0: 31102a 1844623i bk1: 31358a 1829519i bk2: 32132a 1783808i bk3: 32094a 1773193i bk4: 38522a 1389879i bk5: 38826a 1384169i bk6: 39638a 1537843i bk7: 39406a 1532642i bk8: 40010a 1547486i bk9: 40224a 1521277i bk10: 40216a 1532998i bk11: 39764a 1521716i bk12: 33802a 1789376i bk13: 33684a 1797408i bk14: 31372a 1810473i bk15: 31410a 1800784i 
bw_dist = 0.112	0.153	0.219	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.8501

========= L2 cache stats =========
L2_cache_bank[0]: Access = 279473, Miss = 143713, Miss_rate = 0.514, Pending_hits = 3490, Reservation_fails = 78691
L2_cache_bank[1]: Access = 278359, Miss = 143102, Miss_rate = 0.514, Pending_hits = 3499, Reservation_fails = 77484
L2_cache_bank[2]: Access = 275368, Miss = 142941, Miss_rate = 0.519, Pending_hits = 3512, Reservation_fails = 56145
L2_cache_bank[3]: Access = 275982, Miss = 142865, Miss_rate = 0.518, Pending_hits = 3519, Reservation_fails = 66446
L2_cache_bank[4]: Access = 279507, Miss = 143475, Miss_rate = 0.513, Pending_hits = 3509, Reservation_fails = 87674
L2_cache_bank[5]: Access = 282126, Miss = 143220, Miss_rate = 0.508, Pending_hits = 3589, Reservation_fails = 95311
L2_cache_bank[6]: Access = 275333, Miss = 143460, Miss_rate = 0.521, Pending_hits = 3389, Reservation_fails = 57766
L2_cache_bank[7]: Access = 276756, Miss = 143237, Miss_rate = 0.518, Pending_hits = 3557, Reservation_fails = 66155
L2_cache_bank[8]: Access = 279429, Miss = 143911, Miss_rate = 0.515, Pending_hits = 3460, Reservation_fails = 91423
L2_cache_bank[9]: Access = 281068, Miss = 143571, Miss_rate = 0.511, Pending_hits = 3524, Reservation_fails = 88363
L2_cache_bank[10]: Access = 275293, Miss = 143405, Miss_rate = 0.521, Pending_hits = 3391, Reservation_fails = 62893
L2_cache_bank[11]: Access = 277733, Miss = 143392, Miss_rate = 0.516, Pending_hits = 3616, Reservation_fails = 70888
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 279473, Miss = 143713 (0.514), PendingHit = 3490 (0.0125)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 278359, Miss = 143102 (0.514), PendingHit = 3499 (0.0126)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 275368, Miss = 142941 (0.519), PendingHit = 3512 (0.0128)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 275982, Miss = 142865 (0.518), PendingHit = 3519 (0.0128)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 279507, Miss = 143475 (0.513), PendingHit = 3509 (0.0126)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 282126, Miss = 143220 (0.508), PendingHit = 3589 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 275333, Miss = 143460 (0.521), PendingHit = 3389 (0.0123)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 276756, Miss = 143237 (0.518), PendingHit = 3557 (0.0129)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 279429, Miss = 143911 (0.515), PendingHit = 3460 (0.0124)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 281068, Miss = 143571 (0.511), PendingHit = 3524 (0.0125)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 275293, Miss = 143405 (0.521), PendingHit = 3391 (0.0123)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 277733, Miss = 143392 (0.516), PendingHit = 3616 (0.013)
L2 Cache Total Miss Rate = 0.516
Stream 1: L2 Cache Miss Rate = 0.504
Stream 2: L2 Cache Miss Rate = 0.525
Stream 3: L2 Cache Miss Rate = 0.511
Stream 1: Accesses  = 1282472
Stream 1: Misses  = 645812
Stream 2: Accesses  = 1038167
Stream 2: Misses  = 545112
Stream 3: Accesses  = 2298260
Stream 3: Misses  = 1175180
Stream 1+2: Accesses  = 2320639
Stream 1+2: Misses  = 1190924
Stream 1+2+3: Accesses  = 4618899
Stream 1+2+3: Misses  = 2366104
Total Accesses  = 3336427
MPKI-CORES
CORE_L2MPKI_0	38.124
CORE_L2MPKI_1	38.055
CORE_L2MPKI_2	37.303
CORE_L2MPKI_3	38.015
CORE_L2MPKI_4	36.270
CORE_L2MPKI_5	37.326
CORE_L2MPKI_6	38.272
CORE_L2MPKI_7	38.072
CORE_L2MPKI_8	37.656
CORE_L2MPKI_9	38.287
CORE_L2MPKI_10	2.656
CORE_L2MPKI_11	2.630
CORE_L2MPKI_12	2.618
CORE_L2MPKI_13	2.665
CORE_L2MPKI_14	2.669
CORE_L2MPKI_15	2.629
CORE_L2MPKI_16	2.749
CORE_L2MPKI_17	2.643
CORE_L2MPKI_18	2.587
CORE_L2MPKI_19	2.660
CORE_L2MPKI_20	2.579
CORE_L2MPKI_21	2.574
CORE_L2MPKI_22	2.811
CORE_L2MPKI_23	2.551
CORE_L2MPKI_24	2.550
CORE_L2MPKI_25	2.646
CORE_L2MPKI_26	2.637
CORE_L2MPKI_27	2.518
CORE_L2MPKI_28	2.600
CORE_L2MPKI_29	2.623
CORE_L2MPKI_30	2.736
CORE_L2MPKI_31	2.601
CORE_L2MPKI_32	2.584
CORE_L2MPKI_33	2.704
CORE_L2MPKI_34	2.639
CORE_L2MPKI_35	2.574
CORE_L2MPKI_36	2.615
CORE_L2MPKI_37	2.635
CORE_L2MPKI_38	2.655
CORE_L2MPKI_39	2.768
CORE_L2MPKI_40	2.649
CORE_L2MPKI_41	2.552
CORE_L2MPKI_42	2.606
CORE_L2MPKI_43	2.603
CORE_L2MPKI_44	2.548
CORE_L2MPKI_45	2.580
CORE_L2MPKI_46	2.579
CORE_L2MPKI_47	2.536
CORE_L2MPKI_48	2.852
CORE_L2MPKI_49	2.716
CORE_L2MPKI_50	2.559
CORE_L2MPKI_51	2.605
CORE_L2MPKI_52	2.554
CORE_L2MPKI_53	2.555
CORE_L2MPKI_54	2.539
CORE_L2MPKI_55	2.595
CORE_L2MPKI_56	2.529
CORE_L2MPKI_57	2.537
CORE_L2MPKI_58	2.558
CORE_L2MPKI_59	2.547
Avg_MPKI_Stream1= 20.194
Avg_MPKI_Stream2= 2.630
Avg_MPKI_Stream3= 2.590
MISSES-CORES
CORE_MISSES_0	36826
CORE_MISSES_1	36275
CORE_MISSES_2	37344
CORE_MISSES_3	37349
CORE_MISSES_4	36049
CORE_MISSES_5	38120
CORE_MISSES_6	36543
CORE_MISSES_7	36552
CORE_MISSES_8	37429
CORE_MISSES_9	37053
CORE_MISSES_10	25498
CORE_MISSES_11	27597
CORE_MISSES_12	29792
CORE_MISSES_13	26340
CORE_MISSES_14	29451
CORE_MISSES_15	27773
CORE_MISSES_16	24851
CORE_MISSES_17	28323
CORE_MISSES_18	30400
CORE_MISSES_19	26247
CORE_MISSES_20	28432
CORE_MISSES_21	28263
CORE_MISSES_22	25417
CORE_MISSES_23	28011
CORE_MISSES_24	27611
CORE_MISSES_25	25329
CORE_MISSES_26	30145
CORE_MISSES_27	30253
CORE_MISSES_28	27073
CORE_MISSES_29	27729
CORE_MISSES_30	25521
CORE_MISSES_31	26571
CORE_MISSES_32	27656
CORE_MISSES_33	25750
CORE_MISSES_34	27667
CORE_MISSES_35	29094
CORE_MISSES_36	25959
CORE_MISSES_37	24638
CORE_MISSES_38	28672
CORE_MISSES_39	25321
CORE_MISSES_40	25711
CORE_MISSES_41	25624
CORE_MISSES_42	24977
CORE_MISSES_43	27440
CORE_MISSES_44	25955
CORE_MISSES_45	26045
CORE_MISSES_46	24820
CORE_MISSES_47	28290
CORE_MISSES_48	24668
CORE_MISSES_49	25493
CORE_MISSES_50	26807
CORE_MISSES_51	26656
CORE_MISSES_52	26803
CORE_MISSES_53	28239
CORE_MISSES_54	25656
CORE_MISSES_55	27034
CORE_MISSES_56	28471
CORE_MISSES_57	26637
CORE_MISSES_58	25668
CORE_MISSES_59	28374
L2_MISSES = 1720292
L2_total_cache_accesses = 3336427
L2_total_cache_misses = 1720292
L2_total_cache_miss_rate = 0.5156
L2_total_cache_pending_hits = 42055
L2_total_cache_reservation_fails = 899239
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 266405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1900
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1419907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 701528
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5022
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 565
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 867
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3045
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1160907
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 29201
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 169495
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 119634
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138885
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67132
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2861
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 250
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 252
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7900
L2_cache_data_port_util = 0.272
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15553103
icnt_total_pkts_simt_to_mem=3740901
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.9605
gpu_ipc_2 =     111.6492
gpu_ipc_3 =     161.5686
gpu_tot_sim_cycle_stream_1 = 2161814
gpu_tot_sim_cycle_stream_2 = 2161814
gpu_tot_sim_cycle_stream_3 = 2159958
gpu_sim_insn_1 = 10723726
gpu_sim_insn_2 = 241364736
gpu_sim_insn_3 = 348981376
gpu_sim_cycle = 2161815
gpu_sim_insn = 601069838
gpu_ipc =     278.0394
gpu_tot_sim_cycle = 2161815
gpu_tot_sim_insn = 601069838
gpu_tot_ipc =     278.0394
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12106369
gpu_stall_icnt2sh    = 19151317
gpu_total_sim_rate=176215

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10321202
	L1I_total_cache_misses = 23340
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31459
L1D_cache:
	L1D_cache_core[0]: Access = 107787, Miss = 86305, Miss_rate = 0.801, Pending_hits = 6614, Reservation_fails = 1919940
	L1D_cache_core[1]: Access = 106847, Miss = 85372, Miss_rate = 0.799, Pending_hits = 6762, Reservation_fails = 1915426
	L1D_cache_core[2]: Access = 109071, Miss = 87113, Miss_rate = 0.799, Pending_hits = 6868, Reservation_fails = 1930724
	L1D_cache_core[3]: Access = 109074, Miss = 86930, Miss_rate = 0.797, Pending_hits = 6834, Reservation_fails = 1925944
	L1D_cache_core[4]: Access = 106485, Miss = 85457, Miss_rate = 0.803, Pending_hits = 6640, Reservation_fails = 1914311
	L1D_cache_core[5]: Access = 109984, Miss = 88418, Miss_rate = 0.804, Pending_hits = 6807, Reservation_fails = 1943332
	L1D_cache_core[6]: Access = 108172, Miss = 86357, Miss_rate = 0.798, Pending_hits = 6760, Reservation_fails = 1924892
	L1D_cache_core[7]: Access = 107888, Miss = 86491, Miss_rate = 0.802, Pending_hits = 6729, Reservation_fails = 1911399
	L1D_cache_core[8]: Access = 109065, Miss = 87746, Miss_rate = 0.805, Pending_hits = 6945, Reservation_fails = 1963582
	L1D_cache_core[9]: Access = 106641, Miss = 85982, Miss_rate = 0.806, Pending_hits = 6707, Reservation_fails = 1928843
	L1D_cache_core[10]: Access = 26606, Miss = 26606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32544
	L1D_cache_core[11]: Access = 27918, Miss = 27918, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32879
	L1D_cache_core[12]: Access = 30409, Miss = 30409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23559
	L1D_cache_core[13]: Access = 26666, Miss = 26666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32493
	L1D_cache_core[14]: Access = 29009, Miss = 29009, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25625
	L1D_cache_core[15]: Access = 28409, Miss = 28409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24044
	L1D_cache_core[16]: Access = 24789, Miss = 24789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37144
	L1D_cache_core[17]: Access = 28136, Miss = 28136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30755
	L1D_cache_core[18]: Access = 30990, Miss = 30990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14114
	L1D_cache_core[19]: Access = 27194, Miss = 27194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36458
	L1D_cache_core[20]: Access = 29185, Miss = 29185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23300
	L1D_cache_core[21]: Access = 29849, Miss = 29849, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20391
	L1D_cache_core[22]: Access = 24885, Miss = 24885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38404
	L1D_cache_core[23]: Access = 28699, Miss = 28699, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27829
	L1D_cache_core[24]: Access = 29297, Miss = 29297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19697
	L1D_cache_core[25]: Access = 26198, Miss = 26198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36361
	L1D_cache_core[26]: Access = 30303, Miss = 30303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12734
	L1D_cache_core[27]: Access = 31745, Miss = 31745, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5904
	L1D_cache_core[28]: Access = 28712, Miss = 28712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25967
	L1D_cache_core[29]: Access = 28113, Miss = 28113, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29653
	L1D_cache_core[30]: Access = 25073, Miss = 25073, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36536
	L1D_cache_core[31]: Access = 27801, Miss = 27801, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28535
	L1D_cache_core[32]: Access = 28440, Miss = 28440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24392
	L1D_cache_core[33]: Access = 25626, Miss = 25626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40279
	L1D_cache_core[34]: Access = 27819, Miss = 27819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23023
	L1D_cache_core[35]: Access = 30616, Miss = 30616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12368
	L1D_cache_core[36]: Access = 25688, Miss = 25688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31624
	L1D_cache_core[37]: Access = 24856, Miss = 24856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39218
	L1D_cache_core[38]: Access = 28312, Miss = 28312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27627
	L1D_cache_core[39]: Access = 24786, Miss = 24786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38056
	L1D_cache_core[40]: Access = 26565, Miss = 26565, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24654
	L1D_cache_core[41]: Access = 26917, Miss = 26917, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26212
	L1D_cache_core[42]: Access = 25746, Miss = 25746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31057
	L1D_cache_core[43]: Access = 28549, Miss = 28549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19267
	L1D_cache_core[44]: Access = 27409, Miss = 27409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24764
	L1D_cache_core[45]: Access = 27022, Miss = 27022, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27102
	L1D_cache_core[46]: Access = 26006, Miss = 26006, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37829
	L1D_cache_core[47]: Access = 30352, Miss = 30352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13469
	L1D_cache_core[48]: Access = 23405, Miss = 23405, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43158
	L1D_cache_core[49]: Access = 25624, Miss = 25624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36851
	L1D_cache_core[50]: Access = 28078, Miss = 28078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25104
	L1D_cache_core[51]: Access = 27233, Miss = 27233, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21524
	L1D_cache_core[52]: Access = 27700, Miss = 27700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25735
	L1D_cache_core[53]: Access = 29771, Miss = 29771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15244
	L1D_cache_core[54]: Access = 26758, Miss = 26758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32825
	L1D_cache_core[55]: Access = 28150, Miss = 28150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22533
	L1D_cache_core[56]: Access = 29990, Miss = 29990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11330
	L1D_cache_core[57]: Access = 28234, Miss = 28234, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25402
	L1D_cache_core[58]: Access = 26882, Miss = 26882, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30546
	L1D_cache_core[59]: Access = 29873, Miss = 29873, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11456
	L1D_total_cache_accesses = 2467407
	L1D_total_cache_misses = 2252564
	L1D_total_cache_miss_rate = 0.9129
	L1D_total_cache_pending_hits = 67666
	L1D_total_cache_reservation_fails = 20615968
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 969457
	L1C_total_cache_misses = 10267
	L1C_total_cache_miss_rate = 0.0106
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 52359
L1T_cache:
	L1T_total_cache_accesses = 4258187
	L1T_total_cache_misses = 1559866
	L1T_total_cache_miss_rate = 0.3663
	L1T_total_cache_pending_hits = 2698321
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 144633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1946698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17600719
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 959190
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10267
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 52359
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2698321
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1559866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 305866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3015249
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10297862
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23340
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31459
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3316, 2137, 2165, 2150, 2530, 2558, 2504, 2582, 2569, 2085, 2137, 2563, 2137, 2031, 2167, 2625, 2049, 2403, 3511, 2141, 2517, 2526, 2139, 2571, 2595, 2541, 1616, 2539, 2094, 2053, 2042, 2586, 2530, 2448, 2111, 1610, 2580, 1982, 1606, 1972, 2515, 1933, 2137, 2294, 2068, 1920, 2126, 2698, 
gpgpu_n_tot_thrd_icount = 632375328
gpgpu_n_tot_w_icount = 19761729
gpgpu_n_stall_shd_mem = 40327823
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1946684
gpgpu_n_mem_write_global = 308573
gpgpu_n_mem_texture = 1559862
gpgpu_n_mem_const = 6698
gpgpu_n_load_insn  = 43100382
gpgpu_n_store_insn = 1608722
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 20175072
gpgpu_n_const_mem_insn = 21452288
gpgpu_n_param_mem_insn = 7292718
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 52359
gpgpu_stall_shd_mem[c_mem][bk_conf] = 52359
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21473163
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51403167	W0_Idle:9355587	W0_Scoreboard:178896837	W1:183729	W2:154642	W3:156015	W4:123575	W5:88276	W6:43558	W7:22846	W8:8508	W9:3440	W10:1555	W11:1252	W12:1141	W13:881	W14:1437	W15:1145	W16:1768	W17:2749	W18:3867	W19:9226	W20:10817	W21:18035	W22:25516	W23:24054	W24:26383	W25:26173	W26:20166	W27:11597	W28:5311	W29:2058	W30:776	W31:0	W32:18781713
Warp Occupancy Distribution:
Stall:38077308	W0_Idle:4814966	W0_Scoreboard:38701069	W1:183729	W2:154642	W3:156015	W4:123575	W5:88276	W6:43558	W7:22846	W8:8508	W9:3440	W10:1555	W11:1252	W12:1141	W13:881	W14:1437	W15:1145	W16:1768	W17:2749	W18:3867	W19:9226	W20:10817	W21:18035	W22:25516	W23:24054	W24:26383	W25:26173	W26:20166	W27:11597	W28:5311	W29:2058	W30:776	W31:0	W32:3898761
Warp Occupancy Distribution:
Stall:7242303	W0_Idle:1832357	W0_Scoreboard:69918386	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7479554
warp_utilization0: 0.076179
warp_utilization1: 0.056425
warp_utilization2: 0.086496
traffic_breakdown_coretomem[CONST_ACC_R] = 53584 {8:6698,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15573472 {8:1946684,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16888584 {40:252883,72:12509,136:43181,}
traffic_breakdown_coretomem[INST_ACC_R] = 30080 {8:3760,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12478896 {8:1559862,}
traffic_breakdown_memtocore[CONST_ACC_R] = 482256 {72:6698,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 264677760 {136:1946160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2468024 {8:308503,}
traffic_breakdown_memtocore[INST_ACC_R] = 511360 {136:3760,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 212130760 {136:1559785,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 634 
averagemflatency_1 = 718 
averagemflatency_2= 581 
averagemflatency_3 = 583 
averagemrqlatency_1 = 51 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 2161814 
mrq_lat_table:919809 	36554 	46069 	100181 	292442 	321995 	283468 	160718 	40566 	2895 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	10212 	36777 	92600 	242983 	1107826 	1885420 	437872 	7165 	290 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	462898 	133075 	197133 	388041 	688951 	1000069 	847624 	104551 	2973 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	126490 	3067353 	316066 	2730 	4 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	113853 	8388 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	300 	4020 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        21        24        16        14        23        16        29        21        12        18        16        11        15        18        15 
dram[1]:        16        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        14        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        16        26        19        20        19        20        14        14        19        14        13        16        16        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        15        19 
dram[5]:        16        13        15        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2930      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2895      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.328890  1.334490  1.347105  1.346845  1.511257  1.520581  1.389457  1.387474  1.449937  1.448437  1.438589  1.440782  1.323862  1.318652  1.310252  1.317018 
dram[1]:  1.330603  1.343209  1.355980  1.346539  1.520411  1.504619  1.392234  1.378547  1.451926  1.426384  1.438698  1.428722  1.320617  1.318065  1.317978  1.302991 
dram[2]:  1.328680  1.334583  1.352404  1.340808  1.532875  1.510204  1.398503  1.394795  1.442797  1.449053  1.434795  1.429881  1.321394  1.308799  1.306771  1.309080 
dram[3]:  1.323996  1.334095  1.331510  1.353308  1.507029  1.515763  1.376815  1.402534  1.452987  1.463153  1.430777  1.432725  1.314716  1.311139  1.308723  1.310919 
dram[4]:  1.322629  1.326390  1.341405  1.354488  1.526567  1.518857  1.393223  1.395494  1.450083  1.438388  1.428208  1.441410  1.316858  1.305575  1.314658  1.316597 
dram[5]:  1.335343  1.330592  1.341432  1.342511  1.528020  1.497880  1.389931  1.383553  1.447796  1.450257  1.444891  1.450397  1.313277  1.316234  1.312884  1.303476 
average row locality = 2204711/1582855 = 1.392870
average row locality_1 = 938139/592440 = 1.583517
average row locality_2 = 646371/508772 = 1.270453
average row locality_3 = 620201/481643 = 1.287678
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18166     18046     18485     18474     21833     21935     22738     22510     22813     22578     22416     22587     19652     19578     18563     18373 
dram[1]:     18142     18107     18374     18501     21934     21830     22532     22689     22729     22611     22627     22717     19625     19631     18296     18260 
dram[2]:     18228     18025     18464     18482     21900     21985     22604     22670     22872     22736     22472     22367     19563     19514     18389     18418 
dram[3]:     17991     18039     18466     18388     22024     22134     22665     22638     22783     23084     22716     22565     19691     19500     18403     18093 
dram[4]:     18082     18028     18616     18556     21988     22148     22714     22749     22722     22815     22622     22453     19638     19342     18561     18475 
dram[5]:     18058     18200     18453     18490     22013     22120     22651     22560     22867     22955     22884     22793     19580     19458     18201     18225 
total reads: 1974238
bank skew: 23084/17991 = 1.28
chip skew: 329509/328605 = 1.00
number of total write accesses:
dram[0]:      1176      1188      1502      1529      5554      5808      2539      2503      3615      3420      3106      3288       848       840       813       812 
dram[1]:      1189      1207      1525      1518      5702      5372      2531      2475      3472      3188      3189      3070       834       799       816       822 
dram[2]:      1188      1197      1511      1488      5751      5469      2625      2467      3688      3504      3119      3052       801       686       814       818 
dram[3]:      1199      1220      1496      1553      5847      5513      2466      2710      3581      3620      3234      3204       812       665       830       817 
dram[4]:      1194      1202      1493      1527      5794      5600      2613      2582      3511      3417      3210      3096       851       633       821       825 
dram[5]:      1211      1216      1533      1551      5881      5435      2693      2499      3536      3577      3361      3362       806       633       824       828 
total reads: 230510
bank skew: 5881/633 = 9.29
chip skew: 38946/37709 = 1.03
average mf latency per bank:
dram[0]:        798       796       912       925      1265      1264      1728      1722      1201      1190      1068      1050       933       931       778       779
dram[1]:        743       781       839       921      1162      1312      1602      1717      1110      1186       976      1011       831       888       691       743
dram[2]:        796       833       928       977      1293      1392      1738      1811      1209      1247      1084      1102       943      1118       789       820
dram[3]:        736       763       859       892      1186      1269      1629      1644      1120      1127       981       999       854       860       707       713
dram[4]:        806       833       936       986      1281      1379      1736      1803      1220      1239      1076      1099       966       974       788       813
dram[5]:        739       763       862       904      1204      1284      1609      1678      1106      1135       972       988       856       877       703       723
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4707      4323      4562      4181      4044      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      4513      4739      5606      4838      4861      4350
dram[2]:       4788      5151      4703      5037      5043      3694      4764      4867      5556      4218      5261      5123      4666      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      5994      5057      4633      4358      5145      4258      4080      5772      4775      4856      5374
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      6113      5056      5239
dram[5]:       5121      4927      5196      4422      4570      4238      4475      5401      4761      4755      4205      3511      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2853595 n_nop=1613969 n_act=263435 n_pre=263426 n_req=355298 n_req_1=88946 n_req_2=109243 n_req_3=157109 n_rd=657473 n_write=55292 bw_util=0.4827 bw_util_1=0.1125 bw_util_2=0.1518 bw_util_3=0.2184 blp=5.834349 blp_1= 2.082732 blp_2= 2.252333 blp_3= 2.812615
 n_activity=2727326 dram_eff=0.5051 dram_eff_1=0.1177 dram_eff_2=0.1589 dram_eff_3=0.2285
bk0: 36332a 2098309i bk1: 36092a 2098769i bk2: 36968a 2057614i bk3: 36944a 2043534i bk4: 43666a 1599767i bk5: 43868a 1567609i bk6: 45476a 1777583i bk7: 45018a 1769448i bk8: 45624a 1765584i bk9: 45154a 1784052i bk10: 44831a 1792097i bk11: 45172a 1755982i bk12: 39304a 2027699i bk13: 39156a 2022924i bk14: 37124a 2041845i bk15: 36744a 2044957i 
bw_dist = 0.113	0.152	0.218	0.473	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.1645
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2853595 n_nop=1615686 n_act=263221 n_pre=263206 n_req=354530 n_req_1=87729 n_req_2=109390 n_req_3=157411 n_rd=657197 n_write=54285 bw_util=0.4821 bw_util_1=0.1113 bw_util_2=0.152 bw_util_3=0.2188 blp=5.735415 blp_1= 2.038749 blp_2= 2.242850 blp_3= 2.787932
 n_activity=2735782 dram_eff=0.5029 dram_eff_1=0.1161 dram_eff_2=0.1586 dram_eff_3=0.2282
bk0: 36284a 2106616i bk1: 36214a 2098097i bk2: 36748a 2066246i bk3: 37002a 2046193i bk4: 43865a 1622377i bk5: 43658a 1613502i bk6: 45062a 1803998i bk7: 45378a 1772724i bk8: 45454a 1794005i bk9: 45222a 1801370i bk10: 45254a 1791629i bk11: 45434a 1776716i bk12: 39250a 2035656i bk13: 39262a 2029144i bk14: 36592a 2063100i bk15: 36518a 2048179i 
bw_dist = 0.111	0.152	0.219	0.477	0.041
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.7519
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2853595 n_nop=1614735 n_act=263315 n_pre=263303 n_req=354996 n_req_1=88330 n_req_2=109314 n_req_3=157352 n_rd=657349 n_write=54893 bw_util=0.4825 bw_util_1=0.1119 bw_util_2=0.152 bw_util_3=0.2187 blp=5.845914 blp_1= 2.061730 blp_2= 2.255844 blp_3= 2.825633
 n_activity=2721431 dram_eff=0.506 dram_eff_1=0.1173 dram_eff_2=0.1594 dram_eff_3=0.2293
bk0: 36456a 2093777i bk1: 36048a 2098131i bk2: 36928a 2047519i bk3: 36962a 2037071i bk4: 43798a 1583183i bk5: 43970a 1584383i bk6: 45208a 1782312i bk7: 45339a 1767697i bk8: 45740a 1758020i bk9: 45466a 1766172i bk10: 44944a 1790776i bk11: 44732a 1785661i bk12: 39126a 2032945i bk13: 39026a 2034675i bk14: 36778a 2051530i bk15: 36828a 2044080i 
bw_dist = 0.112	0.152	0.219	0.471	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.23581
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2853595 n_nop=1610850 n_act=264329 n_pre=264314 n_req=355797 n_req_1=89045 n_req_2=109379 n_req_3=157373 n_rd=658349 n_write=55753 bw_util=0.4835 bw_util_1=0.1126 bw_util_2=0.1521 bw_util_3=0.2188 blp=5.762920 blp_1= 2.052023 blp_2= 2.232313 blp_3= 2.796919
 n_activity=2743712 dram_eff=0.5028 dram_eff_1=0.1172 dram_eff_2=0.1582 dram_eff_3=0.2275
bk0: 35982a 2105942i bk1: 36078a 2099572i bk2: 36932a 2052935i bk3: 36776a 2055278i bk4: 44048a 1596768i bk5: 44264a 1596729i bk6: 45330a 1796748i bk7: 45276a 1765825i bk8: 45563a 1778058i bk9: 46168a 1761906i bk10: 45432a 1775169i bk11: 45130a 1768941i bk12: 39382a 2027133i bk13: 38998a 2042180i bk14: 36806a 2051691i bk15: 36184a 2060844i 
bw_dist = 0.113	0.152	0.219	0.478	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.82232
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2853595 n_nop=1611292 n_act=264084 n_pre=264069 n_req=355935 n_req_1=89351 n_req_2=109363 n_req_3=157221 n_rd=659003 n_write=55147 bw_util=0.4838 bw_util_1=0.1132 bw_util_2=0.152 bw_util_3=0.2186 blp=5.863636 blp_1= 2.077686 blp_2= 2.255820 blp_3= 2.822962
 n_activity=2725423 dram_eff=0.5065 dram_eff_1=0.1185 dram_eff_2=0.1592 dram_eff_3=0.2289
bk0: 36163a 2091940i bk1: 36056a 2086714i bk2: 37231a 2038631i bk3: 37112a 2033122i bk4: 43976a 1581306i bk5: 44296a 1577717i bk6: 45425a 1774500i bk7: 45498a 1755573i bk8: 45442a 1778310i bk9: 45626a 1768417i bk10: 45244a 1769314i bk11: 44906a 1775979i bk12: 39276a 2025624i bk13: 38682a 2042928i bk14: 37120a 2050525i bk15: 36950a 2036970i 
bw_dist = 0.113	0.152	0.219	0.471	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.27586
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2853595 n_nop=1609609 n_act=264458 n_pre=264442 n_req=356141 n_req_1=89462 n_req_2=109401 n_req_3=157278 n_rd=658987 n_write=56099 bw_util=0.4839 bw_util_1=0.1132 bw_util_2=0.1521 bw_util_3=0.2187 blp=5.775884 blp_1= 2.064090 blp_2= 2.236417 blp_3= 2.787072
 n_activity=2746414 dram_eff=0.5028 dram_eff_1=0.1176 dram_eff_2=0.158 dram_eff_3=0.2272
bk0: 36116a 2108182i bk1: 36400a 2092474i bk2: 36906a 2051613i bk3: 36980a 2037352i bk4: 44026a 1596850i bk5: 44234a 1596836i bk6: 45302a 1780328i bk7: 45108a 1774164i bk8: 45732a 1787196i bk9: 45907a 1760313i bk10: 45768a 1769250i bk11: 45586a 1746506i bk12: 39160a 2033431i bk13: 38916a 2043665i bk14: 36402a 2060647i bk15: 36444a 2052805i 
bw_dist = 0.113	0.152	0.219	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.82661

========= L2 cache stats =========
L2_cache_bank[0]: Access = 320133, Miss = 164669, Miss_rate = 0.514, Pending_hits = 3908, Reservation_fails = 87945
L2_cache_bank[1]: Access = 319064, Miss = 164088, Miss_rate = 0.514, Pending_hits = 3912, Reservation_fails = 87542
L2_cache_bank[2]: Access = 315685, Miss = 164270, Miss_rate = 0.520, Pending_hits = 3958, Reservation_fails = 63009
L2_cache_bank[3]: Access = 317018, Miss = 164373, Miss_rate = 0.518, Pending_hits = 3921, Reservation_fails = 82406
L2_cache_bank[4]: Access = 320586, Miss = 164500, Miss_rate = 0.513, Pending_hits = 3918, Reservation_fails = 95941
L2_cache_bank[5]: Access = 323162, Miss = 164212, Miss_rate = 0.508, Pending_hits = 4040, Reservation_fails = 104369
L2_cache_bank[6]: Access = 315541, Miss = 164745, Miss_rate = 0.522, Pending_hits = 3802, Reservation_fails = 67990
L2_cache_bank[7]: Access = 317495, Miss = 164447, Miss_rate = 0.518, Pending_hits = 3989, Reservation_fails = 76050
L2_cache_bank[8]: Access = 319926, Miss = 164953, Miss_rate = 0.516, Pending_hits = 3838, Reservation_fails = 98658
L2_cache_bank[9]: Access = 322436, Miss = 164570, Miss_rate = 0.510, Pending_hits = 3941, Reservation_fails = 99667
L2_cache_bank[10]: Access = 315826, Miss = 164717, Miss_rate = 0.522, Pending_hits = 3801, Reservation_fails = 75755
L2_cache_bank[11]: Access = 318354, Miss = 164817, Miss_rate = 0.518, Pending_hits = 4083, Reservation_fails = 87830
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 320133, Miss = 164669 (0.514), PendingHit = 3908 (0.0122)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 319064, Miss = 164088 (0.514), PendingHit = 3912 (0.0123)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315685, Miss = 164270 (0.52), PendingHit = 3958 (0.0125)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 317018, Miss = 164373 (0.518), PendingHit = 3921 (0.0124)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 320586, Miss = 164500 (0.513), PendingHit = 3918 (0.0122)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 323162, Miss = 164212 (0.508), PendingHit = 4040 (0.0125)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315541, Miss = 164745 (0.522), PendingHit = 3802 (0.012)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 317495, Miss = 164447 (0.518), PendingHit = 3989 (0.0126)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 319926, Miss = 164953 (0.516), PendingHit = 3838 (0.012)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 322436, Miss = 164570 (0.51), PendingHit = 3941 (0.0122)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315826, Miss = 164717 (0.522), PendingHit = 3801 (0.012)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 318354, Miss = 164817 (0.518), PendingHit = 4083 (0.0128)
L2 Cache Total Miss Rate = 0.516
Stream 1: L2 Cache Miss Rate = 0.506
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.513
Stream 1: Accesses  = 1472713
Stream 1: Misses  = 745334
Stream 2: Accesses  = 1189413
Stream 2: Misses  = 622361
Stream 3: Accesses  = 2635813
Stream 3: Misses  = 1352000
Stream 1+2: Accesses  = 2662126
Stream 1+2: Misses  = 1367695
Stream 1+2+3: Accesses  = 5297939
Stream 1+2+3: Misses  = 2719695
Total Accesses  = 3825226
MPKI-CORES
CORE_L2MPKI_0	40.505
CORE_L2MPKI_1	40.275
CORE_L2MPKI_2	39.456
CORE_L2MPKI_3	40.526
CORE_L2MPKI_4	38.810
CORE_L2MPKI_5	39.725
CORE_L2MPKI_6	40.805
CORE_L2MPKI_7	40.234
CORE_L2MPKI_8	40.094
CORE_L2MPKI_9	40.488
CORE_L2MPKI_10	2.639
CORE_L2MPKI_11	2.638
CORE_L2MPKI_12	2.610
CORE_L2MPKI_13	2.656
CORE_L2MPKI_14	2.692
CORE_L2MPKI_15	2.638
CORE_L2MPKI_16	2.735
CORE_L2MPKI_17	2.668
CORE_L2MPKI_18	2.589
CORE_L2MPKI_19	2.633
CORE_L2MPKI_20	2.591
CORE_L2MPKI_21	2.569
CORE_L2MPKI_22	2.772
CORE_L2MPKI_23	2.596
CORE_L2MPKI_24	2.540
CORE_L2MPKI_25	2.630
CORE_L2MPKI_26	2.621
CORE_L2MPKI_27	2.521
CORE_L2MPKI_28	2.593
CORE_L2MPKI_29	2.613
CORE_L2MPKI_30	2.729
CORE_L2MPKI_31	2.595
CORE_L2MPKI_32	2.587
CORE_L2MPKI_33	2.697
CORE_L2MPKI_34	2.666
CORE_L2MPKI_35	2.579
CORE_L2MPKI_36	2.665
CORE_L2MPKI_37	2.647
CORE_L2MPKI_38	2.670
CORE_L2MPKI_39	2.767
CORE_L2MPKI_40	2.639
CORE_L2MPKI_41	2.550
CORE_L2MPKI_42	2.607
CORE_L2MPKI_43	2.610
CORE_L2MPKI_44	2.555
CORE_L2MPKI_45	2.577
CORE_L2MPKI_46	2.578
CORE_L2MPKI_47	2.543
CORE_L2MPKI_48	2.811
CORE_L2MPKI_49	2.708
CORE_L2MPKI_50	2.562
CORE_L2MPKI_51	2.628
CORE_L2MPKI_52	2.576
CORE_L2MPKI_53	2.546
CORE_L2MPKI_54	2.542
CORE_L2MPKI_55	2.602
CORE_L2MPKI_56	2.527
CORE_L2MPKI_57	2.541
CORE_L2MPKI_58	2.568
CORE_L2MPKI_59	2.550
Avg_MPKI_Stream1= 21.371
Avg_MPKI_Stream2= 2.632
Avg_MPKI_Stream3= 2.591
MISSES-CORES
CORE_MISSES_0	42826
CORE_MISSES_1	42345
CORE_MISSES_2	43336
CORE_MISSES_3	43478
CORE_MISSES_4	42160
CORE_MISSES_5	44094
CORE_MISSES_6	42744
CORE_MISSES_7	42514
CORE_MISSES_8	43520
CORE_MISSES_9	42832
CORE_MISSES_10	29895
CORE_MISSES_11	31265
CORE_MISSES_12	33710
CORE_MISSES_13	30112
CORE_MISSES_14	33166
CORE_MISSES_15	31904
CORE_MISSES_16	28857
CORE_MISSES_17	31949
CORE_MISSES_18	34219
CORE_MISSES_19	30408
CORE_MISSES_20	32195
CORE_MISSES_21	32670
CORE_MISSES_22	29328
CORE_MISSES_23	31725
CORE_MISSES_24	31744
CORE_MISSES_25	29247
CORE_MISSES_26	33855
CORE_MISSES_27	34148
CORE_MISSES_28	31615
CORE_MISSES_29	31379
CORE_MISSES_30	29115
CORE_MISSES_31	30852
CORE_MISSES_32	31436
CORE_MISSES_33	29387
CORE_MISSES_34	31541
CORE_MISSES_35	33643
CORE_MISSES_36	29215
CORE_MISSES_37	27990
CORE_MISSES_38	32018
CORE_MISSES_39	29258
CORE_MISSES_40	29863
CORE_MISSES_41	29364
CORE_MISSES_42	28577
CORE_MISSES_43	31700
CORE_MISSES_44	29898
CORE_MISSES_45	29694
CORE_MISSES_46	28634
CORE_MISSES_47	32919
CORE_MISSES_48	28096
CORE_MISSES_49	29361
CORE_MISSES_50	30729
CORE_MISSES_51	30425
CORE_MISSES_52	30450
CORE_MISSES_53	32221
CORE_MISSES_54	28977
CORE_MISSES_55	31193
CORE_MISSES_56	32349
CORE_MISSES_57	30467
CORE_MISSES_58	29301
CORE_MISSES_59	32448
L2_MISSES = 1974361
L2_total_cache_accesses = 3825226
L2_total_cache_misses = 1974361
L2_total_cache_miss_rate = 0.5161
L2_total_cache_pending_hits = 47111
L2_total_cache_reservation_fails = 1027162
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 312921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1631335
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 802137
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5170
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 582
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 946
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3430
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1332413
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 32899
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 194526
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 136657
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 150063
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 147263
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 76007
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3187
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 291
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8931
L2_cache_data_port_util = 0.273
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17877122
icnt_total_pkts_simt_to_mem=4276202
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.9605
gpu_ipc_2 =     111.6492
gpu_ipc_3 =     161.5686
gpu_tot_sim_cycle_stream_1 = 2161814
gpu_tot_sim_cycle_stream_2 = 2161814
gpu_tot_sim_cycle_stream_3 = 2159958
gpu_sim_insn_1 = 10723726
gpu_sim_insn_2 = 241364736
gpu_sim_insn_3 = 348981376
gpu_sim_cycle = 2161815
gpu_sim_insn = 601069838
gpu_ipc =     278.0394
gpu_tot_sim_cycle = 2161815
gpu_tot_sim_insn = 601069838
gpu_tot_ipc =     278.0394
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12106369
gpu_stall_icnt2sh    = 19151317
gpu_total_sim_rate=176215

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10321202
	L1I_total_cache_misses = 23340
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31459
L1D_cache:
	L1D_cache_core[0]: Access = 107787, Miss = 86305, Miss_rate = 0.801, Pending_hits = 6614, Reservation_fails = 1919940
	L1D_cache_core[1]: Access = 106847, Miss = 85372, Miss_rate = 0.799, Pending_hits = 6762, Reservation_fails = 1915426
	L1D_cache_core[2]: Access = 109071, Miss = 87113, Miss_rate = 0.799, Pending_hits = 6868, Reservation_fails = 1930724
	L1D_cache_core[3]: Access = 109074, Miss = 86930, Miss_rate = 0.797, Pending_hits = 6834, Reservation_fails = 1925944
	L1D_cache_core[4]: Access = 106485, Miss = 85457, Miss_rate = 0.803, Pending_hits = 6640, Reservation_fails = 1914311
	L1D_cache_core[5]: Access = 109984, Miss = 88418, Miss_rate = 0.804, Pending_hits = 6807, Reservation_fails = 1943332
	L1D_cache_core[6]: Access = 108172, Miss = 86357, Miss_rate = 0.798, Pending_hits = 6760, Reservation_fails = 1924892
	L1D_cache_core[7]: Access = 107888, Miss = 86491, Miss_rate = 0.802, Pending_hits = 6729, Reservation_fails = 1911399
	L1D_cache_core[8]: Access = 109065, Miss = 87746, Miss_rate = 0.805, Pending_hits = 6945, Reservation_fails = 1963582
	L1D_cache_core[9]: Access = 106641, Miss = 85982, Miss_rate = 0.806, Pending_hits = 6707, Reservation_fails = 1928843
	L1D_cache_core[10]: Access = 26606, Miss = 26606, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32544
	L1D_cache_core[11]: Access = 27918, Miss = 27918, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32879
	L1D_cache_core[12]: Access = 30409, Miss = 30409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23559
	L1D_cache_core[13]: Access = 26666, Miss = 26666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32493
	L1D_cache_core[14]: Access = 29009, Miss = 29009, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25625
	L1D_cache_core[15]: Access = 28409, Miss = 28409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24044
	L1D_cache_core[16]: Access = 24789, Miss = 24789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37144
	L1D_cache_core[17]: Access = 28136, Miss = 28136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30755
	L1D_cache_core[18]: Access = 30990, Miss = 30990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14114
	L1D_cache_core[19]: Access = 27194, Miss = 27194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36458
	L1D_cache_core[20]: Access = 29185, Miss = 29185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23300
	L1D_cache_core[21]: Access = 29849, Miss = 29849, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20391
	L1D_cache_core[22]: Access = 24885, Miss = 24885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38404
	L1D_cache_core[23]: Access = 28699, Miss = 28699, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27829
	L1D_cache_core[24]: Access = 29297, Miss = 29297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19697
	L1D_cache_core[25]: Access = 26198, Miss = 26198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36361
	L1D_cache_core[26]: Access = 30303, Miss = 30303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12734
	L1D_cache_core[27]: Access = 31745, Miss = 31745, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5904
	L1D_cache_core[28]: Access = 28712, Miss = 28712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25967
	L1D_cache_core[29]: Access = 28113, Miss = 28113, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29653
	L1D_cache_core[30]: Access = 25073, Miss = 25073, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36536
	L1D_cache_core[31]: Access = 27801, Miss = 27801, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28535
	L1D_cache_core[32]: Access = 28440, Miss = 28440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24392
	L1D_cache_core[33]: Access = 25626, Miss = 25626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40279
	L1D_cache_core[34]: Access = 27819, Miss = 27819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23023
	L1D_cache_core[35]: Access = 30616, Miss = 30616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12368
	L1D_cache_core[36]: Access = 25688, Miss = 25688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31624
	L1D_cache_core[37]: Access = 24856, Miss = 24856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39218
	L1D_cache_core[38]: Access = 28312, Miss = 28312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27627
	L1D_cache_core[39]: Access = 24786, Miss = 24786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38056
	L1D_cache_core[40]: Access = 26565, Miss = 26565, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24654
	L1D_cache_core[41]: Access = 26917, Miss = 26917, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26212
	L1D_cache_core[42]: Access = 25746, Miss = 25746, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31057
	L1D_cache_core[43]: Access = 28549, Miss = 28549, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19267
	L1D_cache_core[44]: Access = 27409, Miss = 27409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24764
	L1D_cache_core[45]: Access = 27022, Miss = 27022, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27102
	L1D_cache_core[46]: Access = 26006, Miss = 26006, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37829
	L1D_cache_core[47]: Access = 30352, Miss = 30352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13469
	L1D_cache_core[48]: Access = 23405, Miss = 23405, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43158
	L1D_cache_core[49]: Access = 25624, Miss = 25624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36851
	L1D_cache_core[50]: Access = 28078, Miss = 28078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25104
	L1D_cache_core[51]: Access = 27233, Miss = 27233, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21524
	L1D_cache_core[52]: Access = 27700, Miss = 27700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25735
	L1D_cache_core[53]: Access = 29771, Miss = 29771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15244
	L1D_cache_core[54]: Access = 26758, Miss = 26758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32825
	L1D_cache_core[55]: Access = 28150, Miss = 28150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22533
	L1D_cache_core[56]: Access = 29990, Miss = 29990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11330
	L1D_cache_core[57]: Access = 28234, Miss = 28234, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25402
	L1D_cache_core[58]: Access = 26882, Miss = 26882, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30546
	L1D_cache_core[59]: Access = 29873, Miss = 29873, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11456
	L1D_total_cache_accesses = 2467407
	L1D_total_cache_misses = 2252564
	L1D_total_cache_miss_rate = 0.9129
	L1D_total_cache_pending_hits = 67666
	L1D_total_cache_reservation_fails = 20615968
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 969457
	L1C_total_cache_misses = 10267
	L1C_total_cache_miss_rate = 0.0106
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 52359
L1T_cache:
	L1T_total_cache_accesses = 4258187
	L1T_total_cache_misses = 1559866
	L1T_total_cache_miss_rate = 0.3663
	L1T_total_cache_pending_hits = 2698321
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 144633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1946698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17600719
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 959190
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10267
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 52359
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2698321
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1559866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 305866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3015249
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10297862
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23340
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31459
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3316, 2137, 2165, 2150, 2530, 2558, 2504, 2582, 2569, 2085, 2137, 2563, 2137, 2031, 2167, 2625, 2049, 2403, 3511, 2141, 2517, 2526, 2139, 2571, 2595, 2541, 1616, 2539, 2094, 2053, 2042, 2586, 2530, 2448, 2111, 1610, 2580, 1982, 1606, 1972, 2515, 1933, 2137, 2294, 2068, 1920, 2126, 2698, 
gpgpu_n_tot_thrd_icount = 632375328
gpgpu_n_tot_w_icount = 19761729
gpgpu_n_stall_shd_mem = 40327823
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1946684
gpgpu_n_mem_write_global = 308573
gpgpu_n_mem_texture = 1559862
gpgpu_n_mem_const = 6698
gpgpu_n_load_insn  = 43100382
gpgpu_n_store_insn = 1608722
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 20175072
gpgpu_n_const_mem_insn = 21452288
gpgpu_n_param_mem_insn = 7292718
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 52359
gpgpu_stall_shd_mem[c_mem][bk_conf] = 52359
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21473163
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51403167	W0_Idle:9355587	W0_Scoreboard:178896837	W1:183729	W2:154642	W3:156015	W4:123575	W5:88276	W6:43558	W7:22846	W8:8508	W9:3440	W10:1555	W11:1252	W12:1141	W13:881	W14:1437	W15:1145	W16:1768	W17:2749	W18:3867	W19:9226	W20:10817	W21:18035	W22:25516	W23:24054	W24:26383	W25:26173	W26:20166	W27:11597	W28:5311	W29:2058	W30:776	W31:0	W32:18781713
Warp Occupancy Distribution:
Stall:38077308	W0_Idle:4814966	W0_Scoreboard:38701069	W1:183729	W2:154642	W3:156015	W4:123575	W5:88276	W6:43558	W7:22846	W8:8508	W9:3440	W10:1555	W11:1252	W12:1141	W13:881	W14:1437	W15:1145	W16:1768	W17:2749	W18:3867	W19:9226	W20:10817	W21:18035	W22:25516	W23:24054	W24:26383	W25:26173	W26:20166	W27:11597	W28:5311	W29:2058	W30:776	W31:0	W32:3898761
Warp Occupancy Distribution:
Stall:7242303	W0_Idle:1832357	W0_Scoreboard:69918386	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7479554
warp_utilization0: 0.076179
warp_utilization1: 0.056425
warp_utilization2: 0.086496
traffic_breakdown_coretomem[CONST_ACC_R] = 53584 {8:6698,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15573472 {8:1946684,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16888584 {40:252883,72:12509,136:43181,}
traffic_breakdown_coretomem[INST_ACC_R] = 30080 {8:3760,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12478896 {8:1559862,}
traffic_breakdown_memtocore[CONST_ACC_R] = 482256 {72:6698,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 264677760 {136:1946160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2468024 {8:308503,}
traffic_breakdown_memtocore[INST_ACC_R] = 511360 {136:3760,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 212130760 {136:1559785,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 634 
averagemflatency_1 = 718 
averagemflatency_2= 581 
averagemflatency_3 = 583 
averagemrqlatency_1 = 51 
averagemrqlatency_2 = 38 
averagemrqlatency_3 = 39 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 2161814 
mrq_lat_table:919809 	36554 	46069 	100181 	292442 	321995 	283468 	160718 	40566 	2895 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	10212 	36777 	92600 	242983 	1107826 	1885420 	437872 	7165 	290 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	462898 	133075 	197133 	388041 	688951 	1000069 	847624 	104551 	2973 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	126490 	3067353 	316066 	2730 	4 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	113853 	8388 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	300 	4020 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        21        24        16        14        23        16        29        21        12        18        16        11        15        18        15 
dram[1]:        16        14        17        23        19        19        20        19        15        14        15        16        17        13        19        19 
dram[2]:        15        14        18        14        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        16        26        19        20        19        20        14        14        19        14        13        16        16        15 
dram[4]:        14        10        31        16        23        19        19        15        12        16        16        17        10        15        15        19 
dram[5]:        16        13        15        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3383      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3606      5358      3667 
dram[3]:      5513      4810      3122      2930      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2895      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.328890  1.334490  1.347105  1.346845  1.511257  1.520581  1.389457  1.387474  1.449937  1.448437  1.438589  1.440782  1.323862  1.318652  1.310252  1.317018 
dram[1]:  1.330603  1.343209  1.355980  1.346539  1.520411  1.504619  1.392234  1.378547  1.451926  1.426384  1.438698  1.428722  1.320617  1.318065  1.317978  1.302991 
dram[2]:  1.328680  1.334583  1.352404  1.340808  1.532875  1.510204  1.398503  1.394795  1.442797  1.449053  1.434795  1.429881  1.321394  1.308799  1.306771  1.309080 
dram[3]:  1.323996  1.334095  1.331510  1.353308  1.507029  1.515763  1.376815  1.402534  1.452987  1.463153  1.430777  1.432725  1.314716  1.311139  1.308723  1.310919 
dram[4]:  1.322629  1.326390  1.341405  1.354488  1.526567  1.518857  1.393223  1.395494  1.450083  1.438388  1.428208  1.441410  1.316858  1.305575  1.314658  1.316597 
dram[5]:  1.335343  1.330592  1.341432  1.342511  1.528020  1.497880  1.389931  1.383553  1.447796  1.450257  1.444891  1.450397  1.313277  1.316234  1.312884  1.303476 
average row locality = 2204711/1582855 = 1.392870
average row locality_1 = 938139/592440 = 1.583517
average row locality_2 = 646371/508772 = 1.270453
average row locality_3 = 620201/481643 = 1.287678
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18166     18046     18485     18474     21833     21935     22738     22510     22813     22578     22416     22587     19652     19578     18563     18373 
dram[1]:     18142     18107     18374     18501     21934     21830     22532     22689     22729     22611     22627     22717     19625     19631     18296     18260 
dram[2]:     18228     18025     18464     18482     21900     21985     22604     22670     22872     22736     22472     22367     19563     19514     18389     18418 
dram[3]:     17991     18039     18466     18388     22024     22134     22665     22638     22783     23084     22716     22565     19691     19500     18403     18093 
dram[4]:     18082     18028     18616     18556     21988     22148     22714     22749     22722     22815     22622     22453     19638     19342     18561     18475 
dram[5]:     18058     18200     18453     18490     22013     22120     22651     22560     22867     22955     22884     22793     19580     19458     18201     18225 
total reads: 1974238
bank skew: 23084/17991 = 1.28
chip skew: 329509/328605 = 1.00
number of total write accesses:
dram[0]:      1176      1188      1502      1529      5554      5808      2539      2503      3615      3420      3106      3288       848       840       813       812 
dram[1]:      1189      1207      1525      1518      5702      5372      2531      2475      3472      3188      3189      3070       834       799       816       822 
dram[2]:      1188      1197      1511      1488      5751      5469      2625      2467      3688      3504      3119      3052       801       686       814       818 
dram[3]:      1199      1220      1496      1553      5847      5513      2466      2710      3581      3620      3234      3204       812       665       830       817 
dram[4]:      1194      1202      1493      1527      5794      5600      2613      2582      3511      3417      3210      3096       851       633       821       825 
dram[5]:      1211      1216      1533      1551      5881      5435      2693      2499      3536      3577      3361      3362       806       633       824       828 
total reads: 230510
bank skew: 5881/633 = 9.29
chip skew: 38946/37709 = 1.03
average mf latency per bank:
dram[0]:        798       796       912       925      1265      1264      1728      1722      1201      1190      1068      1050       933       931       778       779
dram[1]:        743       781       839       921      1162      1312      1602      1717      1110      1186       976      1011       831       888       691       743
dram[2]:        796       833       928       977      1293      1392      1738      1811      1209      1247      1084      1102       943      1118       789       820
dram[3]:        736       763       859       892      1186      1269      1629      1644      1120      1127       981       999       854       860       707       713
dram[4]:        806       833       936       986      1281      1379      1736      1803      1220      1239      1076      1099       966       974       788       813
dram[5]:        739       763       862       904      1204      1284      1609      1678      1106      1135       972       988       856       877       703       723
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4707      4323      4562      4181      4044      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      4513      4739      5606      4838      4861      4350
dram[2]:       4788      5151      4703      5037      5043      3694      4764      4867      5556      4218      5261      5123      4666      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      5994      5057      4633      4358      5145      4258      4080      5772      4775      4856      5374
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      6113      5056      5239
dram[5]:       5121      4927      5196      4422      4570      4238      4475      5401      4761      4755      4205      3511      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2853595 n_nop=1613969 n_act=263435 n_pre=263426 n_req=355298 n_req_1=88946 n_req_2=109243 n_req_3=157109 n_rd=657473 n_write=55292 bw_util=0.4827 bw_util_1=0.1125 bw_util_2=0.1518 bw_util_3=0.2184 blp=5.834349 blp_1= 2.082732 blp_2= 2.252333 blp_3= 2.812615
 n_activity=2727326 dram_eff=0.5051 dram_eff_1=0.1177 dram_eff_2=0.1589 dram_eff_3=0.2285
bk0: 36332a 2098309i bk1: 36092a 2098769i bk2: 36968a 2057614i bk3: 36944a 2043534i bk4: 43666a 1599767i bk5: 43868a 1567609i bk6: 45476a 1777583i bk7: 45018a 1769448i bk8: 45624a 1765584i bk9: 45154a 1784052i bk10: 44831a 1792097i bk11: 45172a 1755982i bk12: 39304a 2027699i bk13: 39156a 2022924i bk14: 37124a 2041845i bk15: 36744a 2044957i 
bw_dist = 0.113	0.152	0.218	0.473	0.044
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.1645
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2853595 n_nop=1615686 n_act=263221 n_pre=263206 n_req=354530 n_req_1=87729 n_req_2=109390 n_req_3=157411 n_rd=657197 n_write=54285 bw_util=0.4821 bw_util_1=0.1113 bw_util_2=0.152 bw_util_3=0.2188 blp=5.735415 blp_1= 2.038749 blp_2= 2.242850 blp_3= 2.787932
 n_activity=2735782 dram_eff=0.5029 dram_eff_1=0.1161 dram_eff_2=0.1586 dram_eff_3=0.2282
bk0: 36284a 2106616i bk1: 36214a 2098097i bk2: 36748a 2066246i bk3: 37002a 2046193i bk4: 43865a 1622377i bk5: 43658a 1613502i bk6: 45062a 1803998i bk7: 45378a 1772724i bk8: 45454a 1794005i bk9: 45222a 1801370i bk10: 45254a 1791629i bk11: 45434a 1776716i bk12: 39250a 2035656i bk13: 39262a 2029144i bk14: 36592a 2063100i bk15: 36518a 2048179i 
bw_dist = 0.111	0.152	0.219	0.477	0.041
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.7519
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2853595 n_nop=1614735 n_act=263315 n_pre=263303 n_req=354996 n_req_1=88330 n_req_2=109314 n_req_3=157352 n_rd=657349 n_write=54893 bw_util=0.4825 bw_util_1=0.1119 bw_util_2=0.152 bw_util_3=0.2187 blp=5.845914 blp_1= 2.061730 blp_2= 2.255844 blp_3= 2.825633
 n_activity=2721431 dram_eff=0.506 dram_eff_1=0.1173 dram_eff_2=0.1594 dram_eff_3=0.2293
bk0: 36456a 2093777i bk1: 36048a 2098131i bk2: 36928a 2047519i bk3: 36962a 2037071i bk4: 43798a 1583183i bk5: 43970a 1584383i bk6: 45208a 1782312i bk7: 45339a 1767697i bk8: 45740a 1758020i bk9: 45466a 1766172i bk10: 44944a 1790776i bk11: 44732a 1785661i bk12: 39126a 2032945i bk13: 39026a 2034675i bk14: 36778a 2051530i bk15: 36828a 2044080i 
bw_dist = 0.112	0.152	0.219	0.471	0.046
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.23581
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2853595 n_nop=1610850 n_act=264329 n_pre=264314 n_req=355797 n_req_1=89045 n_req_2=109379 n_req_3=157373 n_rd=658349 n_write=55753 bw_util=0.4835 bw_util_1=0.1126 bw_util_2=0.1521 bw_util_3=0.2188 blp=5.762920 blp_1= 2.052023 blp_2= 2.232313 blp_3= 2.796919
 n_activity=2743712 dram_eff=0.5028 dram_eff_1=0.1172 dram_eff_2=0.1582 dram_eff_3=0.2275
bk0: 35982a 2105942i bk1: 36078a 2099572i bk2: 36932a 2052935i bk3: 36776a 2055278i bk4: 44048a 1596768i bk5: 44264a 1596729i bk6: 45330a 1796748i bk7: 45276a 1765825i bk8: 45563a 1778058i bk9: 46168a 1761906i bk10: 45432a 1775169i bk11: 45130a 1768941i bk12: 39382a 2027133i bk13: 38998a 2042180i bk14: 36806a 2051691i bk15: 36184a 2060844i 
bw_dist = 0.113	0.152	0.219	0.478	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.82232
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2853595 n_nop=1611292 n_act=264084 n_pre=264069 n_req=355935 n_req_1=89351 n_req_2=109363 n_req_3=157221 n_rd=659003 n_write=55147 bw_util=0.4838 bw_util_1=0.1132 bw_util_2=0.152 bw_util_3=0.2186 blp=5.863636 blp_1= 2.077686 blp_2= 2.255820 blp_3= 2.822962
 n_activity=2725423 dram_eff=0.5065 dram_eff_1=0.1185 dram_eff_2=0.1592 dram_eff_3=0.2289
bk0: 36163a 2091940i bk1: 36056a 2086714i bk2: 37231a 2038631i bk3: 37112a 2033122i bk4: 43976a 1581306i bk5: 44296a 1577717i bk6: 45425a 1774500i bk7: 45498a 1755573i bk8: 45442a 1778310i bk9: 45626a 1768417i bk10: 45244a 1769314i bk11: 44906a 1775979i bk12: 39276a 2025624i bk13: 38682a 2042928i bk14: 37120a 2050525i bk15: 36950a 2036970i 
bw_dist = 0.113	0.152	0.219	0.471	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.27586
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2853595 n_nop=1609609 n_act=264458 n_pre=264442 n_req=356141 n_req_1=89462 n_req_2=109401 n_req_3=157278 n_rd=658987 n_write=56099 bw_util=0.4839 bw_util_1=0.1132 bw_util_2=0.1521 bw_util_3=0.2187 blp=5.775884 blp_1= 2.064090 blp_2= 2.236417 blp_3= 2.787072
 n_activity=2746414 dram_eff=0.5028 dram_eff_1=0.1176 dram_eff_2=0.158 dram_eff_3=0.2272
bk0: 36116a 2108182i bk1: 36400a 2092474i bk2: 36906a 2051613i bk3: 36980a 2037352i bk4: 44026a 1596850i bk5: 44234a 1596836i bk6: 45302a 1780328i bk7: 45108a 1774164i bk8: 45732a 1787196i bk9: 45907a 1760313i bk10: 45768a 1769250i bk11: 45586a 1746506i bk12: 39160a 2033431i bk13: 38916a 2043665i bk14: 36402a 2060647i bk15: 36444a 2052805i 
bw_dist = 0.113	0.152	0.219	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.82661

========= L2 cache stats =========
L2_cache_bank[0]: Access = 320133, Miss = 164669, Miss_rate = 0.514, Pending_hits = 3908, Reservation_fails = 87945
L2_cache_bank[1]: Access = 319064, Miss = 164088, Miss_rate = 0.514, Pending_hits = 3912, Reservation_fails = 87542
L2_cache_bank[2]: Access = 315685, Miss = 164270, Miss_rate = 0.520, Pending_hits = 3958, Reservation_fails = 63009
L2_cache_bank[3]: Access = 317018, Miss = 164373, Miss_rate = 0.518, Pending_hits = 3921, Reservation_fails = 82406
L2_cache_bank[4]: Access = 320586, Miss = 164500, Miss_rate = 0.513, Pending_hits = 3918, Reservation_fails = 95941
L2_cache_bank[5]: Access = 323162, Miss = 164212, Miss_rate = 0.508, Pending_hits = 4040, Reservation_fails = 104369
L2_cache_bank[6]: Access = 315541, Miss = 164745, Miss_rate = 0.522, Pending_hits = 3802, Reservation_fails = 67990
L2_cache_bank[7]: Access = 317495, Miss = 164447, Miss_rate = 0.518, Pending_hits = 3989, Reservation_fails = 76050
L2_cache_bank[8]: Access = 319926, Miss = 164953, Miss_rate = 0.516, Pending_hits = 3838, Reservation_fails = 98658
L2_cache_bank[9]: Access = 322436, Miss = 164570, Miss_rate = 0.510, Pending_hits = 3941, Reservation_fails = 99667
L2_cache_bank[10]: Access = 315826, Miss = 164717, Miss_rate = 0.522, Pending_hits = 3801, Reservation_fails = 75755
L2_cache_bank[11]: Access = 318354, Miss = 164817, Miss_rate = 0.518, Pending_hits = 4083, Reservation_fails = 87830
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 320133, Miss = 164669 (0.514), PendingHit = 3908 (0.0122)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 319064, Miss = 164088 (0.514), PendingHit = 3912 (0.0123)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315685, Miss = 164270 (0.52), PendingHit = 3958 (0.0125)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 317018, Miss = 164373 (0.518), PendingHit = 3921 (0.0124)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 320586, Miss = 164500 (0.513), PendingHit = 3918 (0.0122)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 323162, Miss = 164212 (0.508), PendingHit = 4040 (0.0125)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315541, Miss = 164745 (0.522), PendingHit = 3802 (0.012)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 317495, Miss = 164447 (0.518), PendingHit = 3989 (0.0126)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 319926, Miss = 164953 (0.516), PendingHit = 3838 (0.012)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 322436, Miss = 164570 (0.51), PendingHit = 3941 (0.0122)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 315826, Miss = 164717 (0.522), PendingHit = 3801 (0.012)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 318354, Miss = 164817 (0.518), PendingHit = 4083 (0.0128)
L2 Cache Total Miss Rate = 0.516
Stream 1: L2 Cache Miss Rate = 0.506
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.513
Stream 1: Accesses  = 1472713
Stream 1: Misses  = 745334
Stream 2: Accesses  = 1189413
Stream 2: Misses  = 622361
Stream 3: Accesses  = 2635813
Stream 3: Misses  = 1352000
Stream 1+2: Accesses  = 2662126
Stream 1+2: Misses  = 1367695
Stream 1+2+3: Accesses  = 5297939
Stream 1+2+3: Misses  = 2719695
Total Accesses  = 3825226
MPKI-CORES
CORE_L2MPKI_0	40.505
CORE_L2MPKI_1	40.275
CORE_L2MPKI_2	39.456
CORE_L2MPKI_3	40.526
CORE_L2MPKI_4	38.810
CORE_L2MPKI_5	39.725
CORE_L2MPKI_6	40.805
CORE_L2MPKI_7	40.234
CORE_L2MPKI_8	40.094
CORE_L2MPKI_9	40.488
CORE_L2MPKI_10	2.639
CORE_L2MPKI_11	2.638
CORE_L2MPKI_12	2.610
CORE_L2MPKI_13	2.656
CORE_L2MPKI_14	2.692
CORE_L2MPKI_15	2.638
CORE_L2MPKI_16	2.735
CORE_L2MPKI_17	2.668
CORE_L2MPKI_18	2.589
CORE_L2MPKI_19	2.633
CORE_L2MPKI_20	2.591
CORE_L2MPKI_21	2.569
CORE_L2MPKI_22	2.772
CORE_L2MPKI_23	2.596
CORE_L2MPKI_24	2.540
CORE_L2MPKI_25	2.630
CORE_L2MPKI_26	2.621
CORE_L2MPKI_27	2.521
CORE_L2MPKI_28	2.593
CORE_L2MPKI_29	2.613
CORE_L2MPKI_30	2.729
CORE_L2MPKI_31	2.595
CORE_L2MPKI_32	2.587
CORE_L2MPKI_33	2.697
CORE_L2MPKI_34	2.666
CORE_L2MPKI_35	2.579
CORE_L2MPKI_36	2.665
CORE_L2MPKI_37	2.647
CORE_L2MPKI_38	2.670
CORE_L2MPKI_39	2.767
CORE_L2MPKI_40	2.639
CORE_L2MPKI_41	2.550
CORE_L2MPKI_42	2.607
CORE_L2MPKI_43	2.610
CORE_L2MPKI_44	2.555
CORE_L2MPKI_45	2.577
CORE_L2MPKI_46	2.578
CORE_L2MPKI_47	2.543
CORE_L2MPKI_48	2.811
CORE_L2MPKI_49	2.708
CORE_L2MPKI_50	2.562
CORE_L2MPKI_51	2.628
CORE_L2MPKI_52	2.576
CORE_L2MPKI_53	2.546
CORE_L2MPKI_54	2.542
CORE_L2MPKI_55	2.602
CORE_L2MPKI_56	2.527
CORE_L2MPKI_57	2.541
CORE_L2MPKI_58	2.568
CORE_L2MPKI_59	2.550
Avg_MPKI_Stream1= 21.371
Avg_MPKI_Stream2= 2.632
Avg_MPKI_Stream3= 2.591
MISSES-CORES
CORE_MISSES_0	42826
CORE_MISSES_1	42345
CORE_MISSES_2	43336
CORE_MISSES_3	43478
CORE_MISSES_4	42160
CORE_MISSES_5	44094
CORE_MISSES_6	42744
CORE_MISSES_7	42514
CORE_MISSES_8	43520
CORE_MISSES_9	42832
CORE_MISSES_10	29895
CORE_MISSES_11	31265
CORE_MISSES_12	33710
CORE_MISSES_13	30112
CORE_MISSES_14	33166
CORE_MISSES_15	31904
CORE_MISSES_16	28857
CORE_MISSES_17	31949
CORE_MISSES_18	34219
CORE_MISSES_19	30408
CORE_MISSES_20	32195
CORE_MISSES_21	32670
CORE_MISSES_22	29328
CORE_MISSES_23	31725
CORE_MISSES_24	31744
CORE_MISSES_25	29247
CORE_MISSES_26	33855
CORE_MISSES_27	34148
CORE_MISSES_28	31615
CORE_MISSES_29	31379
CORE_MISSES_30	29115
CORE_MISSES_31	30852
CORE_MISSES_32	31436
CORE_MISSES_33	29387
CORE_MISSES_34	31541
CORE_MISSES_35	33643
CORE_MISSES_36	29215
CORE_MISSES_37	27990
CORE_MISSES_38	32018
CORE_MISSES_39	29258
CORE_MISSES_40	29863
CORE_MISSES_41	29364
CORE_MISSES_42	28577
CORE_MISSES_43	31700
CORE_MISSES_44	29898
CORE_MISSES_45	29694
CORE_MISSES_46	28634
CORE_MISSES_47	32919
CORE_MISSES_48	28096
CORE_MISSES_49	29361
CORE_MISSES_50	30729
CORE_MISSES_51	30425
CORE_MISSES_52	30450
CORE_MISSES_53	32221
CORE_MISSES_54	28977
CORE_MISSES_55	31193
CORE_MISSES_56	32349
CORE_MISSES_57	30467
CORE_MISSES_58	29301
CORE_MISSES_59	32448
L2_MISSES = 1974361
L2_total_cache_accesses = 3825226
L2_total_cache_misses = 1974361
L2_total_cache_miss_rate = 0.5161
L2_total_cache_pending_hits = 47111
L2_total_cache_reservation_fails = 1027162
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 312921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1631335
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 802137
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5170
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 582
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 946
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3430
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1332413
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 32899
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 194526
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 136657
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 150063
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 147263
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 76007
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3187
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 291
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8931
L2_cache_data_port_util = 0.273
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17877122
icnt_total_pkts_simt_to_mem=4276202
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.9150
gpu_ipc_2 =     113.0329
gpu_ipc_3 =     163.9101
gpu_tot_sim_cycle_stream_1 = 2402269
gpu_tot_sim_cycle_stream_2 = 2402269
gpu_tot_sim_cycle_stream_3 = 2400409
gpu_sim_insn_1 = 11807075
gpu_sim_insn_2 = 271535328
gpu_sim_insn_3 = 393451296
gpu_sim_cycle = 2402270
gpu_sim_insn = 676793699
gpu_ipc =     281.7309
gpu_tot_sim_cycle = 2402270
gpu_tot_sim_insn = 676793699
gpu_tot_ipc =     281.7309
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13348802
gpu_stall_icnt2sh    = 21264961
gpu_total_sim_rate=180671

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11589747
	L1I_total_cache_misses = 26332
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35478
L1D_cache:
	L1D_cache_core[0]: Access = 111072, Miss = 88779, Miss_rate = 0.799, Pending_hits = 6830, Reservation_fails = 1975131
	L1D_cache_core[1]: Access = 116594, Miss = 93164, Miss_rate = 0.799, Pending_hits = 7393, Reservation_fails = 2063440
	L1D_cache_core[2]: Access = 124506, Miss = 99631, Miss_rate = 0.800, Pending_hits = 7820, Reservation_fails = 2133788
	L1D_cache_core[3]: Access = 111998, Miss = 89172, Miss_rate = 0.796, Pending_hits = 7040, Reservation_fails = 1968510
	L1D_cache_core[4]: Access = 109705, Miss = 87856, Miss_rate = 0.801, Pending_hits = 6872, Reservation_fails = 1959189
	L1D_cache_core[5]: Access = 113324, Miss = 90980, Miss_rate = 0.803, Pending_hits = 7037, Reservation_fails = 1994837
	L1D_cache_core[6]: Access = 112273, Miss = 89531, Miss_rate = 0.797, Pending_hits = 7060, Reservation_fails = 1992569
	L1D_cache_core[7]: Access = 123600, Miss = 99260, Miss_rate = 0.803, Pending_hits = 7758, Reservation_fails = 2120612
	L1D_cache_core[8]: Access = 111750, Miss = 89755, Miss_rate = 0.803, Pending_hits = 7127, Reservation_fails = 2006047
	L1D_cache_core[9]: Access = 109210, Miss = 87908, Miss_rate = 0.805, Pending_hits = 6894, Reservation_fails = 1966734
	L1D_cache_core[10]: Access = 30156, Miss = 30156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36325
	L1D_cache_core[11]: Access = 31267, Miss = 31267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36768
	L1D_cache_core[12]: Access = 33914, Miss = 33914, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26326
	L1D_cache_core[13]: Access = 30275, Miss = 30275, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33624
	L1D_cache_core[14]: Access = 32035, Miss = 32035, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30521
	L1D_cache_core[15]: Access = 32435, Miss = 32435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24639
	L1D_cache_core[16]: Access = 28110, Miss = 28110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41474
	L1D_cache_core[17]: Access = 31765, Miss = 31765, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34130
	L1D_cache_core[18]: Access = 34482, Miss = 34482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16600
	L1D_cache_core[19]: Access = 30660, Miss = 30660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40204
	L1D_cache_core[20]: Access = 32535, Miss = 32535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27829
	L1D_cache_core[21]: Access = 33484, Miss = 33484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21662
	L1D_cache_core[22]: Access = 28391, Miss = 28391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41197
	L1D_cache_core[23]: Access = 32745, Miss = 32745, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27867
	L1D_cache_core[24]: Access = 32885, Miss = 32885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22083
	L1D_cache_core[25]: Access = 29582, Miss = 29582, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38614
	L1D_cache_core[26]: Access = 33858, Miss = 33858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15066
	L1D_cache_core[27]: Access = 35548, Miss = 35548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6732
	L1D_cache_core[28]: Access = 32155, Miss = 32155, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28151
	L1D_cache_core[29]: Access = 31719, Miss = 31719, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31292
	L1D_cache_core[30]: Access = 28145, Miss = 28145, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40998
	L1D_cache_core[31]: Access = 31576, Miss = 31576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28763
	L1D_cache_core[32]: Access = 31842, Miss = 31842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26243
	L1D_cache_core[33]: Access = 29199, Miss = 29199, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42454
	L1D_cache_core[34]: Access = 31250, Miss = 31250, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25984
	L1D_cache_core[35]: Access = 34124, Miss = 34124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13589
	L1D_cache_core[36]: Access = 28940, Miss = 28940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33829
	L1D_cache_core[37]: Access = 28269, Miss = 28269, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41291
	L1D_cache_core[38]: Access = 31430, Miss = 31430, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31636
	L1D_cache_core[39]: Access = 28648, Miss = 28648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39500
	L1D_cache_core[40]: Access = 30024, Miss = 30024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25959
	L1D_cache_core[41]: Access = 30564, Miss = 30564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27976
	L1D_cache_core[42]: Access = 29120, Miss = 29120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33074
	L1D_cache_core[43]: Access = 32228, Miss = 32228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21530
	L1D_cache_core[44]: Access = 30744, Miss = 30744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26170
	L1D_cache_core[45]: Access = 30628, Miss = 30628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27694
	L1D_cache_core[46]: Access = 29409, Miss = 29409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39767
	L1D_cache_core[47]: Access = 33703, Miss = 33703, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14883
	L1D_cache_core[48]: Access = 26706, Miss = 26706, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47507
	L1D_cache_core[49]: Access = 29068, Miss = 29068, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37489
	L1D_cache_core[50]: Access = 31651, Miss = 31651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26219
	L1D_cache_core[51]: Access = 30905, Miss = 30905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22106
	L1D_cache_core[52]: Access = 31103, Miss = 31103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27012
	L1D_cache_core[53]: Access = 33385, Miss = 33385, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16946
	L1D_cache_core[54]: Access = 30099, Miss = 30099, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35264
	L1D_cache_core[55]: Access = 31948, Miss = 31948, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22552
	L1D_cache_core[56]: Access = 33525, Miss = 33525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12893
	L1D_cache_core[57]: Access = 31889, Miss = 31889, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28432
	L1D_cache_core[58]: Access = 30267, Miss = 30267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32631
	L1D_cache_core[59]: Access = 33724, Miss = 33724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12857
	L1D_total_cache_accesses = 2706146
	L1D_total_cache_misses = 2478150
	L1D_total_cache_miss_rate = 0.9157
	L1D_total_cache_pending_hits = 71831
	L1D_total_cache_reservation_fails = 21625209
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1089812
	L1C_total_cache_misses = 10671
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 52873
L1T_cache:
	L1T_total_cache_accesses = 4760555
	L1T_total_cache_misses = 1742263
	L1T_total_cache_miss_rate = 0.3660
	L1T_total_cache_pending_hits = 3018292
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 153115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2148955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18435796
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1079141
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10671
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 52873
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3018292
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1742263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 329195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3189413
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11563415
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26332
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35478
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3436, 2246, 2278, 2258, 2639, 2643, 2613, 2668, 2679, 2171, 2250, 2660, 2250, 2108, 2267, 2706, 2151, 2478, 3613, 2216, 2619, 2598, 2230, 2642, 2704, 2622, 1723, 2620, 2203, 2130, 2140, 2663, 2621, 2523, 2192, 1725, 2651, 2199, 1677, 2184, 2586, 2186, 2208, 2601, 2139, 2210, 2197, 3061, 
gpgpu_n_tot_thrd_icount = 710206048
gpgpu_n_tot_w_icount = 22193939
gpgpu_n_stall_shd_mem = 43099317
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2148953
gpgpu_n_mem_write_global = 332423
gpgpu_n_mem_texture = 1742263
gpgpu_n_mem_const = 6960
gpgpu_n_load_insn  = 48461115
gpgpu_n_store_insn = 1807887
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 22711552
gpgpu_n_const_mem_insn = 24162496
gpgpu_n_param_mem_insn = 8268874
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 52873
gpgpu_stall_shd_mem[c_mem][bk_conf] = 52873
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22536798
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:53676101	W0_Idle:13357553	W0_Scoreboard:198979243	W1:186478	W2:159989	W3:163164	W4:131326	W5:94294	W6:48190	W7:25517	W8:10137	W9:4118	W10:1987	W11:1375	W12:1280	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:21162960
Warp Occupancy Distribution:
Stall:39419211	W0_Idle:8247258	W0_Scoreboard:42995832	W1:186478	W2:159989	W3:163164	W4:131326	W5:94294	W6:48190	W7:25517	W8:10137	W9:4118	W10:1987	W11:1375	W12:1280	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:4391494
Warp Occupancy Distribution:
Stall:7820706	W0_Idle:2045530	W0_Scoreboard:77784609	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8423449
warp_utilization0: 0.077009
warp_utilization1: 0.056440
warp_utilization2: 0.087676
traffic_breakdown_coretomem[CONST_ACC_R] = 55680 {8:6960,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17191624 {8:2148953,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18462104 {40:269151,72:14202,136:49070,}
traffic_breakdown_coretomem[INST_ACC_R] = 34080 {8:4260,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 13938104 {8:1742263,}
traffic_breakdown_memtocore[CONST_ACC_R] = 501120 {72:6960,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 292174376 {136:2148341,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2659384 {8:332423,}
traffic_breakdown_memtocore[INST_ACC_R] = 579360 {136:4260,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 236924512 {136:1742092,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 624 
averagemflatency_1 = 708 
averagemflatency_2= 573 
averagemflatency_3 = 574 
averagemrqlatency_1 = 51 
averagemrqlatency_2 = 37 
averagemrqlatency_3 = 38 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 2402269 
mrq_lat_table:1024150 	40516 	50923 	110952 	323205 	355098 	310846 	174989 	44111 	3196 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	12581 	44422 	108840 	280053 	1260875 	2053667 	461457 	7619 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	549368 	154047 	224830 	437080 	765284 	1085884 	904541 	110213 	3165 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	141670 	3396613 	355690 	3414 	6 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	113853 	32309 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	542 	4259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        21        24        16        14        23        16        29        21        12        18        16        12        15        18        15 
dram[1]:        16        14        17        32        19        19        20        19        15        14        15        16        17        15        19        19 
dram[2]:        15        14        18        15        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        24        26        19        20        19        20        14        14        19        14        13        20        16        15 
dram[4]:        14        13        31        16        23        19        19        15        12        16        16        17        13        15        15        19 
dram[5]:        16        13        15        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3812      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3686      5358      3667 
dram[3]:      5513      4810      3122      2930      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2895      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.330262  1.339346  1.349336  1.351394  1.509141  1.516589  1.382606  1.383318  1.433471  1.435787  1.428520  1.434617  1.326899  1.326393  1.315764  1.324336 
dram[1]:  1.335203  1.345423  1.359973  1.353931  1.518240  1.500424  1.384619  1.371548  1.437051  1.413250  1.429180  1.419340  1.323783  1.321108  1.324893  1.307378 
dram[2]:  1.332099  1.337239  1.357493  1.347625  1.529706  1.508277  1.391013  1.385714  1.430784  1.437453  1.428425  1.424314  1.323741  1.313377  1.314542  1.314749 
dram[3]:  1.328530  1.336291  1.337329  1.356598  1.502886  1.513279  1.370446  1.394204  1.439932  1.449158  1.424584  1.426946  1.323609  1.318015  1.316419  1.318311 
dram[4]:  1.325951  1.326896  1.344725  1.358096  1.524172  1.517998  1.387279  1.387082  1.435751  1.425826  1.423279  1.433042  1.320746  1.310862  1.320105  1.321163 
dram[5]:  1.336493  1.332264  1.347487  1.348465  1.523685  1.494039  1.385187  1.379421  1.434012  1.435233  1.438201  1.443455  1.320063  1.323231  1.318904  1.312718 
average row locality = 2438000/1753173 = 1.390621
average row locality_1 = 1014637/644140 = 1.575181
average row locality_2 = 725777/569798 = 1.273744
average row locality_3 = 697586/539235 = 1.293659
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     20555     20429     20705     20678     24325     24414     25007     24792     25079     24870     24516     24689     21600     21497     20561     20336 
dram[1]:     20489     20463     20600     20694     24407     24328     24820     24987     25019     24885     24730     24805     21598     21590     20439     20392 
dram[2]:     20547     20393     20665     20668     24391     24478     24888     24936     25186     25063     24573     24470     21482     21443     20396     20401 
dram[3]:     20341     20403     20675     20583     24497     24579     24967     24936     25087     25408     24833     24661     21656     21471     20542     20244 
dram[4]:     20449     20370     20849     20706     24459     24674     25010     25041     25043     25097     24709     24527     21573     21237     20576     20469 
dram[5]:     20426     20580     20657     20677     24478     24647     24959     24857     25221     25253     24988     24909     21547     21479     20312     20385 
total reads: 2187326
bank skew: 25408/20244 = 1.26
chip skew: 365375/363980 = 1.00
number of total write accesses:
dram[0]:      1389      1401      1752      1770      5971      6212      2623      2606      3718      3527      3343      3550      1017       992      1007      1007 
dram[1]:      1411      1423      1777      1765      6099      5755      2619      2577      3574      3274      3432      3288       995       960      1015      1015 
dram[2]:      1394      1408      1754      1743      6172      5861      2725      2533      3826      3653      3357      3297       966       845      1010      1011 
dram[3]:      1419      1432      1752      1809      6228      5906      2568      2824      3703      3765      3492      3437       983       814      1017      1023 
dram[4]:      1404      1411      1737      1780      6186      6026      2712      2684      3639      3545      3452      3317      1022       776      1014      1025 
dram[5]:      1431      1429      1780      1810      6273      5806      2814      2599      3660      3710      3625      3618       968       787      1016      1033 
total reads: 250680
bank skew: 6273/776 = 8.08
chip skew: 42359/40979 = 1.03
average mf latency per bank:
dram[0]:        804       805       954       970      1248      1255      1687      1688      1161      1154      1028      1014       902       902       780       784
dram[1]:        762       785       890       964      1162      1296      1573      1680      1075      1144       947       979       811       861       708       744
dram[2]:        807       841       965      1021      1277      1378      1701      1777      1169      1207      1043      1062       912      1110       794       819
dram[3]:        748       766       900       934      1179      1255      1592      1606      1082      1085       947       964       829       834       716       718
dram[4]:        811       825       974      1014      1274      1349      1696      1751      1179      1193      1036      1055       933       936       794       804
dram[5]:        740       795       894       969      1189      1286      1564      1659      1064      1106       937       962       827       863       703       759
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4763      4323      4562      4181      4044      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      4513      4739      5606      4838      4861      4350
dram[2]:       4788      5151      4703      5037      5043      3694      4764      5015      5556      4218      5261      5123      4666      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      5994      5057      4633      4358      5145      4258      4080      5772      4775      4856      5374
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      6113      5056      5239
dram[5]:       5121      4927      5196      4422      4570      4238      4475      5401      4761      4755      4205      3511      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3170996 n_nop=1799267 n_act=291670 n_pre=291654 n_req=392954 n_req_1=93639 n_req_2=122627 n_req_3=176688 n_rd=728104 n_write=60301 bw_util=0.4809 bw_util_1=0.1065 bw_util_2=0.1534 bw_util_3=0.221 blp=5.787108 blp_1= 2.047114 blp_2= 2.266363 blp_3= 2.833936
 n_activity=3029536 dram_eff=0.5033 dram_eff_1=0.1115 dram_eff_2=0.1605 dram_eff_3=0.2313
bk0: 41110a 2314920i bk1: 40856a 2313899i bk2: 41410a 2280451i bk3: 41356a 2264012i bk4: 48650a 1799003i bk5: 48828a 1768649i bk6: 50014a 2002146i bk7: 49584a 1989190i bk8: 50158a 1992944i bk9: 49740a 2011018i bk10: 49032a 2011671i bk11: 49378a 1974518i bk12: 43200a 2259614i bk13: 42994a 2254896i bk14: 41122a 2265429i bk15: 40672a 2269471i 
bw_dist = 0.107	0.153	0.221	0.475	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.04225
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3170996 n_nop=1799733 n_act=291790 n_pre=291775 n_req=392441 n_req_1=92644 n_req_2=122828 n_req_3=176969 n_rd=728489 n_write=59209 bw_util=0.4807 bw_util_1=0.1057 bw_util_2=0.1536 bw_util_3=0.2213 blp=5.705158 blp_1= 2.008061 blp_2= 2.258268 blp_3= 2.811868
 n_activity=3036838 dram_eff=0.5019 dram_eff_1=0.1104 dram_eff_2=0.1604 dram_eff_3=0.2311
bk0: 40978a 2322517i bk1: 40926a 2314667i bk2: 41200a 2288156i bk3: 41388a 2270643i bk4: 48814a 1822827i bk5: 48655a 1813422i bk6: 49640a 2026326i bk7: 49974a 1991564i bk8: 50038a 2019964i bk9: 49768a 2028315i bk10: 49460a 2008622i bk11: 49610a 1999200i bk12: 43196a 2263245i bk13: 43180a 2259306i bk14: 40878a 2281141i bk15: 40784a 2264382i 
bw_dist = 0.106	0.154	0.221	0.477	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.67286
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3170996 n_nop=1800112 n_act=291487 n_pre=291471 n_req=392617 n_req_1=93063 n_req_2=122663 n_req_3=176891 n_rd=727954 n_write=59972 bw_util=0.4807 bw_util_1=0.106 bw_util_2=0.1535 bw_util_3=0.2212 blp=5.801990 blp_1= 2.029474 blp_2= 2.269955 blp_3= 2.843907
 n_activity=3022749 dram_eff=0.5042 dram_eff_1=0.1112 dram_eff_2=0.161 dram_eff_3=0.2321
bk0: 41094a 2311103i bk1: 40786a 2313930i bk2: 41330a 2270717i bk3: 41336a 2260207i bk4: 48778a 1782600i bk5: 48956a 1783898i bk6: 49776a 2004464i bk7: 49872a 1991357i bk8: 50372a 1981221i bk9: 50126a 1986916i bk10: 49146a 2011141i bk11: 48940a 2005037i bk12: 42962a 2263180i bk13: 42886a 2264298i bk14: 40792a 2275226i bk15: 40802a 2266221i 
bw_dist = 0.106	0.153	0.221	0.473	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.12291
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3170996 n_nop=1794813 n_act=292808 n_pre=292792 n_req=393922 n_req_1=94149 n_req_2=122788 n_req_3=176985 n_rd=729763 n_write=60820 bw_util=0.4821 bw_util_1=0.1071 bw_util_2=0.1536 bw_util_3=0.2214 blp=5.729707 blp_1= 2.021365 blp_2= 2.247777 blp_3= 2.820379
 n_activity=3045384 dram_eff=0.502 dram_eff_1=0.1115 dram_eff_2=0.1599 dram_eff_3=0.2305
bk0: 40682a 2321550i bk1: 40806a 2315036i bk2: 41350a 2274410i bk3: 41166a 2277316i bk4: 48993a 1799102i bk5: 49158a 1797540i bk6: 49934a 2017564i bk7: 49872a 1984807i bk8: 50174a 2004137i bk9: 50816a 1983051i bk10: 49666a 1992149i bk11: 49322a 1988463i bk12: 43310a 2259149i bk13: 42942a 2273827i bk14: 41084a 2271463i bk15: 40488a 2277128i 
bw_dist = 0.107	0.154	0.221	0.478	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.73056
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3170996 n_nop=1796583 n_act=292351 n_pre=292337 n_req=393563 n_req_1=94054 n_req_2=122740 n_req_3=176769 n_rd=729568 n_write=60157 bw_util=0.4818 bw_util_1=0.1071 bw_util_2=0.1536 bw_util_3=0.2211 blp=5.808663 blp_1= 2.042626 blp_2= 2.268929 blp_3= 2.838125
 n_activity=3028565 dram_eff=0.5044 dram_eff_1=0.1121 dram_eff_2=0.1608 dram_eff_3=0.2315
bk0: 40898a 2310339i bk1: 40740a 2302965i bk2: 41698a 2260223i bk3: 41412a 2257986i bk4: 48918a 1782196i bk5: 49348a 1778134i bk6: 50020a 1995952i bk7: 50082a 1976600i bk8: 50086a 2001823i bk9: 50194a 1993835i bk10: 49418a 1989336i bk11: 49054a 1998735i bk12: 43143a 2256219i bk13: 42470a 2276852i bk14: 41149a 2274378i bk15: 40938a 2260990i 
bw_dist = 0.107	0.154	0.221	0.473	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.12709
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3170996 n_nop=1792963 n_act=293066 n_pre=293050 n_req=394414 n_req_1=94674 n_req_2=122786 n_req_3=176954 n_rd=730746 n_write=61171 bw_util=0.4827 bw_util_1=0.1077 bw_util_2=0.1536 bw_util_3=0.2214 blp=5.748087 blp_1= 2.032020 blp_2= 2.253595 blp_3= 2.814495
 n_activity=3049077 dram_eff=0.502 dram_eff_1=0.112 dram_eff_2=0.1597 dram_eff_3=0.2302
bk0: 40852a 2325433i bk1: 41158a 2305776i bk2: 41314a 2275585i bk3: 41354a 2257422i bk4: 48956a 1801664i bk5: 49294a 1792462i bk6: 49918a 2001966i bk7: 49714a 1990779i bk8: 50442a 2010986i bk9: 50506a 1979244i bk10: 49976a 1987409i bk11: 49818a 1960631i bk12: 43094a 2266323i bk13: 42958a 2270454i bk14: 40624a 2282830i bk15: 40768a 2264820i 
bw_dist = 0.108	0.154	0.221	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.75071

========= L2 cache stats =========
L2_cache_bank[0]: Access = 354454, Miss = 182348, Miss_rate = 0.514, Pending_hits = 4460, Reservation_fails = 93215
L2_cache_bank[1]: Access = 353126, Miss = 181708, Miss_rate = 0.515, Pending_hits = 4436, Reservation_fails = 94241
L2_cache_bank[2]: Access = 349891, Miss = 182102, Miss_rate = 0.520, Pending_hits = 4521, Reservation_fails = 68785
L2_cache_bank[3]: Access = 350650, Miss = 182148, Miss_rate = 0.519, Pending_hits = 4427, Reservation_fails = 88576
L2_cache_bank[4]: Access = 354761, Miss = 182137, Miss_rate = 0.513, Pending_hits = 4439, Reservation_fails = 102841
L2_cache_bank[5]: Access = 358313, Miss = 181852, Miss_rate = 0.508, Pending_hits = 4535, Reservation_fails = 110919
L2_cache_bank[6]: Access = 349358, Miss = 182602, Miss_rate = 0.523, Pending_hits = 4332, Reservation_fails = 73028
L2_cache_bank[7]: Access = 351164, Miss = 182294, Miss_rate = 0.519, Pending_hits = 4541, Reservation_fails = 81313
L2_cache_bank[8]: Access = 354082, Miss = 182676, Miss_rate = 0.516, Pending_hits = 4361, Reservation_fails = 104946
L2_cache_bank[9]: Access = 356208, Miss = 182131, Miss_rate = 0.511, Pending_hits = 4444, Reservation_fails = 103515
L2_cache_bank[10]: Access = 349279, Miss = 182589, Miss_rate = 0.523, Pending_hits = 4341, Reservation_fails = 78589
L2_cache_bank[11]: Access = 353004, Miss = 182791, Miss_rate = 0.518, Pending_hits = 4637, Reservation_fails = 102472
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 354454, Miss = 182348 (0.514), PendingHit = 4460 (0.0126)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353126, Miss = 181708 (0.515), PendingHit = 4436 (0.0126)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 349891, Miss = 182102 (0.52), PendingHit = 4521 (0.0129)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 350650, Miss = 182148 (0.519), PendingHit = 4427 (0.0126)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 354761, Miss = 182137 (0.513), PendingHit = 4439 (0.0125)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 358313, Miss = 181852 (0.508), PendingHit = 4535 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 349358, Miss = 182602 (0.523), PendingHit = 4332 (0.0124)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 351164, Miss = 182294 (0.519), PendingHit = 4541 (0.0129)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 354082, Miss = 182676 (0.516), PendingHit = 4361 (0.0123)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 356208, Miss = 182131 (0.511), PendingHit = 4444 (0.0125)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 349279, Miss = 182589 (0.523), PendingHit = 4341 (0.0124)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353004, Miss = 182791 (0.518), PendingHit = 4637 (0.0131)
L2 Cache Total Miss Rate = 0.517
Stream 1: L2 Cache Miss Rate = 0.505
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.513
Stream 1: Accesses  = 1598583
Stream 1: Misses  = 806839
Stream 2: Accesses  = 1334828
Stream 2: Misses  = 698763
Stream 3: Accesses  = 2899462
Stream 3: Misses  = 1488615
Stream 1+2: Accesses  = 2933411
Stream 1+2: Misses  = 1505602
Stream 1+2+3: Accesses  = 5832873
Stream 1+2+3: Misses  = 2994217
Total Accesses  = 4234290
MPKI-CORES
CORE_L2MPKI_0	38.243
CORE_L2MPKI_1	39.101
CORE_L2MPKI_2	39.410
CORE_L2MPKI_3	38.134
CORE_L2MPKI_4	36.430
CORE_L2MPKI_5	37.564
CORE_L2MPKI_6	38.318
CORE_L2MPKI_7	40.289
CORE_L2MPKI_8	37.767
CORE_L2MPKI_9	37.906
CORE_L2MPKI_10	2.630
CORE_L2MPKI_11	2.657
CORE_L2MPKI_12	2.600
CORE_L2MPKI_13	2.637
CORE_L2MPKI_14	2.691
CORE_L2MPKI_15	2.631
CORE_L2MPKI_16	2.719
CORE_L2MPKI_17	2.658
CORE_L2MPKI_18	2.590
CORE_L2MPKI_19	2.630
CORE_L2MPKI_20	2.586
CORE_L2MPKI_21	2.567
CORE_L2MPKI_22	2.740
CORE_L2MPKI_23	2.585
CORE_L2MPKI_24	2.538
CORE_L2MPKI_25	2.639
CORE_L2MPKI_26	2.605
CORE_L2MPKI_27	2.520
CORE_L2MPKI_28	2.589
CORE_L2MPKI_29	2.596
CORE_L2MPKI_30	2.723
CORE_L2MPKI_31	2.583
CORE_L2MPKI_32	2.585
CORE_L2MPKI_33	2.668
CORE_L2MPKI_34	2.662
CORE_L2MPKI_35	2.587
CORE_L2MPKI_36	2.660
CORE_L2MPKI_37	2.630
CORE_L2MPKI_38	2.672
CORE_L2MPKI_39	2.740
CORE_L2MPKI_40	2.627
CORE_L2MPKI_41	2.537
CORE_L2MPKI_42	2.590
CORE_L2MPKI_43	2.611
CORE_L2MPKI_44	2.544
CORE_L2MPKI_45	2.561
CORE_L2MPKI_46	2.570
CORE_L2MPKI_47	2.562
CORE_L2MPKI_48	2.781
CORE_L2MPKI_49	2.703
CORE_L2MPKI_50	2.555
CORE_L2MPKI_51	2.606
CORE_L2MPKI_52	2.570
CORE_L2MPKI_53	2.541
CORE_L2MPKI_54	2.537
CORE_L2MPKI_55	2.588
CORE_L2MPKI_56	2.523
CORE_L2MPKI_57	2.532
CORE_L2MPKI_58	2.560
CORE_L2MPKI_59	2.546
Avg_MPKI_Stream1= 20.480
Avg_MPKI_Stream2= 2.624
Avg_MPKI_Stream3= 2.582
MISSES-CORES
CORE_MISSES_0	43753
CORE_MISSES_1	46129
CORE_MISSES_2	49874
CORE_MISSES_3	44139
CORE_MISSES_4	42980
CORE_MISSES_5	44944
CORE_MISSES_6	43909
CORE_MISSES_7	49342
CORE_MISSES_8	44105
CORE_MISSES_9	43426
CORE_MISSES_10	33752
CORE_MISSES_11	35279
CORE_MISSES_12	37492
CORE_MISSES_13	33965
CORE_MISSES_14	36637
CORE_MISSES_15	36349
CORE_MISSES_16	32521
CORE_MISSES_17	35911
CORE_MISSES_18	38100
CORE_MISSES_19	34232
CORE_MISSES_20	35816
CORE_MISSES_21	36613
CORE_MISSES_22	33073
CORE_MISSES_23	36055
CORE_MISSES_24	35599
CORE_MISSES_25	33117
CORE_MISSES_26	37560
CORE_MISSES_27	38226
CORE_MISSES_28	35381
CORE_MISSES_29	35153
CORE_MISSES_30	32586
CORE_MISSES_31	34877
CORE_MISSES_32	35181
CORE_MISSES_33	33120
CORE_MISSES_34	35373
CORE_MISSES_35	37625
CORE_MISSES_36	32775
CORE_MISSES_37	31631
CORE_MISSES_38	35557
CORE_MISSES_39	33445
CORE_MISSES_40	33612
CORE_MISSES_41	33135
CORE_MISSES_42	32107
CORE_MISSES_43	35686
CORE_MISSES_44	33388
CORE_MISSES_45	33458
CORE_MISSES_46	32284
CORE_MISSES_47	36805
CORE_MISSES_48	31644
CORE_MISSES_49	33260
CORE_MISSES_50	34510
CORE_MISSES_51	34239
CORE_MISSES_52	34108
CORE_MISSES_53	36031
CORE_MISSES_54	32535
CORE_MISSES_55	35201
CORE_MISSES_56	36047
CORE_MISSES_57	34273
CORE_MISSES_58	32905
CORE_MISSES_59	36548
L2_MISSES = 2187378
L2_total_cache_accesses = 4234290
L2_total_cache_misses = 2187378
L2_total_cache_miss_rate = 0.5166
L2_total_cache_pending_hits = 53474
L2_total_cache_reservation_fails = 1102440
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 334294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2276
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1811931
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 855322
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5314
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 618
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1028
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3966
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1490381
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 37293
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 214472
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 152088
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 159625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80289
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3611
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 327
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 322
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10775
L2_cache_data_port_util = 0.272
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19826768
icnt_total_pkts_simt_to_mem=4728694
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.9150
gpu_ipc_2 =     113.0329
gpu_ipc_3 =     163.9101
gpu_tot_sim_cycle_stream_1 = 2402269
gpu_tot_sim_cycle_stream_2 = 2402269
gpu_tot_sim_cycle_stream_3 = 2400409
gpu_sim_insn_1 = 11807075
gpu_sim_insn_2 = 271535328
gpu_sim_insn_3 = 393451296
gpu_sim_cycle = 2402270
gpu_sim_insn = 676793699
gpu_ipc =     281.7309
gpu_tot_sim_cycle = 2402270
gpu_tot_sim_insn = 676793699
gpu_tot_ipc =     281.7309
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13348802
gpu_stall_icnt2sh    = 21264961
gpu_total_sim_rate=180671

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11589747
	L1I_total_cache_misses = 26332
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35478
L1D_cache:
	L1D_cache_core[0]: Access = 111072, Miss = 88779, Miss_rate = 0.799, Pending_hits = 6830, Reservation_fails = 1975131
	L1D_cache_core[1]: Access = 116594, Miss = 93164, Miss_rate = 0.799, Pending_hits = 7393, Reservation_fails = 2063440
	L1D_cache_core[2]: Access = 124506, Miss = 99631, Miss_rate = 0.800, Pending_hits = 7820, Reservation_fails = 2133788
	L1D_cache_core[3]: Access = 111998, Miss = 89172, Miss_rate = 0.796, Pending_hits = 7040, Reservation_fails = 1968510
	L1D_cache_core[4]: Access = 109705, Miss = 87856, Miss_rate = 0.801, Pending_hits = 6872, Reservation_fails = 1959189
	L1D_cache_core[5]: Access = 113324, Miss = 90980, Miss_rate = 0.803, Pending_hits = 7037, Reservation_fails = 1994837
	L1D_cache_core[6]: Access = 112273, Miss = 89531, Miss_rate = 0.797, Pending_hits = 7060, Reservation_fails = 1992569
	L1D_cache_core[7]: Access = 123600, Miss = 99260, Miss_rate = 0.803, Pending_hits = 7758, Reservation_fails = 2120612
	L1D_cache_core[8]: Access = 111750, Miss = 89755, Miss_rate = 0.803, Pending_hits = 7127, Reservation_fails = 2006047
	L1D_cache_core[9]: Access = 109210, Miss = 87908, Miss_rate = 0.805, Pending_hits = 6894, Reservation_fails = 1966734
	L1D_cache_core[10]: Access = 30156, Miss = 30156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36325
	L1D_cache_core[11]: Access = 31267, Miss = 31267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36768
	L1D_cache_core[12]: Access = 33914, Miss = 33914, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26326
	L1D_cache_core[13]: Access = 30275, Miss = 30275, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33624
	L1D_cache_core[14]: Access = 32035, Miss = 32035, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30521
	L1D_cache_core[15]: Access = 32435, Miss = 32435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24639
	L1D_cache_core[16]: Access = 28110, Miss = 28110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41474
	L1D_cache_core[17]: Access = 31765, Miss = 31765, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34130
	L1D_cache_core[18]: Access = 34482, Miss = 34482, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16600
	L1D_cache_core[19]: Access = 30660, Miss = 30660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40204
	L1D_cache_core[20]: Access = 32535, Miss = 32535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27829
	L1D_cache_core[21]: Access = 33484, Miss = 33484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21662
	L1D_cache_core[22]: Access = 28391, Miss = 28391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41197
	L1D_cache_core[23]: Access = 32745, Miss = 32745, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27867
	L1D_cache_core[24]: Access = 32885, Miss = 32885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22083
	L1D_cache_core[25]: Access = 29582, Miss = 29582, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38614
	L1D_cache_core[26]: Access = 33858, Miss = 33858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15066
	L1D_cache_core[27]: Access = 35548, Miss = 35548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6732
	L1D_cache_core[28]: Access = 32155, Miss = 32155, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28151
	L1D_cache_core[29]: Access = 31719, Miss = 31719, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31292
	L1D_cache_core[30]: Access = 28145, Miss = 28145, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40998
	L1D_cache_core[31]: Access = 31576, Miss = 31576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28763
	L1D_cache_core[32]: Access = 31842, Miss = 31842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26243
	L1D_cache_core[33]: Access = 29199, Miss = 29199, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42454
	L1D_cache_core[34]: Access = 31250, Miss = 31250, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25984
	L1D_cache_core[35]: Access = 34124, Miss = 34124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13589
	L1D_cache_core[36]: Access = 28940, Miss = 28940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33829
	L1D_cache_core[37]: Access = 28269, Miss = 28269, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41291
	L1D_cache_core[38]: Access = 31430, Miss = 31430, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31636
	L1D_cache_core[39]: Access = 28648, Miss = 28648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39500
	L1D_cache_core[40]: Access = 30024, Miss = 30024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25959
	L1D_cache_core[41]: Access = 30564, Miss = 30564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27976
	L1D_cache_core[42]: Access = 29120, Miss = 29120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33074
	L1D_cache_core[43]: Access = 32228, Miss = 32228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21530
	L1D_cache_core[44]: Access = 30744, Miss = 30744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26170
	L1D_cache_core[45]: Access = 30628, Miss = 30628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27694
	L1D_cache_core[46]: Access = 29409, Miss = 29409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39767
	L1D_cache_core[47]: Access = 33703, Miss = 33703, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14883
	L1D_cache_core[48]: Access = 26706, Miss = 26706, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47507
	L1D_cache_core[49]: Access = 29068, Miss = 29068, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37489
	L1D_cache_core[50]: Access = 31651, Miss = 31651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26219
	L1D_cache_core[51]: Access = 30905, Miss = 30905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22106
	L1D_cache_core[52]: Access = 31103, Miss = 31103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27012
	L1D_cache_core[53]: Access = 33385, Miss = 33385, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16946
	L1D_cache_core[54]: Access = 30099, Miss = 30099, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35264
	L1D_cache_core[55]: Access = 31948, Miss = 31948, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22552
	L1D_cache_core[56]: Access = 33525, Miss = 33525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12893
	L1D_cache_core[57]: Access = 31889, Miss = 31889, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28432
	L1D_cache_core[58]: Access = 30267, Miss = 30267, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32631
	L1D_cache_core[59]: Access = 33724, Miss = 33724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12857
	L1D_total_cache_accesses = 2706146
	L1D_total_cache_misses = 2478150
	L1D_total_cache_miss_rate = 0.9157
	L1D_total_cache_pending_hits = 71831
	L1D_total_cache_reservation_fails = 21625209
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1089812
	L1C_total_cache_misses = 10671
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 52873
L1T_cache:
	L1T_total_cache_accesses = 4760555
	L1T_total_cache_misses = 1742263
	L1T_total_cache_miss_rate = 0.3660
	L1T_total_cache_pending_hits = 3018292
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 153115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2148955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18435796
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1079141
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10671
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 52873
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3018292
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1742263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 329195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3189413
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11563415
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26332
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35478
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3436, 2246, 2278, 2258, 2639, 2643, 2613, 2668, 2679, 2171, 2250, 2660, 2250, 2108, 2267, 2706, 2151, 2478, 3613, 2216, 2619, 2598, 2230, 2642, 2704, 2622, 1723, 2620, 2203, 2130, 2140, 2663, 2621, 2523, 2192, 1725, 2651, 2199, 1677, 2184, 2586, 2186, 2208, 2601, 2139, 2210, 2197, 3061, 
gpgpu_n_tot_thrd_icount = 710206048
gpgpu_n_tot_w_icount = 22193939
gpgpu_n_stall_shd_mem = 43099317
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2148953
gpgpu_n_mem_write_global = 332423
gpgpu_n_mem_texture = 1742263
gpgpu_n_mem_const = 6960
gpgpu_n_load_insn  = 48461115
gpgpu_n_store_insn = 1807887
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 22711552
gpgpu_n_const_mem_insn = 24162496
gpgpu_n_param_mem_insn = 8268874
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 52873
gpgpu_stall_shd_mem[c_mem][bk_conf] = 52873
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22536798
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:53676101	W0_Idle:13357553	W0_Scoreboard:198979243	W1:186478	W2:159989	W3:163164	W4:131326	W5:94294	W6:48190	W7:25517	W8:10137	W9:4118	W10:1987	W11:1375	W12:1280	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:21162960
Warp Occupancy Distribution:
Stall:39419211	W0_Idle:8247258	W0_Scoreboard:42995832	W1:186478	W2:159989	W3:163164	W4:131326	W5:94294	W6:48190	W7:25517	W8:10137	W9:4118	W10:1987	W11:1375	W12:1280	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:4391494
Warp Occupancy Distribution:
Stall:7820706	W0_Idle:2045530	W0_Scoreboard:77784609	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8423449
warp_utilization0: 0.077009
warp_utilization1: 0.056440
warp_utilization2: 0.087676
traffic_breakdown_coretomem[CONST_ACC_R] = 55680 {8:6960,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17191624 {8:2148953,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18462104 {40:269151,72:14202,136:49070,}
traffic_breakdown_coretomem[INST_ACC_R] = 34080 {8:4260,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 13938104 {8:1742263,}
traffic_breakdown_memtocore[CONST_ACC_R] = 501120 {72:6960,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 292174376 {136:2148341,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2659384 {8:332423,}
traffic_breakdown_memtocore[INST_ACC_R] = 579360 {136:4260,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 236924512 {136:1742092,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 624 
averagemflatency_1 = 708 
averagemflatency_2= 573 
averagemflatency_3 = 574 
averagemrqlatency_1 = 51 
averagemrqlatency_2 = 37 
averagemrqlatency_3 = 38 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 2402269 
mrq_lat_table:1024150 	40516 	50923 	110952 	323205 	355098 	310846 	174989 	44111 	3196 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	12581 	44422 	108840 	280053 	1260875 	2053667 	461457 	7619 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	549368 	154047 	224830 	437080 	765284 	1085884 	904541 	110213 	3165 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	141670 	3396613 	355690 	3414 	6 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	113853 	32309 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	542 	4259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        21        24        16        14        23        16        29        21        12        18        16        12        15        18        15 
dram[1]:        16        14        17        32        19        19        20        19        15        14        15        16        17        15        19        19 
dram[2]:        15        14        18        15        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        12        12        24        26        19        20        19        20        14        14        19        14        13        20        16        15 
dram[4]:        14        13        31        16        23        19        19        15        12        16        16        17        13        15        15        19 
dram[5]:        16        13        15        20        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      3267      5079      2771      4256      3523      4277      4347      3087      4185      5817      3002      5250      3160      3812      5937      3466 
dram[1]:      4339      5369      2911      3018      2985      3069      3204      4111      3874      4160      2902      5379      3641      3799      4328      4399 
dram[2]:      5541      5122      3123      2735      3064      4119      3777      3553      3763      4876      2832      5133      3300      3686      5358      3667 
dram[3]:      5513      4810      3122      2930      6857      4069      4446      2540      3861      3749      2555      4597      3261      3802      5127      3601 
dram[4]:      5100      5715      3517      3147      3177      4370      2800      3955      4965      4533      3247      5531      3270      4020      4838      6932 
dram[5]:      5993      4247      2895      3534      2744      3969      2684      3925      3753      4912      4996      2718      3290      3650      4712      5205 
average row accesses per activate:
dram[0]:  1.330262  1.339346  1.349336  1.351394  1.509141  1.516589  1.382606  1.383318  1.433471  1.435787  1.428520  1.434617  1.326899  1.326393  1.315764  1.324336 
dram[1]:  1.335203  1.345423  1.359973  1.353931  1.518240  1.500424  1.384619  1.371548  1.437051  1.413250  1.429180  1.419340  1.323783  1.321108  1.324893  1.307378 
dram[2]:  1.332099  1.337239  1.357493  1.347625  1.529706  1.508277  1.391013  1.385714  1.430784  1.437453  1.428425  1.424314  1.323741  1.313377  1.314542  1.314749 
dram[3]:  1.328530  1.336291  1.337329  1.356598  1.502886  1.513279  1.370446  1.394204  1.439932  1.449158  1.424584  1.426946  1.323609  1.318015  1.316419  1.318311 
dram[4]:  1.325951  1.326896  1.344725  1.358096  1.524172  1.517998  1.387279  1.387082  1.435751  1.425826  1.423279  1.433042  1.320746  1.310862  1.320105  1.321163 
dram[5]:  1.336493  1.332264  1.347487  1.348465  1.523685  1.494039  1.385187  1.379421  1.434012  1.435233  1.438201  1.443455  1.320063  1.323231  1.318904  1.312718 
average row locality = 2438000/1753173 = 1.390621
average row locality_1 = 1014637/644140 = 1.575181
average row locality_2 = 725777/569798 = 1.273744
average row locality_3 = 697586/539235 = 1.293659
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     20555     20429     20705     20678     24325     24414     25007     24792     25079     24870     24516     24689     21600     21497     20561     20336 
dram[1]:     20489     20463     20600     20694     24407     24328     24820     24987     25019     24885     24730     24805     21598     21590     20439     20392 
dram[2]:     20547     20393     20665     20668     24391     24478     24888     24936     25186     25063     24573     24470     21482     21443     20396     20401 
dram[3]:     20341     20403     20675     20583     24497     24579     24967     24936     25087     25408     24833     24661     21656     21471     20542     20244 
dram[4]:     20449     20370     20849     20706     24459     24674     25010     25041     25043     25097     24709     24527     21573     21237     20576     20469 
dram[5]:     20426     20580     20657     20677     24478     24647     24959     24857     25221     25253     24988     24909     21547     21479     20312     20385 
total reads: 2187326
bank skew: 25408/20244 = 1.26
chip skew: 365375/363980 = 1.00
number of total write accesses:
dram[0]:      1389      1401      1752      1770      5971      6212      2623      2606      3718      3527      3343      3550      1017       992      1007      1007 
dram[1]:      1411      1423      1777      1765      6099      5755      2619      2577      3574      3274      3432      3288       995       960      1015      1015 
dram[2]:      1394      1408      1754      1743      6172      5861      2725      2533      3826      3653      3357      3297       966       845      1010      1011 
dram[3]:      1419      1432      1752      1809      6228      5906      2568      2824      3703      3765      3492      3437       983       814      1017      1023 
dram[4]:      1404      1411      1737      1780      6186      6026      2712      2684      3639      3545      3452      3317      1022       776      1014      1025 
dram[5]:      1431      1429      1780      1810      6273      5806      2814      2599      3660      3710      3625      3618       968       787      1016      1033 
total reads: 250680
bank skew: 6273/776 = 8.08
chip skew: 42359/40979 = 1.03
average mf latency per bank:
dram[0]:        804       805       954       970      1248      1255      1687      1688      1161      1154      1028      1014       902       902       780       784
dram[1]:        762       785       890       964      1162      1296      1573      1680      1075      1144       947       979       811       861       708       744
dram[2]:        807       841       965      1021      1277      1378      1701      1777      1169      1207      1043      1062       912      1110       794       819
dram[3]:        748       766       900       934      1179      1255      1592      1606      1082      1085       947       964       829       834       716       718
dram[4]:        811       825       974      1014      1274      1349      1696      1751      1179      1193      1036      1055       933       936       794       804
dram[5]:        740       795       894       969      1189      1286      1564      1659      1064      1106       937       962       827       863       703       759
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4763      4323      4562      4181      4044      6004      4000      4056      4644      4451      4168
dram[1]:       5488      5956      4843      4536      3833      4850      5300      5634      4758      5251      4513      4739      5606      4838      4861      4350
dram[2]:       4788      5151      4703      5037      5043      3694      4764      5015      5556      4218      5261      5123      4666      4708      5037      5042
dram[3]:       4624      5743      3658      4582      4399      5994      5057      4633      4358      5145      4258      4080      5772      4775      4856      5374
dram[4]:       5080      5006      5116      4184      4522      4938      4505      4871      5063      4855      4988      4843      4647      6113      5056      5239
dram[5]:       5121      4927      5196      4422      4570      4238      4475      5401      4761      4755      4205      3511      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3170996 n_nop=1799267 n_act=291670 n_pre=291654 n_req=392954 n_req_1=93639 n_req_2=122627 n_req_3=176688 n_rd=728104 n_write=60301 bw_util=0.4809 bw_util_1=0.1065 bw_util_2=0.1534 bw_util_3=0.221 blp=5.787108 blp_1= 2.047114 blp_2= 2.266363 blp_3= 2.833936
 n_activity=3029536 dram_eff=0.5033 dram_eff_1=0.1115 dram_eff_2=0.1605 dram_eff_3=0.2313
bk0: 41110a 2314920i bk1: 40856a 2313899i bk2: 41410a 2280451i bk3: 41356a 2264012i bk4: 48650a 1799003i bk5: 48828a 1768649i bk6: 50014a 2002146i bk7: 49584a 1989190i bk8: 50158a 1992944i bk9: 49740a 2011018i bk10: 49032a 2011671i bk11: 49378a 1974518i bk12: 43200a 2259614i bk13: 42994a 2254896i bk14: 41122a 2265429i bk15: 40672a 2269471i 
bw_dist = 0.107	0.153	0.221	0.475	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.04225
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3170996 n_nop=1799733 n_act=291790 n_pre=291775 n_req=392441 n_req_1=92644 n_req_2=122828 n_req_3=176969 n_rd=728489 n_write=59209 bw_util=0.4807 bw_util_1=0.1057 bw_util_2=0.1536 bw_util_3=0.2213 blp=5.705158 blp_1= 2.008061 blp_2= 2.258268 blp_3= 2.811868
 n_activity=3036838 dram_eff=0.5019 dram_eff_1=0.1104 dram_eff_2=0.1604 dram_eff_3=0.2311
bk0: 40978a 2322517i bk1: 40926a 2314667i bk2: 41200a 2288156i bk3: 41388a 2270643i bk4: 48814a 1822827i bk5: 48655a 1813422i bk6: 49640a 2026326i bk7: 49974a 1991564i bk8: 50038a 2019964i bk9: 49768a 2028315i bk10: 49460a 2008622i bk11: 49610a 1999200i bk12: 43196a 2263245i bk13: 43180a 2259306i bk14: 40878a 2281141i bk15: 40784a 2264382i 
bw_dist = 0.106	0.154	0.221	0.477	0.042
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.67286
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3170996 n_nop=1800112 n_act=291487 n_pre=291471 n_req=392617 n_req_1=93063 n_req_2=122663 n_req_3=176891 n_rd=727954 n_write=59972 bw_util=0.4807 bw_util_1=0.106 bw_util_2=0.1535 bw_util_3=0.2212 blp=5.801990 blp_1= 2.029474 blp_2= 2.269955 blp_3= 2.843907
 n_activity=3022749 dram_eff=0.5042 dram_eff_1=0.1112 dram_eff_2=0.161 dram_eff_3=0.2321
bk0: 41094a 2311103i bk1: 40786a 2313930i bk2: 41330a 2270717i bk3: 41336a 2260207i bk4: 48778a 1782600i bk5: 48956a 1783898i bk6: 49776a 2004464i bk7: 49872a 1991357i bk8: 50372a 1981221i bk9: 50126a 1986916i bk10: 49146a 2011141i bk11: 48940a 2005037i bk12: 42962a 2263180i bk13: 42886a 2264298i bk14: 40792a 2275226i bk15: 40802a 2266221i 
bw_dist = 0.106	0.153	0.221	0.473	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.12291
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3170996 n_nop=1794813 n_act=292808 n_pre=292792 n_req=393922 n_req_1=94149 n_req_2=122788 n_req_3=176985 n_rd=729763 n_write=60820 bw_util=0.4821 bw_util_1=0.1071 bw_util_2=0.1536 bw_util_3=0.2214 blp=5.729707 blp_1= 2.021365 blp_2= 2.247777 blp_3= 2.820379
 n_activity=3045384 dram_eff=0.502 dram_eff_1=0.1115 dram_eff_2=0.1599 dram_eff_3=0.2305
bk0: 40682a 2321550i bk1: 40806a 2315036i bk2: 41350a 2274410i bk3: 41166a 2277316i bk4: 48993a 1799102i bk5: 49158a 1797540i bk6: 49934a 2017564i bk7: 49872a 1984807i bk8: 50174a 2004137i bk9: 50816a 1983051i bk10: 49666a 1992149i bk11: 49322a 1988463i bk12: 43310a 2259149i bk13: 42942a 2273827i bk14: 41084a 2271463i bk15: 40488a 2277128i 
bw_dist = 0.107	0.154	0.221	0.478	0.040
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.73056
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3170996 n_nop=1796583 n_act=292351 n_pre=292337 n_req=393563 n_req_1=94054 n_req_2=122740 n_req_3=176769 n_rd=729568 n_write=60157 bw_util=0.4818 bw_util_1=0.1071 bw_util_2=0.1536 bw_util_3=0.2211 blp=5.808663 blp_1= 2.042626 blp_2= 2.268929 blp_3= 2.838125
 n_activity=3028565 dram_eff=0.5044 dram_eff_1=0.1121 dram_eff_2=0.1608 dram_eff_3=0.2315
bk0: 40898a 2310339i bk1: 40740a 2302965i bk2: 41698a 2260223i bk3: 41412a 2257986i bk4: 48918a 1782196i bk5: 49348a 1778134i bk6: 50020a 1995952i bk7: 50082a 1976600i bk8: 50086a 2001823i bk9: 50194a 1993835i bk10: 49418a 1989336i bk11: 49054a 1998735i bk12: 43143a 2256219i bk13: 42470a 2276852i bk14: 41149a 2274378i bk15: 40938a 2260990i 
bw_dist = 0.107	0.154	0.221	0.473	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.12709
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3170996 n_nop=1792963 n_act=293066 n_pre=293050 n_req=394414 n_req_1=94674 n_req_2=122786 n_req_3=176954 n_rd=730746 n_write=61171 bw_util=0.4827 bw_util_1=0.1077 bw_util_2=0.1536 bw_util_3=0.2214 blp=5.748087 blp_1= 2.032020 blp_2= 2.253595 blp_3= 2.814495
 n_activity=3049077 dram_eff=0.502 dram_eff_1=0.112 dram_eff_2=0.1597 dram_eff_3=0.2302
bk0: 40852a 2325433i bk1: 41158a 2305776i bk2: 41314a 2275585i bk3: 41354a 2257422i bk4: 48956a 1801664i bk5: 49294a 1792462i bk6: 49918a 2001966i bk7: 49714a 1990779i bk8: 50442a 2010986i bk9: 50506a 1979244i bk10: 49976a 1987409i bk11: 49818a 1960631i bk12: 43094a 2266323i bk13: 42958a 2270454i bk14: 40624a 2282830i bk15: 40768a 2264820i 
bw_dist = 0.108	0.154	0.221	0.479	0.038
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.75071

========= L2 cache stats =========
L2_cache_bank[0]: Access = 354454, Miss = 182348, Miss_rate = 0.514, Pending_hits = 4460, Reservation_fails = 93215
L2_cache_bank[1]: Access = 353126, Miss = 181708, Miss_rate = 0.515, Pending_hits = 4436, Reservation_fails = 94241
L2_cache_bank[2]: Access = 349891, Miss = 182102, Miss_rate = 0.520, Pending_hits = 4521, Reservation_fails = 68785
L2_cache_bank[3]: Access = 350650, Miss = 182148, Miss_rate = 0.519, Pending_hits = 4427, Reservation_fails = 88576
L2_cache_bank[4]: Access = 354761, Miss = 182137, Miss_rate = 0.513, Pending_hits = 4439, Reservation_fails = 102841
L2_cache_bank[5]: Access = 358313, Miss = 181852, Miss_rate = 0.508, Pending_hits = 4535, Reservation_fails = 110919
L2_cache_bank[6]: Access = 349358, Miss = 182602, Miss_rate = 0.523, Pending_hits = 4332, Reservation_fails = 73028
L2_cache_bank[7]: Access = 351164, Miss = 182294, Miss_rate = 0.519, Pending_hits = 4541, Reservation_fails = 81313
L2_cache_bank[8]: Access = 354082, Miss = 182676, Miss_rate = 0.516, Pending_hits = 4361, Reservation_fails = 104946
L2_cache_bank[9]: Access = 356208, Miss = 182131, Miss_rate = 0.511, Pending_hits = 4444, Reservation_fails = 103515
L2_cache_bank[10]: Access = 349279, Miss = 182589, Miss_rate = 0.523, Pending_hits = 4341, Reservation_fails = 78589
L2_cache_bank[11]: Access = 353004, Miss = 182791, Miss_rate = 0.518, Pending_hits = 4637, Reservation_fails = 102472
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 354454, Miss = 182348 (0.514), PendingHit = 4460 (0.0126)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353126, Miss = 181708 (0.515), PendingHit = 4436 (0.0126)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 349891, Miss = 182102 (0.52), PendingHit = 4521 (0.0129)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 350650, Miss = 182148 (0.519), PendingHit = 4427 (0.0126)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 354761, Miss = 182137 (0.513), PendingHit = 4439 (0.0125)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 358313, Miss = 181852 (0.508), PendingHit = 4535 (0.0127)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 349358, Miss = 182602 (0.523), PendingHit = 4332 (0.0124)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 351164, Miss = 182294 (0.519), PendingHit = 4541 (0.0129)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 354082, Miss = 182676 (0.516), PendingHit = 4361 (0.0123)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 356208, Miss = 182131 (0.511), PendingHit = 4444 (0.0125)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 349279, Miss = 182589 (0.523), PendingHit = 4341 (0.0124)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353004, Miss = 182791 (0.518), PendingHit = 4637 (0.0131)
L2 Cache Total Miss Rate = 0.517
Stream 1: L2 Cache Miss Rate = 0.505
Stream 2: L2 Cache Miss Rate = 0.523
Stream 3: L2 Cache Miss Rate = 0.513
Stream 1: Accesses  = 1598583
Stream 1: Misses  = 806839
Stream 2: Accesses  = 1334828
Stream 2: Misses  = 698763
Stream 3: Accesses  = 2899462
Stream 3: Misses  = 1488615
Stream 1+2: Accesses  = 2933411
Stream 1+2: Misses  = 1505602
Stream 1+2+3: Accesses  = 5832873
Stream 1+2+3: Misses  = 2994217
Total Accesses  = 4234290
MPKI-CORES
CORE_L2MPKI_0	38.243
CORE_L2MPKI_1	39.101
CORE_L2MPKI_2	39.410
CORE_L2MPKI_3	38.134
CORE_L2MPKI_4	36.430
CORE_L2MPKI_5	37.564
CORE_L2MPKI_6	38.318
CORE_L2MPKI_7	40.289
CORE_L2MPKI_8	37.767
CORE_L2MPKI_9	37.906
CORE_L2MPKI_10	2.630
CORE_L2MPKI_11	2.657
CORE_L2MPKI_12	2.600
CORE_L2MPKI_13	2.637
CORE_L2MPKI_14	2.691
CORE_L2MPKI_15	2.631
CORE_L2MPKI_16	2.719
CORE_L2MPKI_17	2.658
CORE_L2MPKI_18	2.590
CORE_L2MPKI_19	2.630
CORE_L2MPKI_20	2.586
CORE_L2MPKI_21	2.567
CORE_L2MPKI_22	2.740
CORE_L2MPKI_23	2.585
CORE_L2MPKI_24	2.538
CORE_L2MPKI_25	2.639
CORE_L2MPKI_26	2.605
CORE_L2MPKI_27	2.520
CORE_L2MPKI_28	2.589
CORE_L2MPKI_29	2.596
CORE_L2MPKI_30	2.723
CORE_L2MPKI_31	2.583
CORE_L2MPKI_32	2.585
CORE_L2MPKI_33	2.668
CORE_L2MPKI_34	2.662
CORE_L2MPKI_35	2.587
CORE_L2MPKI_36	2.660
CORE_L2MPKI_37	2.630
CORE_L2MPKI_38	2.672
CORE_L2MPKI_39	2.740
CORE_L2MPKI_40	2.627
CORE_L2MPKI_41	2.537
CORE_L2MPKI_42	2.590
CORE_L2MPKI_43	2.611
CORE_L2MPKI_44	2.544
CORE_L2MPKI_45	2.561
CORE_L2MPKI_46	2.570
CORE_L2MPKI_47	2.562
CORE_L2MPKI_48	2.781
CORE_L2MPKI_49	2.703
CORE_L2MPKI_50	2.555
CORE_L2MPKI_51	2.606
CORE_L2MPKI_52	2.570
CORE_L2MPKI_53	2.541
CORE_L2MPKI_54	2.537
CORE_L2MPKI_55	2.588
CORE_L2MPKI_56	2.523
CORE_L2MPKI_57	2.532
CORE_L2MPKI_58	2.560
CORE_L2MPKI_59	2.546
Avg_MPKI_Stream1= 20.480
Avg_MPKI_Stream2= 2.624
Avg_MPKI_Stream3= 2.582
MISSES-CORES
CORE_MISSES_0	43753
CORE_MISSES_1	46129
CORE_MISSES_2	49874
CORE_MISSES_3	44139
CORE_MISSES_4	42980
CORE_MISSES_5	44944
CORE_MISSES_6	43909
CORE_MISSES_7	49342
CORE_MISSES_8	44105
CORE_MISSES_9	43426
CORE_MISSES_10	33752
CORE_MISSES_11	35279
CORE_MISSES_12	37492
CORE_MISSES_13	33965
CORE_MISSES_14	36637
CORE_MISSES_15	36349
CORE_MISSES_16	32521
CORE_MISSES_17	35911
CORE_MISSES_18	38100
CORE_MISSES_19	34232
CORE_MISSES_20	35816
CORE_MISSES_21	36613
CORE_MISSES_22	33073
CORE_MISSES_23	36055
CORE_MISSES_24	35599
CORE_MISSES_25	33117
CORE_MISSES_26	37560
CORE_MISSES_27	38226
CORE_MISSES_28	35381
CORE_MISSES_29	35153
CORE_MISSES_30	32586
CORE_MISSES_31	34877
CORE_MISSES_32	35181
CORE_MISSES_33	33120
CORE_MISSES_34	35373
CORE_MISSES_35	37625
CORE_MISSES_36	32775
CORE_MISSES_37	31631
CORE_MISSES_38	35557
CORE_MISSES_39	33445
CORE_MISSES_40	33612
CORE_MISSES_41	33135
CORE_MISSES_42	32107
CORE_MISSES_43	35686
CORE_MISSES_44	33388
CORE_MISSES_45	33458
CORE_MISSES_46	32284
CORE_MISSES_47	36805
CORE_MISSES_48	31644
CORE_MISSES_49	33260
CORE_MISSES_50	34510
CORE_MISSES_51	34239
CORE_MISSES_52	34108
CORE_MISSES_53	36031
CORE_MISSES_54	32535
CORE_MISSES_55	35201
CORE_MISSES_56	36047
CORE_MISSES_57	34273
CORE_MISSES_58	32905
CORE_MISSES_59	36548
L2_MISSES = 2187378
L2_total_cache_accesses = 4234290
L2_total_cache_misses = 2187378
L2_total_cache_miss_rate = 0.5166
L2_total_cache_pending_hits = 53474
L2_total_cache_reservation_fails = 1102440
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 334294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2276
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1811931
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 855322
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5314
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 618
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1028
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3966
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1490381
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 37293
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 214472
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 152088
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 159838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 159625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80289
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3611
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 327
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 322
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10775
L2_cache_data_port_util = 0.272
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19826768
icnt_total_pkts_simt_to_mem=4728694
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8119
gpu_ipc_2 =     112.3857
gpu_ipc_3 =     162.4085
gpu_tot_sim_cycle_stream_1 = 2684557
gpu_tot_sim_cycle_stream_2 = 2684557
gpu_tot_sim_cycle_stream_3 = 2682695
gpu_sim_insn_1 = 12917711
gpu_sim_insn_2 = 301705920
gpu_sim_insn_3 = 435692384
gpu_sim_cycle = 2684558
gpu_sim_insn = 750316015
gpu_ipc =     279.4933
gpu_tot_sim_cycle = 2684558
gpu_tot_sim_insn = 750316015
gpu_tot_ipc =     279.4933
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15174229
gpu_stall_icnt2sh    = 23975847
gpu_total_sim_rate=179845

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12903947
	L1I_total_cache_misses = 28581
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35597
L1D_cache:
	L1D_cache_core[0]: Access = 126169, Miss = 99680, Miss_rate = 0.790, Pending_hits = 7286, Reservation_fails = 2225290
	L1D_cache_core[1]: Access = 131731, Miss = 104128, Miss_rate = 0.790, Pending_hits = 7869, Reservation_fails = 2311324
	L1D_cache_core[2]: Access = 139077, Miss = 110421, Miss_rate = 0.794, Pending_hits = 8225, Reservation_fails = 2383152
	L1D_cache_core[3]: Access = 125794, Miss = 99242, Miss_rate = 0.789, Pending_hits = 7450, Reservation_fails = 2201418
	L1D_cache_core[4]: Access = 125705, Miss = 99329, Miss_rate = 0.790, Pending_hits = 7382, Reservation_fails = 2214934
	L1D_cache_core[5]: Access = 126585, Miss = 100580, Miss_rate = 0.795, Pending_hits = 7474, Reservation_fails = 2211166
	L1D_cache_core[6]: Access = 126012, Miss = 99295, Miss_rate = 0.788, Pending_hits = 7518, Reservation_fails = 2226179
	L1D_cache_core[7]: Access = 139193, Miss = 110493, Miss_rate = 0.794, Pending_hits = 8239, Reservation_fails = 2382674
	L1D_cache_core[8]: Access = 126247, Miss = 100305, Miss_rate = 0.795, Pending_hits = 7602, Reservation_fails = 2241529
	L1D_cache_core[9]: Access = 123903, Miss = 98577, Miss_rate = 0.796, Pending_hits = 7342, Reservation_fails = 2211813
	L1D_cache_core[10]: Access = 33414, Miss = 33414, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40661
	L1D_cache_core[11]: Access = 34773, Miss = 34773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41345
	L1D_cache_core[12]: Access = 37867, Miss = 37867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28772
	L1D_cache_core[13]: Access = 33445, Miss = 33445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39738
	L1D_cache_core[14]: Access = 36034, Miss = 36034, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33345
	L1D_cache_core[15]: Access = 35875, Miss = 35875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29446
	L1D_cache_core[16]: Access = 31284, Miss = 31284, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47341
	L1D_cache_core[17]: Access = 35207, Miss = 35207, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38897
	L1D_cache_core[18]: Access = 38531, Miss = 38531, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18703
	L1D_cache_core[19]: Access = 33586, Miss = 33586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47940
	L1D_cache_core[20]: Access = 36146, Miss = 36146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31002
	L1D_cache_core[21]: Access = 37261, Miss = 37261, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24882
	L1D_cache_core[22]: Access = 31175, Miss = 31175, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48293
	L1D_cache_core[23]: Access = 36492, Miss = 36492, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30856
	L1D_cache_core[24]: Access = 36466, Miss = 36466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26071
	L1D_cache_core[25]: Access = 33002, Miss = 33002, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42104
	L1D_cache_core[26]: Access = 37878, Miss = 37878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17251
	L1D_cache_core[27]: Access = 39562, Miss = 39562, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8598
	L1D_cache_core[28]: Access = 35753, Miss = 35753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30632
	L1D_cache_core[29]: Access = 35139, Miss = 35139, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35899
	L1D_cache_core[30]: Access = 31118, Miss = 31118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47747
	L1D_cache_core[31]: Access = 34862, Miss = 34862, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35652
	L1D_cache_core[32]: Access = 35107, Miss = 35107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33445
	L1D_cache_core[33]: Access = 32056, Miss = 32056, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49943
	L1D_cache_core[34]: Access = 34841, Miss = 34841, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29519
	L1D_cache_core[35]: Access = 37740, Miss = 37740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17446
	L1D_cache_core[36]: Access = 31940, Miss = 31940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40888
	L1D_cache_core[37]: Access = 31530, Miss = 31530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48391
	L1D_cache_core[38]: Access = 34871, Miss = 34871, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36121
	L1D_cache_core[39]: Access = 31381, Miss = 31381, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47669
	L1D_cache_core[40]: Access = 33515, Miss = 33515, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29717
	L1D_cache_core[41]: Access = 33772, Miss = 33772, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34683
	L1D_cache_core[42]: Access = 31667, Miss = 31667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40058
	L1D_cache_core[43]: Access = 35851, Miss = 35851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24192
	L1D_cache_core[44]: Access = 34208, Miss = 34208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30751
	L1D_cache_core[45]: Access = 33563, Miss = 33563, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33384
	L1D_cache_core[46]: Access = 32659, Miss = 32659, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46997
	L1D_cache_core[47]: Access = 37257, Miss = 37257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18276
	L1D_cache_core[48]: Access = 29614, Miss = 29614, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53966
	L1D_cache_core[49]: Access = 32431, Miss = 32431, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42485
	L1D_cache_core[50]: Access = 35100, Miss = 35100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31258
	L1D_cache_core[51]: Access = 34117, Miss = 34117, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26207
	L1D_cache_core[52]: Access = 34557, Miss = 34557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31972
	L1D_cache_core[53]: Access = 37175, Miss = 37175, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20712
	L1D_cache_core[54]: Access = 33460, Miss = 33460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40225
	L1D_cache_core[55]: Access = 35255, Miss = 35255, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26499
	L1D_cache_core[56]: Access = 37457, Miss = 37457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14445
	L1D_cache_core[57]: Access = 35216, Miss = 35216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32822
	L1D_cache_core[58]: Access = 33581, Miss = 33581, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38604
	L1D_cache_core[59]: Access = 37120, Miss = 37120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17101
	L1D_total_cache_accesses = 3022327
	L1D_total_cache_misses = 2753961
	L1D_total_cache_miss_rate = 0.9112
	L1D_total_cache_pending_hits = 76387
	L1D_total_cache_reservation_fails = 24292430
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1198162
	L1C_total_cache_misses = 10893
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 53856
L1T_cache:
	L1T_total_cache_accesses = 5319760
	L1T_total_cache_misses = 1955584
	L1T_total_cache_miss_rate = 0.3676
	L1T_total_cache_pending_hits = 3364176
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 188689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 76206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2414555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21093870
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1187269
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10893
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 53856
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3364176
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1955584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 339406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3198560
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12875366
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28581
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35597
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4015, 2825, 2864, 2849, 3240, 3246, 3214, 3281, 3069, 2585, 2626, 3063, 2637, 2509, 2643, 3125, 2541, 2884, 4003, 2633, 3009, 3018, 2620, 3063, 3065, 3033, 2097, 3031, 2586, 2545, 2534, 3078, 3022, 2940, 2603, 2134, 3039, 2620, 2087, 2605, 3007, 2607, 2618, 3022, 2357, 2631, 2618, 3449, 
gpgpu_n_tot_thrd_icount = 789724800
gpgpu_n_tot_w_icount = 24678900
gpgpu_n_stall_shd_mem = 48906931
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2414552
gpgpu_n_mem_write_global = 342877
gpgpu_n_mem_texture = 1955576
gpgpu_n_mem_const = 7098
gpgpu_n_load_insn  = 53752658
gpgpu_n_store_insn = 1957474
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 25198784
gpgpu_n_const_mem_insn = 26793184
gpgpu_n_param_mem_insn = 9044227
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 53856
gpgpu_stall_shd_mem[c_mem][bk_conf] = 53856
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 25320498
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60422040	W0_Idle:14397101	W0_Scoreboard:222583523	W1:196652	W2:180499	W3:193563	W4:170011	W5:126275	W6:73428	W7:43702	W8:19362	W9:7761	W10:3998	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:23456990
Warp Occupancy Distribution:
Stall:43903781	W0_Idle:8856107	W0_Scoreboard:48525645	W1:196652	W2:180499	W3:193563	W4:170011	W5:126275	W6:73428	W7:43702	W8:19362	W9:7761	W10:3998	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:4869019
Warp Occupancy Distribution:
Stall:8999494	W0_Idle:2239087	W0_Scoreboard:86788185	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9339048
warp_utilization0: 0.076624
warp_utilization1: 0.056729
warp_utilization2: 0.086983
traffic_breakdown_coretomem[CONST_ACC_R] = 56784 {8:7098,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19316416 {8:2414552,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19401960 {40:273210,72:15643,136:54024,}
traffic_breakdown_coretomem[INST_ACC_R] = 37280 {8:4660,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 15644608 {8:1955576,}
traffic_breakdown_memtocore[CONST_ACC_R] = 511056 {72:7098,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328338408 {136:2414253,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2742896 {8:342862,}
traffic_breakdown_memtocore[INST_ACC_R] = 633760 {136:4660,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 265917808 {136:1955278,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 627 
averagemflatency_1 = 707 
averagemflatency_2= 579 
averagemflatency_3 = 580 
averagemrqlatency_1 = 50 
averagemrqlatency_2 = 36 
averagemrqlatency_3 = 37 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 2684557 
mrq_lat_table:1139878 	44681 	55811 	121545 	352664 	381162 	327847 	181163 	44901 	3246 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	13293 	47065 	117594 	308992 	1398366 	2303919 	521229 	8659 	374 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	595411 	168690 	248814 	485158 	854016 	1210865 	1026271 	131496 	3696 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	149906 	3825862 	397016 	3838 	7 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	113853 	42748 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	602 	4764 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        21        24        16        14        23        16        29        21        12        18        16        12        15        18        15 
dram[1]:        16        14        17        32        19        19        20        19        15        14        15        16        17        15        19        19 
dram[2]:        15        14        20        15        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        17        15        24        26        19        20        19        20        14        14        19        14        13        20        16        15 
dram[4]:        15        13        31        16        23        19        19        15        12        16        16        17        13        15        15        19 
dram[5]:        18        13        15        23        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      6660      6729      2771      4256      3523      6323      4347      3087      5331      7549      3002      5250      6159      3931      9906      5025 
dram[1]:      8490      8545      2911      3018      4206      3979      3535      4896      9904     10313      2902      5379      4139      4986      4400      4399 
dram[2]:     11663      6412      3123      2735      3536      4119      3920      3668      4142      9167      2832      5133      3400      4684      5358      5865 
dram[3]:      5779      7119      3122      2930      6857      4590      4446      6590      7102     13301      2555      4597      3553      4053      5127      3601 
dram[4]:      7531      9522      3517      3147      3177      4405      5256      3955      8298      6909      3247      5531      4957      5174      4838      6932 
dram[5]:      7615      6921      2895      3534      2744      4119      3424      3925      8463      5331      4996      2718      4200      4919      4712      5419 
average row accesses per activate:
dram[0]:  1.328684  1.335196  1.345940  1.346042  1.487481  1.492378  1.372654  1.370343  1.423323  1.426013  1.417729  1.423529  1.322690  1.323741  1.317224  1.323485 
dram[1]:  1.331609  1.342114  1.353262  1.348577  1.495071  1.479012  1.373721  1.363129  1.425501  1.403685  1.419587  1.410218  1.321072  1.318678  1.325471  1.309790 
dram[2]:  1.332200  1.336865  1.351908  1.345567  1.508197  1.483909  1.378908  1.375603  1.421669  1.424391  1.419390  1.415189  1.322172  1.310284  1.316091  1.317055 
dram[3]:  1.327403  1.333241  1.333172  1.352810  1.482949  1.490846  1.360302  1.383598  1.428578  1.438127  1.416728  1.417071  1.321306  1.315063  1.317497  1.319538 
dram[4]:  1.324938  1.325633  1.341497  1.353837  1.504417  1.496342  1.378657  1.377612  1.425222  1.417251  1.414748  1.424734  1.317224  1.309552  1.321206  1.322230 
dram[5]:  1.333112  1.329174  1.343828  1.343990  1.500660  1.473535  1.374371  1.370536  1.424939  1.424445  1.427555  1.435105  1.317522  1.320267  1.320387  1.314370 
average row locality = 2652912/1919288 = 1.382238
average row locality_1 = 1075758/693638 = 1.550893
average row locality_2 = 804097/630359 = 1.275618
average row locality_3 = 773057/595291 = 1.298620
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     22673     22587     23032     22977     26550     26658     27206     27033     27103     26901     26610     26800     23532     23475     22672     22458 
dram[1]:     22650     22631     22860     23001     26624     26569     27035     27229     27079     26904     26826     26900     23563     23520     22501     22519 
dram[2]:     22764     22553     22958     22964     26640     26718     27081     27119     27215     27094     26655     26533     23415     23391     22487     22504 
dram[3]:     22469     22556     22959     22891     26709     26803     27292     27185     27123     27431     26940     26782     23584     23441     22637     22363 
dram[4]:     22603     22499     23131     22966     26657     26876     27167     27238     27064     27131     26774     26628     23477     23180     22633     22577 
dram[5]:     22564     22724     22964     23048     26645     26855     27208     27097     27213     27293     27085     26993     23467     23418     22430     22510 
total reads: 2392049
bank skew: 27431/22363 = 1.23
chip skew: 399514/398091 = 1.00
number of total write accesses:
dram[0]:      1525      1540      1915      1914      6005      6237      2630      2613      3776      3590      3521      3729      1156      1136      1150      1149 
dram[1]:      1552      1570      1925      1918      6136      5777      2625      2584      3632      3337      3600      3462      1145      1105      1156      1162 
dram[2]:      1538      1544      1909      1894      6201      5882      2731      2539      3884      3717      3534      3469      1106       996      1150      1149 
dram[3]:      1557      1569      1906      1952      6254      5933      2574      2828      3760      3831      3667      3617      1135       960      1157      1167 
dram[4]:      1544      1544      1900      1927      6214      6051      2717      2692      3698      3612      3636      3498      1163       921      1154      1161 
dram[5]:      1576      1564      1921      1965      6302      5828      2822      2608      3721      3777      3803      3790      1114       933      1164      1171 
total reads: 260873
bank skew: 6302/921 = 6.84
chip skew: 44059/42686 = 1.03
average mf latency per bank:
dram[0]:        872       892      1068      1081      1310      1316      1739      1742      1153      1140      1012      1002       895       900       817       829
dram[1]:        829       867       976      1075      1208      1361      1609      1721      1057      1127       933       967       805       854       738       790
dram[2]:        888       936      1074      1125      1342      1450      1762      1838      1160      1200      1031      1050       907      1094       838       876
dram[3]:        830       852      1013      1038      1241      1316      1641      1647      1071      1071       938       954       826       831       760       768
dram[4]:        877       897      1058      1104      1320      1402      1746      1795      1164      1178      1018      1039       922       925       834       846
dram[5]:        817       865       993      1061      1238      1344      1606      1699      1048      1090       926       948       823       854       750       794
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4763      4323      4640      4181      4044      6004      4491      4736      4709      4451      4168
dram[1]:       5488      5956      4843      4536      4248      4947      5300      5634      4758      5251      4863      4739      5606      5192      4861      4350
dram[2]:       4788      5151      6159      5529      5043      4172      4764      5015      5556      4218      5261      5123      5062      4708      5037      5042
dram[3]:       4624      5743      4009      4582      5386      5994      5057      4633      4358      5145      5319      5451      5772      4775      4856      5374
dram[4]:       5080      5006      5116      5173      4642      4938      4505      4871      5063      4855      4988      4843      5324      6113      5056      5239
dram[5]:       5121      4927      5196      4555      4570      4238      4475      5401      4761      4755      4631      5332      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3543616 n_nop=2044759 n_act=319563 n_pre=319547 n_req=428214 n_req_1=96522 n_req_2=135926 n_req_3=195766 n_rd=796534 n_write=63213 bw_util=0.4698 bw_util_1=0.09856 bw_util_2=0.1522 bw_util_3=0.2191 blp=5.651686 blp_1= 2.017084 blp_2= 2.262083 blp_3= 2.820235
 n_activity=3364136 dram_eff=0.4949 dram_eff_1=0.1038 dram_eff_2=0.1603 dram_eff_3=0.2308
bk0: 45346a 2604994i bk1: 45174a 2600126i bk2: 46064a 2561981i bk3: 45954a 2546390i bk4: 53100a 2089811i bk5: 53316a 2055776i bk6: 54412a 2294908i bk7: 54066a 2277002i bk8: 54206a 2292483i bk9: 53802a 2309414i bk10: 53220a 2297660i bk11: 53600a 2257905i bk12: 47064a 2549604i bk13: 46950a 2543694i bk14: 45344a 2553617i bk15: 44916a 2554323i 
bw_dist = 0.099	0.152	0.219	0.480	0.051
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.60406
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3543616 n_nop=2045480 n_act=319600 n_pre=319585 n_req=427668 n_req_1=95437 n_req_2=136167 n_req_3=196064 n_rd=796818 n_write=62133 bw_util=0.4696 bw_util_1=0.09775 bw_util_2=0.1524 bw_util_3=0.2195 blp=5.562686 blp_1= 1.979299 blp_2= 2.253358 blp_3= 2.792701
 n_activity=3373780 dram_eff=0.4933 dram_eff_1=0.1027 dram_eff_2=0.1601 dram_eff_3=0.2305
bk0: 45300a 2612481i bk1: 45262a 2603076i bk2: 45720a 2573806i bk3: 46002a 2553369i bk4: 53248a 2116127i bk5: 53138a 2104292i bk6: 54068a 2320383i bk7: 54458a 2282822i bk8: 54158a 2319687i bk9: 53808a 2326363i bk10: 53652a 2297873i bk11: 53800a 2286395i bk12: 47126a 2555358i bk13: 47038a 2549927i bk14: 45002a 2572297i bk15: 45038a 2551166i 
bw_dist = 0.098	0.152	0.219	0.482	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.24218
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3543616 n_nop=2046403 n_act=319111 n_pre=319096 n_req=427789 n_req_1=95867 n_req_2=135980 n_req_3=195942 n_rd=796179 n_write=62827 bw_util=0.4695 bw_util_1=0.09797 bw_util_2=0.1522 bw_util_3=0.2193 blp=5.677141 blp_1= 2.001640 blp_2= 2.269521 blp_3= 2.836683
 n_activity=3354063 dram_eff=0.4961 dram_eff_1=0.1035 dram_eff_2=0.1609 dram_eff_3=0.2317
bk0: 45528a 2597405i bk1: 45106a 2600535i bk2: 45916a 2550317i bk3: 45928a 2541962i bk4: 53280a 2071546i bk5: 53436a 2070367i bk6: 54161a 2294471i bk7: 54238a 2282312i bk8: 54430a 2279226i bk9: 54188a 2283131i bk10: 53310a 2294899i bk11: 53066a 2289841i bk12: 46828a 2552287i bk13: 46782a 2549471i bk14: 44974a 2562588i bk15: 45008a 2552146i 
bw_dist = 0.098	0.152	0.219	0.477	0.053
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.71181
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3543616 n_nop=2040396 n_act=320606 n_pre=320591 n_req=429259 n_req_1=97079 n_req_2=136129 n_req_3=196051 n_rd=798312 n_write=63711 bw_util=0.471 bw_util_1=0.09913 bw_util_2=0.1524 bw_util_3=0.2195 blp=5.597633 blp_1= 1.993178 blp_2= 2.244146 blp_3= 2.805914
 n_activity=3378665 dram_eff=0.494 dram_eff_1=0.104 dram_eff_2=0.1598 dram_eff_3=0.2302
bk0: 44938a 2610928i bk1: 45112a 2603567i bk2: 45918a 2556949i bk3: 45782a 2560701i bk4: 53416a 2090265i bk5: 53606a 2088792i bk6: 54570a 2305855i bk7: 54370a 2276136i bk8: 54246a 2301970i bk9: 54862a 2282531i bk10: 53878a 2278079i bk11: 53564a 2274053i bk12: 47168a 2549253i bk13: 46882a 2564167i bk14: 45274a 2560066i bk15: 44726a 2563779i 
bw_dist = 0.099	0.152	0.219	0.482	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.31174
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3543616 n_nop=2044118 n_act=319642 n_pre=319629 n_req=428438 n_req_1=96635 n_req_2=136033 n_req_3=195770 n_rd=797184 n_write=63043 bw_util=0.4702 bw_util_1=0.09872 bw_util_2=0.1523 bw_util_3=0.2192 blp=5.669110 blp_1= 2.015201 blp_2= 2.263719 blp_3= 2.825626
 n_activity=3362364 dram_eff=0.4955 dram_eff_1=0.104 dram_eff_2=0.1605 dram_eff_3=0.231
bk0: 45206a 2599476i bk1: 44998a 2592223i bk2: 46260a 2543385i bk3: 45932a 2542481i bk4: 53310a 2073388i bk5: 53750a 2068504i bk6: 54326a 2289759i bk7: 54476a 2267895i bk8: 54126a 2300889i bk9: 54262a 2290816i bk10: 53548a 2277040i bk11: 53256a 2282632i bk12: 46954a 2547585i bk13: 46360a 2566786i bk14: 45266a 2564325i bk15: 45154a 2548090i 
bw_dist = 0.099	0.152	0.219	0.479	0.051
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.67823
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3543616 n_nop=2039027 n_act=320762 n_pre=320748 n_req=429624 n_req_1=97451 n_req_2=136109 n_req_3=196064 n_rd=799022 n_write=64057 bw_util=0.4714 bw_util_1=0.09951 bw_util_2=0.1524 bw_util_3=0.2195 blp=5.606382 blp_1= 2.004033 blp_2= 2.249781 blp_3= 2.795705
 n_activity=3385486 dram_eff=0.4934 dram_eff_1=0.1042 dram_eff_2=0.1595 dram_eff_3=0.2297
bk0: 45128a 2615231i bk1: 45446a 2594539i bk2: 45928a 2559083i bk3: 46096a 2537458i bk4: 53290a 2095703i bk5: 53710a 2083247i bk6: 54416a 2293664i bk7: 54192a 2282065i bk8: 54426a 2312697i bk9: 54586a 2277353i bk10: 54170a 2274942i bk11: 53986a 2249812i bk12: 46934a 2558287i bk13: 46834a 2561026i bk14: 44860a 2571697i bk15: 45020a 2552383i 
bw_dist = 0.100	0.152	0.219	0.484	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.32023

========= L2 cache stats =========
L2_cache_bank[0]: Access = 395541, Miss = 199378, Miss_rate = 0.504, Pending_hits = 4787, Reservation_fails = 94466
L2_cache_bank[1]: Access = 394220, Miss = 198898, Miss_rate = 0.505, Pending_hits = 4753, Reservation_fails = 96508
L2_cache_bank[2]: Access = 389911, Miss = 199148, Miss_rate = 0.511, Pending_hits = 4867, Reservation_fails = 69143
L2_cache_bank[3]: Access = 391783, Miss = 199278, Miss_rate = 0.509, Pending_hits = 4765, Reservation_fails = 89619
L2_cache_bank[4]: Access = 395943, Miss = 199215, Miss_rate = 0.503, Pending_hits = 4762, Reservation_fails = 104831
L2_cache_bank[5]: Access = 399760, Miss = 198876, Miss_rate = 0.497, Pending_hits = 4855, Reservation_fails = 114591
L2_cache_bank[6]: Access = 390168, Miss = 199713, Miss_rate = 0.512, Pending_hits = 4633, Reservation_fails = 74570
L2_cache_bank[7]: Access = 391895, Miss = 199454, Miss_rate = 0.509, Pending_hits = 4864, Reservation_fails = 82206
L2_cache_bank[8]: Access = 394593, Miss = 199525, Miss_rate = 0.506, Pending_hits = 4677, Reservation_fails = 106442
L2_cache_bank[9]: Access = 397316, Miss = 199098, Miss_rate = 0.501, Pending_hits = 4742, Reservation_fails = 105069
L2_cache_bank[10]: Access = 389648, Miss = 199587, Miss_rate = 0.512, Pending_hits = 4689, Reservation_fails = 79454
L2_cache_bank[11]: Access = 393631, Miss = 199947, Miss_rate = 0.508, Pending_hits = 4975, Reservation_fails = 103813
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 395541, Miss = 199378 (0.504), PendingHit = 4787 (0.0121)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 394220, Miss = 198898 (0.505), PendingHit = 4753 (0.0121)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 389911, Miss = 199148 (0.511), PendingHit = 4867 (0.0125)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 391783, Miss = 199278 (0.509), PendingHit = 4765 (0.0122)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 395943, Miss = 199215 (0.503), PendingHit = 4762 (0.012)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 399760, Miss = 198876 (0.497), PendingHit = 4855 (0.0121)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 390168, Miss = 199713 (0.512), PendingHit = 4633 (0.0119)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 391895, Miss = 199454 (0.509), PendingHit = 4864 (0.0124)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 394593, Miss = 199525 (0.506), PendingHit = 4677 (0.0119)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 397316, Miss = 199098 (0.501), PendingHit = 4742 (0.0119)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 389648, Miss = 199587 (0.512), PendingHit = 4689 (0.012)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 393631, Miss = 199947 (0.508), PendingHit = 4975 (0.0126)
L2 Cache Total Miss Rate = 0.506
Stream 1: L2 Cache Miss Rate = 0.484
Stream 2: L2 Cache Miss Rate = 0.521
Stream 3: L2 Cache Miss Rate = 0.500
Stream 1: Accesses  = 1781657
Stream 1: Misses  = 861791
Stream 2: Accesses  = 1487050
Stream 2: Misses  = 774101
Stream 3: Accesses  = 3237359
Stream 3: Misses  = 1618016
Stream 1+2: Accesses  = 3268707
Stream 1+2: Misses  = 1635892
Stream 1+2+3: Accesses  = 6506066
Stream 1+2+3: Misses  = 3253908
Total Accesses  = 4724409
MPKI-CORES
CORE_L2MPKI_0	36.112
CORE_L2MPKI_1	37.014
CORE_L2MPKI_2	37.390
CORE_L2MPKI_3	36.310
CORE_L2MPKI_4	34.331
CORE_L2MPKI_5	35.704
CORE_L2MPKI_6	36.411
CORE_L2MPKI_7	38.069
CORE_L2MPKI_8	35.827
CORE_L2MPKI_9	35.943
CORE_L2MPKI_10	2.619
CORE_L2MPKI_11	2.648
CORE_L2MPKI_12	2.589
CORE_L2MPKI_13	2.639
CORE_L2MPKI_14	2.665
CORE_L2MPKI_15	2.626
CORE_L2MPKI_16	2.703
CORE_L2MPKI_17	2.658
CORE_L2MPKI_18	2.589
CORE_L2MPKI_19	2.644
CORE_L2MPKI_20	2.583
CORE_L2MPKI_21	2.559
CORE_L2MPKI_22	2.746
CORE_L2MPKI_23	2.577
CORE_L2MPKI_24	2.533
CORE_L2MPKI_25	2.625
CORE_L2MPKI_26	2.600
CORE_L2MPKI_27	2.519
CORE_L2MPKI_28	2.579
CORE_L2MPKI_29	2.586
CORE_L2MPKI_30	2.712
CORE_L2MPKI_31	2.582
CORE_L2MPKI_32	2.584
CORE_L2MPKI_33	2.666
CORE_L2MPKI_34	2.656
CORE_L2MPKI_35	2.606
CORE_L2MPKI_36	2.658
CORE_L2MPKI_37	2.624
CORE_L2MPKI_38	2.670
CORE_L2MPKI_39	2.775
CORE_L2MPKI_40	2.628
CORE_L2MPKI_41	2.538
CORE_L2MPKI_42	2.635
CORE_L2MPKI_43	2.605
CORE_L2MPKI_44	2.538
CORE_L2MPKI_45	2.558
CORE_L2MPKI_46	2.571
CORE_L2MPKI_47	2.559
CORE_L2MPKI_48	2.769
CORE_L2MPKI_49	2.726
CORE_L2MPKI_50	2.551
CORE_L2MPKI_51	2.591
CORE_L2MPKI_52	2.566
CORE_L2MPKI_53	2.536
CORE_L2MPKI_54	2.533
CORE_L2MPKI_55	2.609
CORE_L2MPKI_56	2.529
CORE_L2MPKI_57	2.530
CORE_L2MPKI_58	2.555
CORE_L2MPKI_59	2.567
Avg_MPKI_Stream1= 19.475
Avg_MPKI_Stream2= 2.622
Avg_MPKI_Stream3= 2.585
MISSES-CORES
CORE_MISSES_0	45559
CORE_MISSES_1	47810
CORE_MISSES_2	51380
CORE_MISSES_3	45772
CORE_MISSES_4	44771
CORE_MISSES_5	46338
CORE_MISSES_6	45517
CORE_MISSES_7	51240
CORE_MISSES_8	45717
CORE_MISSES_9	45132
CORE_MISSES_10	37265
CORE_MISSES_11	39080
CORE_MISSES_12	41664
CORE_MISSES_13	37548
CORE_MISSES_14	40847
CORE_MISSES_15	40122
CORE_MISSES_16	35986
CORE_MISSES_17	39789
CORE_MISSES_18	42525
CORE_MISSES_19	37729
CORE_MISSES_20	39752
CORE_MISSES_21	40608
CORE_MISSES_22	36387
CORE_MISSES_23	40058
CORE_MISSES_24	39368
CORE_MISSES_25	36772
CORE_MISSES_26	41924
CORE_MISSES_27	42524
CORE_MISSES_28	39194
CORE_MISSES_29	38806
CORE_MISSES_30	35891
CORE_MISSES_31	38503
CORE_MISSES_32	38777
CORE_MISSES_33	36347
CORE_MISSES_34	39367
CORE_MISSES_35	41870
CORE_MISSES_36	36158
CORE_MISSES_37	35222
CORE_MISSES_38	39440
CORE_MISSES_39	37133
CORE_MISSES_40	37524
CORE_MISSES_41	36634
CORE_MISSES_42	35552
CORE_MISSES_43	39655
CORE_MISSES_44	37069
CORE_MISSES_45	36634
CORE_MISSES_46	35857
CORE_MISSES_47	40654
CORE_MISSES_48	34961
CORE_MISSES_49	37429
CORE_MISSES_50	38214
CORE_MISSES_51	37614
CORE_MISSES_52	37852
CORE_MISSES_53	40064
CORE_MISSES_54	36102
CORE_MISSES_55	39130
CORE_MISSES_56	40397
CORE_MISSES_57	37860
CORE_MISSES_58	36464
CORE_MISSES_59	40559
L2_MISSES = 2392117
L2_total_cache_accesses = 4724409
L2_total_cache_misses = 2392117
L2_total_cache_miss_rate = 0.5063
L2_total_cache_pending_hits = 57369
L2_total_cache_reservation_fails = 1120712
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 423489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2402
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1988499
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 867187
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5408
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 629
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1061
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4108
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1678144
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 40358
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 236887
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 156989
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 163924
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13629
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 165319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 81132
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3958
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 351
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 351
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11296
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22235111
icnt_total_pkts_simt_to_mem=5245355
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8119
gpu_ipc_2 =     112.3857
gpu_ipc_3 =     162.4085
gpu_tot_sim_cycle_stream_1 = 2684557
gpu_tot_sim_cycle_stream_2 = 2684557
gpu_tot_sim_cycle_stream_3 = 2682695
gpu_sim_insn_1 = 12917711
gpu_sim_insn_2 = 301705920
gpu_sim_insn_3 = 435692384
gpu_sim_cycle = 2684558
gpu_sim_insn = 750316015
gpu_ipc =     279.4933
gpu_tot_sim_cycle = 2684558
gpu_tot_sim_insn = 750316015
gpu_tot_ipc =     279.4933
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15174229
gpu_stall_icnt2sh    = 23975847
gpu_total_sim_rate=179845

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12903947
	L1I_total_cache_misses = 28581
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35597
L1D_cache:
	L1D_cache_core[0]: Access = 126169, Miss = 99680, Miss_rate = 0.790, Pending_hits = 7286, Reservation_fails = 2225290
	L1D_cache_core[1]: Access = 131731, Miss = 104128, Miss_rate = 0.790, Pending_hits = 7869, Reservation_fails = 2311324
	L1D_cache_core[2]: Access = 139077, Miss = 110421, Miss_rate = 0.794, Pending_hits = 8225, Reservation_fails = 2383152
	L1D_cache_core[3]: Access = 125794, Miss = 99242, Miss_rate = 0.789, Pending_hits = 7450, Reservation_fails = 2201418
	L1D_cache_core[4]: Access = 125705, Miss = 99329, Miss_rate = 0.790, Pending_hits = 7382, Reservation_fails = 2214934
	L1D_cache_core[5]: Access = 126585, Miss = 100580, Miss_rate = 0.795, Pending_hits = 7474, Reservation_fails = 2211166
	L1D_cache_core[6]: Access = 126012, Miss = 99295, Miss_rate = 0.788, Pending_hits = 7518, Reservation_fails = 2226179
	L1D_cache_core[7]: Access = 139193, Miss = 110493, Miss_rate = 0.794, Pending_hits = 8239, Reservation_fails = 2382674
	L1D_cache_core[8]: Access = 126247, Miss = 100305, Miss_rate = 0.795, Pending_hits = 7602, Reservation_fails = 2241529
	L1D_cache_core[9]: Access = 123903, Miss = 98577, Miss_rate = 0.796, Pending_hits = 7342, Reservation_fails = 2211813
	L1D_cache_core[10]: Access = 33414, Miss = 33414, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40661
	L1D_cache_core[11]: Access = 34773, Miss = 34773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41345
	L1D_cache_core[12]: Access = 37867, Miss = 37867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28772
	L1D_cache_core[13]: Access = 33445, Miss = 33445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39738
	L1D_cache_core[14]: Access = 36034, Miss = 36034, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33345
	L1D_cache_core[15]: Access = 35875, Miss = 35875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29446
	L1D_cache_core[16]: Access = 31284, Miss = 31284, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47341
	L1D_cache_core[17]: Access = 35207, Miss = 35207, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38897
	L1D_cache_core[18]: Access = 38531, Miss = 38531, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18703
	L1D_cache_core[19]: Access = 33586, Miss = 33586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47940
	L1D_cache_core[20]: Access = 36146, Miss = 36146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31002
	L1D_cache_core[21]: Access = 37261, Miss = 37261, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24882
	L1D_cache_core[22]: Access = 31175, Miss = 31175, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48293
	L1D_cache_core[23]: Access = 36492, Miss = 36492, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30856
	L1D_cache_core[24]: Access = 36466, Miss = 36466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26071
	L1D_cache_core[25]: Access = 33002, Miss = 33002, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42104
	L1D_cache_core[26]: Access = 37878, Miss = 37878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17251
	L1D_cache_core[27]: Access = 39562, Miss = 39562, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8598
	L1D_cache_core[28]: Access = 35753, Miss = 35753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30632
	L1D_cache_core[29]: Access = 35139, Miss = 35139, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35899
	L1D_cache_core[30]: Access = 31118, Miss = 31118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47747
	L1D_cache_core[31]: Access = 34862, Miss = 34862, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35652
	L1D_cache_core[32]: Access = 35107, Miss = 35107, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33445
	L1D_cache_core[33]: Access = 32056, Miss = 32056, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49943
	L1D_cache_core[34]: Access = 34841, Miss = 34841, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29519
	L1D_cache_core[35]: Access = 37740, Miss = 37740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17446
	L1D_cache_core[36]: Access = 31940, Miss = 31940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40888
	L1D_cache_core[37]: Access = 31530, Miss = 31530, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48391
	L1D_cache_core[38]: Access = 34871, Miss = 34871, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36121
	L1D_cache_core[39]: Access = 31381, Miss = 31381, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47669
	L1D_cache_core[40]: Access = 33515, Miss = 33515, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29717
	L1D_cache_core[41]: Access = 33772, Miss = 33772, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34683
	L1D_cache_core[42]: Access = 31667, Miss = 31667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40058
	L1D_cache_core[43]: Access = 35851, Miss = 35851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24192
	L1D_cache_core[44]: Access = 34208, Miss = 34208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30751
	L1D_cache_core[45]: Access = 33563, Miss = 33563, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33384
	L1D_cache_core[46]: Access = 32659, Miss = 32659, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46997
	L1D_cache_core[47]: Access = 37257, Miss = 37257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18276
	L1D_cache_core[48]: Access = 29614, Miss = 29614, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53966
	L1D_cache_core[49]: Access = 32431, Miss = 32431, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42485
	L1D_cache_core[50]: Access = 35100, Miss = 35100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31258
	L1D_cache_core[51]: Access = 34117, Miss = 34117, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26207
	L1D_cache_core[52]: Access = 34557, Miss = 34557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31972
	L1D_cache_core[53]: Access = 37175, Miss = 37175, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20712
	L1D_cache_core[54]: Access = 33460, Miss = 33460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40225
	L1D_cache_core[55]: Access = 35255, Miss = 35255, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26499
	L1D_cache_core[56]: Access = 37457, Miss = 37457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14445
	L1D_cache_core[57]: Access = 35216, Miss = 35216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32822
	L1D_cache_core[58]: Access = 33581, Miss = 33581, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38604
	L1D_cache_core[59]: Access = 37120, Miss = 37120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17101
	L1D_total_cache_accesses = 3022327
	L1D_total_cache_misses = 2753961
	L1D_total_cache_miss_rate = 0.9112
	L1D_total_cache_pending_hits = 76387
	L1D_total_cache_reservation_fails = 24292430
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 1198162
	L1C_total_cache_misses = 10893
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 53856
L1T_cache:
	L1T_total_cache_accesses = 5319760
	L1T_total_cache_misses = 1955584
	L1T_total_cache_miss_rate = 0.3676
	L1T_total_cache_pending_hits = 3364176
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 188689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 76206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2414555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21093870
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1187269
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10893
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 53856
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3364176
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1955584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 339406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3198560
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12875366
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28581
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35597
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4015, 2825, 2864, 2849, 3240, 3246, 3214, 3281, 3069, 2585, 2626, 3063, 2637, 2509, 2643, 3125, 2541, 2884, 4003, 2633, 3009, 3018, 2620, 3063, 3065, 3033, 2097, 3031, 2586, 2545, 2534, 3078, 3022, 2940, 2603, 2134, 3039, 2620, 2087, 2605, 3007, 2607, 2618, 3022, 2357, 2631, 2618, 3449, 
gpgpu_n_tot_thrd_icount = 789724800
gpgpu_n_tot_w_icount = 24678900
gpgpu_n_stall_shd_mem = 48906931
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2414552
gpgpu_n_mem_write_global = 342877
gpgpu_n_mem_texture = 1955576
gpgpu_n_mem_const = 7098
gpgpu_n_load_insn  = 53752658
gpgpu_n_store_insn = 1957474
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 25198784
gpgpu_n_const_mem_insn = 26793184
gpgpu_n_param_mem_insn = 9044227
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 53856
gpgpu_stall_shd_mem[c_mem][bk_conf] = 53856
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 25320498
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60422040	W0_Idle:14397101	W0_Scoreboard:222583523	W1:196652	W2:180499	W3:193563	W4:170011	W5:126275	W6:73428	W7:43702	W8:19362	W9:7761	W10:3998	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:23456990
Warp Occupancy Distribution:
Stall:43903781	W0_Idle:8856107	W0_Scoreboard:48525645	W1:196652	W2:180499	W3:193563	W4:170011	W5:126275	W6:73428	W7:43702	W8:19362	W9:7761	W10:3998	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:4869019
Warp Occupancy Distribution:
Stall:8999494	W0_Idle:2239087	W0_Scoreboard:86788185	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9339048
warp_utilization0: 0.076624
warp_utilization1: 0.056729
warp_utilization2: 0.086983
traffic_breakdown_coretomem[CONST_ACC_R] = 56784 {8:7098,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19316416 {8:2414552,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19401960 {40:273210,72:15643,136:54024,}
traffic_breakdown_coretomem[INST_ACC_R] = 37280 {8:4660,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 15644608 {8:1955576,}
traffic_breakdown_memtocore[CONST_ACC_R] = 511056 {72:7098,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328338408 {136:2414253,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2742896 {8:342862,}
traffic_breakdown_memtocore[INST_ACC_R] = 633760 {136:4660,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 265917808 {136:1955278,}
maxmrqlatency = 1460 
maxdqlatency = 0 
maxmflatency = 6670 
averagemflatency = 627 
averagemflatency_1 = 707 
averagemflatency_2= 579 
averagemflatency_3 = 580 
averagemrqlatency_1 = 50 
averagemrqlatency_2 = 36 
averagemrqlatency_3 = 37 
max_icnt2mem_latency = 6127 
max_icnt2sh_latency = 2684557 
mrq_lat_table:1139878 	44681 	55811 	121545 	352664 	381162 	327847 	181163 	44901 	3246 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	13293 	47065 	117594 	308992 	1398366 	2303919 	521229 	8659 	374 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	595411 	168690 	248814 	485158 	854016 	1210865 	1026271 	131496 	3696 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	149906 	3825862 	397016 	3838 	7 	0 	0 	1 	0 	12 	50 	621 	6073 	12137 	32068 	65459 	69840 	113853 	42748 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	602 	4764 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        21        24        16        14        23        16        29        21        12        18        16        12        15        18        15 
dram[1]:        16        14        17        32        19        19        20        19        15        14        15        16        17        15        19        19 
dram[2]:        15        14        20        15        19        20        19        19        14        18        14        22        15        14        15        16 
dram[3]:        17        15        24        26        19        20        19        20        14        14        19        14        13        20        16        15 
dram[4]:        15        13        31        16        23        19        19        15        12        16        16        17        13        15        15        19 
dram[5]:        18        13        15        23        22        23        17        19        17        13        16        14        12        12        18        13 
maximum service time to same row:
dram[0]:      6660      6729      2771      4256      3523      6323      4347      3087      5331      7549      3002      5250      6159      3931      9906      5025 
dram[1]:      8490      8545      2911      3018      4206      3979      3535      4896      9904     10313      2902      5379      4139      4986      4400      4399 
dram[2]:     11663      6412      3123      2735      3536      4119      3920      3668      4142      9167      2832      5133      3400      4684      5358      5865 
dram[3]:      5779      7119      3122      2930      6857      4590      4446      6590      7102     13301      2555      4597      3553      4053      5127      3601 
dram[4]:      7531      9522      3517      3147      3177      4405      5256      3955      8298      6909      3247      5531      4957      5174      4838      6932 
dram[5]:      7615      6921      2895      3534      2744      4119      3424      3925      8463      5331      4996      2718      4200      4919      4712      5419 
average row accesses per activate:
dram[0]:  1.328684  1.335196  1.345940  1.346042  1.487481  1.492378  1.372654  1.370343  1.423323  1.426013  1.417729  1.423529  1.322690  1.323741  1.317224  1.323485 
dram[1]:  1.331609  1.342114  1.353262  1.348577  1.495071  1.479012  1.373721  1.363129  1.425501  1.403685  1.419587  1.410218  1.321072  1.318678  1.325471  1.309790 
dram[2]:  1.332200  1.336865  1.351908  1.345567  1.508197  1.483909  1.378908  1.375603  1.421669  1.424391  1.419390  1.415189  1.322172  1.310284  1.316091  1.317055 
dram[3]:  1.327403  1.333241  1.333172  1.352810  1.482949  1.490846  1.360302  1.383598  1.428578  1.438127  1.416728  1.417071  1.321306  1.315063  1.317497  1.319538 
dram[4]:  1.324938  1.325633  1.341497  1.353837  1.504417  1.496342  1.378657  1.377612  1.425222  1.417251  1.414748  1.424734  1.317224  1.309552  1.321206  1.322230 
dram[5]:  1.333112  1.329174  1.343828  1.343990  1.500660  1.473535  1.374371  1.370536  1.424939  1.424445  1.427555  1.435105  1.317522  1.320267  1.320387  1.314370 
average row locality = 2652912/1919288 = 1.382238
average row locality_1 = 1075758/693638 = 1.550893
average row locality_2 = 804097/630359 = 1.275618
average row locality_3 = 773057/595291 = 1.298620
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     22673     22587     23032     22977     26550     26658     27206     27033     27103     26901     26610     26800     23532     23475     22672     22458 
dram[1]:     22650     22631     22860     23001     26624     26569     27035     27229     27079     26904     26826     26900     23563     23520     22501     22519 
dram[2]:     22764     22553     22958     22964     26640     26718     27081     27119     27215     27094     26655     26533     23415     23391     22487     22504 
dram[3]:     22469     22556     22959     22891     26709     26803     27292     27185     27123     27431     26940     26782     23584     23441     22637     22363 
dram[4]:     22603     22499     23131     22966     26657     26876     27167     27238     27064     27131     26774     26628     23477     23180     22633     22577 
dram[5]:     22564     22724     22964     23048     26645     26855     27208     27097     27213     27293     27085     26993     23467     23418     22430     22510 
total reads: 2392049
bank skew: 27431/22363 = 1.23
chip skew: 399514/398091 = 1.00
number of total write accesses:
dram[0]:      1525      1540      1915      1914      6005      6237      2630      2613      3776      3590      3521      3729      1156      1136      1150      1149 
dram[1]:      1552      1570      1925      1918      6136      5777      2625      2584      3632      3337      3600      3462      1145      1105      1156      1162 
dram[2]:      1538      1544      1909      1894      6201      5882      2731      2539      3884      3717      3534      3469      1106       996      1150      1149 
dram[3]:      1557      1569      1906      1952      6254      5933      2574      2828      3760      3831      3667      3617      1135       960      1157      1167 
dram[4]:      1544      1544      1900      1927      6214      6051      2717      2692      3698      3612      3636      3498      1163       921      1154      1161 
dram[5]:      1576      1564      1921      1965      6302      5828      2822      2608      3721      3777      3803      3790      1114       933      1164      1171 
total reads: 260873
bank skew: 6302/921 = 6.84
chip skew: 44059/42686 = 1.03
average mf latency per bank:
dram[0]:        872       892      1068      1081      1310      1316      1739      1742      1153      1140      1012      1002       895       900       817       829
dram[1]:        829       867       976      1075      1208      1361      1609      1721      1057      1127       933       967       805       854       738       790
dram[2]:        888       936      1074      1125      1342      1450      1762      1838      1160      1200      1031      1050       907      1094       838       876
dram[3]:        830       852      1013      1038      1241      1316      1641      1647      1071      1071       938       954       826       831       760       768
dram[4]:        877       897      1058      1104      1320      1402      1746      1795      1164      1178      1018      1039       922       925       834       846
dram[5]:        817       865       993      1061      1238      1344      1606      1699      1048      1090       926       948       823       854       750       794
maximum mf latency per bank:
dram[0]:       4904      5125      6529      4844      4710      4763      4323      4640      4181      4044      6004      4491      4736      4709      4451      4168
dram[1]:       5488      5956      4843      4536      4248      4947      5300      5634      4758      5251      4863      4739      5606      5192      4861      4350
dram[2]:       4788      5151      6159      5529      5043      4172      4764      5015      5556      4218      5261      5123      5062      4708      5037      5042
dram[3]:       4624      5743      4009      4582      5386      5994      5057      4633      4358      5145      5319      5451      5772      4775      4856      5374
dram[4]:       5080      5006      5116      5173      4642      4938      4505      4871      5063      4855      4988      4843      5324      6113      5056      5239
dram[5]:       5121      4927      5196      4555      4570      4238      4475      5401      4761      4755      4631      5332      4320      5236      5570      6670
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3543616 n_nop=2044759 n_act=319563 n_pre=319547 n_req=428214 n_req_1=96522 n_req_2=135926 n_req_3=195766 n_rd=796534 n_write=63213 bw_util=0.4698 bw_util_1=0.09856 bw_util_2=0.1522 bw_util_3=0.2191 blp=5.651686 blp_1= 2.017084 blp_2= 2.262083 blp_3= 2.820235
 n_activity=3364136 dram_eff=0.4949 dram_eff_1=0.1038 dram_eff_2=0.1603 dram_eff_3=0.2308
bk0: 45346a 2604994i bk1: 45174a 2600126i bk2: 46064a 2561981i bk3: 45954a 2546390i bk4: 53100a 2089811i bk5: 53316a 2055776i bk6: 54412a 2294908i bk7: 54066a 2277002i bk8: 54206a 2292483i bk9: 53802a 2309414i bk10: 53220a 2297660i bk11: 53600a 2257905i bk12: 47064a 2549604i bk13: 46950a 2543694i bk14: 45344a 2553617i bk15: 44916a 2554323i 
bw_dist = 0.099	0.152	0.219	0.480	0.051
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.60406
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3543616 n_nop=2045480 n_act=319600 n_pre=319585 n_req=427668 n_req_1=95437 n_req_2=136167 n_req_3=196064 n_rd=796818 n_write=62133 bw_util=0.4696 bw_util_1=0.09775 bw_util_2=0.1524 bw_util_3=0.2195 blp=5.562686 blp_1= 1.979299 blp_2= 2.253358 blp_3= 2.792701
 n_activity=3373780 dram_eff=0.4933 dram_eff_1=0.1027 dram_eff_2=0.1601 dram_eff_3=0.2305
bk0: 45300a 2612481i bk1: 45262a 2603076i bk2: 45720a 2573806i bk3: 46002a 2553369i bk4: 53248a 2116127i bk5: 53138a 2104292i bk6: 54068a 2320383i bk7: 54458a 2282822i bk8: 54158a 2319687i bk9: 53808a 2326363i bk10: 53652a 2297873i bk11: 53800a 2286395i bk12: 47126a 2555358i bk13: 47038a 2549927i bk14: 45002a 2572297i bk15: 45038a 2551166i 
bw_dist = 0.098	0.152	0.219	0.482	0.048
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.24218
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3543616 n_nop=2046403 n_act=319111 n_pre=319096 n_req=427789 n_req_1=95867 n_req_2=135980 n_req_3=195942 n_rd=796179 n_write=62827 bw_util=0.4695 bw_util_1=0.09797 bw_util_2=0.1522 bw_util_3=0.2193 blp=5.677141 blp_1= 2.001640 blp_2= 2.269521 blp_3= 2.836683
 n_activity=3354063 dram_eff=0.4961 dram_eff_1=0.1035 dram_eff_2=0.1609 dram_eff_3=0.2317
bk0: 45528a 2597405i bk1: 45106a 2600535i bk2: 45916a 2550317i bk3: 45928a 2541962i bk4: 53280a 2071546i bk5: 53436a 2070367i bk6: 54161a 2294471i bk7: 54238a 2282312i bk8: 54430a 2279226i bk9: 54188a 2283131i bk10: 53310a 2294899i bk11: 53066a 2289841i bk12: 46828a 2552287i bk13: 46782a 2549471i bk14: 44974a 2562588i bk15: 45008a 2552146i 
bw_dist = 0.098	0.152	0.219	0.477	0.053
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.71181
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3543616 n_nop=2040396 n_act=320606 n_pre=320591 n_req=429259 n_req_1=97079 n_req_2=136129 n_req_3=196051 n_rd=798312 n_write=63711 bw_util=0.471 bw_util_1=0.09913 bw_util_2=0.1524 bw_util_3=0.2195 blp=5.597633 blp_1= 1.993178 blp_2= 2.244146 blp_3= 2.805914
 n_activity=3378665 dram_eff=0.494 dram_eff_1=0.104 dram_eff_2=0.1598 dram_eff_3=0.2302
bk0: 44938a 2610928i bk1: 45112a 2603567i bk2: 45918a 2556949i bk3: 45782a 2560701i bk4: 53416a 2090265i bk5: 53606a 2088792i bk6: 54570a 2305855i bk7: 54370a 2276136i bk8: 54246a 2301970i bk9: 54862a 2282531i bk10: 53878a 2278079i bk11: 53564a 2274053i bk12: 47168a 2549253i bk13: 46882a 2564167i bk14: 45274a 2560066i bk15: 44726a 2563779i 
bw_dist = 0.099	0.152	0.219	0.482	0.047
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.31174
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3543616 n_nop=2044118 n_act=319642 n_pre=319629 n_req=428438 n_req_1=96635 n_req_2=136033 n_req_3=195770 n_rd=797184 n_write=63043 bw_util=0.4702 bw_util_1=0.09872 bw_util_2=0.1523 bw_util_3=0.2192 blp=5.669110 blp_1= 2.015201 blp_2= 2.263719 blp_3= 2.825626
 n_activity=3362364 dram_eff=0.4955 dram_eff_1=0.104 dram_eff_2=0.1605 dram_eff_3=0.231
bk0: 45206a 2599476i bk1: 44998a 2592223i bk2: 46260a 2543385i bk3: 45932a 2542481i bk4: 53310a 2073388i bk5: 53750a 2068504i bk6: 54326a 2289759i bk7: 54476a 2267895i bk8: 54126a 2300889i bk9: 54262a 2290816i bk10: 53548a 2277040i bk11: 53256a 2282632i bk12: 46954a 2547585i bk13: 46360a 2566786i bk14: 45266a 2564325i bk15: 45154a 2548090i 
bw_dist = 0.099	0.152	0.219	0.479	0.051
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.67823
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3543616 n_nop=2039027 n_act=320762 n_pre=320748 n_req=429624 n_req_1=97451 n_req_2=136109 n_req_3=196064 n_rd=799022 n_write=64057 bw_util=0.4714 bw_util_1=0.09951 bw_util_2=0.1524 bw_util_3=0.2195 blp=5.606382 blp_1= 2.004033 blp_2= 2.249781 blp_3= 2.795705
 n_activity=3385486 dram_eff=0.4934 dram_eff_1=0.1042 dram_eff_2=0.1595 dram_eff_3=0.2297
bk0: 45128a 2615231i bk1: 45446a 2594539i bk2: 45928a 2559083i bk3: 46096a 2537458i bk4: 53290a 2095703i bk5: 53710a 2083247i bk6: 54416a 2293664i bk7: 54192a 2282065i bk8: 54426a 2312697i bk9: 54586a 2277353i bk10: 54170a 2274942i bk11: 53986a 2249812i bk12: 46934a 2558287i bk13: 46834a 2561026i bk14: 44860a 2571697i bk15: 45020a 2552383i 
bw_dist = 0.100	0.152	0.219	0.484	0.045
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.32023

========= L2 cache stats =========
L2_cache_bank[0]: Access = 395541, Miss = 199378, Miss_rate = 0.504, Pending_hits = 4787, Reservation_fails = 94466
L2_cache_bank[1]: Access = 394220, Miss = 198898, Miss_rate = 0.505, Pending_hits = 4753, Reservation_fails = 96508
L2_cache_bank[2]: Access = 389911, Miss = 199148, Miss_rate = 0.511, Pending_hits = 4867, Reservation_fails = 69143
L2_cache_bank[3]: Access = 391783, Miss = 199278, Miss_rate = 0.509, Pending_hits = 4765, Reservation_fails = 89619
L2_cache_bank[4]: Access = 395943, Miss = 199215, Miss_rate = 0.503, Pending_hits = 4762, Reservation_fails = 104831
L2_cache_bank[5]: Access = 399760, Miss = 198876, Miss_rate = 0.497, Pending_hits = 4855, Reservation_fails = 114591
L2_cache_bank[6]: Access = 390168, Miss = 199713, Miss_rate = 0.512, Pending_hits = 4633, Reservation_fails = 74570
L2_cache_bank[7]: Access = 391895, Miss = 199454, Miss_rate = 0.509, Pending_hits = 4864, Reservation_fails = 82206
L2_cache_bank[8]: Access = 394593, Miss = 199525, Miss_rate = 0.506, Pending_hits = 4677, Reservation_fails = 106442
L2_cache_bank[9]: Access = 397316, Miss = 199098, Miss_rate = 0.501, Pending_hits = 4742, Reservation_fails = 105069
L2_cache_bank[10]: Access = 389648, Miss = 199587, Miss_rate = 0.512, Pending_hits = 4689, Reservation_fails = 79454
L2_cache_bank[11]: Access = 393631, Miss = 199947, Miss_rate = 0.508, Pending_hits = 4975, Reservation_fails = 103813
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 395541, Miss = 199378 (0.504), PendingHit = 4787 (0.0121)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 394220, Miss = 198898 (0.505), PendingHit = 4753 (0.0121)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 389911, Miss = 199148 (0.511), PendingHit = 4867 (0.0125)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 391783, Miss = 199278 (0.509), PendingHit = 4765 (0.0122)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 395943, Miss = 199215 (0.503), PendingHit = 4762 (0.012)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 399760, Miss = 198876 (0.497), PendingHit = 4855 (0.0121)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 390168, Miss = 199713 (0.512), PendingHit = 4633 (0.0119)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 391895, Miss = 199454 (0.509), PendingHit = 4864 (0.0124)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 394593, Miss = 199525 (0.506), PendingHit = 4677 (0.0119)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 397316, Miss = 199098 (0.501), PendingHit = 4742 (0.0119)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 389648, Miss = 199587 (0.512), PendingHit = 4689 (0.012)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 393631, Miss = 199947 (0.508), PendingHit = 4975 (0.0126)
L2 Cache Total Miss Rate = 0.506
Stream 1: L2 Cache Miss Rate = 0.484
Stream 2: L2 Cache Miss Rate = 0.521
Stream 3: L2 Cache Miss Rate = 0.500
Stream 1: Accesses  = 1781657
Stream 1: Misses  = 861791
Stream 2: Accesses  = 1487050
Stream 2: Misses  = 774101
Stream 3: Accesses  = 3237359
Stream 3: Misses  = 1618016
Stream 1+2: Accesses  = 3268707
Stream 1+2: Misses  = 1635892
Stream 1+2+3: Accesses  = 6506066
Stream 1+2+3: Misses  = 3253908
Total Accesses  = 4724409
MPKI-CORES
CORE_L2MPKI_0	36.112
CORE_L2MPKI_1	37.014
CORE_L2MPKI_2	37.390
CORE_L2MPKI_3	36.310
CORE_L2MPKI_4	34.331
CORE_L2MPKI_5	35.704
CORE_L2MPKI_6	36.411
CORE_L2MPKI_7	38.069
CORE_L2MPKI_8	35.827
CORE_L2MPKI_9	35.943
CORE_L2MPKI_10	2.619
CORE_L2MPKI_11	2.648
CORE_L2MPKI_12	2.589
CORE_L2MPKI_13	2.639
CORE_L2MPKI_14	2.665
CORE_L2MPKI_15	2.626
CORE_L2MPKI_16	2.703
CORE_L2MPKI_17	2.658
CORE_L2MPKI_18	2.589
CORE_L2MPKI_19	2.644
CORE_L2MPKI_20	2.583
CORE_L2MPKI_21	2.559
CORE_L2MPKI_22	2.746
CORE_L2MPKI_23	2.577
CORE_L2MPKI_24	2.533
CORE_L2MPKI_25	2.625
CORE_L2MPKI_26	2.600
CORE_L2MPKI_27	2.519
CORE_L2MPKI_28	2.579
CORE_L2MPKI_29	2.586
CORE_L2MPKI_30	2.712
CORE_L2MPKI_31	2.582
CORE_L2MPKI_32	2.584
CORE_L2MPKI_33	2.666
CORE_L2MPKI_34	2.656
CORE_L2MPKI_35	2.606
CORE_L2MPKI_36	2.658
CORE_L2MPKI_37	2.624
CORE_L2MPKI_38	2.670
CORE_L2MPKI_39	2.775
CORE_L2MPKI_40	2.628
CORE_L2MPKI_41	2.538
CORE_L2MPKI_42	2.635
CORE_L2MPKI_43	2.605
CORE_L2MPKI_44	2.538
CORE_L2MPKI_45	2.558
CORE_L2MPKI_46	2.571
CORE_L2MPKI_47	2.559
CORE_L2MPKI_48	2.769
CORE_L2MPKI_49	2.726
CORE_L2MPKI_50	2.551
CORE_L2MPKI_51	2.591
CORE_L2MPKI_52	2.566
CORE_L2MPKI_53	2.536
CORE_L2MPKI_54	2.533
CORE_L2MPKI_55	2.609
CORE_L2MPKI_56	2.529
CORE_L2MPKI_57	2.530
CORE_L2MPKI_58	2.555
CORE_L2MPKI_59	2.567
Avg_MPKI_Stream1= 19.475
Avg_MPKI_Stream2= 2.622
Avg_MPKI_Stream3= 2.585
MISSES-CORES
CORE_MISSES_0	45559
CORE_MISSES_1	47810
CORE_MISSES_2	51380
CORE_MISSES_3	45772
CORE_MISSES_4	44771
CORE_MISSES_5	46338
CORE_MISSES_6	45517
CORE_MISSES_7	51240
CORE_MISSES_8	45717
CORE_MISSES_9	45132
CORE_MISSES_10	37265
CORE_MISSES_11	39080
CORE_MISSES_12	41664
CORE_MISSES_13	37548
CORE_MISSES_14	40847
CORE_MISSES_15	40122
CORE_MISSES_16	35986
CORE_MISSES_17	39789
CORE_MISSES_18	42525
CORE_MISSES_19	37729
CORE_MISSES_20	39752
CORE_MISSES_21	40608
CORE_MISSES_22	36387
CORE_MISSES_23	40058
CORE_MISSES_24	39368
CORE_MISSES_25	36772
CORE_MISSES_26	41924
CORE_MISSES_27	42524
CORE_MISSES_28	39194
CORE_MISSES_29	38806
CORE_MISSES_30	35891
CORE_MISSES_31	38503
CORE_MISSES_32	38777
CORE_MISSES_33	36347
CORE_MISSES_34	39367
CORE_MISSES_35	41870
CORE_MISSES_36	36158
CORE_MISSES_37	35222
CORE_MISSES_38	39440
CORE_MISSES_39	37133
CORE_MISSES_40	37524
CORE_MISSES_41	36634
CORE_MISSES_42	35552
CORE_MISSES_43	39655
CORE_MISSES_44	37069
CORE_MISSES_45	36634
CORE_MISSES_46	35857
CORE_MISSES_47	40654
CORE_MISSES_48	34961
CORE_MISSES_49	37429
CORE_MISSES_50	38214
CORE_MISSES_51	37614
CORE_MISSES_52	37852
CORE_MISSES_53	40064
CORE_MISSES_54	36102
CORE_MISSES_55	39130
CORE_MISSES_56	40397
CORE_MISSES_57	37860
CORE_MISSES_58	36464
CORE_MISSES_59	40559
L2_MISSES = 2392117
L2_total_cache_accesses = 4724409
L2_total_cache_misses = 2392117
L2_total_cache_miss_rate = 0.5063
L2_total_cache_pending_hits = 57369
L2_total_cache_reservation_fails = 1120712
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 423489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2402
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1988499
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 867187
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 5408
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 629
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1061
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4108
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1678144
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 40358
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 236887
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 156989
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 163924
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13629
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 165319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 81132
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3958
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 351
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 351
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11296
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22235111
icnt_total_pkts_simt_to_mem=5245355
