#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Sun May  5 20:58:25 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:audio_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports audio_clk
Executing : get_ports audio_clk successfully.
Executing : create_clock -name audio_udp_pk2|audio_clk [get_ports audio_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name audio_udp_pk2|audio_clk [get_ports audio_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group audio_udp_pk2|audio_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group audio_udp_pk2|audio_clk successfully.
C: SDC-2025: Clock source 'n:eth_tx_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports eth_tx_clk
Executing : get_ports eth_tx_clk successfully.
Executing : create_clock -name audio_udp_pk2|eth_tx_clk [get_ports eth_tx_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name audio_udp_pk2|eth_tx_clk [get_ports eth_tx_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group audio_udp_pk2|eth_tx_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group audio_udp_pk2|eth_tx_clk successfully.
Start pre-mapping.
I: Removed bmsSUB inst N320 that is redundant to N319
I: Removed bmsSUB inst N311 that is redundant to N310
I: Constant propagation done on the_instance_name/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/N58_1 (bmsWIDEMUX).
I: Constant propagation done on the_instance_name/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/N190_1 (bmsWIDEMUX).
I: Constant propagation done on the_instance_name/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/N58_1 (bmsWIDEMUX).
I: Constant propagation done on the_instance_name/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/N190_1 (bmsWIDEMUX).
Executing : pre-mapping successfully. Time elapsed: 0.032s wall, 0.016s user + 0.016s system = 0.031s CPU (96.3%)

Start mod-gen.
W: Public-4008: Instance 'the_instance_name/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'the_instance_name/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'the_instance_name/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on N9_eq0 (bmsREDXOR).
I: Constant propagation done on N9_mux0 (bmsWIDEMUX).
I: Constant propagation done on N9_eq1 (bmsREDXOR).
I: Constant propagation done on N9_eq2 (bmsREDXOR).
I: Constant propagation done on N9_mux2 (bmsWIDEMUX).
I: Constant propagation done on the_instance_name/u_ipm_distributed_fifo_fifo_audo_data_pkt/ipm_distributed_sdpram_fifo_audo_data_pkt/mem_comp_en (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.280s wall, 0.125s user + 0.016s system = 0.141s CPU (50.2%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.315s wall, 0.203s user + 0.000s system = 0.203s CPU (64.4%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'the_instance_name/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/rd_water_level[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'the_instance_name/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/rd_water_level[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'the_instance_name/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/rd_water_level[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'the_instance_name/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/rd_water_level[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'the_instance_name/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/rd_water_level[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'the_instance_name/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/rd_water_level[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'the_instance_name/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/rd_water_level[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'the_instance_name/u_ipm_distributed_fifo_fifo_audo_data_pkt/u_ipm_distributed_fifo_ctr/rd_water_level[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.036s wall, 0.047s user + 0.000s system = 0.047s CPU (130.7%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.395s wall, 0.312s user + 0.000s system = 0.312s CPU (79.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.239s wall, 0.141s user + 0.000s system = 0.141s CPU (58.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.129s wall, 0.141s user + 0.000s system = 0.141s CPU (109.0%)

W: Unable to honor max fanout constraint for gtp_inv driven net N24
W: Unable to honor max fanout constraint for gtp_inv driven net N24

Cell Usage:
GTP_DFF_C                   106 uses
GTP_DFF_CE                    1 use
GTP_DFF_P                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT2                     24 uses
GTP_LUT3                      6 uses
GTP_LUT4                     10 uses
GTP_LUT5                     42 uses
GTP_LUT5CARRY                44 uses
GTP_LUT5M                   128 uses
GTP_MUX2LUT6                 64 uses
GTP_MUX2LUT7                 32 uses
GTP_MUX2LUT8                 16 uses
GTP_RAM32X1DP               512 uses

I/O ports: 72
GTP_INBUF                  23 uses
GTP_OUTBUF                 49 uses

Mapping Summary:
Total LUTs: 766 of 10400 (7.37%)
	LUTs as dram: 512 of 2640 (19.39%)
	LUTs as logic: 254
Total Registers: 108 of 15600 (0.69%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 30 (0.00%)

APMs:
Total APMs = 0.00 of 20 (0.00%)

Total I/O ports = 72 of 160 (45.00%)


Overview of Control Sets:

Number of unique control sets : 5

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 0                 2
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 0                 3
--------------------------------------------------------------
  The maximum fanout: 54
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                107
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                1
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'audio_udp_pk2' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to audio_udp_pk2_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'udp_tx_byte_num[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_byte_num[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_data[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'udp_tx_start_en' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'audio_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'audio_en' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'transfer_flag' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'udp_tx_done' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'udp_tx_req' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:5s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Sun May  5 20:58:28 2024
Action synthesize: Peak memory pool usage is 163 MB
