$date
	Sat Oct 22 20:59:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#813871
b1000 !
1"
#813874
b1000 &
b1000 %
1$
#813875
0"
#813878
b100 &
b100 %
#813882
b10 &
b10 %
#813886
b1 &
1#
b1 %
#813890
b0 &
b0 %
0#
0$
#1792421
b1100 !
1"
#1792422
b1100 &
b1100 %
1$
#1792423
0"
#1792426
b110 &
b110 %
#1792430
b11 &
b11 %
#1792434
b1010 &
b1010 %
#1792438
b101 &
b101 %
#1792442
b10000 &
b10000 %
#1792446
b1000 &
b1000 %
#1792450
b100 &
b100 %
#1792454
b10 &
b10 %
#1792458
b1 &
b1 %
1#
#1792462
b0 &
0#
b0 %
0$
#2781539
b10000 !
1"
#2781542
b10000 &
b10000 %
1$
#2781543
0"
#2781546
b1000 &
b1000 %
#2781550
b100 &
b100 %
#2781554
b10 &
b10 %
#2781558
b1 &
1#
b1 %
#2781562
b0 &
b0 %
0#
0$
#4500012
