ISim log file
Running: D:\coding\CO\Verilog\P5\tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/coding/CO/Verilog/P5/tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
                  45@00003000: $ 8 <= 0000000b
                  55@00003004: $31 <= 0000300c
                  65@00003008: $ 8 <= 0000300c
                  75@0000300c: $ 8 <= 0000300f
                  85@00003010: $31 <= 00003018
                  95@00003014: $ 8 <= 0000301b
                 105@00003018: $ 8 <= 0000301b
                 115@0000301c: $ 9 <= 0000301b
                 135@00003024: $10 <= 00006036
                 145@00003028: $ 8 <= 0000301b
                 155@0000302c: $ 9 <= 00009051
                 175@00003034: $ 8 <= 00009051
                 185@00003038: $ 4 <= 00000000
                 205@00003040: $ 8 <= 00000000
                 225@00003044: $ 8 <= 0000006f
                 235@00003048: $ 4 <= 00000000
                 245@00003050: *00000000 <= 0000006f
                 265@00003054: $ 9 <= 00009051
                 275@00003058: $10 <= 00009051
                 325@0000306c: $ 9 <= 00003080
                 335@00003070: $10 <= 00003080
                 375@00003080: $ 8 <= 0000006f
                 385@00003084: $ 9 <= 00003080
                 405@0000308c: $10 <= 000030ef
                 415@00003090: $ 8 <= 0000006f
                 425@00003094: $ 9 <= 000030ef
                 445@0000309c: $ 8 <= 000030ef
                 455@000030a0: $ 4 <= 00000000
                 475@000030a8: $ 8 <= 0000006f
                 495@000030ac: $ 8 <= 0000006f
                 505@000030b0: $ 4 <= 00000000
                 515@000030b8: *00000000 <= 0000006f
                 535@000030bc: $ 9 <= 000030ef
                 545@000030c0: $10 <= 000030ef
                 595@000030d4: $ 9 <= 000030e8
                 605@000030d8: $10 <= 000030e8
                 645@000030e8: $ 8 <= 0000006f
                 655@000030ec: $31 <= 000030f4
                 675@000030f8: $ 8 <= 0000006f
                 685@000030fc: $31 <= 00003104
                 705@00003108: $ 4 <= 00003000
                 715@0000310c: $31 <= 00003114
                 725@00003110: $31 <= 00000114
                 735@00003114: $ 9 <= 00000000
                 755@00003118: $ 9 <= 00000001
                 765@0000311c: $ 4 <= 00003000
                 775@00003120: $31 <= 00003128
                 785@00003124: $31 <= 00000128
                 785@00003128: *00000128 <= 00000001
                 805@0000312c: $ 8 <= 0000006f
                 815@00003130: $ 9 <= 00003157
                 845@0000313c: $10 <= 000031c6
                 855@00003140: $ 8 <= 0000006f
                 865@00003144: $ 9 <= 00003235
                 895@00003150: $ 8 <= 00003235
                 905@00003154: $ 4 <= 00000000
                 935@00003160: $ 8 <= 0000006f
                 955@00003164: $ 8 <= 0000006f
                 965@00003168: $ 4 <= 00000000
                 985@00003174: *00000000 <= 0000006f
