/* 
 * Owen Brake - May 2021
 * This is the LTC6804 chip architecture, the current plan is that it uses 
 *
 * */
#include "ltc_chip_interface.h"
#include "string.h"
#if LTC_CHIP == LTC_CHIP_6804

#define WRCFG_BYTE0(ADDRESS) ((0x80) | ((ADDRESS) << 3))
#define WRCFG_BYTE1 0x01

#define RDCFG_BYTE0(ADDRESS) ((0x80) | ((ADDRESS) << 3))
#define RDCFG_BYTE1 0x02

#define RDCVA_BYTE0(ADDRESS) ((0x80) | ((ADDRESS) << 3))
#define RDCVA_BYTE1 0x04

#define RDCVB_BYTE0(ADDRESS) ((0x80) | ((ADDRESS) << 3))
#define RDCVB_BYTE1 0x06

#define RDCVC_BYTE0(ADDRESS) ((0x80) | ((ADDRESS) << 3))
#define RDCVC_BYTE1 0x08

#define RDCVD_BYTE0(ADDRESS) ((0x80) | ((ADDRESS) << 3))
#define RDCVD_BYTE1 0x0a

#define PLADC_BYTE0(ADDRESS) ((0x87) | ((ADDRESS) << 3))
#define PLADC_BYTE1 0x14

#define CLRSTAT_BYTE0(ADDRESS) ((0x87) | ((ADDRESS) << 3))
#define CLRSTAT_BYTE1 0x13

#define CLRCELL_BYTE0(ADDRESS) ((0x87) | ((ADDRESS) << 3))
#define CLRCELL_BYTE1 0x11

#define CLRAUX_BYTE0(ADDRESS) ((0x87) | ((ADDRESS) << 3))
#define CLRAUX_BYTE1 0x12

// For reading auxiliary register group A
#define RDAUXA_BYTE0(ADDRESS) ((0x80) | ((ADDRESS) << 3))
#define RDAUXA_BYTE1 0x0c

// For reading auxiliary register group B
#define RDAUXB_BYTE0(ADDRESS) ((0x80) | ((ADDRESS) << 3))
#define RDAUXB_BYTE1 0x0e

// Use normal MD (7kHz), Discharge not permission, all channels and GPIO 1 & 2
#define ADCVAX_BYTE0(ADDRESS) ((0x85) | ((ADDRESS) << 3))
#define ADCVAX_BYTE1 0x6f

// Use normal MD (7kHz), Discharge not permission, all channels
#define ADCV_BYTE0(ADDRESS) ((0x83) | ((ADDRESS) << 3))
#define ADCV_BROADCAST_BYTE0 (0x03)
#define ADCV_BYTE1 0x60

// Use fast MD (27kHz), Discharge not permission, all channels and GPIO 1 & 2
#define ADAX_BROADCAST_BYTE0 (0x05)
#define ADAX_BYTE0(ADDRESS) ((0x85) | ((ADDRESS) << 3))
#define ADAX_BYTE1 0x65


#define RDSTATB_BYTE0(ADDRESS) ((0x80) | ((ADDRESS) << 3))
#define RDSTATB_BYTE1 0x12

#define ADOW_BYTE0(ADDRESS) ((0x83) | ((ADDRESS) << 3))
#define ADOW_BROADCAST_BYTE0 (0x03)
#define ADOW_BYTE1(PUP) (0x28 | ((PUP)<<6))


#define ADC_OPT(en) ((en) << 0) // Since we're using the normal 7kHz mode
#define SWTRD(en) ((en) << 1) // We're not using the software time
#define REFON(en) ((en) << 2)

#define BATT_CONFIG_SIZE 6    // Size of Config per Register
#define COMMAND_SIZE 2
#define PEC_SIZE 2
#define VOLTAGE_BLOCK_SIZE 6
#define AUX_BLOCK_SIZE 6
#define CELL_VOLTAGE_SIZE_BYTES 2
#define THERMISTOR_CHIP 0


static const uint8_t LTC_ADDRESS[NUM_BOARDS][NUM_LTC_CHIPS_PER_BOARD] = {
	{0, 1},
	{2, 3},
	{4, 5},
	{6, 7},
	{8, 9}
};


static uint8_t cell_voltage_failure[NUM_BOARDS][NUM_LTC_CHIPS_PER_BOARD][VOLTAGE_BLOCKS_PER_CHIP];
open_wire_failure_t open_wire_failure[NUM_BOARDS * CELLS_PER_BOARD];
static uint8_t thermistor_failure[NUM_BOARDS][THERMISTORS_PER_BOARD];


static uint8_t m_batt_config[NUM_BOARDS][NUM_LTC_CHIPS_PER_BOARD][BATT_CONFIG_SIZE] = {0};

void batt_init_chip_configs()
{

	memset(cell_voltage_failure, 0, NUM_BOARDS*NUM_LTC_CHIPS_PER_BOARD*VOLTAGE_BLOCKS_PER_CHIP);
	
	memset(thermistor_failure, 0, NUM_BOARDS*THERMISTORS_PER_BOARD);
	memset(open_wire_failure, 0, NUM_BOARDS*CELLS_PER_BOARD*sizeof(open_wire_failure_t));
	for(int board = 0; board < NUM_BOARDS; board++) {
		for(int ltc_chip = 0; ltc_chip < NUM_LTC_CHIPS_PER_BOARD; ltc_chip++){
			m_batt_config[board][ltc_chip][0] = REFON(1U) | ADC_OPT(0U) | SWTRD(1U);
		}
	}
}


HAL_StatusTypeDef format_and_send_config(
		uint8_t address,
		uint8_t config_buffer[BATT_CONFIG_SIZE])
{
	
	const size_t BUFF_SIZE = COMMAND_SIZE + PEC_SIZE + (BATT_CONFIG_SIZE + PEC_SIZE);
	const size_t START_OF_DATA_IDX = COMMAND_SIZE + PEC_SIZE;
	uint8_t txBuffer[BUFF_SIZE];

	if (batt_format_command(WRCFG_BYTE0(address), WRCFG_BYTE1, txBuffer) != HAL_OK) {
		ERROR_PRINT("Failed to send write config command\n");
		return HAL_ERROR;
	}

	for (int dbyte = 0; dbyte < BATT_CONFIG_SIZE; dbyte++)
	{
		txBuffer[START_OF_DATA_IDX + dbyte]
			= config_buffer[dbyte];
	}

	// Data pec
	batt_gen_pec(config_buffer, BATT_CONFIG_SIZE,
				&(txBuffer[START_OF_DATA_IDX + BATT_CONFIG_SIZE]));

	// Send command + data
	if (batt_spi_tx(txBuffer, BUFF_SIZE) != HAL_OK)
	{
		ERROR_PRINT("Failed to transmit config to AMS board\n");
		return HAL_ERROR;
	}

	return HAL_OK;
}

HAL_StatusTypeDef batt_write_config()
{
	// Each chip is individually addressable,
	for(int board = 0; board < NUM_BOARDS; board++){
		for(int ltc_chip = 0; ltc_chip < NUM_LTC_CHIPS_PER_BOARD; ltc_chip++){
			format_and_send_config(LTC_ADDRESS[board][ltc_chip], m_batt_config[board][ltc_chip]);
		}
	}
    return HAL_OK;
}

static uint32_t PEC_count = 0;
static uint32_t last_PEC_tick = 0;
static HAL_StatusTypeDef batt_read_data(uint8_t first_byte, uint8_t second_byte, uint8_t* data_buffer, unsigned int response_size){
    const size_t BUFF_SIZE = COMMAND_SIZE + PEC_SIZE + (response_size + PEC_SIZE);
    const size_t DATA_START_IDX = COMMAND_SIZE + PEC_SIZE;
    uint8_t rxBuffer[BUFF_SIZE];
    uint8_t txBuffer[BUFF_SIZE];
			
	if (batt_format_command(first_byte, second_byte, txBuffer) != HAL_OK) {
		ERROR_PRINT("Failed to send write config command\n");
		return HAL_ERROR;
	}

	if (spi_tx_rx(txBuffer, rxBuffer, BUFF_SIZE) != HAL_OK) {
		ERROR_PRINT("Failed to send read data command\n");
		return HAL_ERROR;
	}
	

	if (checkPEC(&(rxBuffer[DATA_START_IDX]), response_size) != HAL_OK)
	{
		PEC_count++;
		return HAL_ERROR;
	}


	if((xTaskGetTickCount() - last_PEC_tick) > 10000)
	{
		DEBUG_PRINT("\nPEC Rate: %lu errors/10s \n", PEC_count);
		PEC_count = 0;
		last_PEC_tick = xTaskGetTickCount();
	}

	for(int response_byte_i = 0; response_byte_i < response_size; response_byte_i++) {
		data_buffer[response_byte_i] = rxBuffer[DATA_START_IDX + response_byte_i];
	}
	return HAL_OK;
}

HAL_StatusTypeDef batt_read_config(uint8_t config[NUM_BOARDS][NUM_LTC_CHIPS_PER_BOARD][BATT_CONFIG_SIZE])
{

	for(int board = 0; board < NUM_BOARDS; board++){
		for(int ltc_chip = 0; ltc_chip < NUM_LTC_CHIPS_PER_BOARD; ltc_chip++){

			uint8_t address = LTC_ADDRESS[board][ltc_chip];
		    uint8_t response_buffer[BATT_CONFIG_SIZE] = {0};

			batt_read_data(RDCFG_BYTE0(address), RDCFG_BYTE1, response_buffer, BATT_CONFIG_SIZE);
			
			for(int i = 0;i < BATT_CONFIG_SIZE; i++){
				config[board][ltc_chip][i] = response_buffer[i];
			}
		}
	}

	return HAL_OK;
}

HAL_StatusTypeDef batt_verify_config(){
	uint8_t config_buffer[NUM_BOARDS][NUM_LTC_CHIPS_PER_BOARD][BATT_CONFIG_SIZE] = {0};
	if(batt_read_config(config_buffer) != HAL_OK){
		ERROR_PRINT("Failed to read config");
		return HAL_ERROR;
	}
    
    vTaskDelay(T_REFUP_MS);
	
	// Verify was set correctly
	for(int board = 0; board < NUM_BOARDS; board++) {
		for(int ltc_chip = 0; ltc_chip < NUM_LTC_CHIPS_PER_BOARD; ltc_chip++) {
			DEBUG_PRINT("Config Read A, Board %d, Chip %d: ", board, ltc_chip); 
			for(int buff_byte = 0; buff_byte < BATT_CONFIG_SIZE; buff_byte++) {
				DEBUG_PRINT("0x%x", config_buffer[board][ltc_chip][buff_byte]);
				if(m_batt_config[board][ltc_chip][buff_byte] != config_buffer[board][ltc_chip][buff_byte]) {
					ERROR_PRINT("\n ERROR: board: %d, ltc_chip: %d, buff_byte %d, mismatch \n", board, ltc_chip, buff_byte);
					return HAL_ERROR;
				}
			}
			DEBUG_PRINT("\n");
		}
	}
	return HAL_OK;
}


HAL_StatusTypeDef batt_send_command(ltc_command_t curr_command, bool broadcast, size_t board, size_t ltc_chip) {
    const size_t TX_BUFF_SIZE = COMMAND_SIZE + PEC_SIZE;
    uint8_t txBuffer[TX_BUFF_SIZE];
	
	uint8_t command_byte_low;
    uint8_t command_byte_high;
	uint8_t address = LTC_ADDRESS[board][ltc_chip];
	switch(curr_command) {
		case(ADCV): 
		{
			if(broadcast)
			{
				command_byte_low = ADCV_BROADCAST_BYTE0;
			}
			else
			{	
				command_byte_low = ADCV_BYTE0(address);
			}
			command_byte_high = ADCV_BYTE1;
			break;
		}
		case(ADAX):
		{
			if(broadcast)
			{
				command_byte_low = ADAX_BROADCAST_BYTE0;
			}
			else
			{
				command_byte_low = ADAX_BYTE0(address);
			}
			command_byte_high = ADAX_BYTE1;
			break;
		}
		case(ADOW_UP):
		{
			if(broadcast)
			{
				command_byte_low = ADOW_BROADCAST_BYTE0;
			}
			else
			{
				command_byte_low = ADOW_BYTE0(address);
			}
			command_byte_high = ADOW_BYTE1(1U);
			break;
		}
		case(ADOW_DOWN):
		{
			if(broadcast)
			{
				command_byte_low = ADOW_BROADCAST_BYTE0;
			}
			else
			{
				command_byte_low = ADOW_BYTE0(address);
			}
			command_byte_high = ADOW_BYTE1(0U);
			break;
		}
		default:
			return HAL_ERROR;
	}

	if (batt_format_command(command_byte_low, command_byte_high, txBuffer) != HAL_OK)
	{
		ERROR_PRINT("Failed to format read voltage command\n");
		return HAL_ERROR;
	}

	if (batt_spi_tx(txBuffer, TX_BUFF_SIZE) != HAL_OK)
	{
		ERROR_PRINT("Failed to transmit read voltage command\n");
		return HAL_ERROR;
	}
	return HAL_OK;
}


HAL_StatusTypeDef batt_broadcast_command(ltc_command_t curr_command) {
	if(batt_send_command(curr_command, true, 0, 0) != HAL_OK){
		ERROR_PRINT("Failed to send command: %d", curr_command);
		return HAL_ERROR;
	}
	return HAL_OK;
}

/*
 * Read back cell voltages, this assumes that the command to initiate ADC
 * readings has been sent already and the appropriate amount of time has
 * elapsed for readings to finish
 * Used for both batt_read_cell_voltages and open wire check
 */
HAL_StatusTypeDef batt_readBackCellVoltage(float *cell_voltage_array, voltage_operation_t voltage_operation)
{


	if (batt_spi_wakeup(false /* not sleeping*/))
	{
		return HAL_ERROR;
	}
	for (int board = 0; board < NUM_BOARDS; board++){
		for(int ltc_chip = 0; ltc_chip < NUM_LTC_CHIPS_PER_BOARD; ltc_chip++) {
			size_t local_cell_idx = 0;
			for (int block = 0; block < VOLTAGE_BLOCKS_PER_CHIP; block++) {
				
				uint8_t address = LTC_ADDRESS[board][ltc_chip]; 
				uint8_t cmdByteLow;
                uint8_t cmdByteHigh;
				// Select appropriate voltage register group
				switch(block){
					case 0:
					{
						cmdByteLow = RDCVA_BYTE0(address);
						cmdByteHigh = RDCVA_BYTE1;
						break;
					}
					case 1:
					{
						cmdByteLow = RDCVB_BYTE0(address);
						cmdByteHigh = RDCVB_BYTE1;
						break;
					}
					case 2:
					{
						cmdByteLow = RDCVC_BYTE0(address);
						cmdByteHigh = RDCVC_BYTE1;
						break;
					}
					case 3:
					{
						cmdByteLow = RDCVD_BYTE0(address);
						cmdByteHigh = RDCVD_BYTE1;
						break;
					}
					default:
					{
						ERROR_PRINT("ERROR: Unknown voltage block accessed");
						return HAL_ERROR;
					}
				}

				/*
				 * This section gets a bit complicated so sorry.
				 * It was very clean before we had the Motor Controller EMI issues
				 * Essentially the logic is, read in the voltage registers from the LTC6804 chips
				 * If it works then pop the reading into it's proper spot in the array (we skip terminals 5, 6, 10, 11, 12)
				 * If it doesn't work (PEC mismatch) we monitor the voltage measurement failures and if it happens 3 times in a row we fail
				 * Note: the open_wire_failure array measures each cell's failure to measure because we care about each specific cell rather than just the reading
				 * (register voltage readings don't map 1:1 with cells becaus we have to skip some cell terminals (5,6,10,11,12)
				 * The cell_voltage_failure array measures failure in voltage block readings we only really care if a reading was incorrect, not really which specific cell.
				 * */

				/* TL;DR it works, I'm sorry, you can me blame Owen Brake, hopefully you can burn this part as EMI will be fixed by the time you read this */

				// Voltage values for one block from one boards
				uint8_t adc_vals[VOLTAGE_BLOCK_SIZE] = {0};
				bool failed_read = false;
				if(batt_read_data(cmdByteLow, cmdByteHigh, adc_vals, VOLTAGE_BLOCK_SIZE) != HAL_OK) {
					failed_read = true;
					// Tolerate up to 2 errors in a row, fail on 3
#if PRINT_ALL_PEC_ERRORS != 0
					DEBUG_PRINT("\nFailed reading voltage on board: %d, chip %d, block %d\n", board, ltc_chip, block);
#endif
					if(voltage_operation == POLL_VOLTAGE)
					{
						cell_voltage_failure[board][ltc_chip][block]++;
						if(cell_voltage_failure[board][ltc_chip][block] >= NUM_PEC_MISMATCH_CONSECUTIVE_FAILS_ERROR)
						{
							ERROR_PRINT("Battery error to be triggered because of %lu consecutive PEC mismatches",
									(unsigned long)cell_voltage_failure[board][ltc_chip][block]);
							return HAL_ERROR;
						}
						else if(cell_voltage_failure[board][ltc_chip][block] >= NUM_PEC_MISMATCH_CONSECUTIVE_FAILS_WARNING)
						{
							DEBUG_PRINT("Reached warning for cell voltage PEC mismatch %u\n", cell_voltage_failure[board][ltc_chip][block]);
						}
					}
				}
				else if(voltage_operation == POLL_VOLTAGE)
				{
					cell_voltage_failure[board][ltc_chip][block] = 0;
				}

				for (int cvreg = 0; cvreg < VOLTAGES_PER_BLOCK; cvreg++)
				{
					uint8_t voltage_terminal = cvreg + (block * VOLTAGES_PER_BLOCK);
					// pins C5 and C6 are connected to CELL4 but like we don't want to measure them, so we skip index 4 and 5
					if((voltage_terminal == 4) || (voltage_terminal == 5))
					{
						continue;
					}

					size_t registerIndex = cvreg * CELL_VOLTAGE_SIZE_BYTES;
					size_t cellIdx = (((board * NUM_LTC_CHIPS_PER_BOARD) + ltc_chip) * CELLS_PER_CHIP) + local_cell_idx;

					uint16_t temp = ((uint16_t) ((adc_vals[(registerIndex + 1)] << 8) | adc_vals[registerIndex]));
					if(!failed_read) // If we read successfully
					{
						cell_voltage_array[cellIdx] = ((float)temp) / VOLTAGE_REGISTER_COUNTS_PER_VOLT;
						if(voltage_operation == OPEN_WIRE)
						{
							open_wire_failure[cellIdx].num_times_consec = 0;
						}
					}
					else if(failed_read && (voltage_operation == OPEN_WIRE))
					{
						open_wire_failure[cellIdx].num_times_consec++;
						open_wire_failure[cellIdx].occurred = true;
						if(open_wire_failure[cellIdx].num_times_consec >= NUM_PEC_MISMATCH_CONSECUTIVE_FAILS_ERROR)
						{
							DEBUG_PRINT("Reached ERROR for open wire PEC mismatch cell: %lu\n", (unsigned long)cellIdx);
							return HAL_ERROR;
						}
						else if(open_wire_failure[cellIdx].num_times_consec >= NUM_PEC_MISMATCH_CONSECUTIVE_FAILS_WARNING)
						{
							DEBUG_PRINT("Reached warning for open wire PEC mismatch %u\n", open_wire_failure[cellIdx].num_times_consec);
						}
						else
						{
						
						}
						
					}

					local_cell_idx++;
				}

			}
		}
	}


    return HAL_OK;
}



void batt_set_temp_config(size_t channel) {
	for (int board = 0; board < NUM_BOARDS; board++)
    {
		uint8_t gpioPins = channel;

		// Set the external MUX to channel we want to read. MUX pin is selected via GPIO2, GPIO3, GPIO4, LSB first.
		m_batt_config[board][THERMISTOR_CHIP][0] = (1U<<GPIO5_POS) | ((gpioPins & 0xFF) << GPIO1_POS) | REFON(1U) | ADC_OPT(0U) | SWTRD(1U);
	}
}


HAL_StatusTypeDef batt_read_thermistors(size_t channel, float *cell_temp_array) {
	for(int board = 0; board < NUM_BOARDS; board++) {
			
		// adc values for one block from all boards
		uint8_t adc_vals[AUX_BLOCK_SIZE] = {0};
		
		uint8_t address = LTC_ADDRESS[board][THERMISTOR_CHIP];
		
		if(batt_read_data(RDAUXB_BYTE0(address), RDAUXB_BYTE1, adc_vals, AUX_BLOCK_SIZE) != HAL_OK) {
			DEBUG_PRINT("ERROR: Reading thermistor on board %d, channel %lu failed (perhaps PEC mismatch)\n", board, (unsigned long)channel);
			thermistor_failure[board][channel]++;
			if(thermistor_failure[board][channel] >= NUM_PEC_MISMATCH_CONSECUTIVE_FAILS_ERROR)
			{
				return HAL_ERROR;
			}
			else if(thermistor_failure[board][channel] >= NUM_PEC_MISMATCH_CONSECUTIVE_FAILS_WARNING)
			{
				DEBUG_PRINT("Reached warning for cell thermistor PEC mismatch %u\n", thermistor_failure[board][channel]);
			}
			return HAL_OK;
		}
		size_t cellIdx = ((board) * THERMISTORS_PER_BOARD) + channel;
		
		// We only use the first GPIO register, 2 bytes out of the total 6 in adc_vals
		uint16_t temp = ((uint16_t) ((adc_vals[TEMP_ADC_IDX_HIGH] << 8)
									| adc_vals[TEMP_ADC_IDX_LOW]));
		float voltageThermistor = ((float)temp) / VOLTAGE_REGISTER_COUNTS_PER_VOLT;
		cell_temp_array[cellIdx] = batt_convert_voltage_to_temp(voltageThermistor);
		
	}
	return HAL_OK;
}



void batt_set_balancing_cell (int board, int chip, int cell) {
	if(cell >= 4)
	{
		// We skip S5, S6 in the schematic
		cell += 2;
	}
    if (cell < 8) { // 8 bits per byte in the register
        SETBIT(m_batt_config[board][chip][4], cell);
    } else { // This register byte only contains 4 bits
		SETBIT(m_batt_config[board][chip][5], cell - 8);
	}
}


void batt_unset_balancing_cell (int board, int chip, int cell)
{
	if(cell >= 4)
	{
		// We skip S5, S6 in the schematic
		cell += 2;
	}
    if (cell < 8) { // 8 bits per byte in the register
        CLEARBIT(m_batt_config[board][chip][4], cell);
    } else {
        CLEARBIT(m_batt_config[board][chip][5], cell - 8);
	}
}

bool batt_get_balancing_cell_state(int board, int chip, int cell)
{
	if(cell >= 4)
	{
		// We skip S5, S6 in the schematic
		cell += 2;
	}
    if (cell < 8) { // 8 bits per byte in the register
        return GETBIT(m_batt_config[board][chip][4], cell);
    } else {
        return GETBIT(m_batt_config[board][chip][5], cell - 8);
	}
}


HAL_StatusTypeDef batt_config_discharge_timer(DischargeTimerLength length) {
    if (length >= INVALID_DT_TIME) {
        return HAL_ERROR;
    }

    for (int board = 0; board < NUM_BOARDS; board++) {
		for(int chip = 0; chip < NUM_LTC_CHIPS_PER_BOARD; chip++) {	
			m_batt_config[board][chip][5] |= (length << 4);
		}
    }

    return HAL_OK;
}


#endif
