$date
	Wed Oct 16 13:32:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ripple_counter_tb $end
$scope module dut $end
$var wire 1 ! rstn $end
$var wire 1 " trigger $end
$var wire 4 # count [3:0] $end
$var reg 1 $ T $end
$scope module T0 $end
$var wire 1 $ T $end
$var wire 1 " clk $end
$var wire 1 ! rstn $end
$var reg 1 % Q $end
$upscope $end
$scope module T1 $end
$var wire 1 $ T $end
$var wire 1 & clk $end
$var wire 1 ! rstn $end
$var reg 1 ' Q $end
$upscope $end
$scope module T2 $end
$var wire 1 $ T $end
$var wire 1 ( clk $end
$var wire 1 ! rstn $end
$var reg 1 ) Q $end
$upscope $end
$scope module T3 $end
$var wire 1 $ T $end
$var wire 1 * clk $end
$var wire 1 ! rstn $end
$var reg 1 + Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x+
x*
x)
x(
x'
x&
x%
1$
bx #
1"
1!
$end
#5000
0&
0(
0*
0%
0'
0)
b0 #
0+
0!
#11000
1!
#16000
1&
b1 #
1%
0"
#21000
1"
#26000
1(
1'
0&
b10 #
0%
0"
#31000
1"
#36000
1&
b11 #
1%
0"
#41000
1"
#46000
1*
1)
0(
0'
0&
b100 #
0%
0"
#51000
1"
#56000
1&
b101 #
1%
0"
#61000
1"
#66000
1(
1'
0&
b110 #
0%
0"
#71000
1"
#76000
1&
b111 #
1%
0"
#81000
1"
#86000
1+
0*
0)
0(
0'
0&
b1000 #
0%
0"
#91000
1"
#96000
1&
b1001 #
1%
0"
#101000
1"
#106000
1(
1'
0&
b1010 #
0%
0"
#111000
1"
#116000
1&
b1011 #
1%
0"
#121000
1"
#126000
1*
1)
0(
0'
0&
b1100 #
0%
0"
#131000
1"
#136000
1&
b1101 #
1%
0"
#141000
1"
#146000
1(
1'
0&
b1110 #
0%
0"
#151000
1"
#156000
1&
b1111 #
1%
0"
#161000
1"
#166000
0+
0*
0)
0(
0'
0&
b0 #
0%
0"
#171000
1"
#176000
1&
b1 #
1%
0"
#181000
1"
#186000
1(
1'
0&
b10 #
0%
0"
#191000
1"
#196000
1&
b11 #
1%
0"
#201000
1"
#206000
1*
1)
0(
0'
0&
b100 #
0%
0"
#211000
1"
#216000
1&
b101 #
1%
0"
#221000
1"
#226000
1(
1'
0&
b110 #
0%
0"
#231000
1"
#236000
1&
b111 #
1%
0"
#241000
1"
#246000
1+
0*
0)
0(
0'
0&
b1000 #
0%
0"
#251000
1"
#256000
1&
b1001 #
1%
0"
#261000
1"
#266000
1(
1'
0&
b1010 #
0%
0"
#271000
1"
#276000
1&
b1011 #
1%
0"
#281000
1"
#286000
1*
1)
0(
0'
0&
b1100 #
0%
0"
#291000
1"
#296000
1&
b1101 #
1%
0"
#301000
1"
#306000
1(
1'
0&
b1110 #
0%
0"
#311000
1"
#316000
1&
b1111 #
1%
0"
#321000
1"
#326000
0+
0*
0)
0(
0'
0&
b0 #
0%
0"
#331000
1"
#336000
1&
b1 #
1%
0"
#341000
1"
#346000
1(
1'
0&
b10 #
0%
0"
#351000
1"
#356000
1&
b11 #
1%
0"
#361000
1"
#366000
1*
1)
0(
0'
0&
b100 #
0%
0"
#371000
1"
#376000
1&
b101 #
1%
0"
#381000
1"
#386000
1(
1'
0&
b110 #
0%
0"
#391000
1"
#396000
1&
b111 #
1%
0"
#401000
1"
#406000
1+
0*
0)
0(
0'
0&
b1000 #
0%
0"
#411000
1"
#416000
1&
b1001 #
1%
0"
#421000
1"
#426000
1(
1'
0&
b1010 #
0%
0"
#431000
1"
#436000
1&
b1011 #
1%
0"
#441000
1"
#446000
1*
1)
0(
0'
0&
b1100 #
0%
0"
#451000
1"
#456000
1&
b1101 #
1%
0"
#461000
1"
#466000
1(
1'
0&
b1110 #
0%
0"
#471000
1"
#476000
1&
b1111 #
1%
0"
#481000
1"
#486000
0+
0*
0)
0(
0'
0&
b0 #
0%
0"
#491000
1"
#496000
1&
b1 #
1%
0"
#501000
1"
#506000
1(
1'
0&
b10 #
0%
0"
#511000
1"
#516000
