{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.12,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.508
        }
      },
      "diff_pair_dimensions": [],
      "drc_exclusions": [],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.01,
        "min_hole_clearance": 0.25,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.3,
        "min_track_width": 0.19999999999999998,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.39999999999999997,
        "use_height_for_length_calcs": true
      },
      "track_widths": [],
      "via_dimensions": [],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "KlusterLab r2.0.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "40OHM",
        "nets": [
          "CM4_GPIO00",
          "CM4_GPIO01",
          "CM4_GPIO02",
          "CM4_GPIO03",
          "CM4_GPIO04",
          "CM4_GPIO05",
          "CM4_GPIO06",
          "CM4_GPIO07",
          "CM4_GPIO08",
          "CM4_GPIO09",
          "CM4_GPIO10",
          "CM4_GPIO11",
          "CM4_GPIO12",
          "CM4_GPIO13",
          "CM4_GPIO14",
          "CM4_GPIO15",
          "CM4_GPIO16",
          "CM4_GPIO17",
          "CM4_GPIO18",
          "CM4_GPIO19",
          "CM4_GPIO20",
          "CM4_GPIO21",
          "CM4_GPIO22",
          "CM4_GPIO23",
          "CM4_GPIO24",
          "CM4_GPIO25",
          "CM4_GPIO26",
          "CM4_GPIO27",
          "DDR3_A0",
          "DDR3_A1",
          "DDR3_A10",
          "DDR3_A11",
          "DDR3_A12",
          "DDR3_A13",
          "DDR3_A14",
          "DDR3_A15",
          "DDR3_A2",
          "DDR3_A3",
          "DDR3_A4",
          "DDR3_A5",
          "DDR3_A6",
          "DDR3_A7",
          "DDR3_A8",
          "DDR3_A9",
          "DDR3_BA0",
          "DDR3_BA1",
          "DDR3_BA2",
          "DDR3_CKE0",
          "DDR3_CKE1",
          "DDR3_C\\A\\S\\",
          "DDR3_D0",
          "DDR3_D1",
          "DDR3_D10",
          "DDR3_D11",
          "DDR3_D12",
          "DDR3_D13",
          "DDR3_D14",
          "DDR3_D15",
          "DDR3_D16",
          "DDR3_D17",
          "DDR3_D18",
          "DDR3_D19",
          "DDR3_D2",
          "DDR3_D20",
          "DDR3_D21",
          "DDR3_D22",
          "DDR3_D23",
          "DDR3_D24",
          "DDR3_D25",
          "DDR3_D26",
          "DDR3_D27",
          "DDR3_D28",
          "DDR3_D29",
          "DDR3_D3",
          "DDR3_D30",
          "DDR3_D31",
          "DDR3_D32",
          "DDR3_D33",
          "DDR3_D34",
          "DDR3_D35",
          "DDR3_D36",
          "DDR3_D37",
          "DDR3_D38",
          "DDR3_D39",
          "DDR3_D4",
          "DDR3_D40",
          "DDR3_D41",
          "DDR3_D42",
          "DDR3_D43",
          "DDR3_D44",
          "DDR3_D45",
          "DDR3_D46",
          "DDR3_D47",
          "DDR3_D48",
          "DDR3_D49",
          "DDR3_D5",
          "DDR3_D50",
          "DDR3_D51",
          "DDR3_D52",
          "DDR3_D53",
          "DDR3_D54",
          "DDR3_D55",
          "DDR3_D56",
          "DDR3_D57",
          "DDR3_D58",
          "DDR3_D59",
          "DDR3_D6",
          "DDR3_D60",
          "DDR3_D61",
          "DDR3_D62",
          "DDR3_D63",
          "DDR3_D7",
          "DDR3_D8",
          "DDR3_D9",
          "DDR3_DM0",
          "DDR3_DM1",
          "DDR3_DM2",
          "DDR3_DM3",
          "DDR3_DM4",
          "DDR3_DM5",
          "DDR3_DM6",
          "DDR3_DM7",
          "DDR3_ODT0",
          "DDR3_ODT1",
          "DDR3_R\\A\\S\\",
          "DDR3_S\\0\\",
          "DDR3_S\\1\\",
          "DDR3_W\\E\\"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "All Nets",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "CM4_GBE",
        "nets": [
          "CM4_GBE_MDI0_N",
          "CM4_GBE_MDI0_P",
          "CM4_GBE_MDI1_N",
          "CM4_GBE_MDI1_P",
          "CM4_GBE_MDI2_N",
          "CM4_GBE_MDI2_P",
          "CM4_GBE_MDI3_N",
          "CM4_GBE_MDI3_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "CM4_GBE_ISO",
        "nets": [
          "GBE1_MDI0_C_N",
          "GBE1_MDI0_C_P",
          "GBE1_MDI1_C_N",
          "GBE1_MDI1_C_P",
          "GBE1_MDI2_C_N",
          "GBE1_MDI2_C_P",
          "GBE1_MDI3_C_N",
          "GBE1_MDI3_C_P",
          "NetC166_1",
          "NetR131_1",
          "NetR150_1",
          "NetR76_1",
          "NetR77_1"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "CM4_USB_Host",
        "nets": [
          "CM4_USB_N",
          "CM4_USB_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "CM4_USB_US",
        "nets": [
          "CM4_USB_US_N",
          "CM4_USB_US_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "CM4_µSD",
        "nets": [
          "CM4_µSD_CLK",
          "CM4_µSD_CMD",
          "CM4_µSD_DAT0",
          "CM4_µSD_DAT1",
          "CM4_µSD_DAT2",
          "CM4_µSD_DAT3"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR3_ADDR_CMD",
        "nets": [
          "DDR3_A0",
          "DDR3_A1",
          "DDR3_A10",
          "DDR3_A11",
          "DDR3_A12",
          "DDR3_A13",
          "DDR3_A14",
          "DDR3_A15",
          "DDR3_A2",
          "DDR3_A3",
          "DDR3_A4",
          "DDR3_A5",
          "DDR3_A6",
          "DDR3_A7",
          "DDR3_A8",
          "DDR3_A9",
          "DDR3_BA0",
          "DDR3_BA1",
          "DDR3_BA2",
          "DDR3_CKE0",
          "DDR3_CKE1",
          "DDR3_C\\A\\S\\",
          "DDR3_ODT0",
          "DDR3_ODT1",
          "DDR3_R\\A\\S\\",
          "DDR3_S\\0\\",
          "DDR3_S\\1\\",
          "DDR3_W\\E\\"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR3_CLK",
        "nets": [
          "DDR3_CLK0_N",
          "DDR3_CLK0_P",
          "DDR3_CLK1_N",
          "DDR3_CLK1_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR3_DQS",
        "nets": [
          "DDR3_DQS0_N",
          "DDR3_DQS0_P",
          "DDR3_DQS1_N",
          "DDR3_DQS1_P",
          "DDR3_DQS2_N",
          "DDR3_DQS2_P",
          "DDR3_DQS3_N",
          "DDR3_DQS3_P",
          "DDR3_DQS4_N",
          "DDR3_DQS4_P",
          "DDR3_DQS5_N",
          "DDR3_DQS5_P",
          "DDR3_DQS6_N",
          "DDR3_DQS6_P",
          "DDR3_DQS7_N",
          "DDR3_DQS7_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR3_LANE0",
        "nets": [
          "DDR3_D0",
          "DDR3_D1",
          "DDR3_D2",
          "DDR3_D3",
          "DDR3_D4",
          "DDR3_D5",
          "DDR3_D6",
          "DDR3_D7",
          "DDR3_DM0",
          "DDR3_DQS0_N",
          "DDR3_DQS0_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR3_LANE1",
        "nets": [
          "DDR3_D10",
          "DDR3_D11",
          "DDR3_D12",
          "DDR3_D13",
          "DDR3_D14",
          "DDR3_D15",
          "DDR3_D8",
          "DDR3_D9",
          "DDR3_DM1",
          "DDR3_DQS1_N",
          "DDR3_DQS1_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR3_LANE2",
        "nets": [
          "DDR3_D16",
          "DDR3_D17",
          "DDR3_D18",
          "DDR3_D19",
          "DDR3_D20",
          "DDR3_D21",
          "DDR3_D22",
          "DDR3_D23",
          "DDR3_DM2",
          "DDR3_DQS2_N",
          "DDR3_DQS2_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR3_LANE3",
        "nets": [
          "DDR3_D24",
          "DDR3_D25",
          "DDR3_D26",
          "DDR3_D27",
          "DDR3_D28",
          "DDR3_D29",
          "DDR3_D30",
          "DDR3_D31",
          "DDR3_DM3",
          "DDR3_DQS3_N",
          "DDR3_DQS3_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR3_LANE4",
        "nets": [
          "DDR3_D32",
          "DDR3_D33",
          "DDR3_D34",
          "DDR3_D35",
          "DDR3_D36",
          "DDR3_D37",
          "DDR3_D38",
          "DDR3_D39",
          "DDR3_DM4",
          "DDR3_DQS4_N",
          "DDR3_DQS4_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR3_LANE5",
        "nets": [
          "DDR3_D40",
          "DDR3_D41",
          "DDR3_D42",
          "DDR3_D43",
          "DDR3_D44",
          "DDR3_D45",
          "DDR3_D46",
          "DDR3_D47",
          "DDR3_DM5",
          "DDR3_DQS5_N",
          "DDR3_DQS5_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR3_LANE6",
        "nets": [
          "DDR3_D48",
          "DDR3_D49",
          "DDR3_D50",
          "DDR3_D51",
          "DDR3_D52",
          "DDR3_D53",
          "DDR3_D54",
          "DDR3_D55",
          "DDR3_DM6",
          "DDR3_DQS6_N",
          "DDR3_DQS6_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR3_LANE7",
        "nets": [
          "DDR3_D56",
          "DDR3_D57",
          "DDR3_D58",
          "DDR3_D59",
          "DDR3_D60",
          "DDR3_D61",
          "DDR3_D62",
          "DDR3_D63",
          "DDR3_DM7",
          "DDR3_DQS7_N",
          "DDR3_DQS7_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Diff100",
        "nets": [
          "150MHz_REFCLK_N",
          "150MHz_REFCLK_P",
          "156.25MHz_REFCLK_N",
          "156.25MHz_REFCLK_P",
          "200MHz_SYSCLK_N",
          "200MHz_SYSCLK_P",
          "CM4_GBE_MDI0_N",
          "CM4_GBE_MDI0_P",
          "CM4_GBE_MDI1_N",
          "CM4_GBE_MDI1_P",
          "CM4_GBE_MDI2_N",
          "CM4_GBE_MDI2_P",
          "CM4_GBE_MDI3_N",
          "CM4_GBE_MDI3_P",
          "CRUVI_A_0_N",
          "CRUVI_A_0_P",
          "CRUVI_A_10_N",
          "CRUVI_A_10_P",
          "CRUVI_A_11_N",
          "CRUVI_A_11_P",
          "CRUVI_A_1_N",
          "CRUVI_A_1_P",
          "CRUVI_A_2_N",
          "CRUVI_A_2_P",
          "CRUVI_A_3_N",
          "CRUVI_A_3_P",
          "CRUVI_A_4_N",
          "CRUVI_A_4_P",
          "CRUVI_A_5_N",
          "CRUVI_A_5_P",
          "CRUVI_A_6_N",
          "CRUVI_A_6_P",
          "CRUVI_A_7_N",
          "CRUVI_A_7_P",
          "CRUVI_A_8_N",
          "CRUVI_A_8_P",
          "CRUVI_A_9_N",
          "CRUVI_A_9_P",
          "CRUVI_B_0_N",
          "CRUVI_B_0_P",
          "CRUVI_B_10_N",
          "CRUVI_B_10_P",
          "CRUVI_B_11_N",
          "CRUVI_B_11_P",
          "CRUVI_B_1_N",
          "CRUVI_B_1_P",
          "CRUVI_B_2_N",
          "CRUVI_B_2_P",
          "CRUVI_B_3_N",
          "CRUVI_B_3_P",
          "CRUVI_B_4_N",
          "CRUVI_B_4_P",
          "CRUVI_B_5_N",
          "CRUVI_B_5_P",
          "CRUVI_B_6_N",
          "CRUVI_B_6_P",
          "CRUVI_B_7_N",
          "CRUVI_B_7_P",
          "CRUVI_B_8_N",
          "CRUVI_B_8_P",
          "CRUVI_B_9_N",
          "CRUVI_B_9_P",
          "GBE1_MDI0_C_N",
          "GBE1_MDI0_C_P",
          "GBE1_MDI1_C_N",
          "GBE1_MDI1_C_P",
          "GBE1_MDI2_C_N",
          "GBE1_MDI2_C_P",
          "GBE1_MDI3_C_N",
          "GBE1_MDI3_C_P",
          "HDMI_CM4_CLOCK_N",
          "HDMI_CM4_CLOCK_P",
          "HDMI_CM4_DATA0_N",
          "HDMI_CM4_DATA0_P",
          "HDMI_CM4_DATA1_N",
          "HDMI_CM4_DATA1_P",
          "HDMI_CM4_DATA2_N",
          "HDMI_CM4_DATA2_P",
          "HDMI_FPGA_C_RX0_N",
          "HDMI_FPGA_C_RX0_P",
          "HDMI_FPGA_C_RX1_N",
          "HDMI_FPGA_C_RX1_P",
          "HDMI_FPGA_C_RX2_N",
          "HDMI_FPGA_C_RX2_P",
          "HDMI_FPGA_C_RXC_N",
          "HDMI_FPGA_C_RXC_P",
          "HDMI_FPGA_C_TX0_N",
          "HDMI_FPGA_C_TX0_P",
          "HDMI_FPGA_C_TX1_N",
          "HDMI_FPGA_C_TX1_P",
          "HDMI_FPGA_C_TX2_N",
          "HDMI_FPGA_C_TX2_P",
          "HDMI_FPGA_C_TXC_N",
          "HDMI_FPGA_C_TXC_P",
          "HDMI_FPGA_RX0_N",
          "HDMI_FPGA_RX0_P",
          "HDMI_FPGA_RX1_N",
          "HDMI_FPGA_RX1_P",
          "HDMI_FPGA_RX2_N",
          "HDMI_FPGA_RX2_P",
          "HDMI_FPGA_RXC_N",
          "HDMI_FPGA_RXC_P",
          "HDMI_FPGA_TX0_N",
          "HDMI_FPGA_TX0_P",
          "HDMI_FPGA_TX1_N",
          "HDMI_FPGA_TX1_P",
          "HDMI_FPGA_TX2_N",
          "HDMI_FPGA_TX2_P",
          "HDMI_FPGA_TXC_N",
          "HDMI_FPGA_TXC_P",
          "MGTX115_RX0_N",
          "MGTX115_RX0_P",
          "MGTX115_RX1_N",
          "MGTX115_RX1_P",
          "MGTX115_RX2_N",
          "MGTX115_RX2_P",
          "MGTX115_RX3_N",
          "MGTX115_RX3_P",
          "MGTX115_TX0_N",
          "MGTX115_TX0_P",
          "MGTX115_TX1_N",
          "MGTX115_TX1_P",
          "MGTX115_TX2_N",
          "MGTX115_TX2_P",
          "MGTX115_TX3_N",
          "MGTX115_TX3_P",
          "REC_CLOCK_C_N",
          "REC_CLOCK_C_P",
          "REC_CLOCK_N",
          "REC_CLOCK_P",
          "SATA_RX_C_N",
          "SATA_RX_C_P",
          "SATA_RX_N",
          "SATA_RX_P",
          "SATA_TX_C_N",
          "SATA_TX_C_P",
          "SATA_TX_N",
          "SATA_TX_P",
          "SI5324_OUT_N",
          "SI5324_OUT_P",
          "SI5324_REFCLK_N",
          "SI5324_REFCLK_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Diff80",
        "nets": [
          "DDR3_CLK0_N",
          "DDR3_CLK0_P",
          "DDR3_CLK1_N",
          "DDR3_CLK1_P",
          "DDR3_DQS0_N",
          "DDR3_DQS0_P",
          "DDR3_DQS1_N",
          "DDR3_DQS1_P",
          "DDR3_DQS2_N",
          "DDR3_DQS2_P",
          "DDR3_DQS3_N",
          "DDR3_DQS3_P",
          "DDR3_DQS4_N",
          "DDR3_DQS4_P",
          "DDR3_DQS5_N",
          "DDR3_DQS5_P",
          "DDR3_DQS6_N",
          "DDR3_DQS6_P",
          "DDR3_DQS7_N",
          "DDR3_DQS7_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Diff85",
        "nets": [
          "DAT01/RCLK_N",
          "DAT01/RCLK_P",
          "PCIe_C_TX0_N",
          "PCIe_C_TX0_P",
          "PCIe_REFCLK_N",
          "PCIe_REFCLK_P",
          "PCIe_RX0_N",
          "PCIe_RX0_P",
          "PCIe_TX0_N",
          "PCIe_TX0_P",
          "SDCARD.PERX_N",
          "SDCARD.PERX_P",
          "SDCARD.PETX_N",
          "SDCARD.PETX_P",
          "SDCARD.RCLK_N",
          "SDCARD.RCLK_P",
          "SDCARD_PERX_N",
          "SDCARD_PERX_P",
          "SDCARD_PETX_N",
          "SDCARD_PETX_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Diff90",
        "nets": [
          "CM4_USB_N",
          "CM4_USB_P",
          "CM4_USB_US_N",
          "CM4_USB_US_P",
          "DS1_D_N",
          "DS1_D_P",
          "DS2_D_N",
          "DS2_D_P",
          "DS3_D_N",
          "DS3_D_P",
          "DS4_D_N",
          "DS4_D_P",
          "JTAG_USB_D_N",
          "JTAG_USB_D_P",
          "USB_CM4Flash_N",
          "USB_CM4Flash_P",
          "uUSB_N",
          "uUSB_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "FPGA_HDMI_RX",
        "nets": [
          "HDMI_FPGA_RX0_N",
          "HDMI_FPGA_RX0_P",
          "HDMI_FPGA_RX1_N",
          "HDMI_FPGA_RX1_P",
          "HDMI_FPGA_RX2_N",
          "HDMI_FPGA_RX2_P",
          "HDMI_FPGA_RXCEC",
          "HDMI_FPGA_RXC_N",
          "HDMI_FPGA_RXC_P",
          "HDMI_FPGA_RXHPD",
          "HDMI_FPGA_RXSCL",
          "HDMI_FPGA_RXSDA"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "FPGA_HDMI_TX",
        "nets": [
          "HDMI_FPGA_TX0_N",
          "HDMI_FPGA_TX0_P",
          "HDMI_FPGA_TX1_N",
          "HDMI_FPGA_TX1_P",
          "HDMI_FPGA_TX2_N",
          "HDMI_FPGA_TX2_P",
          "HDMI_FPGA_TXCEC",
          "HDMI_FPGA_TXC_N",
          "HDMI_FPGA_TXC_P",
          "HDMI_FPGA_TXHPD",
          "HDMI_FPGA_TXSCL",
          "HDMI_FPGA_TXSDA"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "HDMI_FPGA_RX",
        "nets": [
          "HDMI_FPGA_C_RX0_N",
          "HDMI_FPGA_C_RX0_P",
          "HDMI_FPGA_C_RX1_N",
          "HDMI_FPGA_C_RX1_P",
          "HDMI_FPGA_C_RX2_N",
          "HDMI_FPGA_C_RX2_P",
          "HDMI_FPGA_C_RXCEC",
          "HDMI_FPGA_C_RXC_N",
          "HDMI_FPGA_C_RXC_P",
          "HDMI_FPGA_C_RXHPD",
          "HDMI_FPGA_C_RXSCL",
          "HDMI_FPGA_C_RXSDA"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "HDMI_FPGA_TX",
        "nets": [
          "HDMI_FPGA_C_TX0_N",
          "HDMI_FPGA_C_TX0_P",
          "HDMI_FPGA_C_TX1_N",
          "HDMI_FPGA_C_TX1_P",
          "HDMI_FPGA_C_TX2_N",
          "HDMI_FPGA_C_TX2_P",
          "HDMI_FPGA_C_TXC_N",
          "HDMI_FPGA_C_TXC_P",
          "HDMI_FPGA_C_TXSCL",
          "HDMI_FPGA_C_TXSDA",
          "HDMI_FPGA_LS_TXHPD",
          "HDMI_FPGA_TXCEC"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "JTAG_USB",
        "nets": [
          "JTAG_USB_D_N",
          "JTAG_USB_D_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "MGT115_SFP+",
        "nets": [
          "MGTX115_RX0_N",
          "MGTX115_RX0_P",
          "MGTX115_RX1_N",
          "MGTX115_RX1_P",
          "MGTX115_RX2_N",
          "MGTX115_RX2_P",
          "MGTX115_RX3_N",
          "MGTX115_RX3_P",
          "MGTX115_TX0_N",
          "MGTX115_TX0_P",
          "MGTX115_TX1_N",
          "MGTX115_TX1_P",
          "MGTX115_TX2_N",
          "MGTX115_TX2_P",
          "MGTX115_TX3_N",
          "MGTX115_TX3_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "NOR-Flash",
        "nets": [
          "FLASH.CLK",
          "FLASH.C\\S\\",
          "FLASH.D0",
          "FLASH.D1",
          "FLASH.D2",
          "FLASH.D3",
          "FLASH.R\\S\\T\\",
          "FLASH_CLK",
          "FLASH_C\\S\\",
          "FLASH_D0",
          "FLASH_D1",
          "FLASH_D2",
          "FLASH_D3"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "PCIe",
        "nets": [
          "PCIe_C_TX0_N",
          "PCIe_C_TX0_P",
          "PCIe_REFCLK_N",
          "PCIe_REFCLK_P",
          "PCIe_RX0_N",
          "PCIe_RX0_P",
          "PCIe_TX0_N",
          "PCIe_TX0_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Pi_HDMI",
        "nets": [
          "HDMI_CM4_CEC",
          "HDMI_CM4_CLOCK_N",
          "HDMI_CM4_CLOCK_P",
          "HDMI_CM4_DATA0_N",
          "HDMI_CM4_DATA0_P",
          "HDMI_CM4_DATA1_N",
          "HDMI_CM4_DATA1_P",
          "HDMI_CM4_DATA2_N",
          "HDMI_CM4_DATA2_P",
          "HDMI_CM4_HPD",
          "HDMI_CM4_SCL",
          "HDMI_CM4_SDA"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SATA",
        "nets": [
          "SATA_RX_C_N",
          "SATA_RX_C_P",
          "SATA_RX_N",
          "SATA_RX_P",
          "SATA_TX_C_N",
          "SATA_TX_C_P",
          "SATA_TX_N",
          "SATA_TX_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SD_UHS-II",
        "nets": [
          "SDCARD.PERX_N",
          "SDCARD.PERX_P",
          "SDCARD.PETX_N",
          "SDCARD.PETX_P",
          "SDCARD_PERX_N",
          "SDCARD_PERX_P",
          "SDCARD_PETX_N",
          "SDCARD_PETX_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Spare_Pins",
        "nets": [
          "CRUVI_A_0_N",
          "CRUVI_A_0_P",
          "CRUVI_A_10_N",
          "CRUVI_A_10_P",
          "CRUVI_A_11_N",
          "CRUVI_A_11_P",
          "CRUVI_A_1_N",
          "CRUVI_A_1_P",
          "CRUVI_A_2_N",
          "CRUVI_A_2_P",
          "CRUVI_A_3_N",
          "CRUVI_A_3_P",
          "CRUVI_A_4_N",
          "CRUVI_A_4_P",
          "CRUVI_A_5_N",
          "CRUVI_A_5_P",
          "CRUVI_A_6_N",
          "CRUVI_A_6_P",
          "CRUVI_A_7_N",
          "CRUVI_A_7_P",
          "CRUVI_A_8_N",
          "CRUVI_A_8_P",
          "CRUVI_A_9_N",
          "CRUVI_A_9_P",
          "CRUVI_A_DI",
          "CRUVI_A_DO",
          "CRUVI_A_HSI",
          "CRUVI_A_HSIO",
          "CRUVI_A_HSO",
          "CRUVI_A_MODE",
          "CRUVI_A_REFCLK",
          "CRUVI_A_RESET",
          "CRUVI_A_SCK",
          "CRUVI_A_SEL",
          "CRUVI_A_SMB_ALERT",
          "CRUVI_A_SMB_SCL",
          "CRUVI_A_SMB_SDA",
          "CRUVI_B_0_N",
          "CRUVI_B_0_P",
          "CRUVI_B_10_N",
          "CRUVI_B_10_P",
          "CRUVI_B_11_N",
          "CRUVI_B_11_P",
          "CRUVI_B_1_N",
          "CRUVI_B_1_P",
          "CRUVI_B_2_N",
          "CRUVI_B_2_P",
          "CRUVI_B_3_N",
          "CRUVI_B_3_P",
          "CRUVI_B_4_N",
          "CRUVI_B_4_P",
          "CRUVI_B_5_N",
          "CRUVI_B_5_P",
          "CRUVI_B_6_N",
          "CRUVI_B_6_P",
          "CRUVI_B_7_N",
          "CRUVI_B_7_P",
          "CRUVI_B_8_N",
          "CRUVI_B_8_P",
          "CRUVI_B_9_N",
          "CRUVI_B_9_P",
          "CRUVI_B_DI",
          "CRUVI_B_DO",
          "CRUVI_B_HSI",
          "CRUVI_B_HSIO",
          "CRUVI_B_HSO",
          "CRUVI_B_MODE",
          "CRUVI_B_REFCLK",
          "CRUVI_B_RESET",
          "CRUVI_B_SCK",
          "CRUVI_B_SEL",
          "CRUVI_B_SMB_ALERT",
          "CRUVI_B_SMB_SCL",
          "CRUVI_B_SMB_SDA"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "USB_DS1",
        "nets": [
          "DS1_D_N",
          "DS1_D_P",
          "NetU7_3",
          "NetU7_4"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "USB_DS2",
        "nets": [
          "DS2_D_N",
          "DS2_D_P",
          "NetU7_12",
          "NetU7_13"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "USB_DS3",
        "nets": [
          "DS3_D_N",
          "DS3_D_P",
          "NetU7_25",
          "NetU7_26"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "USB_DS4",
        "nets": [
          "DS4_D_N",
          "DS4_D_P",
          "NetU7_31",
          "NetU7_32"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "eMMC",
        "nets": [
          "eMMC.CLK",
          "eMMC.CMD",
          "eMMC.D0",
          "eMMC.D1",
          "eMMC.D2",
          "eMMC.D3",
          "eMMC.D4",
          "eMMC.D5",
          "eMMC.D6",
          "eMMC.D7",
          "eMMC.DS",
          "eMMC.R\\S\\T\\",
          "eMMC_CLK",
          "eMMC_CMD",
          "eMMC_D0",
          "eMMC_D1",
          "eMMC_D2",
          "eMMC_D3",
          "eMMC_D4",
          "eMMC_D5",
          "eMMC_D6",
          "eMMC_D7",
          "eMMC_DS",
          "eMMC_R\\S\\T\\"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "µUSB_Flash",
        "nets": [
          "USB_CM4Flash_N",
          "USB_CM4Flash_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "µUSB_US",
        "nets": [
          "uUSB_N",
          "uUSB_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "legacy_lib_dir": "",
    "legacy_lib_list": []
  },
  "sheets": [],
  "text_variables": {}
}
