{
	"design__instance__displacement__total": 2177.25,
	"design__instance__displacement__mean": 0.32,
	"design__instance__displacement__max": 12.88,
	"route__wirelength__estimated": 155798,
	"design__violations": 0,
	"design__violations": 0,
	"design__io": 132,
	"design__die__area": 520000,
	"design__core__area": 493536,
	"design__instance__count": 5301,
	"design__instance__area": 259750,
	"design__instance__count__stdcell": 5296,
	"design__instance__area__stdcell": 17250.3,
	"design__instance__count__macros": 5,
	"design__instance__area__macros": 242500,
	"design__instance__utilization": 0.526305,
	"design__instance__utilization__stdcell": 0.0687165,
	"design__instance__count__class:macro": 5,
	"design__instance__count__class:fill_cell": 1500,
	"design__instance__count__class:tap_cell": 2865,
	"design__instance__count__class:antenna_cell": 1383,
	"design__instance__count__class:clock_buffer": 23,
	"design__instance__count__class:timing_repair_buffer": 279,
	"design__instance__count__class:inverter": 6,
	"design__instance__count__class:clock_inverter": 15,
	"design__instance__count__class:sequential_cell": 194,
	"design__instance__count__class:multi_input_combinational_cell": 531,
	"design__io": 132,
	"design__die__area": 520000,
	"design__core__area": 493536,
	"design__instance__count": 5301,
	"design__instance__area": 259750,
	"design__instance__count__stdcell": 5296,
	"design__instance__area__stdcell": 17250.3,
	"design__instance__count__macros": 5,
	"design__instance__area__macros": 242500,
	"design__instance__utilization": 0.526305,
	"design__instance__utilization__stdcell": 0.0687165,
	"flow__warnings__count": 2,
	"flow__errors__count": 0
}