// Seed: 1596536495
module module_0;
endmodule
module module_1 (
    input tri  id_0,
    input tri1 id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd93
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire _id_3;
  input wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  logic [-1 : id_3] id_10;
endmodule
