var group___d_m_a___exported___constants =
[
    [ "DMA_Error_Code", "group___d_m_a___error___code.html", "group___d_m_a___error___code" ],
    [ "DMA_Channel_selection", "group___d_m_a___channel__selection.html", "group___d_m_a___channel__selection" ],
    [ "DMA_Data_transfer_direction", "group___d_m_a___data__transfer__direction.html", "group___d_m_a___data__transfer__direction" ],
    [ "DMA_Data_buffer_size", "group___d_m_a___data__buffer__size.html", "group___d_m_a___data__buffer__size" ],
    [ "DMA_Peripheral_incremented_mode", "group___d_m_a___peripheral__incremented__mode.html", "group___d_m_a___peripheral__incremented__mode" ],
    [ "DMA_Memory_incremented_mode", "group___d_m_a___memory__incremented__mode.html", "group___d_m_a___memory__incremented__mode" ],
    [ "DMA_Peripheral_data_size", "group___d_m_a___peripheral__data__size.html", "group___d_m_a___peripheral__data__size" ],
    [ "DMA_Memory_data_size", "group___d_m_a___memory__data__size.html", "group___d_m_a___memory__data__size" ],
    [ "DMA_mode", "group___d_m_a__mode.html", "group___d_m_a__mode" ],
    [ "DMA_Priority_level", "group___d_m_a___priority__level.html", "group___d_m_a___priority__level" ],
    [ "DMA_FIFO_direct_mode", "group___d_m_a___f_i_f_o__direct__mode.html", "group___d_m_a___f_i_f_o__direct__mode" ],
    [ "DMA_FIFO_threshold_level", "group___d_m_a___f_i_f_o__threshold__level.html", "group___d_m_a___f_i_f_o__threshold__level" ],
    [ "DMA_Memory_burst", "group___d_m_a___memory__burst.html", "group___d_m_a___memory__burst" ],
    [ "DMA_Peripheral_burst", "group___d_m_a___peripheral__burst.html", "group___d_m_a___peripheral__burst" ],
    [ "DMA_interrupt_enable_definitions", "group___d_m_a__interrupt__enable__definitions.html", "group___d_m_a__interrupt__enable__definitions" ],
    [ "DMA_flag_definitions", "group___d_m_a__flag__definitions.html", "group___d_m_a__flag__definitions" ]
];