#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000041f0930 .scope module, "decoder" "decoder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 7 "out"
o0000000004212598 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000041e8220_0 .net "in", 3 0, o0000000004212598;  0 drivers
v00000000041e7960_0 .var "out", 6 0;
E_00000000041e2870 .event edge, v00000000041e8220_0;
S_000000000415efe0 .scope module, "processor" "processor" 3 18;
 .timescale 0 0;
v0000000004270ad0_0 .net "ALUControlOutput", 3 0, v00000000041e7e60_0;  1 drivers
v000000000426f1d0_0 .net "ALUPCPlus4Output", 31 0, v00000000041e7820_0;  1 drivers
v000000000426fbd0_0 .net "ALUSrcOutput", 31 0, v00000000041e6b00_0;  1 drivers
v000000000426f270_0 .net "CSignal_ALUOp", 1 0, L_0000000004272c20;  1 drivers
v000000000426ff90_0 .net "CSignal_ALUSrc", 0 0, v00000000041e7460_0;  1 drivers
v0000000004270170_0 .net "CSignal_Branch", 0 0, v00000000041e7aa0_0;  1 drivers
v0000000004270490_0 .net "CSignal_MemRead", 0 0, v00000000041e8680_0;  1 drivers
v000000000426f950_0 .net "CSignal_MemWrite", 0 0, v00000000041e84a0_0;  1 drivers
v0000000004270530_0 .net "CSignal_MemtoReg", 0 0, v00000000041e75a0_0;  1 drivers
v00000000042703f0_0 .net "CSignal_RegDst", 0 0, v00000000041e73c0_0;  1 drivers
v000000000426f310_0 .net "CSignal_RegWrite", 0 0, v00000000041e8040_0;  1 drivers
v000000000426f8b0_0 .net "PCOutput", 31 0, v000000000426c610_0;  1 drivers
v000000000426fe50_0 .net "PCSrcInput", 31 0, v000000000426df10_0;  1 drivers
v000000000426fef0_0 .net "PIPE_EXMEM_OUT_BranchALUOutput", 31 0, v000000000426b460_0;  1 drivers
v0000000004270d50_0 .net "PIPE_EXMEM_OUT_CSignal_MEM_Branch", 0 0, v000000000426a920_0;  1 drivers
v0000000004270b70_0 .net "PIPE_EXMEM_OUT_CSignal_MEM_MRead", 0 0, v000000000426a880_0;  1 drivers
v0000000004270670_0 .net "PIPE_EXMEM_OUT_CSignal_MEM_MWrite", 0 0, v000000000426a2e0_0;  1 drivers
v0000000004270210_0 .net "PIPE_EXMEM_OUT_CSignal_WB_MemtoReg", 0 0, v000000000426b500_0;  1 drivers
v0000000004270cb0_0 .net "PIPE_EXMEM_OUT_CSignal_WB_RegWrite", 0 0, v000000000426a380_0;  1 drivers
v000000000426fc70_0 .net "PIPE_EXMEM_OUT_MainALUOutput", 31 0, v000000000426b5a0_0;  1 drivers
v00000000042702b0_0 .net "PIPE_EXMEM_OUT_ReadData2", 31 0, v000000000426be60_0;  1 drivers
v00000000042705d0_0 .net "PIPE_EXMEM_OUT_RegDstOutput", 4 0, v000000000426b820_0;  1 drivers
v0000000004270df0_0 .net "PIPE_EXMEM_OUT_Zero", 0 0, v000000000426b640_0;  1 drivers
v000000000426fd10_0 .net "PIPE_IDEX_OUT_ALUPCPlus4Output", 31 0, v000000000426aba0_0;  1 drivers
v000000000426f3b0_0 .net "PIPE_IDEX_OUT_CSignal_EX_ALUOp", 1 0, v000000000426b140_0;  1 drivers
v000000000426f450_0 .net "PIPE_IDEX_OUT_CSignal_EX_ALUSrc", 0 0, v000000000426b1e0_0;  1 drivers
v000000000426f590_0 .net "PIPE_IDEX_OUT_CSignal_EX_RegDst", 0 0, v000000000426aa60_0;  1 drivers
v000000000426f630_0 .net "PIPE_IDEX_OUT_CSignal_MEM_Branch", 0 0, v000000000426ab00_0;  1 drivers
v000000000426f6d0_0 .net "PIPE_IDEX_OUT_CSignal_MEM_MRead", 0 0, v000000000426b280_0;  1 drivers
v000000000426f770_0 .net "PIPE_IDEX_OUT_CSignal_MEM_MWrite", 0 0, v000000000426b8c0_0;  1 drivers
v000000000426f810_0 .net "PIPE_IDEX_OUT_CSignal_WB_MemtoReg", 0 0, v000000000426a060_0;  1 drivers
v00000000042718c0_0 .net "PIPE_IDEX_OUT_CSignal_WB_RegWrite", 0 0, v000000000426bbe0_0;  1 drivers
v0000000004272ae0_0 .net "PIPE_IDEX_OUT_RD", 4 0, v000000000426a4c0_0;  1 drivers
v0000000004271c80_0 .net "PIPE_IDEX_OUT_RT", 4 0, v000000000426b960_0;  1 drivers
v0000000004272a40_0 .net "PIPE_IDEX_OUT_ReadData1", 31 0, v000000000426bb40_0;  1 drivers
v0000000004271b40_0 .net "PIPE_IDEX_OUT_ReadData2", 31 0, v000000000426a560_0;  1 drivers
v00000000042725e0_0 .net "PIPE_IDEX_OUT_SignExt", 31 0, v000000000426a100_0;  1 drivers
v0000000004271960_0 .net "PIPE_IFID_ALUPCPlus4Output", 31 0, v000000000426ace0_0;  1 drivers
v0000000004272720_0 .net "PIPE_IFID_Instruction", 31 0, v000000000426ac40_0;  1 drivers
v0000000004272400_0 .net "PIPE_MEMWB_CSignal_MemtoReg", 0 0, v000000000426c570_0;  1 drivers
v0000000004271820_0 .net "PIPE_MEMWB_CSignal_RegWrite", 0 0, v000000000426d8d0_0;  1 drivers
v0000000004271280_0 .net "PIPE_MEMWB_DataMemoryOutput", 31 0, v000000000426c7f0_0;  1 drivers
v00000000042710a0_0 .net "PIPE_MEMWB_MainALUOutput", 31 0, v000000000426c110_0;  1 drivers
v0000000004272d60_0 .net "PIPE_MEMWB_RegDstOutput", 4 0, v000000000426d510_0;  1 drivers
v00000000042720e0_0 .net "branchALUOutput", 31 0, v000000000426ddd0_0;  1 drivers
v0000000004272b80_0 .net "branchGateOutput", 0 0, v000000000426fdb0_0;  1 drivers
v00000000042727c0_0 .var "clk", 0 0;
v0000000004271d20_0 .net "dataMemoryOutput", 31 0, v0000000004270030_0;  1 drivers
v0000000004272040_0 .var/i "f", 31 0;
v0000000004271a00_0 .net "instruction", 31 0, v000000000426a6a0_0;  1 drivers
v0000000004271640_0 .net "mainALUOutput", 31 0, v000000000426f9f0_0;  1 drivers
v0000000004271aa0_0 .net "memtoRegOutput", 31 0, v000000000426d650_0;  1 drivers
o00000000042150b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000042724a0_0 .net "nop", 31 0, o00000000042150b8;  0 drivers
v0000000004271780_0 .var "pcInManual", 31 0;
v0000000004272e00_0 .net "readData1", 31 0, v000000000426d6f0_0;  1 drivers
v0000000004271be0_0 .net "readData2", 31 0, v000000000426c390_0;  1 drivers
v0000000004271e60_0 .net "regDstOutput", 4 0, v0000000004270a30_0;  1 drivers
v0000000004272540_0 .var "resetManual", 0 0;
v0000000004272680_0 .net "signExtendOutput", 31 0, v000000000426c070_0;  1 drivers
v0000000004272860_0 .net "sllOutput", 31 0, v000000000426dab0_0;  1 drivers
v0000000004272cc0_0 .net "zero", 0 0, L_0000000004272360;  1 drivers
L_0000000004272180 .part v000000000426ac40_0, 26, 6;
L_0000000004272c20 .concat8 [ 1 1 0 0], v00000000041e78c0_0, v00000000041e7d20_0;
L_0000000004271f00 .part v000000000426ac40_0, 21, 5;
L_0000000004271dc0 .part v000000000426ac40_0, 16, 5;
L_0000000004272ea0 .part v000000000426ac40_0, 0, 16;
L_0000000004271fa0 .part v000000000426ac40_0, 16, 5;
L_0000000004272220 .part v000000000426ac40_0, 11, 5;
L_00000000042715a0 .part v000000000426a100_0, 0, 6;
S_000000000415f160 .scope module, "ALUControl" "alu_control" 3 171, 4 1 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 6 "funcCode"
    .port_info 2 /OUTPUT 4 "aluCtrlOut"
v00000000041e76e0_0 .net "ALUOp", 1 0, v000000000426b140_0;  alias, 1 drivers
v00000000041e7e60_0 .var "aluCtrlOut", 3 0;
v00000000041e80e0_0 .var "dontcare", 3 0;
v00000000041e7000_0 .net "funcCode", 5 0, L_00000000042715a0;  1 drivers
E_00000000041e3fb0 .event edge, v00000000041e7000_0, v00000000041e76e0_0;
S_0000000004158790 .scope module, "ALUPCPlus4" "arithmeticlogicunit" 3 110, 5 1 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "OP"
    .port_info 3 /OUTPUT 32 "OUT"
    .port_info 4 /OUTPUT 1 "zero"
v00000000041e71e0_0 .net "A", 31 0, v000000000426c610_0;  alias, 1 drivers
L_00000000042770c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000041e7500_0 .net "B", 31 0, L_00000000042770c0;  1 drivers
L_0000000004277108 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v00000000041e85e0_0 .net "OP", 3 0, L_0000000004277108;  1 drivers
v00000000041e7820_0 .var "OUT", 31 0;
L_0000000004277078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000041e6ce0_0 .net/2u *"_s0", 31 0, L_0000000004277078;  1 drivers
v00000000041e7c80_0 .var "dontcare", 31 0;
v00000000041e70a0_0 .net "zero", 0 0, L_00000000042729a0;  1 drivers
E_00000000041e3ef0 .event edge, v00000000041e85e0_0, v00000000041e7500_0, v00000000041e71e0_0;
L_00000000042729a0 .cmp/eq 32, v00000000041e7820_0, L_0000000004277078;
S_0000000004158910 .scope module, "ALUSrcMux" "multiplexorALUSrc" 3 167, 6 18 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
v00000000041e7280_0 .net "control", 0 0, v000000000426b1e0_0;  alias, 1 drivers
v00000000041e8400_0 .var "dontcare", 31 0;
v00000000041e7be0_0 .net "i0", 31 0, v000000000426a560_0;  alias, 1 drivers
v00000000041e7320_0 .net "i1", 31 0, v000000000426a100_0;  alias, 1 drivers
v00000000041e6b00_0 .var "out", 31 0;
E_00000000041e40f0 .event edge, v00000000041e7280_0, v00000000041e7320_0, v00000000041e7be0_0;
S_0000000004156ae0 .scope module, "ControlUnit" "maincontrolunit" 3 115, 7 1 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "regDst"
    .port_info 2 /OUTPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 1 "memtoReg"
    .port_info 4 /OUTPUT 1 "regWrite"
    .port_info 5 /OUTPUT 1 "memRead"
    .port_info 6 /OUTPUT 1 "memWrite"
    .port_info 7 /OUTPUT 1 "branch"
    .port_info 8 /OUTPUT 1 "ALUOp1"
    .port_info 9 /OUTPUT 1 "ALUOp0"
v00000000041e78c0_0 .var "ALUOp0", 0 0;
v00000000041e7d20_0 .var "ALUOp1", 0 0;
v00000000041e7460_0 .var "ALUSrc", 0 0;
v00000000041e7aa0_0 .var "branch", 0 0;
v00000000041e7fa0_0 .var "dontcare", 0 0;
v00000000041e8680_0 .var "memRead", 0 0;
v00000000041e84a0_0 .var "memWrite", 0 0;
v00000000041e75a0_0 .var "memtoReg", 0 0;
v00000000041e8720_0 .net "op", 5 0, L_0000000004272180;  1 drivers
v00000000041e73c0_0 .var "regDst", 0 0;
v00000000041e8040_0 .var "regWrite", 0 0;
E_00000000041e3c70 .event edge, v00000000041e8720_0;
S_0000000004156c60 .scope module, "EX_MEM" "PIPE_EX_MEM" 3 175, 8 77 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PIPEIN_MEM_Branch"
    .port_info 2 /INPUT 1 "PIPEIN_MEM_MRead"
    .port_info 3 /INPUT 1 "PIPEIN_MEM_MWrite"
    .port_info 4 /OUTPUT 1 "PIPEOUT_MEM_Branch"
    .port_info 5 /OUTPUT 1 "PIPEOUT_MEM_MRead"
    .port_info 6 /OUTPUT 1 "PIPEOUT_MEM_MWrite"
    .port_info 7 /INPUT 1 "PIPEIN_WB_RegWrite"
    .port_info 8 /INPUT 1 "PIPEIN_WB_MemtoReg"
    .port_info 9 /OUTPUT 1 "PIPEOUT_WB_RegWrite"
    .port_info 10 /OUTPUT 1 "PIPEOUT_WB_MemtoReg"
    .port_info 11 /INPUT 32 "PIPEIN_BranchALUOutput"
    .port_info 12 /INPUT 1 "PIPEIN_Zero"
    .port_info 13 /INPUT 32 "PIPEIN_ALUResult"
    .port_info 14 /INPUT 32 "PIPEIN_ReadData2"
    .port_info 15 /INPUT 5 "PIPEIN_RegDstOutput"
    .port_info 16 /OUTPUT 32 "PIPEOUT_BranchALUOutput"
    .port_info 17 /OUTPUT 1 "PIPEOUT_Zero"
    .port_info 18 /OUTPUT 32 "PIPEOUT_ALUResult"
    .port_info 19 /OUTPUT 32 "PIPEOUT_ReadData2"
    .port_info 20 /OUTPUT 5 "PIPEOUT_RegDstOutput"
v00000000041e6d80_0 .net "PIPEIN_ALUResult", 31 0, v000000000426f9f0_0;  alias, 1 drivers
v00000000041e87c0_0 .net "PIPEIN_BranchALUOutput", 31 0, v000000000426ddd0_0;  alias, 1 drivers
v00000000041e7b40_0 .net "PIPEIN_MEM_Branch", 0 0, v000000000426ab00_0;  alias, 1 drivers
v00000000041e69c0_0 .net "PIPEIN_MEM_MRead", 0 0, v000000000426b280_0;  alias, 1 drivers
v00000000041e8860_0 .net "PIPEIN_MEM_MWrite", 0 0, v000000000426b8c0_0;  alias, 1 drivers
v00000000041e6ba0_0 .net "PIPEIN_ReadData2", 31 0, v000000000426a560_0;  alias, 1 drivers
v00000000041e6c40_0 .net "PIPEIN_RegDstOutput", 4 0, v0000000004270a30_0;  alias, 1 drivers
v00000000041d16b0_0 .net "PIPEIN_WB_MemtoReg", 0 0, v000000000426a060_0;  alias, 1 drivers
v00000000041d1d90_0 .net "PIPEIN_WB_RegWrite", 0 0, v000000000426bbe0_0;  alias, 1 drivers
v000000000426a740_0 .net "PIPEIN_Zero", 0 0, L_0000000004272360;  alias, 1 drivers
v000000000426b5a0_0 .var "PIPEOUT_ALUResult", 31 0;
v000000000426b460_0 .var "PIPEOUT_BranchALUOutput", 31 0;
v000000000426a920_0 .var "PIPEOUT_MEM_Branch", 0 0;
v000000000426a880_0 .var "PIPEOUT_MEM_MRead", 0 0;
v000000000426a2e0_0 .var "PIPEOUT_MEM_MWrite", 0 0;
v000000000426be60_0 .var "PIPEOUT_ReadData2", 31 0;
v000000000426b820_0 .var "PIPEOUT_RegDstOutput", 4 0;
v000000000426b500_0 .var "PIPEOUT_WB_MemtoReg", 0 0;
v000000000426a380_0 .var "PIPEOUT_WB_RegWrite", 0 0;
v000000000426b640_0 .var "PIPEOUT_Zero", 0 0;
v000000000426a420_0 .net "clk", 0 0, v00000000042727c0_0;  1 drivers
E_00000000041e3a30 .event edge, v000000000426a420_0;
S_000000000414ead0 .scope module, "ID_EX" "PIPE_ID_EX" 3 122, 8 17 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PIPEIN_EX_ALUSrc"
    .port_info 2 /INPUT 2 "PIPEIN_EX_ALUOp"
    .port_info 3 /INPUT 1 "PIPEIN_EX_RegDst"
    .port_info 4 /OUTPUT 1 "PIPEOUT_EX_ALUSrc"
    .port_info 5 /OUTPUT 2 "PIPEOUT_EX_ALUOp"
    .port_info 6 /OUTPUT 1 "PIPEOUT_EX_RegDst"
    .port_info 7 /INPUT 1 "PIPEIN_MEM_Branch"
    .port_info 8 /INPUT 1 "PIPEIN_MEM_MRead"
    .port_info 9 /INPUT 1 "PIPEIN_MEM_MWrite"
    .port_info 10 /OUTPUT 1 "PIPEOUT_MEM_Branch"
    .port_info 11 /OUTPUT 1 "PIPEOUT_MEM_MRead"
    .port_info 12 /OUTPUT 1 "PIPEOUT_MEM_MWrite"
    .port_info 13 /INPUT 1 "PIPEIN_WB_RegWrite"
    .port_info 14 /INPUT 1 "PIPEIN_WB_MemtoReg"
    .port_info 15 /OUTPUT 1 "PIPEOUT_WB_RegWrite"
    .port_info 16 /OUTPUT 1 "PIPEOUT_WB_MemtoReg"
    .port_info 17 /INPUT 32 "PIPEIN_PCPlus4"
    .port_info 18 /INPUT 32 "PIPEIN_ReadData1"
    .port_info 19 /INPUT 32 "PIPEIN_ReadData2"
    .port_info 20 /INPUT 32 "PIPEIN_SignExt"
    .port_info 21 /INPUT 5 "PIPEIN_RT"
    .port_info 22 /INPUT 5 "PIPEIN_RD"
    .port_info 23 /OUTPUT 32 "PIPEOUT_PCPlus4"
    .port_info 24 /OUTPUT 32 "PIPEOUT_ReadData1"
    .port_info 25 /OUTPUT 32 "PIPEOUT_ReadData2"
    .port_info 26 /OUTPUT 32 "PIPEOUT_SignExt"
    .port_info 27 /OUTPUT 5 "PIPEOUT_RT"
    .port_info 28 /OUTPUT 5 "PIPEOUT_RD"
v000000000426a600_0 .net "PIPEIN_EX_ALUOp", 1 0, L_0000000004272c20;  alias, 1 drivers
v000000000426b780_0 .net "PIPEIN_EX_ALUSrc", 0 0, v00000000041e7460_0;  alias, 1 drivers
v000000000426ae20_0 .net "PIPEIN_EX_RegDst", 0 0, v00000000041e73c0_0;  alias, 1 drivers
v000000000426b320_0 .net "PIPEIN_MEM_Branch", 0 0, v00000000041e7aa0_0;  alias, 1 drivers
v000000000426a9c0_0 .net "PIPEIN_MEM_MRead", 0 0, v00000000041e8680_0;  alias, 1 drivers
v000000000426b3c0_0 .net "PIPEIN_MEM_MWrite", 0 0, v00000000041e84a0_0;  alias, 1 drivers
v000000000426b000_0 .net "PIPEIN_PCPlus4", 31 0, v000000000426ace0_0;  alias, 1 drivers
v000000000426bf00_0 .net "PIPEIN_RD", 4 0, L_0000000004272220;  1 drivers
v000000000426af60_0 .net "PIPEIN_RT", 4 0, L_0000000004271fa0;  1 drivers
v000000000426baa0_0 .net "PIPEIN_ReadData1", 31 0, v000000000426d6f0_0;  alias, 1 drivers
v000000000426ba00_0 .net "PIPEIN_ReadData2", 31 0, v000000000426c390_0;  alias, 1 drivers
v000000000426aec0_0 .net "PIPEIN_SignExt", 31 0, v000000000426c070_0;  alias, 1 drivers
v000000000426b6e0_0 .net "PIPEIN_WB_MemtoReg", 0 0, v00000000041e75a0_0;  alias, 1 drivers
v000000000426b0a0_0 .net "PIPEIN_WB_RegWrite", 0 0, v00000000041e8040_0;  alias, 1 drivers
v000000000426b140_0 .var "PIPEOUT_EX_ALUOp", 1 0;
v000000000426b1e0_0 .var "PIPEOUT_EX_ALUSrc", 0 0;
v000000000426aa60_0 .var "PIPEOUT_EX_RegDst", 0 0;
v000000000426ab00_0 .var "PIPEOUT_MEM_Branch", 0 0;
v000000000426b280_0 .var "PIPEOUT_MEM_MRead", 0 0;
v000000000426b8c0_0 .var "PIPEOUT_MEM_MWrite", 0 0;
v000000000426aba0_0 .var "PIPEOUT_PCPlus4", 31 0;
v000000000426a4c0_0 .var "PIPEOUT_RD", 4 0;
v000000000426b960_0 .var "PIPEOUT_RT", 4 0;
v000000000426bb40_0 .var "PIPEOUT_ReadData1", 31 0;
v000000000426a560_0 .var "PIPEOUT_ReadData2", 31 0;
v000000000426a100_0 .var "PIPEOUT_SignExt", 31 0;
v000000000426a060_0 .var "PIPEOUT_WB_MemtoReg", 0 0;
v000000000426bbe0_0 .var "PIPEOUT_WB_RegWrite", 0 0;
v000000000426bdc0_0 .net "clk", 0 0, v00000000042727c0_0;  alias, 1 drivers
S_0000000004155ca0 .scope module, "IF_ID" "PIPE_IF_ID" 3 112, 8 1 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "PIPEIN_PCPlus4"
    .port_info 2 /INPUT 32 "PIPEIN_InsMemory"
    .port_info 3 /OUTPUT 32 "PIPEOUT_PCPlus4"
    .port_info 4 /OUTPUT 32 "PIPEOUT_InsMemory"
v000000000426bc80_0 .net "PIPEIN_InsMemory", 31 0, v000000000426a6a0_0;  alias, 1 drivers
v000000000426a1a0_0 .net "PIPEIN_PCPlus4", 31 0, v00000000041e7820_0;  alias, 1 drivers
v000000000426ac40_0 .var "PIPEOUT_InsMemory", 31 0;
v000000000426ace0_0 .var "PIPEOUT_PCPlus4", 31 0;
v000000000426bd20_0 .net "clk", 0 0, v00000000042727c0_0;  alias, 1 drivers
S_00000000041526a0 .scope module, "InstructionMemory" "instructionmemory" 3 108, 9 1 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instruction"
v000000000426a240_0 .net "addr", 31 0, v000000000426c610_0;  alias, 1 drivers
v000000000426a6a0_0 .var "instruction", 31 0;
v000000000426a7e0 .array "memory", 63 0, 31 0;
E_00000000041e3ff0 .event edge, v00000000041e71e0_0;
S_0000000004152820 .scope module, "MEM_WB" "PIPE_MEM_WB" 3 210, 8 125 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PIPEIN_WB_RegWrite"
    .port_info 2 /INPUT 1 "PIPEIN_WB_MemtoReg"
    .port_info 3 /OUTPUT 1 "PIPEOUT_WB_RegWrite"
    .port_info 4 /OUTPUT 1 "PIPEOUT_WB_MemtoReg"
    .port_info 5 /INPUT 32 "PIPEIN_DataMemoryOutput"
    .port_info 6 /INPUT 32 "PIPEIN_MainALUOutput"
    .port_info 7 /INPUT 5 "PIPEIN_RegDstOutput"
    .port_info 8 /OUTPUT 32 "PIPEOUT_DataMemoryOutput"
    .port_info 9 /OUTPUT 32 "PIPEOUT_MainALUOutput"
    .port_info 10 /OUTPUT 5 "PIPEOUT_RegDstOutput"
v000000000426ad80_0 .net "PIPEIN_DataMemoryOutput", 31 0, v0000000004270030_0;  alias, 1 drivers
v000000000426d1f0_0 .net "PIPEIN_MainALUOutput", 31 0, v000000000426b5a0_0;  alias, 1 drivers
v000000000426d290_0 .net "PIPEIN_RegDstOutput", 4 0, v000000000426b820_0;  alias, 1 drivers
v000000000426d470_0 .net "PIPEIN_WB_MemtoReg", 0 0, v000000000426b500_0;  alias, 1 drivers
v000000000426da10_0 .net "PIPEIN_WB_RegWrite", 0 0, v000000000426a380_0;  alias, 1 drivers
v000000000426c7f0_0 .var "PIPEOUT_DataMemoryOutput", 31 0;
v000000000426c110_0 .var "PIPEOUT_MainALUOutput", 31 0;
v000000000426d510_0 .var "PIPEOUT_RegDstOutput", 4 0;
v000000000426c570_0 .var "PIPEOUT_WB_MemtoReg", 0 0;
v000000000426d8d0_0 .var "PIPEOUT_WB_RegWrite", 0 0;
v000000000426d010_0 .net "clk", 0 0, v00000000042727c0_0;  alias, 1 drivers
S_0000000004150030 .scope module, "MemtoReg" "multiplexorMemtoReg" 3 231, 6 36 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
v000000000426d0b0_0 .net "control", 0 0, v000000000426c570_0;  alias, 1 drivers
v000000000426de70_0 .var "dontcare", 31 0;
v000000000426d5b0_0 .net "i0", 31 0, v000000000426c110_0;  alias, 1 drivers
v000000000426c2f0_0 .net "i1", 31 0, v000000000426c7f0_0;  alias, 1 drivers
v000000000426d650_0 .var "out", 31 0;
E_00000000041e3ab0 .event edge, v000000000426c570_0, v000000000426c7f0_0, v000000000426c110_0;
S_00000000041501b0 .scope module, "PC" "programcounter" 3 106, 10 1 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 32 "out"
v000000000426cf70_0 .net "clock", 0 0, v00000000042727c0_0;  alias, 1 drivers
v000000000426d330_0 .net "in", 31 0, v0000000004271780_0;  1 drivers
v000000000426c610_0 .var "out", 31 0;
v000000000426cbb0_0 .net "reset", 0 0, v0000000004272540_0;  1 drivers
S_00000000041434a0 .scope module, "PCSrc" "multiplexorPCSrc" 3 104, 6 53 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
v000000000426d150_0 .net "control", 0 0, v000000000426fdb0_0;  alias, 1 drivers
v000000000426ced0_0 .var "dontcare", 31 0;
v000000000426cd90_0 .net "i0", 31 0, v00000000041e7820_0;  alias, 1 drivers
v000000000426d970_0 .net "i1", 31 0, v000000000426b460_0;  alias, 1 drivers
v000000000426df10_0 .var "out", 31 0;
E_00000000041e4030 .event edge, v000000000426d150_0, v000000000426b460_0, v00000000041e7820_0;
S_0000000004143620 .scope module, "RegisterFile" "registerfile" 3 117, 11 1 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "reg1addr"
    .port_info 2 /INPUT 5 "reg2addr"
    .port_info 3 /INPUT 5 "writeRegister"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /INPUT 1 "regWrite"
    .port_info 6 /OUTPUT 32 "reg1content"
    .port_info 7 /OUTPUT 32 "reg2content"
v000000000426d3d0_0 .net "clk", 0 0, v00000000042727c0_0;  alias, 1 drivers
v000000000426c930_0 .net "reg1addr", 4 0, L_0000000004271f00;  1 drivers
v000000000426d6f0_0 .var "reg1content", 31 0;
v000000000426cb10_0 .net "reg2addr", 4 0, L_0000000004271dc0;  1 drivers
v000000000426c390_0 .var "reg2content", 31 0;
v000000000426ce30_0 .net "regWrite", 0 0, v000000000426d8d0_0;  alias, 1 drivers
v000000000426d790 .array "registers", 31 0, 31 0;
v000000000426d830_0 .var "update", 0 0;
v000000000426c6b0_0 .net "writeData", 31 0, v000000000426d650_0;  alias, 1 drivers
v000000000426c9d0_0 .net "writeRegister", 4 0, v000000000426d510_0;  alias, 1 drivers
E_00000000041e3af0 .event edge, v000000000426d830_0, v000000000426cb10_0;
E_00000000041e4130 .event edge, v000000000426c930_0;
S_00000000041410c0 .scope module, "SLL" "shiftlogicalleft" 3 163, 12 1 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /OUTPUT 32 "out"
v000000000426dc90_0 .net "i0", 31 0, v000000000426a100_0;  alias, 1 drivers
v000000000426dab0_0 .var "out", 31 0;
E_00000000041e4170 .event edge, v00000000041e7320_0;
S_0000000004141240 .scope module, "SignExt" "signext" 3 119, 13 1 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i0"
    .port_info 1 /OUTPUT 32 "out"
v000000000426dd30_0 .var "dontcare", 31 0;
v000000000426db50_0 .net "i0", 15 0, L_0000000004272ea0;  1 drivers
v000000000426c070_0 .var "out", 31 0;
E_00000000041e3b30 .event edge, v000000000426db50_0;
S_000000000426ec80 .scope module, "branchALU" "arithmeticlogicunit" 3 165, 5 1 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "OP"
    .port_info 3 /OUTPUT 32 "OUT"
    .port_info 4 /OUTPUT 1 "zero"
v000000000426c890_0 .net "A", 31 0, v000000000426aba0_0;  alias, 1 drivers
v000000000426dbf0_0 .net "B", 31 0, v000000000426dab0_0;  alias, 1 drivers
L_0000000004277198 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000000000426ca70_0 .net "OP", 3 0, L_0000000004277198;  1 drivers
v000000000426ddd0_0 .var "OUT", 31 0;
L_0000000004277150 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000426cc50_0 .net/2u *"_s0", 31 0, L_0000000004277150;  1 drivers
v000000000426c1b0_0 .var "dontcare", 31 0;
v000000000426c250_0 .net "zero", 0 0, L_00000000042722c0;  1 drivers
E_00000000041e41b0 .event edge, v000000000426ca70_0, v000000000426dab0_0, v000000000426aba0_0;
L_00000000042722c0 .cmp/eq 32, v000000000426ddd0_0, L_0000000004277150;
S_000000000426ee00 .scope module, "datamem" "datamemory" 3 208, 14 1 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 32 "writeData"
    .port_info 3 /INPUT 1 "memRead"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /OUTPUT 32 "readData"
v000000000426ccf0_0 .net "addr", 31 0, v000000000426b5a0_0;  alias, 1 drivers
v000000000426c430_0 .net "clk", 0 0, v00000000042727c0_0;  alias, 1 drivers
v000000000426c4d0_0 .var "dontcare", 31 0;
v000000000426c750_0 .net "memRead", 0 0, v000000000426a880_0;  alias, 1 drivers
v000000000426f4f0_0 .net "memWrite", 0 0, v000000000426a2e0_0;  alias, 1 drivers
v00000000042707b0 .array "memory", 63 0, 31 0;
v0000000004270030_0 .var "readData", 31 0;
v0000000004270990_0 .net "writeData", 31 0, v000000000426be60_0;  alias, 1 drivers
E_00000000041e3730 .event edge, v000000000426a880_0, v000000000426be60_0, v000000000426b5a0_0;
S_000000000426e800 .scope module, "gate" "andgate" 3 206, 15 1 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0"
    .port_info 1 /INPUT 1 "i1"
    .port_info 2 /OUTPUT 1 "out"
v0000000004270c10_0 .net "i0", 0 0, v000000000426a920_0;  alias, 1 drivers
v0000000004270350_0 .net "i1", 0 0, v000000000426b640_0;  alias, 1 drivers
v000000000426fdb0_0 .var "out", 0 0;
E_00000000041e4a70 .event edge, v000000000426b640_0, v000000000426a920_0;
S_000000000426e500 .scope module, "mainALU" "arithmeticlogicunit" 3 169, 5 1 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "OP"
    .port_info 3 /OUTPUT 32 "OUT"
    .port_info 4 /OUTPUT 1 "zero"
v000000000426f130_0 .net "A", 31 0, v000000000426bb40_0;  alias, 1 drivers
v000000000426f090_0 .net "B", 31 0, v00000000041e6b00_0;  alias, 1 drivers
v0000000004270e90_0 .net "OP", 3 0, v00000000041e7e60_0;  alias, 1 drivers
v000000000426f9f0_0 .var "OUT", 31 0;
L_00000000042771e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000004270850_0 .net/2u *"_s0", 31 0, L_00000000042771e0;  1 drivers
v00000000042700d0_0 .var "dontcare", 31 0;
v000000000426fa90_0 .net "zero", 0 0, L_0000000004272360;  alias, 1 drivers
E_00000000041e47f0 .event edge, v00000000041e7e60_0, v00000000041e6b00_0, v000000000426bb40_0;
L_0000000004272360 .cmp/eq 32, v000000000426f9f0_0, L_00000000042771e0;
S_000000000426e080 .scope module, "regDstMUX" "multiplexorRegDst" 3 173, 6 1 0, S_000000000415efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i0"
    .port_info 1 /INPUT 5 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 5 "out"
v0000000004270f30_0 .net "control", 0 0, v000000000426aa60_0;  alias, 1 drivers
v000000000426fb30_0 .var "dontcare", 4 0;
v00000000042708f0_0 .net "i0", 4 0, v000000000426b960_0;  alias, 1 drivers
v0000000004270710_0 .net "i1", 4 0, v000000000426a4c0_0;  alias, 1 drivers
v0000000004270a30_0 .var "out", 4 0;
E_00000000041e4930 .event edge, v000000000426aa60_0, v000000000426a4c0_0, v000000000426b960_0;
    .scope S_00000000041f0930;
T_0 ;
    %wait E_00000000041e2870;
    %load/vec4 v00000000041e8220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000000041e7960_0, 0, 7;
    %jmp T_0.16;
T_0.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v00000000041e7960_0, 0, 7;
    %jmp T_0.16;
T_0.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000000041e7960_0, 0, 7;
    %jmp T_0.16;
T_0.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v00000000041e7960_0, 0, 7;
    %jmp T_0.16;
T_0.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v00000000041e7960_0, 0, 7;
    %jmp T_0.16;
T_0.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000000041e7960_0, 0, 7;
    %jmp T_0.16;
T_0.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000000041e7960_0, 0, 7;
    %jmp T_0.16;
T_0.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v00000000041e7960_0, 0, 7;
    %jmp T_0.16;
T_0.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000000041e7960_0, 0, 7;
    %jmp T_0.16;
T_0.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v00000000041e7960_0, 0, 7;
    %jmp T_0.16;
T_0.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v00000000041e7960_0, 0, 7;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000000041e7960_0, 0, 7;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v00000000041e7960_0, 0, 7;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v00000000041e7960_0, 0, 7;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000000041e7960_0, 0, 7;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v00000000041e7960_0, 0, 7;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000041434a0;
T_1 ;
    %wait E_00000000041e4030;
    %load/vec4 v000000000426d150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v000000000426ced0_0;
    %assign/vec4 v000000000426df10_0, 0;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v000000000426cd90_0;
    %assign/vec4 v000000000426df10_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v000000000426d970_0;
    %assign/vec4 v000000000426df10_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000041501b0;
T_2 ;
    %wait E_00000000041e3a30;
    %load/vec4 v000000000426cbb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000000000426d330_0;
    %assign/vec4 v000000000426c610_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000426c610_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000041526a0;
T_3 ;
    %pushi/vec4 17399840, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000426a7e0, 0, 4;
    %pushi/vec4 21727266, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000426a7e0, 0, 4;
    %pushi/vec4 34705440, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000426a7e0, 0, 4;
    %pushi/vec4 2886467588, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000426a7e0, 0, 4;
    %pushi/vec4 2349662212, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000426a7e0, 0, 4;
    %end;
    .thread T_3;
    .scope S_00000000041526a0;
T_4 ;
    %wait E_00000000041e3ff0;
    %ix/getv 4, v000000000426a240_0;
    %load/vec4a v000000000426a7e0, 4;
    %store/vec4 v000000000426a6a0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000004158790;
T_5 ;
    %wait E_00000000041e3ef0;
    %load/vec4 v00000000041e85e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %load/vec4 v00000000041e7c80_0;
    %store/vec4 v00000000041e7820_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v00000000041e71e0_0;
    %load/vec4 v00000000041e7500_0;
    %and;
    %store/vec4 v00000000041e7820_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v00000000041e71e0_0;
    %load/vec4 v00000000041e7500_0;
    %or;
    %store/vec4 v00000000041e7820_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v00000000041e71e0_0;
    %load/vec4 v00000000041e7500_0;
    %add;
    %store/vec4 v00000000041e7820_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v00000000041e71e0_0;
    %load/vec4 v00000000041e7500_0;
    %sub;
    %store/vec4 v00000000041e7820_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v00000000041e71e0_0;
    %load/vec4 v00000000041e7500_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000000041e7820_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000004155ca0;
T_6 ;
    %wait E_00000000041e3a30;
    %load/vec4 v000000000426a1a0_0;
    %assign/vec4 v000000000426ace0_0, 0;
    %load/vec4 v000000000426bc80_0;
    %assign/vec4 v000000000426ac40_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000004156ae0;
T_7 ;
    %wait E_00000000041e3c70;
    %load/vec4 v00000000041e8720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v00000000041e7fa0_0;
    %assign/vec4 v00000000041e73c0_0, 0;
    %load/vec4 v00000000041e7fa0_0;
    %assign/vec4 v00000000041e7460_0, 0;
    %load/vec4 v00000000041e7fa0_0;
    %assign/vec4 v00000000041e75a0_0, 0;
    %load/vec4 v00000000041e7fa0_0;
    %assign/vec4 v00000000041e8040_0, 0;
    %load/vec4 v00000000041e7fa0_0;
    %assign/vec4 v00000000041e8680_0, 0;
    %load/vec4 v00000000041e7fa0_0;
    %assign/vec4 v00000000041e84a0_0, 0;
    %load/vec4 v00000000041e7fa0_0;
    %assign/vec4 v00000000041e7aa0_0, 0;
    %load/vec4 v00000000041e7fa0_0;
    %assign/vec4 v00000000041e7d20_0, 0;
    %load/vec4 v00000000041e7fa0_0;
    %assign/vec4 v00000000041e78c0_0, 0;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000041e73c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e7460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e75a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000041e8040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e8680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e84a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e7aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000041e7d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e78c0_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e73c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000041e7460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000041e75a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000041e8040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000041e8680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e84a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e7aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e7d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e78c0_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e73c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000041e7460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e75a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e8040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e8680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000041e84a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e7aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e7d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e78c0_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e73c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e7460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e75a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e8040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e8680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e84a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000041e7aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000041e7d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000041e78c0_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000004143620;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000426d790, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000426d790, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000426d790, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000426d790, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000426d790, 4, 0;
    %pushi/vec4 132, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000426d790, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000426d790, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000426d790, 4, 0;
    %end;
    .thread T_8;
    .scope S_0000000004143620;
T_9 ;
    %wait E_00000000041e4130;
    %load/vec4 v000000000426c930_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000426d790, 4;
    %assign/vec4 v000000000426d6f0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000004143620;
T_10 ;
    %wait E_00000000041e3af0;
    %load/vec4 v000000000426cb10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000426d790, 4;
    %assign/vec4 v000000000426c390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000426d830_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000004143620;
T_11 ;
    %wait E_00000000041e3a30;
    %load/vec4 v000000000426ce30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000000000426c6b0_0;
    %load/vec4 v000000000426c9d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000426d790, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000426d830_0, 0, 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000004141240;
T_12 ;
    %wait E_00000000041e3b30;
    %load/vec4 v000000000426db50_0;
    %parti/s 1, 15, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %load/vec4 v000000000426dd30_0;
    %store/vec4 v000000000426c070_0, 0, 32;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000426c070_0, 0, 32;
    %load/vec4 v000000000426db50_0;
    %pad/u 32;
    %store/vec4 v000000000426c070_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000426c070_0, 4, 16;
    %load/vec4 v000000000426db50_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000426c070_0, 4, 16;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000000000414ead0;
T_13 ;
    %wait E_00000000041e3a30;
    %load/vec4 v000000000426b780_0;
    %assign/vec4 v000000000426b1e0_0, 0;
    %load/vec4 v000000000426a600_0;
    %assign/vec4 v000000000426b140_0, 0;
    %load/vec4 v000000000426ae20_0;
    %assign/vec4 v000000000426aa60_0, 0;
    %load/vec4 v000000000426b320_0;
    %assign/vec4 v000000000426ab00_0, 0;
    %load/vec4 v000000000426a9c0_0;
    %assign/vec4 v000000000426b280_0, 0;
    %load/vec4 v000000000426b3c0_0;
    %assign/vec4 v000000000426b8c0_0, 0;
    %load/vec4 v000000000426b0a0_0;
    %assign/vec4 v000000000426bbe0_0, 0;
    %load/vec4 v000000000426b6e0_0;
    %assign/vec4 v000000000426a060_0, 0;
    %load/vec4 v000000000426b000_0;
    %assign/vec4 v000000000426aba0_0, 0;
    %load/vec4 v000000000426baa0_0;
    %assign/vec4 v000000000426bb40_0, 0;
    %load/vec4 v000000000426ba00_0;
    %assign/vec4 v000000000426a560_0, 0;
    %load/vec4 v000000000426aec0_0;
    %assign/vec4 v000000000426a100_0, 0;
    %load/vec4 v000000000426af60_0;
    %assign/vec4 v000000000426b960_0, 0;
    %load/vec4 v000000000426bf00_0;
    %assign/vec4 v000000000426a4c0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000041410c0;
T_14 ;
    %wait E_00000000041e4170;
    %load/vec4 v000000000426dc90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000426dab0_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000000000426ec80;
T_15 ;
    %wait E_00000000041e41b0;
    %load/vec4 v000000000426ca70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %load/vec4 v000000000426c1b0_0;
    %store/vec4 v000000000426ddd0_0, 0, 32;
    %jmp T_15.6;
T_15.0 ;
    %load/vec4 v000000000426c890_0;
    %load/vec4 v000000000426dbf0_0;
    %and;
    %store/vec4 v000000000426ddd0_0, 0, 32;
    %jmp T_15.6;
T_15.1 ;
    %load/vec4 v000000000426c890_0;
    %load/vec4 v000000000426dbf0_0;
    %or;
    %store/vec4 v000000000426ddd0_0, 0, 32;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v000000000426c890_0;
    %load/vec4 v000000000426dbf0_0;
    %add;
    %store/vec4 v000000000426ddd0_0, 0, 32;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v000000000426c890_0;
    %load/vec4 v000000000426dbf0_0;
    %sub;
    %store/vec4 v000000000426ddd0_0, 0, 32;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v000000000426c890_0;
    %load/vec4 v000000000426dbf0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000000000426ddd0_0, 0, 32;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000004158910;
T_16 ;
    %wait E_00000000041e40f0;
    %load/vec4 v00000000041e7280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %load/vec4 v00000000041e8400_0;
    %assign/vec4 v00000000041e6b00_0, 0;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v00000000041e7be0_0;
    %assign/vec4 v00000000041e6b00_0, 0;
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v00000000041e7320_0;
    %assign/vec4 v00000000041e6b00_0, 0;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000000000426e500;
T_17 ;
    %wait E_00000000041e47f0;
    %load/vec4 v0000000004270e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %load/vec4 v00000000042700d0_0;
    %store/vec4 v000000000426f9f0_0, 0, 32;
    %jmp T_17.6;
T_17.0 ;
    %load/vec4 v000000000426f130_0;
    %load/vec4 v000000000426f090_0;
    %and;
    %store/vec4 v000000000426f9f0_0, 0, 32;
    %jmp T_17.6;
T_17.1 ;
    %load/vec4 v000000000426f130_0;
    %load/vec4 v000000000426f090_0;
    %or;
    %store/vec4 v000000000426f9f0_0, 0, 32;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v000000000426f130_0;
    %load/vec4 v000000000426f090_0;
    %add;
    %store/vec4 v000000000426f9f0_0, 0, 32;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v000000000426f130_0;
    %load/vec4 v000000000426f090_0;
    %sub;
    %store/vec4 v000000000426f9f0_0, 0, 32;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v000000000426f130_0;
    %load/vec4 v000000000426f090_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000000000426f9f0_0, 0, 32;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000000000415f160;
T_18 ;
    %wait E_00000000041e3fb0;
    %load/vec4 v00000000041e76e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %load/vec4 v00000000041e80e0_0;
    %store/vec4 v00000000041e7e60_0, 0, 4;
    %jmp T_18.4;
T_18.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000041e7e60_0, 0, 4;
    %jmp T_18.4;
T_18.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000041e7e60_0, 0, 4;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v00000000041e7000_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %jmp T_18.10;
T_18.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000041e7e60_0, 0, 4;
    %jmp T_18.10;
T_18.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000041e7e60_0, 0, 4;
    %jmp T_18.10;
T_18.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000041e7e60_0, 0, 4;
    %jmp T_18.10;
T_18.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000000041e7e60_0, 0, 4;
    %jmp T_18.10;
T_18.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000041e7e60_0, 0, 4;
    %jmp T_18.10;
T_18.10 ;
    %pop/vec4 1;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000000000426e080;
T_19 ;
    %wait E_00000000041e4930;
    %load/vec4 v0000000004270f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %load/vec4 v000000000426fb30_0;
    %assign/vec4 v0000000004270a30_0, 0;
    %jmp T_19.3;
T_19.0 ;
    %load/vec4 v00000000042708f0_0;
    %assign/vec4 v0000000004270a30_0, 0;
    %jmp T_19.3;
T_19.1 ;
    %load/vec4 v0000000004270710_0;
    %assign/vec4 v0000000004270a30_0, 0;
    %jmp T_19.3;
T_19.3 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000000004156c60;
T_20 ;
    %wait E_00000000041e3a30;
    %load/vec4 v00000000041e7b40_0;
    %assign/vec4 v000000000426a920_0, 0;
    %load/vec4 v00000000041e69c0_0;
    %assign/vec4 v000000000426a880_0, 0;
    %load/vec4 v00000000041e8860_0;
    %assign/vec4 v000000000426a2e0_0, 0;
    %load/vec4 v00000000041d1d90_0;
    %assign/vec4 v000000000426a380_0, 0;
    %load/vec4 v00000000041d16b0_0;
    %assign/vec4 v000000000426b500_0, 0;
    %load/vec4 v00000000041e87c0_0;
    %assign/vec4 v000000000426b460_0, 0;
    %load/vec4 v000000000426a740_0;
    %assign/vec4 v000000000426b640_0, 0;
    %load/vec4 v00000000041e6d80_0;
    %assign/vec4 v000000000426b5a0_0, 0;
    %load/vec4 v00000000041e6ba0_0;
    %assign/vec4 v000000000426be60_0, 0;
    %load/vec4 v00000000041e6c40_0;
    %assign/vec4 v000000000426b820_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000000000426e800;
T_21 ;
    %wait E_00000000041e4a70;
    %load/vec4 v0000000004270c10_0;
    %load/vec4 v0000000004270350_0;
    %and;
    %store/vec4 v000000000426fdb0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000000000426ee00;
T_22 ;
    %wait E_00000000041e3730;
    %load/vec4 v000000000426c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %ix/getv 4, v000000000426ccf0_0;
    %load/vec4a v00000000042707b0, 4;
    %assign/vec4 v0000000004270030_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000000000426c4d0_0;
    %assign/vec4 v0000000004270030_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000000000426ee00;
T_23 ;
    %wait E_00000000041e3a30;
    %load/vec4 v000000000426f4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000000004270990_0;
    %ix/getv 3, v000000000426ccf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000042707b0, 0, 4;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000000004152820;
T_24 ;
    %wait E_00000000041e3a30;
    %load/vec4 v000000000426da10_0;
    %assign/vec4 v000000000426d8d0_0, 0;
    %load/vec4 v000000000426d470_0;
    %assign/vec4 v000000000426c570_0, 0;
    %load/vec4 v000000000426ad80_0;
    %assign/vec4 v000000000426c7f0_0, 0;
    %load/vec4 v000000000426d1f0_0;
    %assign/vec4 v000000000426c110_0, 0;
    %load/vec4 v000000000426d290_0;
    %assign/vec4 v000000000426d510_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000000004150030;
T_25 ;
    %wait E_00000000041e3ab0;
    %load/vec4 v000000000426d0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %load/vec4 v000000000426de70_0;
    %assign/vec4 v000000000426d650_0, 0;
    %jmp T_25.3;
T_25.0 ;
    %load/vec4 v000000000426d5b0_0;
    %assign/vec4 v000000000426d650_0, 0;
    %jmp T_25.3;
T_25.1 ;
    %load/vec4 v000000000426c2f0_0;
    %assign/vec4 v000000000426d650_0, 0;
    %jmp T_25.3;
T_25.3 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000000000415efe0;
T_26 ;
    %vpi_func 3 241 "$fopen" 32, "output.txt", "w" {0 0 0};
    %store/vec4 v0000000004272040_0, 0, 32;
    %vpi_call 3 242 "$fclose", v0000000004272040_0 {0 0 0};
    %end;
    .thread T_26;
    .scope S_000000000415efe0;
T_27 ;
    %wait E_00000000041e3a30;
    %delay 50, 0;
    %vpi_func 3 247 "$fopen" 32, "output.txt", "a" {0 0 0};
    %store/vec4 v0000000004272040_0, 0, 32;
    %vpi_call 3 249 "$fwrite", v0000000004272040_0, "\012******************************************************************\012" {0 0 0};
    %vpi_call 3 250 "$fwrite", v0000000004272040_0, "Clock               :          Clock       | %b\012", v00000000042727c0_0 {0 0 0};
    %vpi_call 3 251 "$fwrite", v0000000004272040_0, "Stage IF:           :           PC         | %b\012", v000000000426f8b0_0 {0 0 0};
    %vpi_call 3 252 "$fwrite", v0000000004272040_0, "Stage IF:           :         PC + 4       | %b\012", v000000000426f1d0_0 {0 0 0};
    %vpi_call 3 253 "$fwrite", v0000000004272040_0, "Stage IF:           :       Instruction    | %b\012\012", v0000000004271a00_0 {0 0 0};
    %vpi_call 3 255 "$fwrite", v0000000004272040_0, "Stage ID: IF|ID OUT :         PC + 4       | %b\012", v0000000004271960_0 {0 0 0};
    %vpi_call 3 256 "$fwrite", v0000000004272040_0, "Stage ID: IF|ID OUT :       Instruction    | %b\012", v0000000004272720_0 {0 0 0};
    %vpi_call 3 257 "$fwrite", v0000000004272040_0, "Stage ID:           :       Read Data 1    | %b\012", v0000000004272e00_0 {0 0 0};
    %vpi_call 3 258 "$fwrite", v0000000004272040_0, "Stage ID:           :       Read Data 2    | %b\012", v0000000004271be0_0 {0 0 0};
    %vpi_call 3 259 "$fwrite", v0000000004272040_0, "Stage ID:           :       Sign Extend    | %b\012", v0000000004272680_0 {0 0 0};
    %vpi_call 3 260 "$fwrite", v0000000004272040_0, "Stage ID:           :            RT        | %b\012", &PV<v0000000004272720_0, 16, 5> {0 0 0};
    %vpi_call 3 261 "$fwrite", v0000000004272040_0, "Stage ID:           :            RD        | %b\012", &PV<v0000000004272720_0, 11, 5> {0 0 0};
    %vpi_call 3 262 "$fwrite", v0000000004272040_0, "Stage ID:           :    C_Signal RegDst   | %b\012", v00000000042703f0_0 {0 0 0};
    %vpi_call 3 263 "$fwrite", v0000000004272040_0, "Stage ID:           :    C_Signal ALUSrc   | %b\012", v000000000426ff90_0 {0 0 0};
    %vpi_call 3 264 "$fwrite", v0000000004272040_0, "Stage ID:           :    C_Signal MemtoReg | %b\012", v0000000004270530_0 {0 0 0};
    %vpi_call 3 265 "$fwrite", v0000000004272040_0, "Stage ID:           :    C_Signal RegWrite | %b\012", v000000000426f310_0 {0 0 0};
    %vpi_call 3 266 "$fwrite", v0000000004272040_0, "Stage ID:           :    C_Signal MemRead  | %b\012", v0000000004270490_0 {0 0 0};
    %vpi_call 3 267 "$fwrite", v0000000004272040_0, "Stage ID:           :    C_Signal MemWrite | %b\012", v000000000426f950_0 {0 0 0};
    %vpi_call 3 268 "$fwrite", v0000000004272040_0, "Stage ID:           :    C_Signal Branch   | %b\012", v0000000004270170_0 {0 0 0};
    %vpi_call 3 269 "$fwrite", v0000000004272040_0, "Stage ID:           :    C_Signal ALUOp    | %b\012\012", v000000000426f270_0 {0 0 0};
    %vpi_call 3 271 "$fwrite", v0000000004272040_0, "Stage EX:           :         PC + 4       | %b\012", v000000000426fd10_0 {0 0 0};
    %vpi_call 3 272 "$fwrite", v0000000004272040_0, "Stage EX:           :       ReadData1      | %b\012", v0000000004272a40_0 {0 0 0};
    %vpi_call 3 273 "$fwrite", v0000000004272040_0, "Stage EX:           :       ReadData2      | %b\012", v0000000004271b40_0 {0 0 0};
    %vpi_call 3 274 "$fwrite", v0000000004272040_0, "Stage EX:           :       SignExtend     | %b\012", v00000000042725e0_0 {0 0 0};
    %vpi_call 3 275 "$fwrite", v0000000004272040_0, "Stage EX:           :           RT         | %b\012", v0000000004271c80_0 {0 0 0};
    %vpi_call 3 276 "$fwrite", v0000000004272040_0, "Stage EX:           :           RD         | %b\012", v0000000004272ae0_0 {0 0 0};
    %vpi_call 3 277 "$fwrite", v0000000004272040_0, "Stage EX:           :           SLL        | %b\012", v0000000004272860_0 {0 0 0};
    %vpi_call 3 278 "$fwrite", v0000000004272040_0, "Stage EX:           :       Branch ALU     | %b\012", v00000000042720e0_0 {0 0 0};
    %vpi_call 3 279 "$fwrite", v0000000004272040_0, "Stage EX:           :       MUX ALU Src    | %b\012", v000000000426fbd0_0 {0 0 0};
    %vpi_call 3 280 "$fwrite", v0000000004272040_0, "Stage EX:           :       Main ALU       | %b\012", v0000000004271640_0 {0 0 0};
    %vpi_call 3 281 "$fwrite", v0000000004272040_0, "Stage EX:           :          Zero        | %b\012", v0000000004272cc0_0 {0 0 0};
    %vpi_call 3 282 "$fwrite", v0000000004272040_0, "Stage EX:           :  ALU Control Output  | %b\012", v0000000004270ad0_0 {0 0 0};
    %vpi_call 3 283 "$fwrite", v0000000004272040_0, "Stage EX:           :       MUX RegDst     | %b\012", v0000000004271e60_0 {0 0 0};
    %vpi_call 3 284 "$fwrite", v0000000004272040_0, "Stage EX:           :   C_Signal RegDst    | %b\012", v000000000426f590_0 {0 0 0};
    %vpi_call 3 285 "$fwrite", v0000000004272040_0, "Stage EX:           :   C_Signal ALUSrc    | %b\012", v000000000426f450_0 {0 0 0};
    %vpi_call 3 286 "$fwrite", v0000000004272040_0, "Stage EX:           :   C_Signal MemtoReg  | %b\012", v000000000426f810_0 {0 0 0};
    %vpi_call 3 287 "$fwrite", v0000000004272040_0, "Stage EX:           :   C_Signal RegWrite  | %b\012", v00000000042718c0_0 {0 0 0};
    %vpi_call 3 288 "$fwrite", v0000000004272040_0, "Stage EX:           :   C_Signal MemRead   | %b\012", v000000000426f6d0_0 {0 0 0};
    %vpi_call 3 289 "$fwrite", v0000000004272040_0, "Stage EX:           :   C_Signal MemWrite  | %b\012", v000000000426f770_0 {0 0 0};
    %vpi_call 3 290 "$fwrite", v0000000004272040_0, "Stage EX:           :   C_Signal Branch    | %b\012", v000000000426f630_0 {0 0 0};
    %vpi_call 3 291 "$fwrite", v0000000004272040_0, "Stage EX:           :   C_Signal ALUOp     | %b\012\012", v000000000426f3b0_0 {0 0 0};
    %vpi_call 3 293 "$fwrite", v0000000004272040_0, "Stage MEM:           :   C_Signal MemtoReg  | %b\012", v0000000004270210_0 {0 0 0};
    %vpi_call 3 294 "$fwrite", v0000000004272040_0, "Stage MEM:           :   C_Signal RegWrite  | %b\012", v0000000004270cb0_0 {0 0 0};
    %vpi_call 3 295 "$fwrite", v0000000004272040_0, "Stage MEM:           :   C_Signal MemRead   | %b\012", v0000000004270b70_0 {0 0 0};
    %vpi_call 3 296 "$fwrite", v0000000004272040_0, "Stage MEM:           :   C_Signal MemWrite  | %b\012", v0000000004270670_0 {0 0 0};
    %vpi_call 3 297 "$fwrite", v0000000004272040_0, "Stage MEM:           :   C_Signal Branch    | %b\012", v0000000004270d50_0 {0 0 0};
    %vpi_call 3 298 "$fwrite", v0000000004272040_0, "Stage MEM:           :   BranchALUOutput    | %b\012", v000000000426fef0_0 {0 0 0};
    %vpi_call 3 299 "$fwrite", v0000000004272040_0, "Stage MEM:           :   Zero               | %b\012", v0000000004270df0_0 {0 0 0};
    %vpi_call 3 300 "$fwrite", v0000000004272040_0, "Stage MEM:           :   MainALUOutput      | %b\012", v000000000426fc70_0 {0 0 0};
    %vpi_call 3 301 "$fwrite", v0000000004272040_0, "Stage MEM:           :   ReadData2          | %b\012", v00000000042702b0_0 {0 0 0};
    %vpi_call 3 302 "$fwrite", v0000000004272040_0, "Stage MEM:           :   RegDstOutput       | %b\012", v00000000042705d0_0 {0 0 0};
    %vpi_call 3 303 "$fwrite", v0000000004272040_0, "Stage MEM:           :   Data Memory Output | %b\012", v0000000004271d20_0 {0 0 0};
    %vpi_call 3 304 "$fwrite", v0000000004272040_0, "Stage MEM:           :   Branch Gate Output | %b\012\012", v0000000004272b80_0 {0 0 0};
    %vpi_call 3 306 "$fwrite", v0000000004272040_0, "Stage WB:           :   C_Signal MemtoReg   | %b\012", v0000000004272400_0 {0 0 0};
    %vpi_call 3 307 "$fwrite", v0000000004272040_0, "Stage WB:           :   C_Signal RegWrite   | %b\012", v0000000004271820_0 {0 0 0};
    %vpi_call 3 308 "$fwrite", v0000000004272040_0, "Stage WB:           :   Data Memory Output  | %b\012", v0000000004271280_0 {0 0 0};
    %vpi_call 3 309 "$fwrite", v0000000004272040_0, "Stage WB:           :     Main ALU Result   | %b\012", v00000000042710a0_0 {0 0 0};
    %vpi_call 3 310 "$fwrite", v0000000004272040_0, "Stage WB:           :     Reg Dst Output    | %b\012", v0000000004272d60_0 {0 0 0};
    %vpi_call 3 311 "$fwrite", v0000000004272040_0, "Stage WB:           :   Mem to Reg Output   | %b\012\012", v0000000004271aa0_0 {0 0 0};
    %vpi_call 3 313 "$fclose", v0000000004272040_0 {0 0 0};
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000000000415efe0;
T_28 ;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004272540_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004271780_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000004271780_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v00000000042724a0_0;
    %store/vec4 v0000000004271780_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000000004271780_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v00000000042724a0_0;
    %store/vec4 v0000000004271780_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000000004271780_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v00000000042724a0_0;
    %store/vec4 v0000000004271780_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000000004271780_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v00000000042724a0_0;
    %store/vec4 v0000000004271780_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042727c0_0, 0, 1;
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "./decoder.v";
    "processor.v";
    "./alu_control.v";
    "./arithmeticlogicunit.v";
    "./multiplexor.v";
    "./maincontrolunit.v";
    "./pipelinestages.v";
    "./instructionmemory.v";
    "./programcounter.v";
    "./registerfile.v";
    "./sll.v";
    "./signext.v";
    "./datamemory.v";
    "./andgate.v";
