
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mkfs.cramfs_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015d8 <.init>:
  4015d8:	stp	x29, x30, [sp, #-16]!
  4015dc:	mov	x29, sp
  4015e0:	bl	401a70 <ferror@plt+0x60>
  4015e4:	ldp	x29, x30, [sp], #16
  4015e8:	ret

Disassembly of section .plt:

00000000004015f0 <memcpy@plt-0x20>:
  4015f0:	stp	x16, x30, [sp, #-16]!
  4015f4:	adrp	x16, 416000 <ferror@plt+0x145f0>
  4015f8:	ldr	x17, [x16, #4088]
  4015fc:	add	x16, x16, #0xff8
  401600:	br	x17
  401604:	nop
  401608:	nop
  40160c:	nop

0000000000401610 <memcpy@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401614:	ldr	x17, [x16]
  401618:	add	x16, x16, #0x0
  40161c:	br	x17

0000000000401620 <_exit@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401624:	ldr	x17, [x16, #8]
  401628:	add	x16, x16, #0x8
  40162c:	br	x17

0000000000401630 <strtoul@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401634:	ldr	x17, [x16, #16]
  401638:	add	x16, x16, #0x10
  40163c:	br	x17

0000000000401640 <strlen@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401644:	ldr	x17, [x16, #24]
  401648:	add	x16, x16, #0x18
  40164c:	br	x17

0000000000401650 <fputs@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401654:	ldr	x17, [x16, #32]
  401658:	add	x16, x16, #0x20
  40165c:	br	x17

0000000000401660 <exit@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401664:	ldr	x17, [x16, #40]
  401668:	add	x16, x16, #0x28
  40166c:	br	x17

0000000000401670 <dup@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401674:	ldr	x17, [x16, #48]
  401678:	add	x16, x16, #0x30
  40167c:	br	x17

0000000000401680 <compress@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401684:	ldr	x17, [x16, #56]
  401688:	add	x16, x16, #0x38
  40168c:	br	x17

0000000000401690 <strtod@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401694:	ldr	x17, [x16, #64]
  401698:	add	x16, x16, #0x40
  40169c:	br	x17

00000000004016a0 <readlink@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4016a4:	ldr	x17, [x16, #72]
  4016a8:	add	x16, x16, #0x48
  4016ac:	br	x17

00000000004016b0 <__cxa_atexit@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4016b4:	ldr	x17, [x16, #80]
  4016b8:	add	x16, x16, #0x50
  4016bc:	br	x17

00000000004016c0 <fputc@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4016c4:	ldr	x17, [x16, #88]
  4016c8:	add	x16, x16, #0x58
  4016cc:	br	x17

00000000004016d0 <crc32@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4016d4:	ldr	x17, [x16, #96]
  4016d8:	add	x16, x16, #0x60
  4016dc:	br	x17

00000000004016e0 <snprintf@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4016e4:	ldr	x17, [x16, #104]
  4016e8:	add	x16, x16, #0x68
  4016ec:	br	x17

00000000004016f0 <localeconv@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4016f4:	ldr	x17, [x16, #112]
  4016f8:	add	x16, x16, #0x70
  4016fc:	br	x17

0000000000401700 <fileno@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401704:	ldr	x17, [x16, #120]
  401708:	add	x16, x16, #0x78
  40170c:	br	x17

0000000000401710 <fsync@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401714:	ldr	x17, [x16, #128]
  401718:	add	x16, x16, #0x80
  40171c:	br	x17

0000000000401720 <malloc@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401724:	ldr	x17, [x16, #136]
  401728:	add	x16, x16, #0x88
  40172c:	br	x17

0000000000401730 <open@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401734:	ldr	x17, [x16, #144]
  401738:	add	x16, x16, #0x90
  40173c:	br	x17

0000000000401740 <__strtol_internal@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401744:	ldr	x17, [x16, #152]
  401748:	add	x16, x16, #0x98
  40174c:	br	x17

0000000000401750 <strncmp@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401754:	ldr	x17, [x16, #160]
  401758:	add	x16, x16, #0xa0
  40175c:	br	x17

0000000000401760 <bindtextdomain@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401764:	ldr	x17, [x16, #168]
  401768:	add	x16, x16, #0xa8
  40176c:	br	x17

0000000000401770 <__libc_start_main@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401774:	ldr	x17, [x16, #176]
  401778:	add	x16, x16, #0xb0
  40177c:	br	x17

0000000000401780 <fgetc@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401784:	ldr	x17, [x16, #184]
  401788:	add	x16, x16, #0xb8
  40178c:	br	x17

0000000000401790 <memset@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401794:	ldr	x17, [x16, #192]
  401798:	add	x16, x16, #0xc0
  40179c:	br	x17

00000000004017a0 <getopt@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4017a4:	ldr	x17, [x16, #200]
  4017a8:	add	x16, x16, #0xc8
  4017ac:	br	x17

00000000004017b0 <__strtoul_internal@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4017b4:	ldr	x17, [x16, #208]
  4017b8:	add	x16, x16, #0xd0
  4017bc:	br	x17

00000000004017c0 <calloc@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4017c4:	ldr	x17, [x16, #216]
  4017c8:	add	x16, x16, #0xd8
  4017cc:	br	x17

00000000004017d0 <bcmp@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4017d4:	ldr	x17, [x16, #224]
  4017d8:	add	x16, x16, #0xe0
  4017dc:	br	x17

00000000004017e0 <realloc@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4017e4:	ldr	x17, [x16, #232]
  4017e8:	add	x16, x16, #0xe8
  4017ec:	br	x17

00000000004017f0 <getpagesize@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4017f4:	ldr	x17, [x16, #240]
  4017f8:	add	x16, x16, #0xf0
  4017fc:	br	x17

0000000000401800 <strdup@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401804:	ldr	x17, [x16, #248]
  401808:	add	x16, x16, #0xf8
  40180c:	br	x17

0000000000401810 <close@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401814:	ldr	x17, [x16, #256]
  401818:	add	x16, x16, #0x100
  40181c:	br	x17

0000000000401820 <__gmon_start__@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401824:	ldr	x17, [x16, #264]
  401828:	add	x16, x16, #0x108
  40182c:	br	x17

0000000000401830 <write@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401834:	ldr	x17, [x16, #272]
  401838:	add	x16, x16, #0x110
  40183c:	br	x17

0000000000401840 <abort@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401844:	ldr	x17, [x16, #280]
  401848:	add	x16, x16, #0x118
  40184c:	br	x17

0000000000401850 <puts@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401854:	ldr	x17, [x16, #288]
  401858:	add	x16, x16, #0x120
  40185c:	br	x17

0000000000401860 <textdomain@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401864:	ldr	x17, [x16, #296]
  401868:	add	x16, x16, #0x128
  40186c:	br	x17

0000000000401870 <strcmp@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401874:	ldr	x17, [x16, #304]
  401878:	add	x16, x16, #0x130
  40187c:	br	x17

0000000000401880 <warn@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401884:	ldr	x17, [x16, #312]
  401888:	add	x16, x16, #0x138
  40188c:	br	x17

0000000000401890 <__ctype_b_loc@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401894:	ldr	x17, [x16, #320]
  401898:	add	x16, x16, #0x140
  40189c:	br	x17

00000000004018a0 <mmap@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4018a4:	ldr	x17, [x16, #328]
  4018a8:	add	x16, x16, #0x148
  4018ac:	br	x17

00000000004018b0 <strtol@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4018b4:	ldr	x17, [x16, #336]
  4018b8:	add	x16, x16, #0x150
  4018bc:	br	x17

00000000004018c0 <free@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4018c4:	ldr	x17, [x16, #344]
  4018c8:	add	x16, x16, #0x158
  4018cc:	br	x17

00000000004018d0 <scandir@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4018d4:	ldr	x17, [x16, #352]
  4018d8:	add	x16, x16, #0x160
  4018dc:	br	x17

00000000004018e0 <vasprintf@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4018e4:	ldr	x17, [x16, #360]
  4018e8:	add	x16, x16, #0x168
  4018ec:	br	x17

00000000004018f0 <strndup@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4018f4:	ldr	x17, [x16, #368]
  4018f8:	add	x16, x16, #0x170
  4018fc:	br	x17

0000000000401900 <strspn@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401904:	ldr	x17, [x16, #376]
  401908:	add	x16, x16, #0x178
  40190c:	br	x17

0000000000401910 <strchr@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401914:	ldr	x17, [x16, #384]
  401918:	add	x16, x16, #0x180
  40191c:	br	x17

0000000000401920 <munmap@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401924:	ldr	x17, [x16, #392]
  401928:	add	x16, x16, #0x188
  40192c:	br	x17

0000000000401930 <fflush@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401934:	ldr	x17, [x16, #400]
  401938:	add	x16, x16, #0x190
  40193c:	br	x17

0000000000401940 <__lxstat@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401944:	ldr	x17, [x16, #408]
  401948:	add	x16, x16, #0x198
  40194c:	br	x17

0000000000401950 <warnx@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401954:	ldr	x17, [x16, #416]
  401958:	add	x16, x16, #0x1a0
  40195c:	br	x17

0000000000401960 <memchr@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401964:	ldr	x17, [x16, #424]
  401968:	add	x16, x16, #0x1a8
  40196c:	br	x17

0000000000401970 <dcgettext@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401974:	ldr	x17, [x16, #432]
  401978:	add	x16, x16, #0x1b0
  40197c:	br	x17

0000000000401980 <errx@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401984:	ldr	x17, [x16, #440]
  401988:	add	x16, x16, #0x1b8
  40198c:	br	x17

0000000000401990 <strcspn@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401994:	ldr	x17, [x16, #448]
  401998:	add	x16, x16, #0x1c0
  40199c:	br	x17

00000000004019a0 <printf@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4019a4:	ldr	x17, [x16, #456]
  4019a8:	add	x16, x16, #0x1c8
  4019ac:	br	x17

00000000004019b0 <__assert_fail@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4019b4:	ldr	x17, [x16, #464]
  4019b8:	add	x16, x16, #0x1d0
  4019bc:	br	x17

00000000004019c0 <__errno_location@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4019c4:	ldr	x17, [x16, #472]
  4019c8:	add	x16, x16, #0x1d8
  4019cc:	br	x17

00000000004019d0 <__xstat@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4019d4:	ldr	x17, [x16, #480]
  4019d8:	add	x16, x16, #0x1e0
  4019dc:	br	x17

00000000004019e0 <fprintf@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4019e4:	ldr	x17, [x16, #488]
  4019e8:	add	x16, x16, #0x1e8
  4019ec:	br	x17

00000000004019f0 <err@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x155f0>
  4019f4:	ldr	x17, [x16, #496]
  4019f8:	add	x16, x16, #0x1f0
  4019fc:	br	x17

0000000000401a00 <setlocale@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401a04:	ldr	x17, [x16, #504]
  401a08:	add	x16, x16, #0x1f8
  401a0c:	br	x17

0000000000401a10 <ferror@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x155f0>
  401a14:	ldr	x17, [x16, #512]
  401a18:	add	x16, x16, #0x200
  401a1c:	br	x17

Disassembly of section .text:

0000000000401a20 <.text>:
  401a20:	mov	x29, #0x0                   	// #0
  401a24:	mov	x30, #0x0                   	// #0
  401a28:	mov	x5, x0
  401a2c:	ldr	x1, [sp]
  401a30:	add	x2, sp, #0x8
  401a34:	mov	x6, sp
  401a38:	movz	x0, #0x0, lsl #48
  401a3c:	movk	x0, #0x0, lsl #32
  401a40:	movk	x0, #0x40, lsl #16
  401a44:	movk	x0, #0x1b2c
  401a48:	movz	x3, #0x0, lsl #48
  401a4c:	movk	x3, #0x0, lsl #32
  401a50:	movk	x3, #0x40, lsl #16
  401a54:	movk	x3, #0x5f88
  401a58:	movz	x4, #0x0, lsl #48
  401a5c:	movk	x4, #0x0, lsl #32
  401a60:	movk	x4, #0x40, lsl #16
  401a64:	movk	x4, #0x6008
  401a68:	bl	401770 <__libc_start_main@plt>
  401a6c:	bl	401840 <abort@plt>
  401a70:	adrp	x0, 416000 <ferror@plt+0x145f0>
  401a74:	ldr	x0, [x0, #4064]
  401a78:	cbz	x0, 401a80 <ferror@plt+0x70>
  401a7c:	b	401820 <__gmon_start__@plt>
  401a80:	ret
  401a84:	nop
  401a88:	adrp	x0, 417000 <ferror@plt+0x155f0>
  401a8c:	add	x0, x0, #0x228
  401a90:	adrp	x1, 417000 <ferror@plt+0x155f0>
  401a94:	add	x1, x1, #0x228
  401a98:	cmp	x1, x0
  401a9c:	b.eq	401ab4 <ferror@plt+0xa4>  // b.none
  401aa0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401aa4:	ldr	x1, [x1, #56]
  401aa8:	cbz	x1, 401ab4 <ferror@plt+0xa4>
  401aac:	mov	x16, x1
  401ab0:	br	x16
  401ab4:	ret
  401ab8:	adrp	x0, 417000 <ferror@plt+0x155f0>
  401abc:	add	x0, x0, #0x228
  401ac0:	adrp	x1, 417000 <ferror@plt+0x155f0>
  401ac4:	add	x1, x1, #0x228
  401ac8:	sub	x1, x1, x0
  401acc:	lsr	x2, x1, #63
  401ad0:	add	x1, x2, x1, asr #3
  401ad4:	cmp	xzr, x1, asr #1
  401ad8:	asr	x1, x1, #1
  401adc:	b.eq	401af4 <ferror@plt+0xe4>  // b.none
  401ae0:	adrp	x2, 406000 <ferror@plt+0x45f0>
  401ae4:	ldr	x2, [x2, #64]
  401ae8:	cbz	x2, 401af4 <ferror@plt+0xe4>
  401aec:	mov	x16, x2
  401af0:	br	x16
  401af4:	ret
  401af8:	stp	x29, x30, [sp, #-32]!
  401afc:	mov	x29, sp
  401b00:	str	x19, [sp, #16]
  401b04:	adrp	x19, 417000 <ferror@plt+0x155f0>
  401b08:	ldrb	w0, [x19, #592]
  401b0c:	cbnz	w0, 401b1c <ferror@plt+0x10c>
  401b10:	bl	401a88 <ferror@plt+0x78>
  401b14:	mov	w0, #0x1                   	// #1
  401b18:	strb	w0, [x19, #592]
  401b1c:	ldr	x19, [sp, #16]
  401b20:	ldp	x29, x30, [sp], #32
  401b24:	ret
  401b28:	b	401ab8 <ferror@plt+0xa8>
  401b2c:	sub	sp, sp, #0x110
  401b30:	stp	x22, x21, [sp, #240]
  401b34:	stp	x20, x19, [sp, #256]
  401b38:	mov	x20, x1
  401b3c:	mov	w21, w0
  401b40:	mov	w8, #0x4c                  	// #76
  401b44:	mov	x0, xzr
  401b48:	mov	x1, xzr
  401b4c:	mov	w2, wzr
  401b50:	stp	x29, x30, [sp, #176]
  401b54:	stp	x28, x27, [sp, #192]
  401b58:	stp	x26, x25, [sp, #208]
  401b5c:	stp	x24, x23, [sp, #224]
  401b60:	add	x29, sp, #0xb0
  401b64:	str	x8, [sp, #32]
  401b68:	bl	4016d0 <crc32@plt>
  401b6c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401b70:	mov	x19, x0
  401b74:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401b78:	adrp	x9, 417000 <ferror@plt+0x155f0>
  401b7c:	add	x1, x1, #0x9c7
  401b80:	mov	w0, #0x6                   	// #6
  401b84:	strb	wzr, [x8, #600]
  401b88:	str	xzr, [x9, #608]
  401b8c:	bl	401a00 <setlocale@plt>
  401b90:	adrp	x22, 406000 <ferror@plt+0x45f0>
  401b94:	add	x22, x22, #0x14c
  401b98:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401b9c:	add	x1, x1, #0x157
  401ba0:	mov	x0, x22
  401ba4:	bl	401760 <bindtextdomain@plt>
  401ba8:	mov	x0, x22
  401bac:	bl	401860 <textdomain@plt>
  401bb0:	adrp	x0, 403000 <ferror@plt+0x15f0>
  401bb4:	add	x0, x0, #0x210
  401bb8:	bl	406010 <ferror@plt+0x4600>
  401bbc:	cmp	w21, #0x2
  401bc0:	b.lt	401bf0 <ferror@plt+0x1e0>  // b.tstop
  401bc4:	ldr	x22, [x20, #8]
  401bc8:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401bcc:	add	x1, x1, #0x858
  401bd0:	mov	x0, x22
  401bd4:	bl	401870 <strcmp@plt>
  401bd8:	cbz	w0, 4026e4 <ferror@plt+0xcd4>
  401bdc:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401be0:	add	x1, x1, #0x876
  401be4:	mov	x0, x22
  401be8:	bl	401870 <strcmp@plt>
  401bec:	cbz	w0, 4026b4 <ferror@plt+0xca4>
  401bf0:	mov	w0, #0x10                  	// #16
  401bf4:	str	x19, [sp, #16]
  401bf8:	bl	4043d8 <ferror@plt+0x29c8>
  401bfc:	adrp	x25, 406000 <ferror@plt+0x45f0>
  401c00:	adrp	x19, 406000 <ferror@plt+0x45f0>
  401c04:	adrp	x23, 406000 <ferror@plt+0x45f0>
  401c08:	adrp	x26, 406000 <ferror@plt+0x45f0>
  401c0c:	adrp	x27, 406000 <ferror@plt+0x45f0>
  401c10:	add	x25, x25, #0x187
  401c14:	add	x19, x19, #0x48
  401c18:	mov	w22, #0x1                   	// #1
  401c1c:	adrp	x24, 417000 <ferror@plt+0x155f0>
  401c20:	add	x23, x23, #0x1d4
  401c24:	add	x26, x26, #0x199
  401c28:	add	x27, x27, #0x1b4
  401c2c:	mov	w0, w21
  401c30:	mov	x1, x20
  401c34:	mov	x2, x25
  401c38:	bl	4017a0 <getopt@plt>
  401c3c:	add	w8, w0, #0x1
  401c40:	cmp	w8, #0x7b
  401c44:	b.hi	402750 <ferror@plt+0xd40>  // b.pmore
  401c48:	adr	x9, 401c2c <ferror@plt+0x21c>
  401c4c:	ldrh	w10, [x19, x8, lsl #1]
  401c50:	add	x9, x9, x10, lsl #2
  401c54:	br	x9
  401c58:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401c5c:	strb	w22, [x8, #620]
  401c60:	b	401c2c <ferror@plt+0x21c>
  401c64:	ldr	x8, [x24, #560]
  401c68:	adrp	x9, 417000 <ferror@plt+0x155f0>
  401c6c:	str	x8, [x9, #648]
  401c70:	b	401c2c <ferror@plt+0x21c>
  401c74:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401c78:	strb	w22, [x8, #660]
  401c7c:	b	401c2c <ferror@plt+0x21c>
  401c80:	ldr	x28, [x24, #560]
  401c84:	mov	w2, #0x5                   	// #5
  401c88:	mov	x0, xzr
  401c8c:	mov	x1, x26
  401c90:	bl	401970 <dcgettext@plt>
  401c94:	mov	x1, x0
  401c98:	mov	x0, x28
  401c9c:	bl	404cb4 <ferror@plt+0x32a4>
  401ca0:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401ca4:	str	w0, [x8, #616]
  401ca8:	b	401c2c <ferror@plt+0x21c>
  401cac:	ldr	x28, [x24, #560]
  401cb0:	mov	x1, x23
  401cb4:	mov	x0, x28
  401cb8:	bl	401870 <strcmp@plt>
  401cbc:	cbz	w0, 401d78 <ferror@plt+0x368>
  401cc0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401cc4:	mov	x0, x28
  401cc8:	add	x1, x1, #0x1d8
  401ccc:	bl	401870 <strcmp@plt>
  401cd0:	cbz	w0, 401d84 <ferror@plt+0x374>
  401cd4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401cd8:	mov	x0, x28
  401cdc:	add	x1, x1, #0x1df
  401ce0:	bl	401870 <strcmp@plt>
  401ce4:	cbz	w0, 401c2c <ferror@plt+0x21c>
  401ce8:	b	4026f0 <ferror@plt+0xce0>
  401cec:	ldr	x28, [x24, #560]
  401cf0:	mov	w2, #0x5                   	// #5
  401cf4:	mov	x0, xzr
  401cf8:	mov	x1, x27
  401cfc:	bl	401970 <dcgettext@plt>
  401d00:	mov	x1, x0
  401d04:	mov	x0, x28
  401d08:	bl	404cb4 <ferror@plt+0x32a4>
  401d0c:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401d10:	str	w0, [x8, #624]
  401d14:	b	401c2c <ferror@plt+0x21c>
  401d18:	ldr	x1, [x24, #560]
  401d1c:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401d20:	add	x2, sp, #0x28
  401d24:	mov	w0, wzr
  401d28:	str	x1, [x8, #632]
  401d2c:	bl	401940 <__lxstat@plt>
  401d30:	tbnz	w0, #31, 402710 <ferror@plt+0xd00>
  401d34:	ldr	w8, [sp, #88]
  401d38:	ldr	x9, [sp, #32]
  401d3c:	adrp	x10, 417000 <ferror@plt+0x155f0>
  401d40:	str	w8, [x10, #640]
  401d44:	add	w8, w8, #0x3
  401d48:	add	x8, x9, w8, sxtw
  401d4c:	str	x8, [sp, #32]
  401d50:	b	401c2c <ferror@plt+0x21c>
  401d54:	ldr	x8, [sp, #32]
  401d58:	adrp	x9, 417000 <ferror@plt+0x155f0>
  401d5c:	strb	w22, [x9, #656]
  401d60:	add	x8, x8, #0x200
  401d64:	str	x8, [sp, #32]
  401d68:	b	401c2c <ferror@plt+0x21c>
  401d6c:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401d70:	strb	w22, [x8, #664]
  401d74:	b	401c2c <ferror@plt+0x21c>
  401d78:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401d7c:	strb	w22, [x8, #600]
  401d80:	b	401c2c <ferror@plt+0x21c>
  401d84:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401d88:	strb	wzr, [x8, #600]
  401d8c:	b	401c2c <ferror@plt+0x21c>
  401d90:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401d94:	ldrsw	x8, [x8, #568]
  401d98:	sub	w9, w21, w8
  401d9c:	cmp	w9, #0x2
  401da0:	b.ne	402738 <ferror@plt+0xd28>  // b.any
  401da4:	ldr	x21, [x20, x8, lsl #3]
  401da8:	add	w8, w8, #0x1
  401dac:	adrp	x9, 417000 <ferror@plt+0x155f0>
  401db0:	ldr	w9, [x9, #616]
  401db4:	ldr	x20, [x20, w8, sxtw #3]
  401db8:	cbnz	w9, 401dc8 <ferror@plt+0x3b8>
  401dbc:	bl	4017f0 <getpagesize@plt>
  401dc0:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401dc4:	str	w0, [x8, #616]
  401dc8:	add	x2, sp, #0x28
  401dcc:	mov	w0, wzr
  401dd0:	mov	x1, x21
  401dd4:	bl	4019d0 <__xstat@plt>
  401dd8:	tbnz	w0, #31, 402788 <ferror@plt+0xd78>
  401ddc:	mov	w1, #0x241                 	// #577
  401de0:	mov	w2, #0x1b6                 	// #438
  401de4:	mov	x0, x20
  401de8:	bl	401730 <open@plt>
  401dec:	tbnz	w0, #31, 4027ac <ferror@plt+0xd9c>
  401df0:	mov	w22, w0
  401df4:	mov	w0, #0x1                   	// #1
  401df8:	mov	w1, #0x60                  	// #96
  401dfc:	bl	4017c0 <calloc@plt>
  401e00:	cbz	x0, 4027d0 <ferror@plt+0xdc0>
  401e04:	ldr	w8, [sp, #56]
  401e08:	ldr	x9, [sp, #64]
  401e0c:	add	x24, x0, #0x50
  401e10:	mov	x26, x0
  401e14:	str	w8, [x0, #8]
  401e18:	str	x9, [x0, #16]
  401e1c:	add	x2, sp, #0x20
  401e20:	mov	x0, x21
  401e24:	mov	x1, x24
  401e28:	bl	402af8 <ferror@plt+0x10e8>
  401e2c:	str	w0, [x26, #12]
  401e30:	add	x2, sp, #0x20
  401e34:	mov	x0, x26
  401e38:	mov	x1, x26
  401e3c:	bl	402e7c <ferror@plt+0x146c>
  401e40:	adrp	x9, 417000 <ferror@plt+0x155f0>
  401e44:	ldr	x8, [sp, #32]
  401e48:	ldr	w9, [x9, #616]
  401e4c:	mov	w10, #0x4000000             	// #67108864
  401e50:	mov	w11, #0xfffb                	// #65531
  401e54:	movk	w11, #0x10ff, lsl #16
  401e58:	sub	x8, x8, #0x1
  401e5c:	sub	w12, w9, #0x1
  401e60:	udiv	w9, w10, w9
  401e64:	orr	x10, x8, x12
  401e68:	add	w19, w9, w11
  401e6c:	add	x8, x10, #0x1
  401e70:	cmp	x10, x19
  401e74:	adrp	x20, 417000 <ferror@plt+0x155f0>
  401e78:	str	x8, [sp, #32]
  401e7c:	b.lt	401eac <ferror@plt+0x49c>  // b.tstop
  401e80:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401e84:	add	x1, x1, #0x273
  401e88:	mov	w2, #0x5                   	// #5
  401e8c:	mov	x0, xzr
  401e90:	bl	401970 <dcgettext@plt>
  401e94:	ldr	x8, [sp, #32]
  401e98:	ubfx	x2, x19, #20, #12
  401e9c:	asr	x1, x8, #20
  401ea0:	bl	401950 <warnx@plt>
  401ea4:	mov	x8, x19
  401ea8:	str	x19, [sp, #32]
  401eac:	cmp	x8, #0x0
  401eb0:	csinc	x1, x8, xzr, ne  // ne = any
  401eb4:	mov	w2, #0x3                   	// #3
  401eb8:	mov	w3, #0x22                  	// #34
  401ebc:	mov	w4, #0xffffffff            	// #-1
  401ec0:	mov	x0, xzr
  401ec4:	mov	x5, xzr
  401ec8:	bl	4018a0 <mmap@plt>
  401ecc:	mov	x21, x0
  401ed0:	cmn	w21, #0x1
  401ed4:	b.eq	4027e4 <ferror@plt+0xdd4>  // b.none
  401ed8:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401edc:	ldrb	w8, [x8, #656]
  401ee0:	mov	x0, x21
  401ee4:	mov	w1, wzr
  401ee8:	cmp	w8, #0x0
  401eec:	mov	w8, #0x200                 	// #512
  401ef0:	csel	x23, x8, xzr, ne  // ne = any
  401ef4:	mov	x2, x23
  401ef8:	bl	401790 <memset@plt>
  401efc:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401f00:	ldr	x25, [x8, #632]
  401f04:	mov	w8, #0x4c                  	// #76
  401f08:	orr	x23, x23, x8
  401f0c:	adrp	x19, 417000 <ferror@plt+0x155f0>
  401f10:	str	w22, [sp, #12]
  401f14:	cbz	x25, 401ff8 <ferror@plt+0x5e8>
  401f18:	adrp	x8, 417000 <ferror@plt+0x155f0>
  401f1c:	ldrb	w8, [x8, #660]
  401f20:	cmp	w8, #0x1
  401f24:	b.ne	401f4c <ferror@plt+0x53c>  // b.any
  401f28:	adrp	x1, 406000 <ferror@plt+0x45f0>
  401f2c:	add	x1, x1, #0x2fa
  401f30:	mov	w2, #0x5                   	// #5
  401f34:	mov	x0, xzr
  401f38:	bl	401970 <dcgettext@plt>
  401f3c:	adrp	x22, 417000 <ferror@plt+0x155f0>
  401f40:	ldr	x1, [x22, #632]
  401f44:	bl	4019a0 <printf@plt>
  401f48:	ldr	x25, [x22, #632]
  401f4c:	mov	x0, x25
  401f50:	mov	w1, wzr
  401f54:	mov	x22, x26
  401f58:	bl	401730 <open@plt>
  401f5c:	tbnz	w0, #31, 402878 <ferror@plt+0xe68>
  401f60:	ldrsw	x1, [x19, #640]
  401f64:	mov	w26, w0
  401f68:	mov	w2, #0x1                   	// #1
  401f6c:	mov	w3, #0x2                   	// #2
  401f70:	mov	x0, xzr
  401f74:	mov	w4, w26
  401f78:	mov	x5, xzr
  401f7c:	bl	4018a0 <mmap@plt>
  401f80:	ldrsw	x28, [x19, #640]
  401f84:	mov	x27, x0
  401f88:	add	x0, x21, x23
  401f8c:	mov	x1, x27
  401f90:	mov	x2, x28
  401f94:	bl	401610 <memcpy@plt>
  401f98:	mov	x0, x27
  401f9c:	mov	x1, x28
  401fa0:	bl	401920 <munmap@plt>
  401fa4:	mov	w0, w26
  401fa8:	bl	401810 <close@plt>
  401fac:	tbnz	w0, #31, 402884 <ferror@plt+0xe74>
  401fb0:	mov	x25, x19
  401fb4:	ldr	w19, [x19, #640]
  401fb8:	and	x8, x19, #0x3
  401fbc:	cbz	w8, 401ff0 <ferror@plt+0x5e0>
  401fc0:	sxtw	x9, w19
  401fc4:	mov	w10, #0x4                   	// #4
  401fc8:	add	x9, x23, x9
  401fcc:	add	x0, x21, x9
  401fd0:	sub	x2, x10, x8
  401fd4:	mov	w1, wzr
  401fd8:	bl	401790 <memset@plt>
  401fdc:	mvn	w8, w19
  401fe0:	and	w8, w8, #0x3
  401fe4:	add	w8, w8, w19
  401fe8:	add	w19, w8, #0x1
  401fec:	str	w19, [x25, #640]
  401ff0:	mov	x26, x22
  401ff4:	add	w23, w19, w23
  401ff8:	str	x26, [sp]
  401ffc:	ldr	x26, [x24]
  402000:	mov	w0, #0x200                 	// #512
  402004:	bl	401720 <malloc@plt>
  402008:	cbz	x0, 4027f0 <ferror@plt+0xde0>
  40200c:	mov	x24, x0
  402010:	mov	w25, wzr
  402014:	mov	w19, #0x40                  	// #64
  402018:	b	402020 <ferror@plt+0x610>
  40201c:	ldr	x26, [x22, #80]
  402020:	mov	w22, w25
  402024:	str	x25, [sp, #24]
  402028:	cbnz	x26, 40210c <ferror@plt+0x6fc>
  40202c:	ldr	x10, [sp, #24]
  402030:	add	x9, x24, w22, sxtw #3
  402034:	sub	x9, x9, #0x8
  402038:	add	x8, x24, w10, sxtw #3
  40203c:	cmp	x8, x9
  402040:	sxtw	x8, w22
  402044:	b.cs	402070 <ferror@plt+0x660>  // b.hs, b.nlast
  402048:	sxtw	x10, w10
  40204c:	add	x10, x24, x10, lsl #3
  402050:	add	x10, x10, #0x8
  402054:	ldr	x11, [x9]
  402058:	ldur	x12, [x10, #-8]
  40205c:	stur	x11, [x10, #-8]
  402060:	str	x12, [x9], #-8
  402064:	cmp	x10, x9
  402068:	add	x10, x10, #0x8
  40206c:	b.cc	402054 <ferror@plt+0x644>  // b.lo, b.ul, b.last
  402070:	cbz	w8, 40222c <ferror@plt+0x81c>
  402074:	sub	x25, x8, #0x1
  402078:	ldr	x22, [x24, x25, lsl #3]
  40207c:	ldrb	w0, [x20, #600]
  402080:	ldr	w8, [x22, #76]
  402084:	add	x27, x21, x8
  402088:	mov	x1, x27
  40208c:	mov	x2, x27
  402090:	bl	40370c <ferror@plt+0x1cfc>
  402094:	lsr	w8, w23, #28
  402098:	cbnz	w8, 402694 <ferror@plt+0xc84>
  40209c:	ldr	w8, [x27, #8]
  4020a0:	lsl	w9, w23, #4
  4020a4:	mov	x1, x27
  4020a8:	mov	x2, x27
  4020ac:	bfxil	w9, w8, #0, #6
  4020b0:	str	w9, [x27, #8]
  4020b4:	ldrb	w0, [x20, #600]
  4020b8:	bl	4037a8 <ferror@plt+0x1d98>
  4020bc:	adrp	x8, 417000 <ferror@plt+0x155f0>
  4020c0:	ldrb	w8, [x8, #660]
  4020c4:	cmp	w8, #0x1
  4020c8:	b.ne	40201c <ferror@plt+0x60c>  // b.any
  4020cc:	ldr	x1, [x22]
  4020d0:	adrp	x0, 406000 <ferror@plt+0x45f0>
  4020d4:	add	x0, x0, #0x96f
  4020d8:	bl	4019a0 <printf@plt>
  4020dc:	b	40201c <ferror@plt+0x60c>
  4020e0:	mov	w19, w20
  4020e4:	adrp	x20, 417000 <ferror@plt+0x155f0>
  4020e8:	str	x26, [x24, w22, sxtw #3]
  4020ec:	add	w22, w22, #0x1
  4020f0:	ldrb	w0, [x20, #600]
  4020f4:	mov	x1, x27
  4020f8:	mov	x2, x27
  4020fc:	add	w23, w25, w28
  402100:	bl	4037a8 <ferror@plt+0x1d98>
  402104:	ldr	x26, [x26, #88]
  402108:	cbz	x26, 40202c <ferror@plt+0x61c>
  40210c:	ldr	x0, [x26]
  402110:	add	x27, x21, w23, uxtw
  402114:	bl	401640 <strlen@plt>
  402118:	str	w23, [x26, #76]
  40211c:	ldr	x8, [x27]
  402120:	ldrh	w9, [x26, #8]
  402124:	ldr	w10, [x27, #8]
  402128:	mov	x28, x0
  40212c:	and	x8, x8, #0xffffffffffff0000
  402130:	orr	x8, x8, x9
  402134:	str	x8, [x27]
  402138:	ldr	w9, [x26, #16]
  40213c:	and	x8, x8, #0xffffffff0000ffff
  402140:	and	w10, w10, #0x3f
  402144:	add	w25, w23, #0xc
  402148:	lsl	w9, w9, #16
  40214c:	orr	x8, x8, x9
  402150:	str	x8, [x27]
  402154:	ldrb	w9, [x26, #20]
  402158:	add	x0, x21, x25
  40215c:	mov	x2, x28
  402160:	bfi	x8, x9, #56, #8
  402164:	str	x8, [x27]
  402168:	ldr	w9, [x26, #12]
  40216c:	str	w10, [x27, #8]
  402170:	and	w9, w9, #0xffffff
  402174:	bfi	x8, x9, #32, #24
  402178:	str	x8, [x27]
  40217c:	adrp	x9, 417000 <ferror@plt+0x155f0>
  402180:	ldr	x8, [x9, #536]
  402184:	add	x8, x8, #0x1
  402188:	str	x8, [x9, #536]
  40218c:	ldr	x1, [x26]
  402190:	bl	401610 <memcpy@plt>
  402194:	ands	x8, x28, #0x3
  402198:	b.eq	4021bc <ferror@plt+0x7ac>  // b.none
  40219c:	add	x9, x28, x25
  4021a0:	add	x0, x21, x9
  4021a4:	mov	w9, #0x4                   	// #4
  4021a8:	sub	x2, x9, x8
  4021ac:	mov	w1, wzr
  4021b0:	bl	401790 <memset@plt>
  4021b4:	orr	x8, x28, #0xfffffffffffffffc
  4021b8:	sub	x28, x28, x8
  4021bc:	ldr	w8, [x27, #8]
  4021c0:	bfxil	w8, w28, #2, #6
  4021c4:	str	w8, [x27, #8]
  4021c8:	adrp	x8, 417000 <ferror@plt+0x155f0>
  4021cc:	ldrb	w8, [x8, #660]
  4021d0:	cmp	w8, #0x1
  4021d4:	b.ne	4021e8 <ferror@plt+0x7d8>  // b.any
  4021d8:	ldr	x1, [x26]
  4021dc:	adrp	x0, 406000 <ferror@plt+0x45f0>
  4021e0:	add	x0, x0, #0x969
  4021e4:	bl	4019a0 <printf@plt>
  4021e8:	ldr	x8, [x26, #80]
  4021ec:	cbz	x8, 4020f0 <ferror@plt+0x6e0>
  4021f0:	cmp	w22, w19
  4021f4:	b.lt	4020e8 <ferror@plt+0x6d8>  // b.tstop
  4021f8:	lsl	w20, w19, #1
  4021fc:	sbfiz	x23, x20, #3, #32
  402200:	mov	x0, x24
  402204:	mov	x1, x23
  402208:	bl	4017e0 <realloc@plt>
  40220c:	mov	x24, x0
  402210:	cbz	w19, 4020e0 <ferror@plt+0x6d0>
  402214:	cbnz	x24, 4020e0 <ferror@plt+0x6d0>
  402218:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40221c:	add	x1, x1, #0x8ba
  402220:	mov	w0, #0x8                   	// #8
  402224:	mov	x2, x23
  402228:	bl	4019f0 <err@plt>
  40222c:	mov	x0, x24
  402230:	bl	4018c0 <free@plt>
  402234:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402238:	ldrb	w8, [x8, #660]
  40223c:	cmp	w8, #0x1
  402240:	b.ne	402264 <ferror@plt+0x854>  // b.any
  402244:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402248:	add	x1, x1, #0x309
  40224c:	mov	w2, #0x5                   	// #5
  402250:	mov	x0, xzr
  402254:	mov	w24, w23
  402258:	bl	401970 <dcgettext@plt>
  40225c:	mov	x1, x24
  402260:	bl	4019a0 <printf@plt>
  402264:	ldr	x27, [sp]
  402268:	mov	x1, x21
  40226c:	mov	w2, w23
  402270:	mov	x0, x27
  402274:	bl	402eec <ferror@plt+0x14dc>
  402278:	adrp	x8, 417000 <ferror@plt+0x155f0>
  40227c:	ldr	w8, [x8, #616]
  402280:	adrp	x10, 417000 <ferror@plt+0x155f0>
  402284:	ldrb	w10, [x10, #660]
  402288:	mov	w9, w0
  40228c:	sub	x9, x9, #0x1
  402290:	sub	w8, w8, #0x1
  402294:	orr	x22, x9, x8
  402298:	cmp	w10, #0x1
  40229c:	add	x23, x22, #0x1
  4022a0:	adrp	x19, 417000 <ferror@plt+0x155f0>
  4022a4:	b.ne	4022c4 <ferror@plt+0x8b4>  // b.any
  4022a8:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4022ac:	add	x1, x1, #0x324
  4022b0:	mov	w2, #0x5                   	// #5
  4022b4:	mov	x0, xzr
  4022b8:	bl	401970 <dcgettext@plt>
  4022bc:	asr	x1, x23, #10
  4022c0:	bl	4019a0 <printf@plt>
  4022c4:	adrp	x8, 417000 <ferror@plt+0x155f0>
  4022c8:	ldrb	w8, [x8, #656]
  4022cc:	mov	w9, #0x200                 	// #512
  4022d0:	ldr	w10, [x19, #640]
  4022d4:	adrp	x11, 406000 <ferror@plt+0x45f0>
  4022d8:	cmp	w8, #0x0
  4022dc:	mov	w8, #0x3d45                	// #15685
  4022e0:	csel	x9, x9, xzr, ne  // ne = any
  4022e4:	movk	w8, #0x28cd, lsl #16
  4022e8:	add	x24, x21, x9
  4022ec:	str	w8, [x24]
  4022f0:	adrp	x8, 417000 <ferror@plt+0x155f0>
  4022f4:	ldrb	w8, [x8, #664]
  4022f8:	add	x11, x11, #0x9e1
  4022fc:	ldr	q0, [x11]
  402300:	mov	w11, #0x4c                  	// #76
  402304:	mov	w9, #0x24c                 	// #588
  402308:	csel	w9, w9, w11, ne  // ne = any
  40230c:	mov	w11, #0x3                   	// #3
  402310:	cmp	w8, #0x0
  402314:	mov	w8, #0x103                 	// #259
  402318:	csel	w8, w8, w11, ne  // ne = any
  40231c:	add	w19, w9, w10
  402320:	cmp	w10, #0x0
  402324:	orr	w9, w8, #0x400
  402328:	csel	w8, w9, w8, gt
  40232c:	mov	x0, xzr
  402330:	mov	x1, xzr
  402334:	mov	w2, wzr
  402338:	stp	w23, w8, [x24, #4]
  40233c:	str	q0, [x24, #16]
  402340:	bl	4016d0 <crc32@plt>
  402344:	str	w0, [x24, #32]
  402348:	adrp	x8, 417000 <ferror@plt+0x155f0>
  40234c:	ldr	w8, [x8, #624]
  402350:	mov	x25, x24
  402354:	str	w8, [x24, #36]
  402358:	adrp	x8, 417000 <ferror@plt+0x155f0>
  40235c:	ldr	x8, [x8, #608]
  402360:	str	w8, [x24, #40]
  402364:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402368:	ldr	x8, [x8, #536]
  40236c:	str	xzr, [x24, #56]
  402370:	str	w8, [x24, #44]
  402374:	str	xzr, [x25, #48]!
  402378:	adrp	x8, 417000 <ferror@plt+0x155f0>
  40237c:	ldr	x26, [x8, #648]
  402380:	cbz	x26, 4023ac <ferror@plt+0x99c>
  402384:	mov	x0, x26
  402388:	bl	401640 <strlen@plt>
  40238c:	add	x8, x0, #0x1
  402390:	cmp	x8, #0x10
  402394:	mov	w8, #0x10                  	// #16
  402398:	csinc	x2, x8, x0, cs  // cs = hs, nlast
  40239c:	mov	x0, x25
  4023a0:	mov	x1, x26
  4023a4:	bl	401610 <memcpy@plt>
  4023a8:	b	4023c8 <ferror@plt+0x9b8>
  4023ac:	adrp	x8, 406000 <ferror@plt+0x45f0>
  4023b0:	add	x8, x8, #0x9f2
  4023b4:	ldr	x8, [x8]
  4023b8:	mov	w9, #0x6573                	// #25971
  4023bc:	movk	w9, #0x64, lsl #16
  4023c0:	stur	w9, [x25, #7]
  4023c4:	str	x8, [x25]
  4023c8:	mov	x25, x24
  4023cc:	ldr	x26, [sp, #16]
  4023d0:	ldrh	w8, [x27, #8]
  4023d4:	ldr	w9, [x24, #72]
  4023d8:	ldr	x10, [x25, #64]!
  4023dc:	lsr	w11, w19, #2
  4023e0:	mov	x1, x24
  4023e4:	bfi	w9, w11, #6, #26
  4023e8:	and	x10, x10, #0xffffffffffff0000
  4023ec:	orr	x8, x10, x8
  4023f0:	str	x8, [x25]
  4023f4:	ldr	w10, [x27, #16]
  4023f8:	and	x8, x8, #0xffffffff0000ffff
  4023fc:	lsl	w10, w10, #16
  402400:	orr	x8, x8, x10
  402404:	str	x8, [x25]
  402408:	ldrb	w10, [x27, #20]
  40240c:	bfi	x8, x10, #56, #8
  402410:	str	x8, [x25]
  402414:	ldr	w10, [x27, #12]
  402418:	str	w9, [x24, #72]
  40241c:	and	w10, w10, #0xffffff
  402420:	bfi	x8, x10, #32, #24
  402424:	str	x8, [x25]
  402428:	ldrb	w0, [x20, #600]
  40242c:	bl	4036bc <ferror@plt+0x1cac>
  402430:	ldrb	w0, [x20, #600]
  402434:	mov	x1, x25
  402438:	mov	x2, x25
  40243c:	bl	4037a8 <ferror@plt+0x1d98>
  402440:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402444:	ldrb	w8, [x8, #660]
  402448:	cmp	w8, #0x1
  40244c:	b.ne	40246c <ferror@plt+0xa5c>  // b.any
  402450:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402454:	add	x1, x1, #0x33f
  402458:	mov	w2, #0x5                   	// #5
  40245c:	mov	x0, xzr
  402460:	bl	401970 <dcgettext@plt>
  402464:	mov	w1, #0x4c                  	// #76
  402468:	bl	4019a0 <printf@plt>
  40246c:	adrp	x24, 417000 <ferror@plt+0x155f0>
  402470:	ldrb	w8, [x24, #656]
  402474:	mov	w20, #0x200                 	// #512
  402478:	and	x0, x26, #0xffffffff
  40247c:	cmp	w8, #0x0
  402480:	csel	x8, x20, xzr, ne  // ne = any
  402484:	add	x1, x21, x8
  402488:	sub	w2, w23, w8
  40248c:	bl	4016d0 <crc32@plt>
  402490:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402494:	ldrb	w8, [x8, #600]
  402498:	mov	x19, x0
  40249c:	mov	w1, w19
  4024a0:	mov	w0, w8
  4024a4:	bl	4036ac <ferror@plt+0x1c9c>
  4024a8:	ldrb	w8, [x24, #656]
  4024ac:	cmp	w8, #0x0
  4024b0:	csel	x8, x20, xzr, ne  // ne = any
  4024b4:	add	x8, x21, x8
  4024b8:	str	w0, [x8, #32]
  4024bc:	adrp	x8, 417000 <ferror@plt+0x155f0>
  4024c0:	ldrb	w8, [x8, #660]
  4024c4:	cmp	w8, #0x1
  4024c8:	b.ne	4024e8 <ferror@plt+0xad8>  // b.any
  4024cc:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4024d0:	add	x1, x1, #0x357
  4024d4:	mov	w2, #0x5                   	// #5
  4024d8:	mov	x0, xzr
  4024dc:	bl	401970 <dcgettext@plt>
  4024e0:	mov	w1, w19
  4024e4:	bl	4019a0 <printf@plt>
  4024e8:	ldr	x8, [sp, #32]
  4024ec:	cmp	x8, x22
  4024f0:	b.le	402804 <ferror@plt+0xdf4>
  4024f4:	ldr	w20, [sp, #12]
  4024f8:	mov	x1, x21
  4024fc:	mov	x2, x23
  402500:	mov	w0, w20
  402504:	bl	401830 <write@plt>
  402508:	cmp	x23, x0
  40250c:	b.ne	40282c <ferror@plt+0xe1c>  // b.any
  402510:	mov	w0, w20
  402514:	bl	401710 <fsync@plt>
  402518:	mov	w19, w0
  40251c:	mov	w0, w20
  402520:	bl	401810 <close@plt>
  402524:	orr	w8, w0, w19
  402528:	cbnz	w8, 402858 <ferror@plt+0xe48>
  40252c:	adrp	x19, 417000 <ferror@plt+0x155f0>
  402530:	ldrb	w8, [x19, #668]
  402534:	cmp	w8, #0x1
  402538:	b.ne	402558 <ferror@plt+0xb48>  // b.any
  40253c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402540:	add	x1, x1, #0x3cf
  402544:	mov	w2, #0x5                   	// #5
  402548:	mov	x0, xzr
  40254c:	bl	401970 <dcgettext@plt>
  402550:	mov	w1, #0xff                  	// #255
  402554:	bl	401950 <warnx@plt>
  402558:	adrp	x20, 417000 <ferror@plt+0x155f0>
  40255c:	ldrb	w8, [x20, #672]
  402560:	cmp	w8, #0x1
  402564:	b.ne	402580 <ferror@plt+0xb70>  // b.any
  402568:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40256c:	add	x1, x1, #0x3f9
  402570:	mov	w2, #0x5                   	// #5
  402574:	mov	x0, xzr
  402578:	bl	401970 <dcgettext@plt>
  40257c:	bl	401950 <warnx@plt>
  402580:	adrp	x21, 417000 <ferror@plt+0x155f0>
  402584:	ldrb	w8, [x21, #676]
  402588:	cmp	w8, #0x1
  40258c:	b.ne	4025ac <ferror@plt+0xb9c>  // b.any
  402590:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402594:	add	x1, x1, #0x424
  402598:	mov	w2, #0x5                   	// #5
  40259c:	mov	x0, xzr
  4025a0:	bl	401970 <dcgettext@plt>
  4025a4:	mov	w1, #0x10                  	// #16
  4025a8:	bl	401950 <warnx@plt>
  4025ac:	adrp	x22, 417000 <ferror@plt+0x155f0>
  4025b0:	ldrb	w8, [x22, #680]
  4025b4:	cmp	w8, #0x1
  4025b8:	b.ne	4025d8 <ferror@plt+0xbc8>  // b.any
  4025bc:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4025c0:	add	x1, x1, #0x45b
  4025c4:	mov	w2, #0x5                   	// #5
  4025c8:	mov	x0, xzr
  4025cc:	bl	401970 <dcgettext@plt>
  4025d0:	mov	w1, #0x10                  	// #16
  4025d4:	bl	401950 <warnx@plt>
  4025d8:	adrp	x23, 417000 <ferror@plt+0x155f0>
  4025dc:	ldrb	w8, [x23, #684]
  4025e0:	cmp	w8, #0x1
  4025e4:	b.ne	402604 <ferror@plt+0xbf4>  // b.any
  4025e8:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4025ec:	add	x1, x1, #0x4a2
  4025f0:	mov	w2, #0x5                   	// #5
  4025f4:	mov	x0, xzr
  4025f8:	bl	401970 <dcgettext@plt>
  4025fc:	mov	w1, #0x8                   	// #8
  402600:	bl	401950 <warnx@plt>
  402604:	adrp	x24, 417000 <ferror@plt+0x155f0>
  402608:	ldrb	w8, [x24, #688]
  40260c:	cmp	w8, #0x1
  402610:	b.ne	402630 <ferror@plt+0xc20>  // b.any
  402614:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402618:	add	x1, x1, #0x4e9
  40261c:	mov	w2, #0x5                   	// #5
  402620:	mov	x0, xzr
  402624:	bl	401970 <dcgettext@plt>
  402628:	mov	w1, #0x1a                  	// #26
  40262c:	bl	401950 <warnx@plt>
  402630:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402634:	ldrb	w8, [x8, #620]
  402638:	cmp	w8, #0x1
  40263c:	b.ne	402670 <ferror@plt+0xc60>  // b.any
  402640:	ldrb	w8, [x19, #668]
  402644:	tbnz	w8, #0, 4026e8 <ferror@plt+0xcd8>
  402648:	ldrb	w8, [x20, #672]
  40264c:	tbnz	w8, #0, 4026e8 <ferror@plt+0xcd8>
  402650:	ldrb	w8, [x21, #676]
  402654:	tbnz	w8, #0, 4026e8 <ferror@plt+0xcd8>
  402658:	ldrb	w8, [x22, #680]
  40265c:	tbnz	w8, #0, 4026e8 <ferror@plt+0xcd8>
  402660:	ldrb	w8, [x23, #684]
  402664:	tbnz	w8, #0, 4026e8 <ferror@plt+0xcd8>
  402668:	ldrb	w8, [x24, #688]
  40266c:	cbnz	w8, 4026e8 <ferror@plt+0xcd8>
  402670:	ldp	x20, x19, [sp, #256]
  402674:	ldp	x22, x21, [sp, #240]
  402678:	ldp	x24, x23, [sp, #224]
  40267c:	ldp	x26, x25, [sp, #208]
  402680:	ldp	x28, x27, [sp, #192]
  402684:	ldp	x29, x30, [sp, #176]
  402688:	mov	w0, wzr
  40268c:	add	sp, sp, #0x110
  402690:	ret
  402694:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402698:	add	x1, x1, #0x976
  40269c:	mov	w2, #0x5                   	// #5
  4026a0:	mov	x0, xzr
  4026a4:	bl	401970 <dcgettext@plt>
  4026a8:	mov	x1, x0
  4026ac:	mov	w0, #0x8                   	// #8
  4026b0:	bl	401980 <errx@plt>
  4026b4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4026b8:	add	x1, x1, #0x169
  4026bc:	mov	w2, #0x5                   	// #5
  4026c0:	mov	x0, xzr
  4026c4:	bl	401970 <dcgettext@plt>
  4026c8:	adrp	x8, 417000 <ferror@plt+0x155f0>
  4026cc:	ldr	x1, [x8, #584]
  4026d0:	adrp	x2, 406000 <ferror@plt+0x45f0>
  4026d4:	add	x2, x2, #0x175
  4026d8:	bl	4019a0 <printf@plt>
  4026dc:	mov	w0, wzr
  4026e0:	bl	401660 <exit@plt>
  4026e4:	bl	4028a8 <ferror@plt+0xe98>
  4026e8:	mov	w0, #0x8                   	// #8
  4026ec:	bl	401660 <exit@plt>
  4026f0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4026f4:	add	x1, x1, #0x1e4
  4026f8:	mov	w2, #0x5                   	// #5
  4026fc:	mov	x0, xzr
  402700:	bl	401970 <dcgettext@plt>
  402704:	mov	x1, x0
  402708:	mov	w0, #0x10                  	// #16
  40270c:	bl	401980 <errx@plt>
  402710:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402714:	add	x1, x1, #0x221
  402718:	mov	w2, #0x5                   	// #5
  40271c:	mov	x0, xzr
  402720:	bl	401970 <dcgettext@plt>
  402724:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402728:	ldr	x2, [x8, #632]
  40272c:	mov	x1, x0
  402730:	mov	w0, #0x10                  	// #16
  402734:	bl	4019f0 <err@plt>
  402738:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40273c:	add	x1, x1, #0x25a
  402740:	mov	w2, #0x5                   	// #5
  402744:	mov	x0, xzr
  402748:	bl	401970 <dcgettext@plt>
  40274c:	bl	401950 <warnx@plt>
  402750:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402754:	ldr	x19, [x8, #552]
  402758:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40275c:	add	x1, x1, #0x233
  402760:	mov	w2, #0x5                   	// #5
  402764:	mov	x0, xzr
  402768:	bl	401970 <dcgettext@plt>
  40276c:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402770:	ldr	x2, [x8, #584]
  402774:	mov	x1, x0
  402778:	mov	x0, x19
  40277c:	bl	4019e0 <fprintf@plt>
  402780:	mov	w0, #0x10                  	// #16
  402784:	bl	401660 <exit@plt>
  402788:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40278c:	add	x1, x1, #0x221
  402790:	mov	w2, #0x5                   	// #5
  402794:	mov	x0, xzr
  402798:	bl	401970 <dcgettext@plt>
  40279c:	mov	x1, x0
  4027a0:	mov	w0, #0x10                  	// #16
  4027a4:	mov	x2, x21
  4027a8:	bl	4019f0 <err@plt>
  4027ac:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4027b0:	add	x1, x1, #0x264
  4027b4:	mov	w2, #0x5                   	// #5
  4027b8:	mov	x0, xzr
  4027bc:	bl	401970 <dcgettext@plt>
  4027c0:	mov	x1, x0
  4027c4:	mov	w0, #0x10                  	// #16
  4027c8:	mov	x2, x20
  4027cc:	bl	4019f0 <err@plt>
  4027d0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4027d4:	add	x1, x1, #0x8ba
  4027d8:	mov	w0, #0x8                   	// #8
  4027dc:	mov	w2, #0x60                  	// #96
  4027e0:	bl	4019f0 <err@plt>
  4027e4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4027e8:	add	x1, x1, #0x2ec
  4027ec:	b	402860 <ferror@plt+0xe50>
  4027f0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4027f4:	add	x1, x1, #0x8ba
  4027f8:	mov	w0, #0x8                   	// #8
  4027fc:	mov	w2, #0x200                 	// #512
  402800:	bl	4019f0 <err@plt>
  402804:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402808:	add	x1, x1, #0x360
  40280c:	mov	w2, #0x5                   	// #5
  402810:	mov	x0, xzr
  402814:	bl	401970 <dcgettext@plt>
  402818:	ldr	x2, [sp, #32]
  40281c:	mov	x1, x0
  402820:	mov	w0, #0x8                   	// #8
  402824:	mov	x3, x23
  402828:	bl	401980 <errx@plt>
  40282c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402830:	mov	x19, x0
  402834:	add	x1, x1, #0x3a4
  402838:	mov	w2, #0x5                   	// #5
  40283c:	mov	x0, xzr
  402840:	bl	401970 <dcgettext@plt>
  402844:	mov	x1, x0
  402848:	mov	w0, #0x8                   	// #8
  40284c:	mov	x2, x19
  402850:	mov	x3, x23
  402854:	bl	401980 <errx@plt>
  402858:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40285c:	add	x1, x1, #0x3c5
  402860:	mov	w2, #0x5                   	// #5
  402864:	mov	x0, xzr
  402868:	bl	401970 <dcgettext@plt>
  40286c:	mov	x1, x0
  402870:	mov	w0, #0x8                   	// #8
  402874:	bl	4019f0 <err@plt>
  402878:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40287c:	add	x1, x1, #0x264
  402880:	b	40288c <ferror@plt+0xe7c>
  402884:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402888:	add	x1, x1, #0x954
  40288c:	mov	w2, #0x5                   	// #5
  402890:	mov	x0, xzr
  402894:	bl	401970 <dcgettext@plt>
  402898:	mov	x1, x0
  40289c:	mov	w0, #0x8                   	// #8
  4028a0:	mov	x2, x25
  4028a4:	bl	4019f0 <err@plt>
  4028a8:	stp	x29, x30, [sp, #-32]!
  4028ac:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4028b0:	add	x1, x1, #0x566
  4028b4:	mov	w2, #0x5                   	// #5
  4028b8:	mov	x0, xzr
  4028bc:	str	x19, [sp, #16]
  4028c0:	mov	x29, sp
  4028c4:	bl	401970 <dcgettext@plt>
  4028c8:	adrp	x19, 417000 <ferror@plt+0x155f0>
  4028cc:	ldr	x1, [x19, #576]
  4028d0:	bl	401650 <fputs@plt>
  4028d4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4028d8:	add	x1, x1, #0x56f
  4028dc:	mov	w2, #0x5                   	// #5
  4028e0:	mov	x0, xzr
  4028e4:	bl	401970 <dcgettext@plt>
  4028e8:	adrp	x8, 417000 <ferror@plt+0x155f0>
  4028ec:	ldr	x1, [x8, #584]
  4028f0:	bl	4019a0 <printf@plt>
  4028f4:	ldr	x1, [x19, #576]
  4028f8:	mov	w0, #0xa                   	// #10
  4028fc:	bl	4016c0 <fputc@plt>
  402900:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402904:	add	x1, x1, #0x5c8
  402908:	mov	w2, #0x5                   	// #5
  40290c:	mov	x0, xzr
  402910:	bl	401970 <dcgettext@plt>
  402914:	bl	401850 <puts@plt>
  402918:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40291c:	add	x1, x1, #0x5e9
  402920:	mov	w2, #0x5                   	// #5
  402924:	mov	x0, xzr
  402928:	bl	401970 <dcgettext@plt>
  40292c:	ldr	x1, [x19, #576]
  402930:	bl	401650 <fputs@plt>
  402934:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402938:	add	x1, x1, #0x5f4
  40293c:	mov	w2, #0x5                   	// #5
  402940:	mov	x0, xzr
  402944:	bl	401970 <dcgettext@plt>
  402948:	bl	401850 <puts@plt>
  40294c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402950:	add	x1, x1, #0x60f
  402954:	mov	w2, #0x5                   	// #5
  402958:	mov	x0, xzr
  40295c:	bl	401970 <dcgettext@plt>
  402960:	bl	401850 <puts@plt>
  402964:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402968:	add	x1, x1, #0x64f
  40296c:	mov	w2, #0x5                   	// #5
  402970:	mov	x0, xzr
  402974:	bl	401970 <dcgettext@plt>
  402978:	bl	401850 <puts@plt>
  40297c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402980:	add	x1, x1, #0x688
  402984:	mov	w2, #0x5                   	// #5
  402988:	mov	x0, xzr
  40298c:	bl	401970 <dcgettext@plt>
  402990:	bl	401850 <puts@plt>
  402994:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402998:	add	x1, x1, #0x6ba
  40299c:	mov	w2, #0x5                   	// #5
  4029a0:	mov	x0, xzr
  4029a4:	bl	401970 <dcgettext@plt>
  4029a8:	adrp	x3, 406000 <ferror@plt+0x45f0>
  4029ac:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4029b0:	adrp	x2, 406000 <ferror@plt+0x45f0>
  4029b4:	add	x3, x3, #0x1df
  4029b8:	add	x1, x1, #0x1d4
  4029bc:	add	x2, x2, #0x1d8
  4029c0:	mov	x4, x3
  4029c4:	bl	4019a0 <printf@plt>
  4029c8:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4029cc:	add	x1, x1, #0x6f8
  4029d0:	mov	w2, #0x5                   	// #5
  4029d4:	mov	x0, xzr
  4029d8:	bl	401970 <dcgettext@plt>
  4029dc:	bl	401850 <puts@plt>
  4029e0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4029e4:	add	x1, x1, #0x730
  4029e8:	mov	w2, #0x5                   	// #5
  4029ec:	mov	x0, xzr
  4029f0:	bl	401970 <dcgettext@plt>
  4029f4:	bl	401850 <puts@plt>
  4029f8:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4029fc:	add	x1, x1, #0x75e
  402a00:	mov	w2, #0x5                   	// #5
  402a04:	mov	x0, xzr
  402a08:	bl	401970 <dcgettext@plt>
  402a0c:	mov	w1, #0x200                 	// #512
  402a10:	bl	4019a0 <printf@plt>
  402a14:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402a18:	add	x1, x1, #0x78d
  402a1c:	mov	w2, #0x5                   	// #5
  402a20:	mov	x0, xzr
  402a24:	bl	401970 <dcgettext@plt>
  402a28:	bl	401850 <puts@plt>
  402a2c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402a30:	add	x1, x1, #0x7ca
  402a34:	mov	w2, #0x5                   	// #5
  402a38:	mov	x0, xzr
  402a3c:	bl	401970 <dcgettext@plt>
  402a40:	bl	401850 <puts@plt>
  402a44:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402a48:	add	x1, x1, #0x7ee
  402a4c:	mov	w2, #0x5                   	// #5
  402a50:	mov	x0, xzr
  402a54:	bl	401970 <dcgettext@plt>
  402a58:	bl	401850 <puts@plt>
  402a5c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402a60:	add	x1, x1, #0x826
  402a64:	mov	w2, #0x5                   	// #5
  402a68:	mov	x0, xzr
  402a6c:	bl	401970 <dcgettext@plt>
  402a70:	bl	401850 <puts@plt>
  402a74:	ldr	x1, [x19, #576]
  402a78:	mov	w0, #0xa                   	// #10
  402a7c:	bl	4016c0 <fputc@plt>
  402a80:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402a84:	add	x1, x1, #0x85f
  402a88:	mov	w2, #0x5                   	// #5
  402a8c:	mov	x0, xzr
  402a90:	bl	401970 <dcgettext@plt>
  402a94:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402a98:	mov	x19, x0
  402a9c:	add	x1, x1, #0x880
  402aa0:	mov	w2, #0x5                   	// #5
  402aa4:	mov	x0, xzr
  402aa8:	bl	401970 <dcgettext@plt>
  402aac:	mov	x4, x0
  402ab0:	adrp	x0, 406000 <ferror@plt+0x45f0>
  402ab4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402ab8:	adrp	x3, 406000 <ferror@plt+0x45f0>
  402abc:	add	x0, x0, #0x842
  402ac0:	add	x1, x1, #0x853
  402ac4:	add	x3, x3, #0x871
  402ac8:	mov	x2, x19
  402acc:	bl	4019a0 <printf@plt>
  402ad0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402ad4:	add	x1, x1, #0x890
  402ad8:	mov	w2, #0x5                   	// #5
  402adc:	mov	x0, xzr
  402ae0:	bl	401970 <dcgettext@plt>
  402ae4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402ae8:	add	x1, x1, #0x8ab
  402aec:	bl	4019a0 <printf@plt>
  402af0:	mov	w0, wzr
  402af4:	bl	401660 <exit@plt>
  402af8:	sub	sp, sp, #0xf0
  402afc:	stp	x29, x30, [sp, #144]
  402b00:	stp	x28, x27, [sp, #160]
  402b04:	stp	x26, x25, [sp, #176]
  402b08:	stp	x24, x23, [sp, #192]
  402b0c:	stp	x22, x21, [sp, #208]
  402b10:	stp	x20, x19, [sp, #224]
  402b14:	add	x29, sp, #0x90
  402b18:	mov	x19, x2
  402b1c:	mov	x20, x1
  402b20:	mov	x23, x0
  402b24:	bl	401640 <strlen@plt>
  402b28:	add	x24, x0, #0x101
  402b2c:	mov	x22, x0
  402b30:	mov	x0, x24
  402b34:	bl	401720 <malloc@plt>
  402b38:	mov	x21, x0
  402b3c:	cbz	x24, 402b44 <ferror@plt+0x1134>
  402b40:	cbz	x21, 402e44 <ferror@plt+0x1434>
  402b44:	mov	x0, x21
  402b48:	mov	x1, x23
  402b4c:	mov	x2, x22
  402b50:	bl	401610 <memcpy@plt>
  402b54:	adrp	x3, 403000 <ferror@plt+0x15f0>
  402b58:	add	x22, x21, x22
  402b5c:	mov	w8, #0x2f                  	// #47
  402b60:	add	x3, x3, #0x320
  402b64:	sub	x1, x29, #0x8
  402b68:	mov	x0, x23
  402b6c:	mov	x2, xzr
  402b70:	strb	w8, [x22], #1
  402b74:	bl	4018d0 <scandir@plt>
  402b78:	tbnz	w0, #31, 402e58 <ferror@plt+0x1448>
  402b7c:	cbz	w0, 402dc8 <ferror@plt+0x13b8>
  402b80:	mov	w8, w0
  402b84:	mov	x28, xzr
  402b88:	mov	w23, wzr
  402b8c:	lsl	x24, x8, #3
  402b90:	b	402bc8 <ferror@plt+0x11b8>
  402b94:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402b98:	mov	w2, #0x5                   	// #5
  402b9c:	mov	x0, xzr
  402ba0:	add	x1, x1, #0x221
  402ba4:	bl	401970 <dcgettext@plt>
  402ba8:	mov	x1, x22
  402bac:	bl	401880 <warn@plt>
  402bb0:	mov	w8, #0x1                   	// #1
  402bb4:	adrp	x9, 417000 <ferror@plt+0x155f0>
  402bb8:	strb	w8, [x9, #672]
  402bbc:	add	x28, x28, #0x8
  402bc0:	cmp	x24, x28
  402bc4:	b.eq	402dcc <ferror@plt+0x13bc>  // b.none
  402bc8:	ldur	x8, [x29, #-8]
  402bcc:	ldr	x8, [x8, x28]
  402bd0:	mov	x27, x8
  402bd4:	ldrb	w9, [x27, #19]!
  402bd8:	cmp	w9, #0x2e
  402bdc:	b.ne	402bf8 <ferror@plt+0x11e8>  // b.any
  402be0:	ldrb	w9, [x8, #20]
  402be4:	cbz	w9, 402bbc <ferror@plt+0x11ac>
  402be8:	cmp	w9, #0x2e
  402bec:	b.ne	402bf8 <ferror@plt+0x11e8>  // b.any
  402bf0:	ldrb	w8, [x8, #21]
  402bf4:	cbz	w8, 402bbc <ferror@plt+0x11ac>
  402bf8:	mov	x0, x27
  402bfc:	bl	401640 <strlen@plt>
  402c00:	mov	x26, x0
  402c04:	cmp	x0, #0x100
  402c08:	b.cc	402c1c <ferror@plt+0x120c>  // b.lo, b.ul, b.last
  402c0c:	adrp	x8, 417000 <ferror@plt+0x155f0>
  402c10:	mov	w9, #0x1                   	// #1
  402c14:	mov	w26, #0xff                  	// #255
  402c18:	strb	w9, [x8, #668]
  402c1c:	add	x2, x26, #0x1
  402c20:	mov	x0, x22
  402c24:	mov	x1, x27
  402c28:	bl	401610 <memcpy@plt>
  402c2c:	add	x2, sp, #0x8
  402c30:	mov	w0, wzr
  402c34:	mov	x1, x21
  402c38:	bl	401940 <__lxstat@plt>
  402c3c:	tbnz	w0, #31, 402b94 <ferror@plt+0x1184>
  402c40:	mov	w0, #0x1                   	// #1
  402c44:	mov	w1, #0x60                  	// #96
  402c48:	bl	4017c0 <calloc@plt>
  402c4c:	cbz	x0, 402e10 <ferror@plt+0x1400>
  402c50:	mov	x25, x0
  402c54:	mov	x0, x27
  402c58:	mov	x1, x26
  402c5c:	bl	4018f0 <strndup@plt>
  402c60:	cbz	x0, 402e00 <ferror@plt+0x13f0>
  402c64:	ldr	w9, [sp, #32]
  402c68:	ldr	w8, [sp, #24]
  402c6c:	ldr	x10, [sp, #56]
  402c70:	str	x0, [x25]
  402c74:	cmp	w9, #0x10, lsl #12
  402c78:	str	w9, [x25, #16]
  402c7c:	stp	w8, w10, [x25, #8]
  402c80:	b.cc	402c90 <ferror@plt+0x1280>  // b.lo, b.ul, b.last
  402c84:	mov	w9, #0x1                   	// #1
  402c88:	adrp	x10, 417000 <ferror@plt+0x155f0>
  402c8c:	strb	w9, [x10, #680]
  402c90:	ldr	w9, [sp, #36]
  402c94:	cmp	w9, #0x100
  402c98:	str	w9, [x25, #20]
  402c9c:	b.cc	402cac <ferror@plt+0x129c>  // b.lo, b.ul, b.last
  402ca0:	mov	w9, #0x1                   	// #1
  402ca4:	adrp	x10, 417000 <ferror@plt+0x155f0>
  402ca8:	strb	w9, [x10, #684]
  402cac:	ldr	x10, [x19]
  402cb0:	and	w8, w8, #0xf000
  402cb4:	add	w9, w26, #0xf
  402cb8:	sub	w8, w8, #0x1, lsl #12
  402cbc:	and	w26, w9, #0xfffffffc
  402cc0:	lsr	w8, w8, #12
  402cc4:	add	x9, x10, w26, sxtw
  402cc8:	cmp	w8, #0xb
  402ccc:	str	x9, [x19]
  402cd0:	b.hi	402cf4 <ferror@plt+0x12e4>  // b.pmore
  402cd4:	adrp	x11, 406000 <ferror@plt+0x45f0>
  402cd8:	add	x11, x11, #0x140
  402cdc:	adr	x9, 402cec <ferror@plt+0x12dc>
  402ce0:	ldrb	w10, [x11, x8]
  402ce4:	add	x9, x9, x10, lsl #2
  402ce8:	br	x9
  402cec:	str	wzr, [x25, #12]
  402cf0:	b	402d74 <ferror@plt+0x1364>
  402cf4:	ldr	w8, [sp, #40]
  402cf8:	lsr	w9, w8, #24
  402cfc:	str	w8, [x25, #12]
  402d00:	cbz	w9, 402d74 <ferror@plt+0x1364>
  402d04:	mov	w8, #0x1                   	// #1
  402d08:	adrp	x9, 417000 <ferror@plt+0x155f0>
  402d0c:	strb	w8, [x9, #688]
  402d10:	b	402d74 <ferror@plt+0x1364>
  402d14:	add	x1, x25, #0x50
  402d18:	mov	x0, x21
  402d1c:	mov	x2, x19
  402d20:	bl	402af8 <ferror@plt+0x10e8>
  402d24:	str	w0, [x25, #12]
  402d28:	b	402d74 <ferror@plt+0x1364>
  402d2c:	cbz	x21, 402e24 <ferror@plt+0x1414>
  402d30:	mov	x0, x21
  402d34:	bl	401800 <strdup@plt>
  402d38:	cbz	x0, 402e00 <ferror@plt+0x13f0>
  402d3c:	ldrb	w8, [x25, #15]
  402d40:	str	x0, [x25, #48]
  402d44:	cbz	w8, 402d74 <ferror@plt+0x1364>
  402d48:	mov	w8, #0x1                   	// #1
  402d4c:	adrp	x9, 417000 <ferror@plt+0x155f0>
  402d50:	strb	w8, [x9, #676]
  402d54:	mov	w8, #0xffffff              	// #16777215
  402d58:	str	w8, [x25, #12]
  402d5c:	b	402d74 <ferror@plt+0x1364>
  402d60:	cbz	x21, 402e24 <ferror@plt+0x1414>
  402d64:	mov	x0, x21
  402d68:	bl	401800 <strdup@plt>
  402d6c:	cbz	x0, 402e00 <ferror@plt+0x13f0>
  402d70:	str	x0, [x25, #48]
  402d74:	ldr	w8, [sp, #24]
  402d78:	and	w8, w8, #0xf000
  402d7c:	orr	w8, w8, #0x2000
  402d80:	cmp	w8, #0xa, lsl #12
  402d84:	b.ne	402db8 <ferror@plt+0x13a8>  // b.any
  402d88:	ldr	w8, [x25, #12]
  402d8c:	cbz	w8, 402db8 <ferror@plt+0x13a8>
  402d90:	adrp	x9, 417000 <ferror@plt+0x155f0>
  402d94:	ldr	w9, [x9, #616]
  402d98:	sub	w10, w8, #0x1
  402d9c:	ldr	x11, [x19]
  402da0:	udiv	w9, w10, w9
  402da4:	mov	w10, #0x1e                  	// #30
  402da8:	madd	w8, w9, w10, w8
  402dac:	add	w8, w8, #0x21
  402db0:	add	x8, x11, x8
  402db4:	str	x8, [x19]
  402db8:	str	x25, [x20]
  402dbc:	add	x20, x25, #0x58
  402dc0:	add	w23, w26, w23
  402dc4:	b	402bbc <ferror@plt+0x11ac>
  402dc8:	mov	w23, wzr
  402dcc:	mov	x0, x21
  402dd0:	bl	4018c0 <free@plt>
  402dd4:	ldur	x0, [x29, #-8]
  402dd8:	bl	4018c0 <free@plt>
  402ddc:	mov	w0, w23
  402de0:	ldp	x20, x19, [sp, #224]
  402de4:	ldp	x22, x21, [sp, #208]
  402de8:	ldp	x24, x23, [sp, #192]
  402dec:	ldp	x26, x25, [sp, #176]
  402df0:	ldp	x28, x27, [sp, #160]
  402df4:	ldp	x29, x30, [sp, #144]
  402df8:	add	sp, sp, #0xf0
  402dfc:	ret
  402e00:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402e04:	add	x1, x1, #0x907
  402e08:	mov	w0, #0x8                   	// #8
  402e0c:	bl	4019f0 <err@plt>
  402e10:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402e14:	add	x1, x1, #0x8ba
  402e18:	mov	w0, #0x8                   	// #8
  402e1c:	mov	w2, #0x60                  	// #96
  402e20:	bl	4019f0 <err@plt>
  402e24:	adrp	x0, 406000 <ferror@plt+0x45f0>
  402e28:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402e2c:	adrp	x3, 406000 <ferror@plt+0x45f0>
  402e30:	add	x0, x0, #0x8f0
  402e34:	add	x1, x1, #0x8f4
  402e38:	add	x3, x3, #0x91f
  402e3c:	mov	w2, #0x4a                  	// #74
  402e40:	bl	4019b0 <__assert_fail@plt>
  402e44:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402e48:	add	x1, x1, #0x8ba
  402e4c:	mov	w0, #0x8                   	// #8
  402e50:	mov	x2, x24
  402e54:	bl	4019f0 <err@plt>
  402e58:	adrp	x1, 406000 <ferror@plt+0x45f0>
  402e5c:	add	x1, x1, #0x8d4
  402e60:	mov	w2, #0x5                   	// #5
  402e64:	mov	x0, xzr
  402e68:	bl	401970 <dcgettext@plt>
  402e6c:	mov	x1, x0
  402e70:	mov	w0, #0x8                   	// #8
  402e74:	mov	x2, x23
  402e78:	bl	4019f0 <err@plt>
  402e7c:	stp	x29, x30, [sp, #-48]!
  402e80:	str	x21, [sp, #16]
  402e84:	stp	x20, x19, [sp, #32]
  402e88:	mov	x29, sp
  402e8c:	cbz	x1, 402edc <ferror@plt+0x14cc>
  402e90:	mov	x19, x2
  402e94:	mov	x20, x1
  402e98:	mov	x21, x0
  402e9c:	b	402eb8 <ferror@plt+0x14a8>
  402ea0:	ldr	x1, [x20, #80]
  402ea4:	mov	x0, x21
  402ea8:	mov	x2, x19
  402eac:	bl	402e7c <ferror@plt+0x146c>
  402eb0:	ldr	x20, [x20, #88]
  402eb4:	cbz	x20, 402edc <ferror@plt+0x14cc>
  402eb8:	ldr	w8, [x20, #12]
  402ebc:	cbz	w8, 402ea0 <ferror@plt+0x1490>
  402ec0:	ldr	x8, [x20, #48]
  402ec4:	cbz	x8, 402ea0 <ferror@plt+0x1490>
  402ec8:	mov	x0, x21
  402ecc:	mov	x1, x20
  402ed0:	mov	x2, x19
  402ed4:	bl	403334 <ferror@plt+0x1924>
  402ed8:	b	402ea0 <ferror@plt+0x1490>
  402edc:	ldp	x20, x19, [sp, #32]
  402ee0:	ldr	x21, [sp, #16]
  402ee4:	ldp	x29, x30, [sp], #48
  402ee8:	ret
  402eec:	sub	sp, sp, #0x90
  402ef0:	stp	x22, x21, [sp, #112]
  402ef4:	mov	w22, w2
  402ef8:	stp	x29, x30, [sp, #48]
  402efc:	stp	x28, x27, [sp, #64]
  402f00:	stp	x26, x25, [sp, #80]
  402f04:	stp	x24, x23, [sp, #96]
  402f08:	stp	x20, x19, [sp, #128]
  402f0c:	add	x29, sp, #0x30
  402f10:	cbz	x0, 4031a8 <ferror@plt+0x1798>
  402f14:	mov	x19, x1
  402f18:	mov	x20, x0
  402f1c:	adrp	x23, 417000 <ferror@plt+0x155f0>
  402f20:	adrp	x26, 417000 <ferror@plt+0x155f0>
  402f24:	adrp	x25, 417000 <ferror@plt+0x155f0>
  402f28:	b	402f84 <ferror@plt+0x1574>
  402f2c:	ldr	w24, [x8, #72]
  402f30:	ldr	w8, [x20, #76]
  402f34:	ldrb	w0, [x23, #600]
  402f38:	add	x21, x19, x8
  402f3c:	mov	x1, x21
  402f40:	mov	x2, x21
  402f44:	bl	40370c <ferror@plt+0x1cfc>
  402f48:	lsr	w8, w24, #28
  402f4c:	cbnz	w8, 4031f0 <ferror@plt+0x17e0>
  402f50:	ldr	w8, [x21, #8]
  402f54:	lsl	w9, w24, #4
  402f58:	mov	x1, x21
  402f5c:	mov	x2, x21
  402f60:	bfxil	w9, w8, #0, #6
  402f64:	str	w9, [x21, #8]
  402f68:	ldrb	w0, [x23, #600]
  402f6c:	bl	4037a8 <ferror@plt+0x1d98>
  402f70:	ldr	x8, [x20, #64]
  402f74:	ldr	w8, [x8, #72]
  402f78:	str	w8, [x20, #72]
  402f7c:	ldr	x20, [x20, #88]
  402f80:	cbz	x20, 4031a8 <ferror@plt+0x1798>
  402f84:	ldr	x8, [x20, #48]
  402f88:	cbz	x8, 403104 <ferror@plt+0x16f4>
  402f8c:	ldr	x8, [x20, #64]
  402f90:	cbnz	x8, 402f2c <ferror@plt+0x151c>
  402f94:	ldr	w8, [x20, #12]
  402f98:	cbz	w8, 402f7c <ferror@plt+0x156c>
  402f9c:	ldr	w8, [x20, #76]
  402fa0:	ldrb	w0, [x23, #600]
  402fa4:	add	x21, x19, x8
  402fa8:	mov	x1, x21
  402fac:	mov	x2, x21
  402fb0:	bl	40370c <ferror@plt+0x1cfc>
  402fb4:	lsr	w8, w22, #28
  402fb8:	cbnz	w8, 4031f0 <ferror@plt+0x17e0>
  402fbc:	ldr	w8, [x21, #8]
  402fc0:	mov	w24, w22
  402fc4:	lsl	w9, w24, #4
  402fc8:	mov	x1, x21
  402fcc:	bfxil	w9, w8, #0, #6
  402fd0:	str	w9, [x21, #8]
  402fd4:	ldrb	w0, [x23, #600]
  402fd8:	mov	x2, x21
  402fdc:	bl	4037a8 <ferror@plt+0x1d98>
  402fe0:	ldp	w27, w28, [x20, #8]
  402fe4:	ldr	x0, [x20, #48]
  402fe8:	ldr	x21, [x20]
  402fec:	str	w22, [x20, #72]
  402ff0:	mov	w1, w28
  402ff4:	mov	w2, w27
  402ff8:	bl	40359c <ferror@plt+0x1b8c>
  402ffc:	cbz	x0, 402f7c <ferror@plt+0x156c>
  403000:	ldr	w8, [x26, #616]
  403004:	adrp	x11, 417000 <ferror@plt+0x155f0>
  403008:	ldr	x10, [x11, #608]
  40300c:	sub	w9, w28, #0x1
  403010:	udiv	w9, w9, w8
  403014:	add	w9, w9, #0x1
  403018:	str	w27, [sp, #20]
  40301c:	stp	x24, x21, [sp]
  403020:	add	x27, x24, w9, uxtw #2
  403024:	add	x9, x10, x9
  403028:	stur	x28, [x29, #-16]
  40302c:	mov	w24, w28
  403030:	mov	x28, x0
  403034:	str	x9, [x11, #608]
  403038:	str	x0, [sp, #24]
  40303c:	ldrb	w9, [x25, #664]
  403040:	cmp	w24, w8
  403044:	lsl	w10, w8, #1
  403048:	csel	w21, w8, w24, hi  // hi = pmore
  40304c:	cmp	w9, #0x1
  403050:	stur	x10, [x29, #-8]
  403054:	b.ne	403064 <ferror@plt+0x1654>  // b.any
  403058:	cbz	w21, 403090 <ferror@plt+0x1680>
  40305c:	ldrb	w8, [x28]
  403060:	cbz	w8, 4030b8 <ferror@plt+0x16a8>
  403064:	add	x0, x19, x27
  403068:	sub	x1, x29, #0x8
  40306c:	mov	x2, x28
  403070:	mov	x3, x21
  403074:	bl	401680 <compress@plt>
  403078:	ldr	w9, [x26, #616]
  40307c:	ldur	x8, [x29, #-8]
  403080:	lsl	w9, w9, #1
  403084:	cmp	x8, x9
  403088:	b.hi	4031cc <ferror@plt+0x17bc>  // b.pmore
  40308c:	add	x27, x8, x27
  403090:	ldrb	w0, [x23, #600]
  403094:	mov	w1, w27
  403098:	sub	w24, w24, w21
  40309c:	bl	4036ac <ferror@plt+0x1c9c>
  4030a0:	str	w0, [x19, w22, uxtw]
  4030a4:	cbz	w24, 403120 <ferror@plt+0x1710>
  4030a8:	ldr	w8, [x26, #616]
  4030ac:	add	w22, w22, #0x4
  4030b0:	add	x28, x28, x21
  4030b4:	b	40303c <ferror@plt+0x162c>
  4030b8:	cmp	w21, #0x1
  4030bc:	b.eq	403090 <ferror@plt+0x1680>  // b.none
  4030c0:	ldrb	w8, [x28, #1]
  4030c4:	cbnz	w8, 403064 <ferror@plt+0x1654>
  4030c8:	cmp	w21, #0x2
  4030cc:	b.eq	403090 <ferror@plt+0x1680>  // b.none
  4030d0:	ldrb	w8, [x28, #2]
  4030d4:	cbnz	w8, 403064 <ferror@plt+0x1654>
  4030d8:	cmp	w21, #0x3
  4030dc:	b.eq	403090 <ferror@plt+0x1680>  // b.none
  4030e0:	ldrb	w8, [x28, #3]
  4030e4:	cbnz	w8, 403064 <ferror@plt+0x1654>
  4030e8:	sub	w8, w21, #0x4
  4030ec:	add	x1, x28, #0x4
  4030f0:	mov	w2, w8
  4030f4:	mov	x0, x28
  4030f8:	bl	4017d0 <bcmp@plt>
  4030fc:	cbnz	w0, 403064 <ferror@plt+0x1654>
  403100:	b	403090 <ferror@plt+0x1680>
  403104:	ldr	x0, [x20, #80]
  403108:	cbz	x0, 402f7c <ferror@plt+0x156c>
  40310c:	mov	x1, x19
  403110:	mov	w2, w22
  403114:	bl	402eec <ferror@plt+0x14dc>
  403118:	mov	w22, w0
  40311c:	b	402f7c <ferror@plt+0x156c>
  403120:	ldr	w8, [sp, #20]
  403124:	ldr	x0, [sp, #24]
  403128:	and	w8, w8, #0xf000
  40312c:	cmp	w8, #0xa, lsl #12
  403130:	b.ne	403140 <ferror@plt+0x1730>  // b.any
  403134:	bl	4018c0 <free@plt>
  403138:	ldur	x24, [x29, #-16]
  40313c:	b	40314c <ferror@plt+0x173c>
  403140:	ldur	x24, [x29, #-16]
  403144:	mov	x1, x24
  403148:	bl	401920 <munmap@plt>
  40314c:	adrp	x8, 417000 <ferror@plt+0x155f0>
  403150:	ldrb	w8, [x8, #660]
  403154:	add	x9, x27, #0x3
  403158:	and	x22, x9, #0xfffffffffffffffc
  40315c:	cmp	w8, #0x1
  403160:	b.ne	402f7c <ferror@plt+0x156c>  // b.any
  403164:	ldr	x8, [sp]
  403168:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40316c:	mov	w2, #0x5                   	// #5
  403170:	mov	x0, xzr
  403174:	sub	x8, x22, x8
  403178:	add	x1, x1, #0x9c8
  40317c:	sub	x21, x8, x24
  403180:	bl	401970 <dcgettext@plt>
  403184:	mov	w8, #0x64                  	// #100
  403188:	ldr	x2, [sp, #8]
  40318c:	mul	x8, x21, x8
  403190:	scvtf	d0, x8
  403194:	ucvtf	d1, w24
  403198:	fdiv	d0, d0, d1
  40319c:	mov	x1, x21
  4031a0:	bl	4019a0 <printf@plt>
  4031a4:	b	402f7c <ferror@plt+0x156c>
  4031a8:	mov	w0, w22
  4031ac:	ldp	x20, x19, [sp, #128]
  4031b0:	ldp	x22, x21, [sp, #112]
  4031b4:	ldp	x24, x23, [sp, #96]
  4031b8:	ldp	x26, x25, [sp, #80]
  4031bc:	ldp	x28, x27, [sp, #64]
  4031c0:	ldp	x29, x30, [sp, #48]
  4031c4:	add	sp, sp, #0x90
  4031c8:	ret
  4031cc:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4031d0:	add	x1, x1, #0x994
  4031d4:	mov	w2, #0x5                   	// #5
  4031d8:	mov	x0, xzr
  4031dc:	bl	401970 <dcgettext@plt>
  4031e0:	ldur	x1, [x29, #-8]
  4031e4:	bl	4019a0 <printf@plt>
  4031e8:	mov	w0, #0x8                   	// #8
  4031ec:	bl	401660 <exit@plt>
  4031f0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4031f4:	add	x1, x1, #0x976
  4031f8:	mov	w2, #0x5                   	// #5
  4031fc:	mov	x0, xzr
  403200:	bl	401970 <dcgettext@plt>
  403204:	mov	x1, x0
  403208:	mov	w0, #0x8                   	// #8
  40320c:	bl	401980 <errx@plt>
  403210:	stp	x29, x30, [sp, #-32]!
  403214:	adrp	x8, 417000 <ferror@plt+0x155f0>
  403218:	stp	x20, x19, [sp, #16]
  40321c:	ldr	x20, [x8, #576]
  403220:	mov	x29, sp
  403224:	bl	4019c0 <__errno_location@plt>
  403228:	mov	x19, x0
  40322c:	str	wzr, [x0]
  403230:	mov	x0, x20
  403234:	bl	401a10 <ferror@plt>
  403238:	cbnz	w0, 4032d8 <ferror@plt+0x18c8>
  40323c:	mov	x0, x20
  403240:	bl	401930 <fflush@plt>
  403244:	cbz	w0, 403298 <ferror@plt+0x1888>
  403248:	ldr	w20, [x19]
  40324c:	cmp	w20, #0x9
  403250:	b.eq	40325c <ferror@plt+0x184c>  // b.none
  403254:	cmp	w20, #0x20
  403258:	b.ne	4032f0 <ferror@plt+0x18e0>  // b.any
  40325c:	adrp	x8, 417000 <ferror@plt+0x155f0>
  403260:	ldr	x20, [x8, #552]
  403264:	str	wzr, [x19]
  403268:	mov	x0, x20
  40326c:	bl	401a10 <ferror@plt>
  403270:	cbnz	w0, 403318 <ferror@plt+0x1908>
  403274:	mov	x0, x20
  403278:	bl	401930 <fflush@plt>
  40327c:	cbz	w0, 4032b8 <ferror@plt+0x18a8>
  403280:	ldr	w8, [x19]
  403284:	cmp	w8, #0x9
  403288:	b.ne	403318 <ferror@plt+0x1908>  // b.any
  40328c:	ldp	x20, x19, [sp, #16]
  403290:	ldp	x29, x30, [sp], #32
  403294:	ret
  403298:	mov	x0, x20
  40329c:	bl	401700 <fileno@plt>
  4032a0:	tbnz	w0, #31, 403248 <ferror@plt+0x1838>
  4032a4:	bl	401670 <dup@plt>
  4032a8:	tbnz	w0, #31, 403248 <ferror@plt+0x1838>
  4032ac:	bl	401810 <close@plt>
  4032b0:	cbnz	w0, 403248 <ferror@plt+0x1838>
  4032b4:	b	40325c <ferror@plt+0x184c>
  4032b8:	mov	x0, x20
  4032bc:	bl	401700 <fileno@plt>
  4032c0:	tbnz	w0, #31, 403280 <ferror@plt+0x1870>
  4032c4:	bl	401670 <dup@plt>
  4032c8:	tbnz	w0, #31, 403280 <ferror@plt+0x1870>
  4032cc:	bl	401810 <close@plt>
  4032d0:	cbnz	w0, 403280 <ferror@plt+0x1870>
  4032d4:	b	40328c <ferror@plt+0x187c>
  4032d8:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4032dc:	add	x1, x1, #0x55a
  4032e0:	mov	w2, #0x5                   	// #5
  4032e4:	mov	x0, xzr
  4032e8:	bl	401970 <dcgettext@plt>
  4032ec:	b	403308 <ferror@plt+0x18f8>
  4032f0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4032f4:	add	x1, x1, #0x55a
  4032f8:	mov	w2, #0x5                   	// #5
  4032fc:	mov	x0, xzr
  403300:	bl	401970 <dcgettext@plt>
  403304:	cbnz	w20, 403314 <ferror@plt+0x1904>
  403308:	bl	401950 <warnx@plt>
  40330c:	mov	w0, #0x8                   	// #8
  403310:	bl	401620 <_exit@plt>
  403314:	bl	401880 <warn@plt>
  403318:	mov	w0, #0x8                   	// #8
  40331c:	bl	401620 <_exit@plt>
  403320:	ldr	x8, [x0]
  403324:	ldr	x9, [x1]
  403328:	add	x0, x8, #0x13
  40332c:	add	x1, x9, #0x13
  403330:	b	401870 <strcmp@plt>
  403334:	stp	x29, x30, [sp, #-80]!
  403338:	cmp	x0, x1
  40333c:	str	x25, [sp, #16]
  403340:	stp	x24, x23, [sp, #32]
  403344:	stp	x22, x21, [sp, #48]
  403348:	stp	x20, x19, [sp, #64]
  40334c:	mov	x29, sp
  403350:	b.eq	4033f4 <ferror@plt+0x19e4>  // b.none
  403354:	mov	x21, x0
  403358:	cbz	x0, 403398 <ferror@plt+0x1988>
  40335c:	ldr	w8, [x21, #12]
  403360:	ldr	w9, [x1, #12]
  403364:	mov	x20, x1
  403368:	mov	x19, x2
  40336c:	cmp	w8, w9
  403370:	b.ne	4033e0 <ferror@plt+0x19d0>  // b.any
  403374:	ldr	x8, [x21, #48]
  403378:	cbz	x8, 4033e0 <ferror@plt+0x19d0>
  40337c:	ldrb	w8, [x21, #40]
  403380:	cbz	w8, 4033a0 <ferror@plt+0x1990>
  403384:	ldrb	w8, [x20, #40]
  403388:	cbz	w8, 4033b0 <ferror@plt+0x19a0>
  40338c:	ldrb	w8, [x21, #40]
  403390:	tbnz	w8, #0, 4033c0 <ferror@plt+0x19b0>
  403394:	b	4033e0 <ferror@plt+0x19d0>
  403398:	mov	w0, wzr
  40339c:	b	4033f8 <ferror@plt+0x19e8>
  4033a0:	mov	x0, x21
  4033a4:	bl	403500 <ferror@plt+0x1af0>
  4033a8:	ldrb	w8, [x20, #40]
  4033ac:	cbnz	w8, 40338c <ferror@plt+0x197c>
  4033b0:	mov	x0, x20
  4033b4:	bl	403500 <ferror@plt+0x1af0>
  4033b8:	ldrb	w8, [x21, #40]
  4033bc:	tbz	w8, #0, 4033e0 <ferror@plt+0x19d0>
  4033c0:	ldrb	w8, [x20, #40]
  4033c4:	tbz	w8, #0, 4033e0 <ferror@plt+0x19d0>
  4033c8:	ldp	x8, x9, [x21, #24]
  4033cc:	ldp	x10, x11, [x20, #24]
  4033d0:	eor	x8, x8, x10
  4033d4:	eor	x9, x9, x11
  4033d8:	orr	x8, x8, x9
  4033dc:	cbz	x8, 40342c <ferror@plt+0x1a1c>
  4033e0:	ldr	x0, [x21, #80]
  4033e4:	mov	x1, x20
  4033e8:	mov	x2, x19
  4033ec:	bl	403334 <ferror@plt+0x1924>
  4033f0:	cbz	w0, 403410 <ferror@plt+0x1a00>
  4033f4:	mov	w0, #0x1                   	// #1
  4033f8:	ldp	x20, x19, [sp, #64]
  4033fc:	ldp	x22, x21, [sp, #48]
  403400:	ldp	x24, x23, [sp, #32]
  403404:	ldr	x25, [sp, #16]
  403408:	ldp	x29, x30, [sp], #80
  40340c:	ret
  403410:	ldr	x0, [x21, #88]
  403414:	mov	x1, x20
  403418:	mov	x2, x19
  40341c:	bl	403334 <ferror@plt+0x1924>
  403420:	cmp	w0, #0x0
  403424:	cset	w0, ne  // ne = any
  403428:	b	4033f8 <ferror@plt+0x19e8>
  40342c:	ldr	x0, [x21, #48]
  403430:	ldp	w2, w1, [x21, #8]
  403434:	bl	40359c <ferror@plt+0x1b8c>
  403438:	cbz	x0, 4033e0 <ferror@plt+0x19d0>
  40343c:	mov	x22, x0
  403440:	ldr	x0, [x20, #48]
  403444:	ldp	w2, w1, [x20, #8]
  403448:	bl	40359c <ferror@plt+0x1b8c>
  40344c:	ldr	w25, [x21, #12]
  403450:	cbz	x0, 403488 <ferror@plt+0x1a78>
  403454:	mov	x23, x0
  403458:	mov	x0, x22
  40345c:	mov	x1, x23
  403460:	mov	x2, x25
  403464:	bl	4017d0 <bcmp@plt>
  403468:	ldr	w8, [x21, #8]
  40346c:	mov	w24, w0
  403470:	mov	x0, x22
  403474:	and	w8, w8, #0xf000
  403478:	cmp	w8, #0xa, lsl #12
  40347c:	b.ne	4034a4 <ferror@plt+0x1a94>  // b.any
  403480:	bl	4018c0 <free@plt>
  403484:	b	4034ac <ferror@plt+0x1a9c>
  403488:	ldr	w8, [x21, #8]
  40348c:	mov	x0, x22
  403490:	and	w8, w8, #0xf000
  403494:	cmp	w8, #0xa, lsl #12
  403498:	b.ne	4034f4 <ferror@plt+0x1ae4>  // b.any
  40349c:	bl	4018c0 <free@plt>
  4034a0:	b	4033e0 <ferror@plt+0x19d0>
  4034a4:	mov	x1, x25
  4034a8:	bl	401920 <munmap@plt>
  4034ac:	ldr	w8, [x20, #8]
  4034b0:	and	w8, w8, #0xf000
  4034b4:	cmp	w8, #0xa, lsl #12
  4034b8:	b.ne	4034c8 <ferror@plt+0x1ab8>  // b.any
  4034bc:	mov	x0, x23
  4034c0:	bl	4018c0 <free@plt>
  4034c4:	b	4034d4 <ferror@plt+0x1ac4>
  4034c8:	ldr	w1, [x20, #12]
  4034cc:	mov	x0, x23
  4034d0:	bl	401920 <munmap@plt>
  4034d4:	cbnz	w24, 4033e0 <ferror@plt+0x19d0>
  4034d8:	str	x21, [x20, #64]
  4034dc:	ldr	w8, [x20, #12]
  4034e0:	ldr	x9, [x19]
  4034e4:	mov	w0, #0x1                   	// #1
  4034e8:	sub	x8, x9, x8
  4034ec:	str	x8, [x19]
  4034f0:	b	4033f8 <ferror@plt+0x19e8>
  4034f4:	mov	x1, x25
  4034f8:	bl	401920 <munmap@plt>
  4034fc:	b	4033e0 <ferror@plt+0x19d0>
  403500:	sub	sp, sp, #0x80
  403504:	stp	x29, x30, [sp, #96]
  403508:	stp	x20, x19, [sp, #112]
  40350c:	mov	x19, x0
  403510:	ldr	x0, [x0, #48]
  403514:	ldp	w2, w1, [x19, #8]
  403518:	add	x29, sp, #0x60
  40351c:	bl	40359c <ferror@plt+0x1b8c>
  403520:	cbz	x0, 403568 <ferror@plt+0x1b58>
  403524:	mov	x20, x0
  403528:	add	x0, sp, #0x8
  40352c:	bl	403844 <ferror@plt+0x1e34>
  403530:	ldr	w2, [x19, #12]
  403534:	add	x0, sp, #0x8
  403538:	mov	x1, x20
  40353c:	bl	403858 <ferror@plt+0x1e48>
  403540:	add	x0, x19, #0x18
  403544:	add	x1, sp, #0x8
  403548:	bl	404324 <ferror@plt+0x2914>
  40354c:	ldr	w8, [x19, #8]
  403550:	and	w8, w8, #0xf000
  403554:	cmp	w8, #0xa, lsl #12
  403558:	b.ne	403574 <ferror@plt+0x1b64>  // b.any
  40355c:	mov	x0, x20
  403560:	bl	4018c0 <free@plt>
  403564:	b	403580 <ferror@plt+0x1b70>
  403568:	ldrb	w8, [x19, #40]
  40356c:	orr	w8, w8, #0x2
  403570:	b	403588 <ferror@plt+0x1b78>
  403574:	ldr	w1, [x19, #12]
  403578:	mov	x0, x20
  40357c:	bl	401920 <munmap@plt>
  403580:	ldrb	w8, [x19, #40]
  403584:	orr	w8, w8, #0x1
  403588:	strb	w8, [x19, #40]
  40358c:	ldp	x20, x19, [sp, #112]
  403590:	ldp	x29, x30, [sp, #96]
  403594:	add	sp, sp, #0x80
  403598:	ret
  40359c:	stp	x29, x30, [sp, #-48]!
  4035a0:	str	x21, [sp, #16]
  4035a4:	stp	x20, x19, [sp, #32]
  4035a8:	mov	x29, sp
  4035ac:	cbz	w1, 403680 <ferror@plt+0x1c70>
  4035b0:	and	w8, w2, #0xf000
  4035b4:	mov	w19, w1
  4035b8:	mov	x20, x0
  4035bc:	cmp	w8, #0xa, lsl #12
  4035c0:	b.ne	4035f8 <ferror@plt+0x1be8>  // b.any
  4035c4:	mov	w21, w19
  4035c8:	mov	x0, x21
  4035cc:	bl	401720 <malloc@plt>
  4035d0:	cbz	x0, 403698 <ferror@plt+0x1c88>
  4035d4:	mov	x19, x0
  4035d8:	mov	x0, x20
  4035dc:	mov	x1, x19
  4035e0:	mov	x2, x21
  4035e4:	bl	4016a0 <readlink@plt>
  4035e8:	tbz	x0, #63, 403684 <ferror@plt+0x1c74>
  4035ec:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4035f0:	add	x1, x1, #0x93b
  4035f4:	b	403658 <ferror@plt+0x1c48>
  4035f8:	mov	x0, x20
  4035fc:	mov	w1, wzr
  403600:	bl	401730 <open@plt>
  403604:	tbnz	w0, #31, 40364c <ferror@plt+0x1c3c>
  403608:	mov	w21, w0
  40360c:	mov	w1, w19
  403610:	mov	w2, #0x1                   	// #1
  403614:	mov	w3, #0x2                   	// #2
  403618:	mov	x0, xzr
  40361c:	mov	w4, w21
  403620:	mov	x5, xzr
  403624:	bl	4018a0 <mmap@plt>
  403628:	mov	x19, x0
  40362c:	mov	w0, w21
  403630:	bl	401810 <close@plt>
  403634:	cmn	x19, #0x1
  403638:	b.ne	403684 <ferror@plt+0x1c74>  // b.any
  40363c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  403640:	add	x1, x1, #0x94f
  403644:	mov	w0, #0x8                   	// #8
  403648:	bl	4019f0 <err@plt>
  40364c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  403650:	mov	x19, xzr
  403654:	add	x1, x1, #0x264
  403658:	mov	w2, #0x5                   	// #5
  40365c:	mov	x0, xzr
  403660:	bl	401970 <dcgettext@plt>
  403664:	mov	x1, x20
  403668:	bl	401880 <warn@plt>
  40366c:	adrp	x8, 417000 <ferror@plt+0x155f0>
  403670:	mov	w9, #0x1                   	// #1
  403674:	mov	x0, x19
  403678:	strb	w9, [x8, #672]
  40367c:	bl	4018c0 <free@plt>
  403680:	mov	x19, xzr
  403684:	mov	x0, x19
  403688:	ldp	x20, x19, [sp, #32]
  40368c:	ldr	x21, [sp, #16]
  403690:	ldp	x29, x30, [sp], #48
  403694:	ret
  403698:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40369c:	add	x1, x1, #0x8ba
  4036a0:	mov	w0, #0x8                   	// #8
  4036a4:	mov	x2, x21
  4036a8:	bl	4019f0 <err@plt>
  4036ac:	rev	w8, w1
  4036b0:	cmp	w0, #0x0
  4036b4:	csel	w0, w1, w8, eq  // eq = none
  4036b8:	ret
  4036bc:	cbz	w0, 403708 <ferror@plt+0x1cf8>
  4036c0:	ldp	w8, w9, [x1]
  4036c4:	rev	w8, w8
  4036c8:	str	w8, [x1]
  4036cc:	ldp	w10, w8, [x1, #8]
  4036d0:	rev	w9, w9
  4036d4:	rev	w10, w10
  4036d8:	stp	w9, w10, [x1, #4]
  4036dc:	ldp	w9, w10, [x1, #32]
  4036e0:	rev	w8, w8
  4036e4:	str	w8, [x1, #12]
  4036e8:	rev	w9, w9
  4036ec:	str	w9, [x1, #32]
  4036f0:	ldp	w8, w9, [x1, #40]
  4036f4:	rev	w10, w10
  4036f8:	rev	w8, w8
  4036fc:	stp	w10, w8, [x1, #36]
  403700:	rev	w8, w9
  403704:	str	w8, [x1, #44]
  403708:	ret
  40370c:	cbz	w0, 403794 <ferror@plt+0x1d84>
  403710:	ldrb	w8, [x1, #1]
  403714:	ldrb	w9, [x1]
  403718:	ldrb	w10, [x1, #3]
  40371c:	ldrb	w16, [x1, #8]
  403720:	ldrb	w17, [x1, #11]
  403724:	ldrb	w18, [x1, #10]
  403728:	ldrb	w0, [x1, #9]
  40372c:	ldrb	w11, [x1, #2]
  403730:	ldrb	w12, [x1, #6]
  403734:	ldrb	w13, [x1, #5]
  403738:	ldrb	w14, [x1, #4]
  40373c:	ldrb	w15, [x1, #7]
  403740:	lsr	w1, w16, #2
  403744:	strb	w8, [x2]
  403748:	lsr	w8, w17, #2
  40374c:	strb	w9, [x2, #1]
  403750:	lsr	w9, w18, #2
  403754:	strb	w10, [x2, #2]
  403758:	lsr	w10, w0, #2
  40375c:	bfi	w1, w17, #6, #8
  403760:	bfi	w8, w18, #6, #8
  403764:	bfi	w9, w0, #6, #8
  403768:	bfi	w10, w16, #6, #8
  40376c:	strb	w11, [x2, #3]
  403770:	strb	w12, [x2, #4]
  403774:	strb	w13, [x2, #5]
  403778:	strb	w14, [x2, #6]
  40377c:	strb	w15, [x2, #7]
  403780:	strb	w1, [x2, #8]
  403784:	strb	w8, [x2, #9]
  403788:	strb	w9, [x2, #10]
  40378c:	strb	w10, [x2, #11]
  403790:	ret
  403794:	ldr	w8, [x1, #8]
  403798:	ldr	x9, [x1]
  40379c:	str	w8, [x2, #8]
  4037a0:	str	x9, [x2]
  4037a4:	ret
  4037a8:	cbz	w0, 403830 <ferror@plt+0x1e20>
  4037ac:	ldrb	w8, [x1, #1]
  4037b0:	ldrb	w9, [x1]
  4037b4:	ldrb	w16, [x1, #11]
  4037b8:	ldrb	w17, [x1, #10]
  4037bc:	ldrb	w18, [x1, #8]
  4037c0:	ldrb	w0, [x1, #9]
  4037c4:	ldrb	w10, [x1, #3]
  4037c8:	ldrb	w11, [x1, #2]
  4037cc:	ldrb	w12, [x1, #6]
  4037d0:	ldrb	w13, [x1, #5]
  4037d4:	ldrb	w14, [x1, #4]
  4037d8:	ldrb	w15, [x1, #7]
  4037dc:	lsr	w1, w16, #6
  4037e0:	lsr	w3, w17, #6
  4037e4:	strb	w8, [x2]
  4037e8:	lsr	w8, w0, #6
  4037ec:	strb	w9, [x2, #1]
  4037f0:	lsr	w9, w18, #6
  4037f4:	bfi	w1, w18, #2, #8
  4037f8:	bfi	w3, w16, #2, #8
  4037fc:	bfi	w8, w17, #2, #8
  403800:	bfi	w9, w0, #2, #8
  403804:	strb	w10, [x2, #2]
  403808:	strb	w11, [x2, #3]
  40380c:	strb	w12, [x2, #4]
  403810:	strb	w13, [x2, #5]
  403814:	strb	w14, [x2, #6]
  403818:	strb	w15, [x2, #7]
  40381c:	strb	w1, [x2, #8]
  403820:	strb	w3, [x2, #9]
  403824:	strb	w8, [x2, #10]
  403828:	strb	w9, [x2, #11]
  40382c:	ret
  403830:	ldr	w8, [x1, #8]
  403834:	ldr	x9, [x1]
  403838:	str	w8, [x2, #8]
  40383c:	str	x9, [x2]
  403840:	ret
  403844:	adrp	x8, 406000 <ferror@plt+0x45f0>
  403848:	ldr	q0, [x8, #2560]
  40384c:	str	xzr, [x0, #16]
  403850:	str	q0, [x0]
  403854:	ret
  403858:	stp	x29, x30, [sp, #-64]!
  40385c:	str	x23, [sp, #16]
  403860:	stp	x22, x21, [sp, #32]
  403864:	stp	x20, x19, [sp, #48]
  403868:	ldp	w8, w9, [x0, #16]
  40386c:	mov	w20, w2
  403870:	mov	x19, x1
  403874:	mov	x21, x0
  403878:	adds	w10, w8, w2, lsl #3
  40387c:	mov	x29, sp
  403880:	str	w10, [x0, #16]
  403884:	b.cc	403890 <ferror@plt+0x1e80>  // b.lo, b.ul, b.last
  403888:	add	w9, w9, #0x1
  40388c:	str	w9, [x21, #20]
  403890:	add	w9, w9, w20, lsr #29
  403894:	ubfx	x8, x8, #3, #6
  403898:	str	w9, [x21, #20]
  40389c:	cbz	w8, 4038e4 <ferror@plt+0x1ed4>
  4038a0:	mov	w10, #0x40                  	// #64
  4038a4:	add	x9, x21, x8
  4038a8:	sub	w22, w10, w8
  4038ac:	cmp	w22, w20
  4038b0:	add	x0, x9, #0x18
  4038b4:	b.ls	4038c0 <ferror@plt+0x1eb0>  // b.plast
  4038b8:	mov	w2, w20
  4038bc:	b	403928 <ferror@plt+0x1f18>
  4038c0:	mov	x1, x19
  4038c4:	mov	x2, x22
  4038c8:	add	x23, x21, #0x18
  4038cc:	bl	401610 <memcpy@plt>
  4038d0:	mov	x0, x21
  4038d4:	mov	x1, x23
  4038d8:	bl	403940 <ferror@plt+0x1f30>
  4038dc:	add	x19, x19, x22
  4038e0:	sub	w20, w20, w22
  4038e4:	cmp	w20, #0x40
  4038e8:	add	x22, x21, #0x18
  4038ec:	b.cc	403920 <ferror@plt+0x1f10>  // b.lo, b.ul, b.last
  4038f0:	mov	w23, w20
  4038f4:	ldp	q1, q0, [x19, #32]
  4038f8:	ldp	q3, q2, [x19], #64
  4038fc:	mov	x0, x21
  403900:	mov	x1, x22
  403904:	stp	q1, q0, [x22, #32]
  403908:	stp	q3, q2, [x22]
  40390c:	bl	403940 <ferror@plt+0x1f30>
  403910:	sub	w23, w23, #0x40
  403914:	cmp	w23, #0x3f
  403918:	b.hi	4038f4 <ferror@plt+0x1ee4>  // b.pmore
  40391c:	and	w20, w20, #0x3f
  403920:	mov	w2, w20
  403924:	mov	x0, x22
  403928:	mov	x1, x19
  40392c:	ldp	x20, x19, [sp, #48]
  403930:	ldp	x22, x21, [sp, #32]
  403934:	ldr	x23, [sp, #16]
  403938:	ldp	x29, x30, [sp], #64
  40393c:	b	401610 <memcpy@plt>
  403940:	str	x27, [sp, #-80]!
  403944:	stp	x26, x25, [sp, #16]
  403948:	stp	x24, x23, [sp, #32]
  40394c:	stp	x22, x21, [sp, #48]
  403950:	stp	x20, x19, [sp, #64]
  403954:	ldp	w11, w8, [x0]
  403958:	ldp	w9, w10, [x0, #8]
  40395c:	ldp	w4, w13, [x1]
  403960:	mov	w2, #0xa478                	// #42104
  403964:	movk	w2, #0xd76a, lsl #16
  403968:	bic	w25, w10, w8
  40396c:	and	w26, w9, w8
  403970:	orr	w25, w26, w25
  403974:	add	w26, w11, w4
  403978:	add	w25, w26, w25
  40397c:	add	w2, w25, w2
  403980:	ror	w2, w2, #25
  403984:	add	w2, w2, w8
  403988:	bic	w25, w9, w2
  40398c:	and	w26, w8, w2
  403990:	mov	w5, #0xb756                	// #46934
  403994:	orr	w25, w26, w25
  403998:	add	w26, w10, w13
  40399c:	movk	w5, #0xe8c7, lsl #16
  4039a0:	add	w25, w26, w25
  4039a4:	ldp	w12, w17, [x1, #8]
  4039a8:	add	w5, w25, w5
  4039ac:	ror	w5, w5, #20
  4039b0:	add	w5, w5, w2
  4039b4:	bic	w25, w8, w5
  4039b8:	and	w26, w2, w5
  4039bc:	mov	w6, #0x70db                	// #28891
  4039c0:	orr	w25, w26, w25
  4039c4:	add	w26, w9, w12
  4039c8:	movk	w6, #0x2420, lsl #16
  4039cc:	add	w25, w26, w25
  4039d0:	add	w6, w25, w6
  4039d4:	ror	w6, w6, #15
  4039d8:	add	w6, w6, w5
  4039dc:	bic	w25, w2, w6
  4039e0:	and	w26, w5, w6
  4039e4:	mov	w19, #0xceee                	// #52974
  4039e8:	orr	w25, w26, w25
  4039ec:	add	w26, w8, w17
  4039f0:	movk	w19, #0xc1bd, lsl #16
  4039f4:	add	w25, w26, w25
  4039f8:	ldp	w14, w3, [x1, #16]
  4039fc:	add	w19, w25, w19
  403a00:	ror	w19, w19, #10
  403a04:	add	w19, w19, w6
  403a08:	bic	w25, w5, w19
  403a0c:	and	w26, w6, w19
  403a10:	mov	w20, #0xfaf                 	// #4015
  403a14:	orr	w25, w26, w25
  403a18:	add	w2, w14, w2
  403a1c:	movk	w20, #0xf57c, lsl #16
  403a20:	add	w2, w2, w25
  403a24:	add	w2, w2, w20
  403a28:	ror	w2, w2, #25
  403a2c:	add	w20, w2, w19
  403a30:	bic	w2, w6, w20
  403a34:	and	w25, w19, w20
  403a38:	mov	w21, #0xc62a                	// #50730
  403a3c:	orr	w2, w25, w2
  403a40:	add	w5, w3, w5
  403a44:	movk	w21, #0x4787, lsl #16
  403a48:	add	w2, w5, w2
  403a4c:	ldp	w15, w7, [x1, #24]
  403a50:	add	w2, w2, w21
  403a54:	ror	w2, w2, #20
  403a58:	add	w5, w2, w20
  403a5c:	bic	w2, w19, w5
  403a60:	and	w21, w20, w5
  403a64:	mov	w22, #0x4613                	// #17939
  403a68:	add	w6, w15, w6
  403a6c:	orr	w2, w21, w2
  403a70:	movk	w22, #0xa830, lsl #16
  403a74:	add	w2, w6, w2
  403a78:	add	w2, w2, w22
  403a7c:	ror	w2, w2, #15
  403a80:	add	w21, w2, w5
  403a84:	bic	w2, w20, w21
  403a88:	and	w6, w5, w21
  403a8c:	mov	w23, #0x9501                	// #38145
  403a90:	orr	w22, w6, w2
  403a94:	add	w19, w7, w19
  403a98:	movk	w23, #0xfd46, lsl #16
  403a9c:	add	w19, w19, w22
  403aa0:	ldp	w18, w16, [x1, #32]
  403aa4:	add	w19, w19, w23
  403aa8:	ror	w19, w19, #10
  403aac:	add	w22, w19, w21
  403ab0:	bic	w19, w5, w22
  403ab4:	and	w23, w21, w22
  403ab8:	mov	w24, #0x98d8                	// #39128
  403abc:	orr	w19, w23, w19
  403ac0:	add	w20, w18, w20
  403ac4:	movk	w24, #0x6980, lsl #16
  403ac8:	add	w19, w20, w19
  403acc:	add	w19, w19, w24
  403ad0:	ror	w19, w19, #25
  403ad4:	add	w20, w19, w22
  403ad8:	bic	w19, w21, w20
  403adc:	and	w24, w22, w20
  403ae0:	mov	w26, #0xf7af                	// #63407
  403ae4:	orr	w19, w24, w19
  403ae8:	add	w5, w16, w5
  403aec:	movk	w26, #0x8b44, lsl #16
  403af0:	add	w5, w5, w19
  403af4:	ldp	w6, w2, [x1, #40]
  403af8:	add	w5, w5, w26
  403afc:	ror	w5, w5, #20
  403b00:	add	w26, w5, w20
  403b04:	bic	w5, w22, w26
  403b08:	and	w19, w20, w26
  403b0c:	add	w21, w6, w21
  403b10:	orr	w5, w19, w5
  403b14:	mov	w25, #0xffff5bb1            	// #-42063
  403b18:	add	w5, w21, w5
  403b1c:	add	w5, w5, w25
  403b20:	ror	w5, w5, #15
  403b24:	add	w21, w5, w26
  403b28:	bic	w5, w20, w21
  403b2c:	and	w19, w26, w21
  403b30:	mov	w23, #0xd7be                	// #55230
  403b34:	orr	w25, w19, w5
  403b38:	add	w22, w2, w22
  403b3c:	movk	w23, #0x895c, lsl #16
  403b40:	add	w22, w22, w25
  403b44:	ldp	w19, w5, [x1, #48]
  403b48:	add	w22, w22, w23
  403b4c:	ror	w22, w22, #10
  403b50:	add	w22, w22, w21
  403b54:	bic	w23, w26, w22
  403b58:	and	w25, w21, w22
  403b5c:	mov	w24, #0x1122                	// #4386
  403b60:	orr	w23, w25, w23
  403b64:	add	w20, w19, w20
  403b68:	movk	w24, #0x6b90, lsl #16
  403b6c:	add	w20, w20, w23
  403b70:	add	w20, w20, w24
  403b74:	ror	w20, w20, #25
  403b78:	add	w23, w20, w22
  403b7c:	bic	w20, w21, w23
  403b80:	and	w24, w22, w23
  403b84:	mov	w25, #0x7193                	// #29075
  403b88:	add	w26, w5, w26
  403b8c:	orr	w20, w24, w20
  403b90:	movk	w25, #0xfd98, lsl #16
  403b94:	add	w20, w26, w20
  403b98:	add	w20, w20, w25
  403b9c:	ror	w20, w20, #20
  403ba0:	add	w24, w20, w23
  403ba4:	ldp	w20, w1, [x1, #56]
  403ba8:	bic	w25, w22, w24
  403bac:	and	w26, w23, w24
  403bb0:	orr	w25, w26, w25
  403bb4:	mov	w26, #0x438e                	// #17294
  403bb8:	add	w21, w20, w21
  403bbc:	movk	w26, #0xa679, lsl #16
  403bc0:	add	w21, w21, w25
  403bc4:	add	w21, w21, w26
  403bc8:	ror	w21, w21, #15
  403bcc:	add	w21, w21, w24
  403bd0:	bic	w25, w23, w21
  403bd4:	and	w26, w24, w21
  403bd8:	orr	w25, w26, w25
  403bdc:	mov	w26, #0x821                 	// #2081
  403be0:	add	w22, w1, w22
  403be4:	movk	w26, #0x49b4, lsl #16
  403be8:	add	w22, w22, w25
  403bec:	add	w22, w22, w26
  403bf0:	ror	w22, w22, #10
  403bf4:	add	w22, w22, w21
  403bf8:	bic	w25, w21, w24
  403bfc:	and	w26, w22, w24
  403c00:	orr	w25, w26, w25
  403c04:	mov	w26, #0x2562                	// #9570
  403c08:	add	w23, w13, w23
  403c0c:	movk	w26, #0xf61e, lsl #16
  403c10:	add	w23, w23, w25
  403c14:	add	w23, w23, w26
  403c18:	ror	w23, w23, #27
  403c1c:	add	w23, w23, w22
  403c20:	bic	w25, w22, w21
  403c24:	and	w26, w23, w21
  403c28:	orr	w25, w26, w25
  403c2c:	mov	w26, #0xb340                	// #45888
  403c30:	add	w24, w15, w24
  403c34:	movk	w26, #0xc040, lsl #16
  403c38:	add	w24, w24, w25
  403c3c:	add	w24, w24, w26
  403c40:	ror	w24, w24, #23
  403c44:	add	w24, w24, w23
  403c48:	bic	w25, w23, w22
  403c4c:	and	w26, w24, w22
  403c50:	orr	w25, w26, w25
  403c54:	mov	w26, #0x5a51                	// #23121
  403c58:	add	w21, w2, w21
  403c5c:	movk	w26, #0x265e, lsl #16
  403c60:	add	w21, w21, w25
  403c64:	add	w21, w21, w26
  403c68:	ror	w21, w21, #18
  403c6c:	add	w21, w21, w24
  403c70:	bic	w25, w24, w23
  403c74:	and	w26, w21, w23
  403c78:	orr	w25, w26, w25
  403c7c:	mov	w26, #0xc7aa                	// #51114
  403c80:	add	w22, w4, w22
  403c84:	movk	w26, #0xe9b6, lsl #16
  403c88:	add	w22, w22, w25
  403c8c:	add	w22, w22, w26
  403c90:	ror	w22, w22, #12
  403c94:	add	w22, w22, w21
  403c98:	bic	w25, w21, w24
  403c9c:	and	w26, w22, w24
  403ca0:	orr	w25, w26, w25
  403ca4:	mov	w26, #0x105d                	// #4189
  403ca8:	add	w23, w3, w23
  403cac:	movk	w26, #0xd62f, lsl #16
  403cb0:	add	w23, w23, w25
  403cb4:	add	w23, w23, w26
  403cb8:	ror	w23, w23, #27
  403cbc:	add	w23, w23, w22
  403cc0:	bic	w25, w22, w21
  403cc4:	and	w26, w23, w21
  403cc8:	orr	w25, w26, w25
  403ccc:	mov	w26, #0x1453                	// #5203
  403cd0:	add	w24, w6, w24
  403cd4:	movk	w26, #0x244, lsl #16
  403cd8:	add	w24, w24, w25
  403cdc:	add	w24, w24, w26
  403ce0:	ror	w24, w24, #23
  403ce4:	add	w24, w24, w23
  403ce8:	bic	w25, w23, w22
  403cec:	and	w26, w24, w22
  403cf0:	orr	w25, w26, w25
  403cf4:	mov	w26, #0xe681                	// #59009
  403cf8:	add	w21, w1, w21
  403cfc:	movk	w26, #0xd8a1, lsl #16
  403d00:	add	w21, w21, w25
  403d04:	add	w21, w21, w26
  403d08:	ror	w21, w21, #18
  403d0c:	add	w21, w21, w24
  403d10:	bic	w25, w24, w23
  403d14:	and	w26, w21, w23
  403d18:	orr	w25, w26, w25
  403d1c:	mov	w26, #0xfbc8                	// #64456
  403d20:	add	w22, w14, w22
  403d24:	movk	w26, #0xe7d3, lsl #16
  403d28:	add	w22, w22, w25
  403d2c:	add	w22, w22, w26
  403d30:	ror	w22, w22, #12
  403d34:	add	w22, w22, w21
  403d38:	bic	w25, w21, w24
  403d3c:	and	w26, w22, w24
  403d40:	orr	w25, w26, w25
  403d44:	mov	w26, #0xcde6                	// #52710
  403d48:	add	w23, w16, w23
  403d4c:	movk	w26, #0x21e1, lsl #16
  403d50:	add	w23, w23, w25
  403d54:	add	w23, w23, w26
  403d58:	ror	w23, w23, #27
  403d5c:	add	w23, w23, w22
  403d60:	bic	w25, w22, w21
  403d64:	and	w26, w23, w21
  403d68:	orr	w25, w26, w25
  403d6c:	mov	w26, #0x7d6                 	// #2006
  403d70:	add	w24, w20, w24
  403d74:	movk	w26, #0xc337, lsl #16
  403d78:	add	w24, w24, w25
  403d7c:	add	w24, w24, w26
  403d80:	ror	w24, w24, #23
  403d84:	add	w24, w24, w23
  403d88:	bic	w25, w23, w22
  403d8c:	and	w26, w24, w22
  403d90:	orr	w25, w26, w25
  403d94:	mov	w26, #0xd87                 	// #3463
  403d98:	add	w21, w17, w21
  403d9c:	movk	w26, #0xf4d5, lsl #16
  403da0:	add	w21, w21, w25
  403da4:	add	w21, w21, w26
  403da8:	ror	w21, w21, #18
  403dac:	add	w21, w21, w24
  403db0:	bic	w25, w24, w23
  403db4:	and	w26, w21, w23
  403db8:	orr	w25, w26, w25
  403dbc:	mov	w26, #0x14ed                	// #5357
  403dc0:	add	w22, w18, w22
  403dc4:	movk	w26, #0x455a, lsl #16
  403dc8:	add	w22, w22, w25
  403dcc:	add	w22, w22, w26
  403dd0:	ror	w22, w22, #12
  403dd4:	add	w22, w22, w21
  403dd8:	bic	w25, w21, w24
  403ddc:	and	w26, w22, w24
  403de0:	orr	w25, w26, w25
  403de4:	mov	w26, #0xe905                	// #59653
  403de8:	add	w23, w5, w23
  403dec:	movk	w26, #0xa9e3, lsl #16
  403df0:	add	w23, w23, w25
  403df4:	add	w23, w23, w26
  403df8:	ror	w23, w23, #27
  403dfc:	add	w23, w23, w22
  403e00:	bic	w25, w22, w21
  403e04:	and	w26, w23, w21
  403e08:	orr	w25, w26, w25
  403e0c:	mov	w26, #0xa3f8                	// #41976
  403e10:	add	w24, w12, w24
  403e14:	movk	w26, #0xfcef, lsl #16
  403e18:	add	w24, w24, w25
  403e1c:	add	w24, w24, w26
  403e20:	ror	w24, w24, #23
  403e24:	add	w24, w24, w23
  403e28:	bic	w25, w23, w22
  403e2c:	and	w26, w24, w22
  403e30:	orr	w25, w26, w25
  403e34:	mov	w26, #0x2d9                 	// #729
  403e38:	add	w21, w7, w21
  403e3c:	movk	w26, #0x676f, lsl #16
  403e40:	add	w21, w21, w25
  403e44:	add	w21, w21, w26
  403e48:	ror	w21, w21, #18
  403e4c:	add	w21, w21, w24
  403e50:	eor	w25, w21, w24
  403e54:	and	w26, w25, w23
  403e58:	add	w22, w19, w22
  403e5c:	eor	w26, w26, w24
  403e60:	add	w22, w22, w26
  403e64:	mov	w26, #0x4c8a                	// #19594
  403e68:	movk	w26, #0x8d2a, lsl #16
  403e6c:	add	w22, w22, w26
  403e70:	ror	w22, w22, #12
  403e74:	add	w22, w22, w21
  403e78:	mov	w26, #0x3942                	// #14658
  403e7c:	add	w23, w3, w23
  403e80:	eor	w25, w25, w22
  403e84:	movk	w26, #0xfffa, lsl #16
  403e88:	add	w23, w23, w25
  403e8c:	add	w23, w23, w26
  403e90:	ror	w23, w23, #28
  403e94:	eor	w26, w22, w21
  403e98:	add	w23, w23, w22
  403e9c:	mov	w25, #0xf681                	// #63105
  403ea0:	add	w24, w18, w24
  403ea4:	eor	w26, w26, w23
  403ea8:	movk	w25, #0x8771, lsl #16
  403eac:	add	w24, w24, w26
  403eb0:	add	w24, w24, w25
  403eb4:	ror	w24, w24, #21
  403eb8:	eor	w25, w23, w22
  403ebc:	add	w24, w24, w23
  403ec0:	mov	w26, #0x6122                	// #24866
  403ec4:	add	w21, w2, w21
  403ec8:	eor	w25, w25, w24
  403ecc:	movk	w26, #0x6d9d, lsl #16
  403ed0:	add	w21, w21, w25
  403ed4:	add	w21, w21, w26
  403ed8:	ror	w21, w21, #16
  403edc:	eor	w26, w24, w23
  403ee0:	add	w21, w21, w24
  403ee4:	mov	w25, #0x380c                	// #14348
  403ee8:	add	w22, w20, w22
  403eec:	eor	w26, w26, w21
  403ef0:	movk	w25, #0xfde5, lsl #16
  403ef4:	add	w22, w22, w26
  403ef8:	add	w22, w22, w25
  403efc:	ror	w22, w22, #9
  403f00:	eor	w25, w21, w24
  403f04:	add	w22, w22, w21
  403f08:	mov	w26, #0xea44                	// #59972
  403f0c:	add	w23, w13, w23
  403f10:	eor	w25, w25, w22
  403f14:	movk	w26, #0xa4be, lsl #16
  403f18:	add	w23, w23, w25
  403f1c:	add	w23, w23, w26
  403f20:	ror	w23, w23, #28
  403f24:	eor	w26, w22, w21
  403f28:	add	w23, w23, w22
  403f2c:	mov	w25, #0xcfa9                	// #53161
  403f30:	add	w24, w14, w24
  403f34:	eor	w26, w26, w23
  403f38:	movk	w25, #0x4bde, lsl #16
  403f3c:	add	w24, w24, w26
  403f40:	add	w24, w24, w25
  403f44:	ror	w24, w24, #21
  403f48:	eor	w25, w23, w22
  403f4c:	add	w24, w24, w23
  403f50:	mov	w26, #0x4b60                	// #19296
  403f54:	add	w21, w7, w21
  403f58:	eor	w25, w25, w24
  403f5c:	movk	w26, #0xf6bb, lsl #16
  403f60:	add	w21, w21, w25
  403f64:	add	w21, w21, w26
  403f68:	ror	w21, w21, #16
  403f6c:	eor	w26, w24, w23
  403f70:	add	w21, w21, w24
  403f74:	mov	w25, #0xbc70                	// #48240
  403f78:	add	w22, w6, w22
  403f7c:	eor	w26, w26, w21
  403f80:	movk	w25, #0xbebf, lsl #16
  403f84:	add	w22, w22, w26
  403f88:	add	w22, w22, w25
  403f8c:	ror	w22, w22, #9
  403f90:	eor	w25, w21, w24
  403f94:	add	w22, w22, w21
  403f98:	mov	w26, #0x7ec6                	// #32454
  403f9c:	add	w23, w5, w23
  403fa0:	eor	w25, w25, w22
  403fa4:	movk	w26, #0x289b, lsl #16
  403fa8:	add	w23, w23, w25
  403fac:	add	w23, w23, w26
  403fb0:	ror	w23, w23, #28
  403fb4:	eor	w26, w22, w21
  403fb8:	add	w23, w23, w22
  403fbc:	mov	w25, #0x27fa                	// #10234
  403fc0:	add	w24, w4, w24
  403fc4:	eor	w26, w26, w23
  403fc8:	movk	w25, #0xeaa1, lsl #16
  403fcc:	add	w24, w24, w26
  403fd0:	add	w24, w24, w25
  403fd4:	ror	w24, w24, #21
  403fd8:	eor	w25, w23, w22
  403fdc:	add	w24, w24, w23
  403fe0:	mov	w26, #0x3085                	// #12421
  403fe4:	add	w21, w17, w21
  403fe8:	eor	w25, w25, w24
  403fec:	movk	w26, #0xd4ef, lsl #16
  403ff0:	add	w21, w21, w25
  403ff4:	add	w21, w21, w26
  403ff8:	ror	w21, w21, #16
  403ffc:	eor	w26, w24, w23
  404000:	add	w21, w21, w24
  404004:	mov	w25, #0x1d05                	// #7429
  404008:	add	w22, w15, w22
  40400c:	eor	w26, w26, w21
  404010:	movk	w25, #0x488, lsl #16
  404014:	add	w22, w22, w26
  404018:	add	w22, w22, w25
  40401c:	ror	w22, w22, #9
  404020:	eor	w25, w21, w24
  404024:	add	w22, w22, w21
  404028:	mov	w26, #0xd039                	// #53305
  40402c:	add	w23, w16, w23
  404030:	eor	w25, w25, w22
  404034:	movk	w26, #0xd9d4, lsl #16
  404038:	add	w23, w23, w25
  40403c:	add	w23, w23, w26
  404040:	ror	w23, w23, #28
  404044:	eor	w26, w22, w21
  404048:	add	w23, w23, w22
  40404c:	mov	w25, #0x99e5                	// #39397
  404050:	add	w24, w19, w24
  404054:	eor	w26, w26, w23
  404058:	movk	w25, #0xe6db, lsl #16
  40405c:	add	w24, w24, w26
  404060:	add	w24, w24, w25
  404064:	ror	w24, w24, #21
  404068:	eor	w25, w23, w22
  40406c:	add	w24, w24, w23
  404070:	mov	w26, #0x7cf8                	// #31992
  404074:	add	w21, w1, w21
  404078:	eor	w25, w25, w24
  40407c:	movk	w26, #0x1fa2, lsl #16
  404080:	add	w21, w21, w25
  404084:	add	w21, w21, w26
  404088:	ror	w21, w21, #16
  40408c:	add	w4, w4, w23
  404090:	eor	w23, w24, w23
  404094:	add	w21, w21, w24
  404098:	mov	w25, #0x5665                	// #22117
  40409c:	add	w22, w12, w22
  4040a0:	eor	w23, w23, w21
  4040a4:	movk	w25, #0xc4ac, lsl #16
  4040a8:	add	w22, w22, w23
  4040ac:	add	w22, w22, w25
  4040b0:	ror	w22, w22, #9
  4040b4:	add	w22, w22, w21
  4040b8:	add	w7, w7, w24
  4040bc:	orn	w24, w22, w24
  4040c0:	mov	w26, #0x2244                	// #8772
  4040c4:	eor	w24, w24, w21
  4040c8:	movk	w26, #0xf429, lsl #16
  4040cc:	add	w4, w4, w24
  4040d0:	add	w4, w4, w26
  4040d4:	ror	w4, w4, #26
  4040d8:	add	w27, w4, w22
  4040dc:	orn	w4, w27, w21
  4040e0:	mov	w23, #0xff97                	// #65431
  4040e4:	eor	w4, w4, w22
  4040e8:	movk	w23, #0x432a, lsl #16
  4040ec:	add	w4, w7, w4
  4040f0:	add	w20, w20, w21
  4040f4:	add	w21, w4, w23
  4040f8:	add	w23, w3, w22
  4040fc:	ror	w3, w21, #22
  404100:	add	w21, w3, w27
  404104:	orn	w3, w21, w22
  404108:	mov	w25, #0x23a7                	// #9127
  40410c:	eor	w3, w3, w27
  404110:	movk	w25, #0xab94, lsl #16
  404114:	add	w20, w20, w3
  404118:	add	w20, w20, w25
  40411c:	ror	w20, w20, #17
  404120:	add	w20, w20, w21
  404124:	orn	w25, w20, w27
  404128:	mov	w24, #0xa039                	// #41017
  40412c:	eor	w25, w25, w21
  404130:	movk	w24, #0xfc93, lsl #16
  404134:	add	w23, w23, w25
  404138:	add	w23, w23, w24
  40413c:	ror	w23, w23, #11
  404140:	add	w23, w23, w20
  404144:	add	w17, w17, w21
  404148:	orn	w21, w23, w21
  40414c:	mov	w26, #0x59c3                	// #22979
  404150:	add	w19, w19, w27
  404154:	eor	w21, w21, w20
  404158:	movk	w26, #0x655b, lsl #16
  40415c:	add	w19, w19, w21
  404160:	add	w19, w19, w26
  404164:	ror	w19, w19, #26
  404168:	add	w19, w19, w23
  40416c:	add	w6, w6, w20
  404170:	orn	w20, w19, w20
  404174:	mov	w7, #0xcc92                	// #52370
  404178:	eor	w20, w20, w23
  40417c:	movk	w7, #0x8f0c, lsl #16
  404180:	add	w17, w17, w20
  404184:	add	w17, w17, w7
  404188:	ror	w17, w17, #22
  40418c:	add	w17, w17, w19
  404190:	add	w13, w13, w23
  404194:	orn	w23, w17, w23
  404198:	mov	w4, #0xf47d                	// #62589
  40419c:	eor	w23, w23, w19
  4041a0:	movk	w4, #0xffef, lsl #16
  4041a4:	add	w6, w6, w23
  4041a8:	add	w4, w6, w4
  4041ac:	ror	w4, w4, #17
  4041b0:	add	w4, w4, w17
  4041b4:	orn	w6, w4, w19
  4041b8:	mov	w3, #0x5dd1                	// #24017
  4041bc:	eor	w6, w6, w17
  4041c0:	movk	w3, #0x8584, lsl #16
  4041c4:	add	w13, w13, w6
  4041c8:	add	w13, w13, w3
  4041cc:	ror	w13, w13, #11
  4041d0:	add	w13, w13, w4
  4041d4:	add	w1, w1, w17
  4041d8:	orn	w17, w13, w17
  4041dc:	mov	w22, #0x7e4f                	// #32335
  4041e0:	add	w18, w18, w19
  4041e4:	eor	w17, w17, w4
  4041e8:	movk	w22, #0x6fa8, lsl #16
  4041ec:	add	w17, w18, w17
  4041f0:	add	w17, w17, w22
  4041f4:	ror	w17, w17, #26
  4041f8:	add	w17, w17, w13
  4041fc:	orn	w18, w17, w4
  404200:	mov	w25, #0xe6e0                	// #59104
  404204:	eor	w18, w18, w13
  404208:	movk	w25, #0xfe2c, lsl #16
  40420c:	add	w18, w1, w18
  404210:	add	w18, w18, w25
  404214:	ror	w18, w18, #22
  404218:	add	w18, w18, w17
  40421c:	add	w3, w5, w13
  404220:	orn	w13, w18, w13
  404224:	mov	w24, #0x4314                	// #17172
  404228:	add	w15, w15, w4
  40422c:	eor	w13, w13, w17
  404230:	movk	w24, #0xa301, lsl #16
  404234:	add	w13, w15, w13
  404238:	add	w13, w13, w24
  40423c:	ror	w13, w13, #17
  404240:	add	w13, w13, w18
  404244:	orn	w15, w13, w17
  404248:	mov	w21, #0x11a1                	// #4513
  40424c:	eor	w15, w15, w18
  404250:	movk	w21, #0x4e08, lsl #16
  404254:	add	w15, w3, w15
  404258:	add	w15, w15, w21
  40425c:	ror	w15, w15, #11
  404260:	add	w15, w15, w13
  404264:	add	w14, w14, w17
  404268:	orn	w17, w15, w18
  40426c:	mov	w26, #0x7e82                	// #32386
  404270:	eor	w17, w17, w13
  404274:	movk	w26, #0xf753, lsl #16
  404278:	add	w14, w14, w17
  40427c:	add	w14, w14, w26
  404280:	ror	w14, w14, #26
  404284:	add	w14, w14, w15
  404288:	add	w12, w12, w13
  40428c:	orn	w13, w14, w13
  404290:	mov	w20, #0xf235                	// #62005
  404294:	add	w1, w2, w18
  404298:	eor	w13, w13, w15
  40429c:	movk	w20, #0xbd3a, lsl #16
  4042a0:	add	w13, w1, w13
  4042a4:	add	w13, w13, w20
  4042a8:	ror	w13, w13, #22
  4042ac:	add	w13, w13, w14
  4042b0:	add	w16, w16, w15
  4042b4:	orn	w15, w13, w15
  4042b8:	mov	w7, #0xd2bb                	// #53947
  4042bc:	eor	w15, w15, w14
  4042c0:	movk	w7, #0x2ad7, lsl #16
  4042c4:	add	w12, w12, w15
  4042c8:	add	w12, w12, w7
  4042cc:	ror	w12, w12, #17
  4042d0:	add	w12, w12, w13
  4042d4:	add	w11, w14, w11
  4042d8:	orn	w14, w12, w14
  4042dc:	mov	w23, #0xd391                	// #54161
  4042e0:	add	w8, w12, w8
  4042e4:	add	w9, w12, w9
  4042e8:	eor	w12, w14, w13
  4042ec:	movk	w23, #0xeb86, lsl #16
  4042f0:	add	w12, w16, w12
  4042f4:	add	w12, w12, w23
  4042f8:	ror	w12, w12, #11
  4042fc:	add	w10, w13, w10
  404300:	add	w8, w8, w12
  404304:	stp	w11, w8, [x0]
  404308:	stp	w9, w10, [x0, #8]
  40430c:	ldp	x20, x19, [sp, #64]
  404310:	ldp	x22, x21, [sp, #48]
  404314:	ldp	x24, x23, [sp, #32]
  404318:	ldp	x26, x25, [sp, #16]
  40431c:	ldr	x27, [sp], #80
  404320:	ret
  404324:	stp	x29, x30, [sp, #-48]!
  404328:	stp	x22, x21, [sp, #16]
  40432c:	stp	x20, x19, [sp, #32]
  404330:	ldr	w22, [x1, #16]
  404334:	add	x21, x1, #0x18
  404338:	mov	x20, x0
  40433c:	mov	w8, #0x80                  	// #128
  404340:	ubfx	x9, x22, #3, #6
  404344:	add	x0, x21, x9
  404348:	eor	w2, w9, #0x3f
  40434c:	mov	x19, x1
  404350:	cmp	w2, #0x7
  404354:	strb	w8, [x0], #1
  404358:	mov	x29, sp
  40435c:	b.hi	40438c <ferror@plt+0x297c>  // b.pmore
  404360:	mov	w1, wzr
  404364:	bl	401790 <memset@plt>
  404368:	mov	x0, x19
  40436c:	mov	x1, x21
  404370:	bl	403940 <ferror@plt+0x1f30>
  404374:	movi	v0.2d, #0x0
  404378:	str	xzr, [x21, #48]
  40437c:	stp	q0, q0, [x21, #16]
  404380:	str	q0, [x21]
  404384:	ldr	w22, [x19, #16]
  404388:	b	404398 <ferror@plt+0x2988>
  40438c:	sub	w2, w2, #0x8
  404390:	mov	w1, wzr
  404394:	bl	401790 <memset@plt>
  404398:	ldr	w8, [x19, #20]
  40439c:	mov	x0, x19
  4043a0:	mov	x1, x21
  4043a4:	stp	w22, w8, [x19, #80]
  4043a8:	bl	403940 <ferror@plt+0x1f30>
  4043ac:	ldr	q0, [x19]
  4043b0:	movi	v1.2d, #0x0
  4043b4:	str	q0, [x20]
  4043b8:	stp	q1, q1, [x19, #32]
  4043bc:	str	q1, [x19, #64]
  4043c0:	str	xzr, [x19, #80]
  4043c4:	stp	q1, q1, [x19]
  4043c8:	ldp	x20, x19, [sp, #32]
  4043cc:	ldp	x22, x21, [sp, #16]
  4043d0:	ldp	x29, x30, [sp], #48
  4043d4:	ret
  4043d8:	adrp	x8, 417000 <ferror@plt+0x155f0>
  4043dc:	str	w0, [x8, #544]
  4043e0:	ret
  4043e4:	sub	sp, sp, #0x70
  4043e8:	stp	x29, x30, [sp, #16]
  4043ec:	stp	x28, x27, [sp, #32]
  4043f0:	stp	x26, x25, [sp, #48]
  4043f4:	stp	x24, x23, [sp, #64]
  4043f8:	stp	x22, x21, [sp, #80]
  4043fc:	stp	x20, x19, [sp, #96]
  404400:	add	x29, sp, #0x10
  404404:	str	xzr, [x1]
  404408:	cbz	x0, 40444c <ferror@plt+0x2a3c>
  40440c:	ldrb	w22, [x0]
  404410:	mov	x20, x0
  404414:	cbz	x22, 40444c <ferror@plt+0x2a3c>
  404418:	mov	x21, x2
  40441c:	mov	x19, x1
  404420:	bl	401890 <__ctype_b_loc@plt>
  404424:	ldr	x8, [x0]
  404428:	mov	x23, x0
  40442c:	ldrh	w9, [x8, x22, lsl #1]
  404430:	tbz	w9, #13, 404444 <ferror@plt+0x2a34>
  404434:	add	x9, x20, #0x1
  404438:	ldrb	w22, [x9], #1
  40443c:	ldrh	w10, [x8, x22, lsl #1]
  404440:	tbnz	w10, #13, 404438 <ferror@plt+0x2a28>
  404444:	cmp	w22, #0x2d
  404448:	b.ne	404480 <ferror@plt+0x2a70>  // b.any
  40444c:	mov	w22, #0xffffffea            	// #-22
  404450:	neg	w19, w22
  404454:	bl	4019c0 <__errno_location@plt>
  404458:	str	w19, [x0]
  40445c:	mov	w0, w22
  404460:	ldp	x20, x19, [sp, #96]
  404464:	ldp	x22, x21, [sp, #80]
  404468:	ldp	x24, x23, [sp, #64]
  40446c:	ldp	x26, x25, [sp, #48]
  404470:	ldp	x28, x27, [sp, #32]
  404474:	ldp	x29, x30, [sp, #16]
  404478:	add	sp, sp, #0x70
  40447c:	ret
  404480:	bl	4019c0 <__errno_location@plt>
  404484:	mov	x24, x0
  404488:	str	wzr, [x0]
  40448c:	add	x1, sp, #0x8
  404490:	mov	x0, x20
  404494:	mov	w2, wzr
  404498:	mov	w3, wzr
  40449c:	str	xzr, [sp, #8]
  4044a0:	bl	4017b0 <__strtoul_internal@plt>
  4044a4:	ldr	x25, [sp, #8]
  4044a8:	ldr	w8, [x24]
  4044ac:	cmp	x25, x20
  4044b0:	b.eq	404630 <ferror@plt+0x2c20>  // b.none
  4044b4:	add	x9, x0, #0x1
  4044b8:	mov	x20, x0
  4044bc:	cmp	x9, #0x1
  4044c0:	b.hi	4044c8 <ferror@plt+0x2ab8>  // b.pmore
  4044c4:	cbnz	w8, 404634 <ferror@plt+0x2c24>
  4044c8:	cbz	x25, 404640 <ferror@plt+0x2c30>
  4044cc:	ldrb	w8, [x25]
  4044d0:	cbz	w8, 404640 <ferror@plt+0x2c30>
  4044d4:	mov	w27, wzr
  4044d8:	mov	x28, xzr
  4044dc:	b	4044ec <ferror@plt+0x2adc>
  4044e0:	mov	x28, xzr
  4044e4:	str	x22, [sp, #8]
  4044e8:	mov	x25, x22
  4044ec:	ldrb	w8, [x25, #1]
  4044f0:	cmp	w8, #0x61
  4044f4:	b.le	404524 <ferror@plt+0x2b14>
  4044f8:	cmp	w8, #0x62
  4044fc:	b.eq	40452c <ferror@plt+0x2b1c>  // b.none
  404500:	cmp	w8, #0x69
  404504:	b.ne	40453c <ferror@plt+0x2b2c>  // b.any
  404508:	ldrb	w8, [x25, #2]
  40450c:	orr	w8, w8, #0x20
  404510:	cmp	w8, #0x62
  404514:	b.ne	40453c <ferror@plt+0x2b2c>  // b.any
  404518:	ldrb	w8, [x25, #3]
  40451c:	cbnz	w8, 40453c <ferror@plt+0x2b2c>
  404520:	b	404650 <ferror@plt+0x2c40>
  404524:	cmp	w8, #0x42
  404528:	b.ne	404538 <ferror@plt+0x2b28>  // b.any
  40452c:	ldrb	w8, [x25, #2]
  404530:	cbnz	w8, 40453c <ferror@plt+0x2b2c>
  404534:	b	404658 <ferror@plt+0x2c48>
  404538:	cbz	w8, 404650 <ferror@plt+0x2c40>
  40453c:	bl	4016f0 <localeconv@plt>
  404540:	cbz	x0, 404560 <ferror@plt+0x2b50>
  404544:	ldr	x22, [x0]
  404548:	cbz	x22, 40456c <ferror@plt+0x2b5c>
  40454c:	mov	x0, x22
  404550:	bl	401640 <strlen@plt>
  404554:	mov	x26, x0
  404558:	mov	w8, #0x1                   	// #1
  40455c:	b	404574 <ferror@plt+0x2b64>
  404560:	mov	w8, wzr
  404564:	mov	x22, xzr
  404568:	b	404570 <ferror@plt+0x2b60>
  40456c:	mov	w8, wzr
  404570:	mov	x26, xzr
  404574:	cbnz	x28, 40444c <ferror@plt+0x2a3c>
  404578:	ldrb	w9, [x25]
  40457c:	eor	w8, w8, #0x1
  404580:	cmp	w9, #0x0
  404584:	cset	w9, eq  // eq = none
  404588:	orr	w8, w8, w9
  40458c:	tbnz	w8, #0, 40444c <ferror@plt+0x2a3c>
  404590:	mov	x0, x22
  404594:	mov	x1, x25
  404598:	mov	x2, x26
  40459c:	bl	401750 <strncmp@plt>
  4045a0:	cbnz	w0, 40444c <ferror@plt+0x2a3c>
  4045a4:	add	x22, x25, x26
  4045a8:	ldrb	w8, [x22]
  4045ac:	cmp	w8, #0x30
  4045b0:	b.ne	4045c4 <ferror@plt+0x2bb4>  // b.any
  4045b4:	ldrb	w8, [x22, #1]!
  4045b8:	add	w27, w27, #0x1
  4045bc:	cmp	w8, #0x30
  4045c0:	b.eq	4045b4 <ferror@plt+0x2ba4>  // b.none
  4045c4:	ldr	x9, [x23]
  4045c8:	sxtb	x8, w8
  4045cc:	ldrh	w8, [x9, x8, lsl #1]
  4045d0:	tbz	w8, #11, 4044e0 <ferror@plt+0x2ad0>
  4045d4:	add	x1, sp, #0x8
  4045d8:	mov	x0, x22
  4045dc:	mov	w2, wzr
  4045e0:	mov	w3, wzr
  4045e4:	str	wzr, [x24]
  4045e8:	str	xzr, [sp, #8]
  4045ec:	bl	4017b0 <__strtoul_internal@plt>
  4045f0:	ldr	x25, [sp, #8]
  4045f4:	ldr	w8, [x24]
  4045f8:	cmp	x25, x22
  4045fc:	b.eq	404630 <ferror@plt+0x2c20>  // b.none
  404600:	add	x9, x0, #0x1
  404604:	cmp	x9, #0x1
  404608:	b.hi	404610 <ferror@plt+0x2c00>  // b.pmore
  40460c:	cbnz	w8, 404634 <ferror@plt+0x2c24>
  404610:	mov	x28, xzr
  404614:	cbz	x0, 4044ec <ferror@plt+0x2adc>
  404618:	cbz	x25, 40444c <ferror@plt+0x2a3c>
  40461c:	ldrb	w8, [x25]
  404620:	mov	w22, #0xffffffea            	// #-22
  404624:	mov	x28, x0
  404628:	cbnz	w8, 4044ec <ferror@plt+0x2adc>
  40462c:	b	404450 <ferror@plt+0x2a40>
  404630:	cbz	w8, 40444c <ferror@plt+0x2a3c>
  404634:	neg	w22, w8
  404638:	tbz	w22, #31, 40445c <ferror@plt+0x2a4c>
  40463c:	b	404450 <ferror@plt+0x2a40>
  404640:	mov	w22, wzr
  404644:	str	x20, [x19]
  404648:	tbz	w22, #31, 40445c <ferror@plt+0x2a4c>
  40464c:	b	404450 <ferror@plt+0x2a40>
  404650:	mov	w24, #0x400                 	// #1024
  404654:	b	40465c <ferror@plt+0x2c4c>
  404658:	mov	w24, #0x3e8                 	// #1000
  40465c:	ldrsb	w22, [x25]
  404660:	adrp	x23, 406000 <ferror@plt+0x45f0>
  404664:	add	x23, x23, #0xa1c
  404668:	mov	w2, #0x9                   	// #9
  40466c:	mov	x0, x23
  404670:	mov	w1, w22
  404674:	bl	401960 <memchr@plt>
  404678:	cbnz	x0, 404698 <ferror@plt+0x2c88>
  40467c:	adrp	x23, 406000 <ferror@plt+0x45f0>
  404680:	add	x23, x23, #0xa25
  404684:	mov	w2, #0x9                   	// #9
  404688:	mov	x0, x23
  40468c:	mov	w1, w22
  404690:	bl	401960 <memchr@plt>
  404694:	cbz	x0, 40444c <ferror@plt+0x2a3c>
  404698:	sub	w8, w0, w23
  40469c:	adds	w8, w8, #0x1
  4046a0:	b.cs	4046c4 <ferror@plt+0x2cb4>  // b.hs, b.nlast
  4046a4:	mvn	w9, w0
  4046a8:	add	w9, w9, w23
  4046ac:	umulh	x10, x24, x20
  4046b0:	cmp	xzr, x10
  4046b4:	b.ne	4046cc <ferror@plt+0x2cbc>  // b.any
  4046b8:	adds	w9, w9, #0x1
  4046bc:	mul	x20, x20, x24
  4046c0:	b.cc	4046ac <ferror@plt+0x2c9c>  // b.lo, b.ul, b.last
  4046c4:	mov	w22, wzr
  4046c8:	b	4046d0 <ferror@plt+0x2cc0>
  4046cc:	mov	w22, #0xffffffde            	// #-34
  4046d0:	cbz	x21, 4046d8 <ferror@plt+0x2cc8>
  4046d4:	str	w8, [x21]
  4046d8:	cbz	x28, 404644 <ferror@plt+0x2c34>
  4046dc:	cbz	w8, 404644 <ferror@plt+0x2c34>
  4046e0:	mvn	w8, w0
  4046e4:	add	w9, w8, w23
  4046e8:	mov	w8, #0x1                   	// #1
  4046ec:	umulh	x10, x24, x8
  4046f0:	cmp	xzr, x10
  4046f4:	b.ne	404704 <ferror@plt+0x2cf4>  // b.any
  4046f8:	adds	w9, w9, #0x1
  4046fc:	mul	x8, x8, x24
  404700:	b.cc	4046ec <ferror@plt+0x2cdc>  // b.lo, b.ul, b.last
  404704:	mov	w9, #0xa                   	// #10
  404708:	cmp	x28, #0xb
  40470c:	b.cc	404720 <ferror@plt+0x2d10>  // b.lo, b.ul, b.last
  404710:	add	x9, x9, x9, lsl #2
  404714:	lsl	x9, x9, #1
  404718:	cmp	x9, x28
  40471c:	b.cc	404710 <ferror@plt+0x2d00>  // b.lo, b.ul, b.last
  404720:	cmp	w27, #0x1
  404724:	b.lt	4047d0 <ferror@plt+0x2dc0>  // b.tstop
  404728:	cmp	w27, #0x3
  40472c:	b.hi	404738 <ferror@plt+0x2d28>  // b.pmore
  404730:	mov	w10, wzr
  404734:	b	4047bc <ferror@plt+0x2dac>
  404738:	mov	w10, #0x1                   	// #1
  40473c:	dup	v0.2d, x10
  404740:	and	w10, w27, #0xfffffffc
  404744:	mov	v1.16b, v0.16b
  404748:	mov	v1.d[0], x9
  40474c:	mov	w9, w10
  404750:	fmov	x12, d1
  404754:	mov	x11, v1.d[1]
  404758:	add	x12, x12, x12, lsl #2
  40475c:	fmov	x13, d0
  404760:	lsl	x12, x12, #1
  404764:	add	x11, x11, x11, lsl #2
  404768:	add	x13, x13, x13, lsl #2
  40476c:	mov	x14, v0.d[1]
  404770:	fmov	d1, x12
  404774:	lsl	x11, x11, #1
  404778:	lsl	x13, x13, #1
  40477c:	mov	v1.d[1], x11
  404780:	add	x11, x14, x14, lsl #2
  404784:	fmov	d0, x13
  404788:	lsl	x11, x11, #1
  40478c:	subs	w9, w9, #0x4
  404790:	mov	v0.d[1], x11
  404794:	b.ne	404750 <ferror@plt+0x2d40>  // b.any
  404798:	mov	x9, v1.d[1]
  40479c:	mov	x11, v0.d[1]
  4047a0:	fmov	x12, d1
  4047a4:	fmov	x13, d0
  4047a8:	mul	x12, x13, x12
  4047ac:	mul	x9, x11, x9
  4047b0:	cmp	w27, w10
  4047b4:	mul	x9, x12, x9
  4047b8:	b.eq	4047d0 <ferror@plt+0x2dc0>  // b.none
  4047bc:	sub	w10, w27, w10
  4047c0:	add	x9, x9, x9, lsl #2
  4047c4:	subs	w10, w10, #0x1
  4047c8:	lsl	x9, x9, #1
  4047cc:	b.ne	4047c0 <ferror@plt+0x2db0>  // b.any
  4047d0:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4047d4:	mov	w12, #0x1                   	// #1
  4047d8:	movk	x10, #0xcccd
  4047dc:	mov	w11, #0xa                   	// #10
  4047e0:	b	4047f4 <ferror@plt+0x2de4>
  4047e4:	cmp	x28, #0x9
  4047e8:	mov	x28, x13
  4047ec:	mov	x12, x14
  4047f0:	b.ls	404644 <ferror@plt+0x2c34>  // b.plast
  4047f4:	umulh	x13, x28, x10
  4047f8:	lsr	x13, x13, #3
  4047fc:	add	x14, x12, x12, lsl #2
  404800:	msub	x15, x13, x11, x28
  404804:	lsl	x14, x14, #1
  404808:	cbz	x15, 4047e4 <ferror@plt+0x2dd4>
  40480c:	udiv	x12, x9, x12
  404810:	udiv	x12, x12, x15
  404814:	udiv	x12, x8, x12
  404818:	add	x20, x12, x20
  40481c:	b	4047e4 <ferror@plt+0x2dd4>
  404820:	mov	x2, xzr
  404824:	b	4043e4 <ferror@plt+0x29d4>
  404828:	stp	x29, x30, [sp, #-48]!
  40482c:	stp	x20, x19, [sp, #32]
  404830:	mov	x20, x1
  404834:	mov	x19, x0
  404838:	str	x21, [sp, #16]
  40483c:	mov	x29, sp
  404840:	cbz	x0, 404874 <ferror@plt+0x2e64>
  404844:	ldrb	w21, [x19]
  404848:	mov	x8, x19
  40484c:	cbz	w21, 404878 <ferror@plt+0x2e68>
  404850:	bl	401890 <__ctype_b_loc@plt>
  404854:	ldr	x9, [x0]
  404858:	mov	x8, x19
  40485c:	and	x10, x21, #0xff
  404860:	ldrh	w10, [x9, x10, lsl #1]
  404864:	tbz	w10, #11, 404878 <ferror@plt+0x2e68>
  404868:	ldrb	w21, [x8, #1]!
  40486c:	cbnz	w21, 40485c <ferror@plt+0x2e4c>
  404870:	b	404878 <ferror@plt+0x2e68>
  404874:	mov	x8, xzr
  404878:	cbz	x20, 404880 <ferror@plt+0x2e70>
  40487c:	str	x8, [x20]
  404880:	cmp	x8, x19
  404884:	b.ls	404898 <ferror@plt+0x2e88>  // b.plast
  404888:	ldrb	w8, [x8]
  40488c:	cmp	w8, #0x0
  404890:	cset	w0, eq  // eq = none
  404894:	b	40489c <ferror@plt+0x2e8c>
  404898:	mov	w0, wzr
  40489c:	ldp	x20, x19, [sp, #32]
  4048a0:	ldr	x21, [sp, #16]
  4048a4:	ldp	x29, x30, [sp], #48
  4048a8:	ret
  4048ac:	stp	x29, x30, [sp, #-48]!
  4048b0:	stp	x20, x19, [sp, #32]
  4048b4:	mov	x20, x1
  4048b8:	mov	x19, x0
  4048bc:	str	x21, [sp, #16]
  4048c0:	mov	x29, sp
  4048c4:	cbz	x0, 4048f8 <ferror@plt+0x2ee8>
  4048c8:	ldrb	w21, [x19]
  4048cc:	mov	x8, x19
  4048d0:	cbz	w21, 4048fc <ferror@plt+0x2eec>
  4048d4:	bl	401890 <__ctype_b_loc@plt>
  4048d8:	ldr	x9, [x0]
  4048dc:	mov	x8, x19
  4048e0:	and	x10, x21, #0xff
  4048e4:	ldrh	w10, [x9, x10, lsl #1]
  4048e8:	tbz	w10, #12, 4048fc <ferror@plt+0x2eec>
  4048ec:	ldrb	w21, [x8, #1]!
  4048f0:	cbnz	w21, 4048e0 <ferror@plt+0x2ed0>
  4048f4:	b	4048fc <ferror@plt+0x2eec>
  4048f8:	mov	x8, xzr
  4048fc:	cbz	x20, 404904 <ferror@plt+0x2ef4>
  404900:	str	x8, [x20]
  404904:	cmp	x8, x19
  404908:	b.ls	40491c <ferror@plt+0x2f0c>  // b.plast
  40490c:	ldrb	w8, [x8]
  404910:	cmp	w8, #0x0
  404914:	cset	w0, eq  // eq = none
  404918:	b	404920 <ferror@plt+0x2f10>
  40491c:	mov	w0, wzr
  404920:	ldp	x20, x19, [sp, #32]
  404924:	ldr	x21, [sp, #16]
  404928:	ldp	x29, x30, [sp], #48
  40492c:	ret
  404930:	sub	sp, sp, #0x110
  404934:	stp	x29, x30, [sp, #208]
  404938:	add	x29, sp, #0xd0
  40493c:	mov	x8, #0xffffffffffffffd0    	// #-48
  404940:	mov	x9, sp
  404944:	sub	x10, x29, #0x50
  404948:	stp	x28, x23, [sp, #224]
  40494c:	stp	x22, x21, [sp, #240]
  404950:	stp	x20, x19, [sp, #256]
  404954:	mov	x20, x1
  404958:	mov	x19, x0
  40495c:	movk	x8, #0xff80, lsl #32
  404960:	add	x11, x29, #0x40
  404964:	add	x9, x9, #0x80
  404968:	add	x22, x10, #0x30
  40496c:	mov	w23, #0xffffffd0            	// #-48
  404970:	stp	x2, x3, [x29, #-80]
  404974:	stp	x4, x5, [x29, #-64]
  404978:	stp	x6, x7, [x29, #-48]
  40497c:	stp	q1, q2, [sp, #16]
  404980:	stp	q3, q4, [sp, #48]
  404984:	str	q0, [sp]
  404988:	stp	q5, q6, [sp, #80]
  40498c:	str	q7, [sp, #112]
  404990:	stp	x9, x8, [x29, #-16]
  404994:	stp	x11, x22, [x29, #-32]
  404998:	tbnz	w23, #31, 4049a4 <ferror@plt+0x2f94>
  40499c:	mov	w8, w23
  4049a0:	b	4049bc <ferror@plt+0x2fac>
  4049a4:	add	w8, w23, #0x8
  4049a8:	cmn	w23, #0x8
  4049ac:	stur	w8, [x29, #-8]
  4049b0:	b.gt	4049bc <ferror@plt+0x2fac>
  4049b4:	add	x9, x22, w23, sxtw
  4049b8:	b	4049c8 <ferror@plt+0x2fb8>
  4049bc:	ldur	x9, [x29, #-32]
  4049c0:	add	x10, x9, #0x8
  4049c4:	stur	x10, [x29, #-32]
  4049c8:	ldr	x1, [x9]
  4049cc:	cbz	x1, 404a44 <ferror@plt+0x3034>
  4049d0:	tbnz	w8, #31, 4049dc <ferror@plt+0x2fcc>
  4049d4:	mov	w23, w8
  4049d8:	b	4049f4 <ferror@plt+0x2fe4>
  4049dc:	add	w23, w8, #0x8
  4049e0:	cmn	w8, #0x8
  4049e4:	stur	w23, [x29, #-8]
  4049e8:	b.gt	4049f4 <ferror@plt+0x2fe4>
  4049ec:	add	x8, x22, w8, sxtw
  4049f0:	b	404a00 <ferror@plt+0x2ff0>
  4049f4:	ldur	x8, [x29, #-32]
  4049f8:	add	x9, x8, #0x8
  4049fc:	stur	x9, [x29, #-32]
  404a00:	ldr	x21, [x8]
  404a04:	cbz	x21, 404a44 <ferror@plt+0x3034>
  404a08:	mov	x0, x19
  404a0c:	bl	401870 <strcmp@plt>
  404a10:	cbz	w0, 404a28 <ferror@plt+0x3018>
  404a14:	mov	x0, x19
  404a18:	mov	x1, x21
  404a1c:	bl	401870 <strcmp@plt>
  404a20:	cbnz	w0, 404998 <ferror@plt+0x2f88>
  404a24:	b	404a2c <ferror@plt+0x301c>
  404a28:	mov	w0, #0x1                   	// #1
  404a2c:	ldp	x20, x19, [sp, #256]
  404a30:	ldp	x22, x21, [sp, #240]
  404a34:	ldp	x28, x23, [sp, #224]
  404a38:	ldp	x29, x30, [sp, #208]
  404a3c:	add	sp, sp, #0x110
  404a40:	ret
  404a44:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404a48:	ldr	w0, [x8, #544]
  404a4c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404a50:	add	x1, x1, #0xa2e
  404a54:	mov	x2, x20
  404a58:	mov	x3, x19
  404a5c:	bl	401980 <errx@plt>
  404a60:	cbz	x1, 404a84 <ferror@plt+0x3074>
  404a64:	sxtb	w8, w2
  404a68:	ldrsb	w9, [x0]
  404a6c:	cbz	w9, 404a84 <ferror@plt+0x3074>
  404a70:	cmp	w8, w9
  404a74:	b.eq	404a88 <ferror@plt+0x3078>  // b.none
  404a78:	sub	x1, x1, #0x1
  404a7c:	add	x0, x0, #0x1
  404a80:	cbnz	x1, 404a68 <ferror@plt+0x3058>
  404a84:	mov	x0, xzr
  404a88:	ret
  404a8c:	stp	x29, x30, [sp, #-32]!
  404a90:	stp	x20, x19, [sp, #16]
  404a94:	mov	x29, sp
  404a98:	mov	x20, x1
  404a9c:	mov	x19, x0
  404aa0:	bl	404bfc <ferror@plt+0x31ec>
  404aa4:	cmp	x0, w0, sxtw
  404aa8:	b.ne	404ac0 <ferror@plt+0x30b0>  // b.any
  404aac:	cmp	w0, w0, sxth
  404ab0:	b.ne	404ac0 <ferror@plt+0x30b0>  // b.any
  404ab4:	ldp	x20, x19, [sp, #16]
  404ab8:	ldp	x29, x30, [sp], #32
  404abc:	ret
  404ac0:	bl	4019c0 <__errno_location@plt>
  404ac4:	mov	w8, #0x22                  	// #34
  404ac8:	str	w8, [x0]
  404acc:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404ad0:	ldr	w0, [x8, #544]
  404ad4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404ad8:	add	x1, x1, #0xa2e
  404adc:	mov	x2, x20
  404ae0:	mov	x3, x19
  404ae4:	bl	4019f0 <err@plt>
  404ae8:	stp	x29, x30, [sp, #-32]!
  404aec:	stp	x20, x19, [sp, #16]
  404af0:	mov	x29, sp
  404af4:	mov	x20, x1
  404af8:	mov	x19, x0
  404afc:	bl	404bfc <ferror@plt+0x31ec>
  404b00:	cmp	x0, w0, sxtw
  404b04:	b.ne	404b14 <ferror@plt+0x3104>  // b.any
  404b08:	ldp	x20, x19, [sp, #16]
  404b0c:	ldp	x29, x30, [sp], #32
  404b10:	ret
  404b14:	bl	4019c0 <__errno_location@plt>
  404b18:	mov	w8, #0x22                  	// #34
  404b1c:	str	w8, [x0]
  404b20:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404b24:	ldr	w0, [x8, #544]
  404b28:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404b2c:	add	x1, x1, #0xa2e
  404b30:	mov	x2, x20
  404b34:	mov	x3, x19
  404b38:	bl	4019f0 <err@plt>
  404b3c:	stp	x29, x30, [sp, #-32]!
  404b40:	mov	w2, #0xa                   	// #10
  404b44:	stp	x20, x19, [sp, #16]
  404b48:	mov	x29, sp
  404b4c:	mov	x20, x1
  404b50:	mov	x19, x0
  404b54:	bl	404d6c <ferror@plt+0x335c>
  404b58:	lsr	x8, x0, #32
  404b5c:	cbnz	x8, 404b74 <ferror@plt+0x3164>
  404b60:	cmp	w0, #0x10, lsl #12
  404b64:	b.cs	404b74 <ferror@plt+0x3164>  // b.hs, b.nlast
  404b68:	ldp	x20, x19, [sp, #16]
  404b6c:	ldp	x29, x30, [sp], #32
  404b70:	ret
  404b74:	bl	4019c0 <__errno_location@plt>
  404b78:	mov	w8, #0x22                  	// #34
  404b7c:	str	w8, [x0]
  404b80:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404b84:	ldr	w0, [x8, #544]
  404b88:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404b8c:	add	x1, x1, #0xa2e
  404b90:	mov	x2, x20
  404b94:	mov	x3, x19
  404b98:	bl	4019f0 <err@plt>
  404b9c:	stp	x29, x30, [sp, #-32]!
  404ba0:	mov	w2, #0x10                  	// #16
  404ba4:	stp	x20, x19, [sp, #16]
  404ba8:	mov	x29, sp
  404bac:	mov	x20, x1
  404bb0:	mov	x19, x0
  404bb4:	bl	404d6c <ferror@plt+0x335c>
  404bb8:	lsr	x8, x0, #32
  404bbc:	cbnz	x8, 404bd4 <ferror@plt+0x31c4>
  404bc0:	cmp	w0, #0x10, lsl #12
  404bc4:	b.cs	404bd4 <ferror@plt+0x31c4>  // b.hs, b.nlast
  404bc8:	ldp	x20, x19, [sp, #16]
  404bcc:	ldp	x29, x30, [sp], #32
  404bd0:	ret
  404bd4:	bl	4019c0 <__errno_location@plt>
  404bd8:	mov	w8, #0x22                  	// #34
  404bdc:	str	w8, [x0]
  404be0:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404be4:	ldr	w0, [x8, #544]
  404be8:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404bec:	add	x1, x1, #0xa2e
  404bf0:	mov	x2, x20
  404bf4:	mov	x3, x19
  404bf8:	bl	4019f0 <err@plt>
  404bfc:	stp	x29, x30, [sp, #-48]!
  404c00:	mov	x29, sp
  404c04:	str	x21, [sp, #16]
  404c08:	stp	x20, x19, [sp, #32]
  404c0c:	mov	x20, x1
  404c10:	mov	x19, x0
  404c14:	str	xzr, [x29, #24]
  404c18:	bl	4019c0 <__errno_location@plt>
  404c1c:	str	wzr, [x0]
  404c20:	cbz	x19, 404c74 <ferror@plt+0x3264>
  404c24:	ldrb	w8, [x19]
  404c28:	cbz	w8, 404c74 <ferror@plt+0x3264>
  404c2c:	mov	x21, x0
  404c30:	add	x1, x29, #0x18
  404c34:	mov	w2, #0xa                   	// #10
  404c38:	mov	x0, x19
  404c3c:	mov	w3, wzr
  404c40:	bl	401740 <__strtol_internal@plt>
  404c44:	ldr	w8, [x21]
  404c48:	cbnz	w8, 404c90 <ferror@plt+0x3280>
  404c4c:	ldr	x8, [x29, #24]
  404c50:	cmp	x8, x19
  404c54:	b.eq	404c74 <ferror@plt+0x3264>  // b.none
  404c58:	cbz	x8, 404c64 <ferror@plt+0x3254>
  404c5c:	ldrb	w8, [x8]
  404c60:	cbnz	w8, 404c74 <ferror@plt+0x3264>
  404c64:	ldp	x20, x19, [sp, #32]
  404c68:	ldr	x21, [sp, #16]
  404c6c:	ldp	x29, x30, [sp], #48
  404c70:	ret
  404c74:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404c78:	ldr	w0, [x8, #544]
  404c7c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404c80:	add	x1, x1, #0xa2e
  404c84:	mov	x2, x20
  404c88:	mov	x3, x19
  404c8c:	bl	401980 <errx@plt>
  404c90:	adrp	x9, 417000 <ferror@plt+0x155f0>
  404c94:	ldr	w0, [x9, #544]
  404c98:	cmp	w8, #0x22
  404c9c:	b.ne	404c7c <ferror@plt+0x326c>  // b.any
  404ca0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404ca4:	add	x1, x1, #0xa2e
  404ca8:	mov	x2, x20
  404cac:	mov	x3, x19
  404cb0:	bl	4019f0 <err@plt>
  404cb4:	stp	x29, x30, [sp, #-32]!
  404cb8:	mov	w2, #0xa                   	// #10
  404cbc:	stp	x20, x19, [sp, #16]
  404cc0:	mov	x29, sp
  404cc4:	mov	x20, x1
  404cc8:	mov	x19, x0
  404ccc:	bl	404d6c <ferror@plt+0x335c>
  404cd0:	lsr	x8, x0, #32
  404cd4:	cbnz	x8, 404ce4 <ferror@plt+0x32d4>
  404cd8:	ldp	x20, x19, [sp, #16]
  404cdc:	ldp	x29, x30, [sp], #32
  404ce0:	ret
  404ce4:	bl	4019c0 <__errno_location@plt>
  404ce8:	mov	w8, #0x22                  	// #34
  404cec:	str	w8, [x0]
  404cf0:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404cf4:	ldr	w0, [x8, #544]
  404cf8:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404cfc:	add	x1, x1, #0xa2e
  404d00:	mov	x2, x20
  404d04:	mov	x3, x19
  404d08:	bl	4019f0 <err@plt>
  404d0c:	stp	x29, x30, [sp, #-32]!
  404d10:	mov	w2, #0x10                  	// #16
  404d14:	stp	x20, x19, [sp, #16]
  404d18:	mov	x29, sp
  404d1c:	mov	x20, x1
  404d20:	mov	x19, x0
  404d24:	bl	404d6c <ferror@plt+0x335c>
  404d28:	lsr	x8, x0, #32
  404d2c:	cbnz	x8, 404d3c <ferror@plt+0x332c>
  404d30:	ldp	x20, x19, [sp, #16]
  404d34:	ldp	x29, x30, [sp], #32
  404d38:	ret
  404d3c:	bl	4019c0 <__errno_location@plt>
  404d40:	mov	w8, #0x22                  	// #34
  404d44:	str	w8, [x0]
  404d48:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404d4c:	ldr	w0, [x8, #544]
  404d50:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404d54:	add	x1, x1, #0xa2e
  404d58:	mov	x2, x20
  404d5c:	mov	x3, x19
  404d60:	bl	4019f0 <err@plt>
  404d64:	mov	w2, #0xa                   	// #10
  404d68:	b	404d6c <ferror@plt+0x335c>
  404d6c:	sub	sp, sp, #0x40
  404d70:	stp	x29, x30, [sp, #16]
  404d74:	stp	x22, x21, [sp, #32]
  404d78:	stp	x20, x19, [sp, #48]
  404d7c:	add	x29, sp, #0x10
  404d80:	mov	w21, w2
  404d84:	mov	x20, x1
  404d88:	mov	x19, x0
  404d8c:	str	xzr, [sp, #8]
  404d90:	bl	4019c0 <__errno_location@plt>
  404d94:	str	wzr, [x0]
  404d98:	cbz	x19, 404df0 <ferror@plt+0x33e0>
  404d9c:	ldrb	w8, [x19]
  404da0:	cbz	w8, 404df0 <ferror@plt+0x33e0>
  404da4:	mov	x22, x0
  404da8:	add	x1, sp, #0x8
  404dac:	mov	x0, x19
  404db0:	mov	w2, w21
  404db4:	mov	w3, wzr
  404db8:	bl	4017b0 <__strtoul_internal@plt>
  404dbc:	ldr	w8, [x22]
  404dc0:	cbnz	w8, 404e0c <ferror@plt+0x33fc>
  404dc4:	ldr	x8, [sp, #8]
  404dc8:	cmp	x8, x19
  404dcc:	b.eq	404df0 <ferror@plt+0x33e0>  // b.none
  404dd0:	cbz	x8, 404ddc <ferror@plt+0x33cc>
  404dd4:	ldrb	w8, [x8]
  404dd8:	cbnz	w8, 404df0 <ferror@plt+0x33e0>
  404ddc:	ldp	x20, x19, [sp, #48]
  404de0:	ldp	x22, x21, [sp, #32]
  404de4:	ldp	x29, x30, [sp, #16]
  404de8:	add	sp, sp, #0x40
  404dec:	ret
  404df0:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404df4:	ldr	w0, [x8, #544]
  404df8:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404dfc:	add	x1, x1, #0xa2e
  404e00:	mov	x2, x20
  404e04:	mov	x3, x19
  404e08:	bl	401980 <errx@plt>
  404e0c:	adrp	x9, 417000 <ferror@plt+0x155f0>
  404e10:	ldr	w0, [x9, #544]
  404e14:	cmp	w8, #0x22
  404e18:	b.ne	404df8 <ferror@plt+0x33e8>  // b.any
  404e1c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404e20:	add	x1, x1, #0xa2e
  404e24:	mov	x2, x20
  404e28:	mov	x3, x19
  404e2c:	bl	4019f0 <err@plt>
  404e30:	mov	w2, #0x10                  	// #16
  404e34:	b	404d6c <ferror@plt+0x335c>
  404e38:	stp	x29, x30, [sp, #-48]!
  404e3c:	mov	x29, sp
  404e40:	str	x21, [sp, #16]
  404e44:	stp	x20, x19, [sp, #32]
  404e48:	mov	x20, x1
  404e4c:	mov	x19, x0
  404e50:	str	xzr, [x29, #24]
  404e54:	bl	4019c0 <__errno_location@plt>
  404e58:	str	wzr, [x0]
  404e5c:	cbz	x19, 404ea8 <ferror@plt+0x3498>
  404e60:	ldrb	w8, [x19]
  404e64:	cbz	w8, 404ea8 <ferror@plt+0x3498>
  404e68:	mov	x21, x0
  404e6c:	add	x1, x29, #0x18
  404e70:	mov	x0, x19
  404e74:	bl	401690 <strtod@plt>
  404e78:	ldr	w8, [x21]
  404e7c:	cbnz	w8, 404ec4 <ferror@plt+0x34b4>
  404e80:	ldr	x8, [x29, #24]
  404e84:	cmp	x8, x19
  404e88:	b.eq	404ea8 <ferror@plt+0x3498>  // b.none
  404e8c:	cbz	x8, 404e98 <ferror@plt+0x3488>
  404e90:	ldrb	w8, [x8]
  404e94:	cbnz	w8, 404ea8 <ferror@plt+0x3498>
  404e98:	ldp	x20, x19, [sp, #32]
  404e9c:	ldr	x21, [sp, #16]
  404ea0:	ldp	x29, x30, [sp], #48
  404ea4:	ret
  404ea8:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404eac:	ldr	w0, [x8, #544]
  404eb0:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404eb4:	add	x1, x1, #0xa2e
  404eb8:	mov	x2, x20
  404ebc:	mov	x3, x19
  404ec0:	bl	401980 <errx@plt>
  404ec4:	adrp	x9, 417000 <ferror@plt+0x155f0>
  404ec8:	ldr	w0, [x9, #544]
  404ecc:	cmp	w8, #0x22
  404ed0:	b.ne	404eb0 <ferror@plt+0x34a0>  // b.any
  404ed4:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404ed8:	add	x1, x1, #0xa2e
  404edc:	mov	x2, x20
  404ee0:	mov	x3, x19
  404ee4:	bl	4019f0 <err@plt>
  404ee8:	stp	x29, x30, [sp, #-48]!
  404eec:	mov	x29, sp
  404ef0:	str	x21, [sp, #16]
  404ef4:	stp	x20, x19, [sp, #32]
  404ef8:	mov	x20, x1
  404efc:	mov	x19, x0
  404f00:	str	xzr, [x29, #24]
  404f04:	bl	4019c0 <__errno_location@plt>
  404f08:	str	wzr, [x0]
  404f0c:	cbz	x19, 404f5c <ferror@plt+0x354c>
  404f10:	ldrb	w8, [x19]
  404f14:	cbz	w8, 404f5c <ferror@plt+0x354c>
  404f18:	mov	x21, x0
  404f1c:	add	x1, x29, #0x18
  404f20:	mov	w2, #0xa                   	// #10
  404f24:	mov	x0, x19
  404f28:	bl	4018b0 <strtol@plt>
  404f2c:	ldr	w8, [x21]
  404f30:	cbnz	w8, 404f78 <ferror@plt+0x3568>
  404f34:	ldr	x8, [x29, #24]
  404f38:	cmp	x8, x19
  404f3c:	b.eq	404f5c <ferror@plt+0x354c>  // b.none
  404f40:	cbz	x8, 404f4c <ferror@plt+0x353c>
  404f44:	ldrb	w8, [x8]
  404f48:	cbnz	w8, 404f5c <ferror@plt+0x354c>
  404f4c:	ldp	x20, x19, [sp, #32]
  404f50:	ldr	x21, [sp, #16]
  404f54:	ldp	x29, x30, [sp], #48
  404f58:	ret
  404f5c:	adrp	x8, 417000 <ferror@plt+0x155f0>
  404f60:	ldr	w0, [x8, #544]
  404f64:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404f68:	add	x1, x1, #0xa2e
  404f6c:	mov	x2, x20
  404f70:	mov	x3, x19
  404f74:	bl	401980 <errx@plt>
  404f78:	adrp	x9, 417000 <ferror@plt+0x155f0>
  404f7c:	ldr	w0, [x9, #544]
  404f80:	cmp	w8, #0x22
  404f84:	b.ne	404f64 <ferror@plt+0x3554>  // b.any
  404f88:	adrp	x1, 406000 <ferror@plt+0x45f0>
  404f8c:	add	x1, x1, #0xa2e
  404f90:	mov	x2, x20
  404f94:	mov	x3, x19
  404f98:	bl	4019f0 <err@plt>
  404f9c:	stp	x29, x30, [sp, #-48]!
  404fa0:	mov	x29, sp
  404fa4:	str	x21, [sp, #16]
  404fa8:	stp	x20, x19, [sp, #32]
  404fac:	mov	x20, x1
  404fb0:	mov	x19, x0
  404fb4:	str	xzr, [x29, #24]
  404fb8:	bl	4019c0 <__errno_location@plt>
  404fbc:	str	wzr, [x0]
  404fc0:	cbz	x19, 405010 <ferror@plt+0x3600>
  404fc4:	ldrb	w8, [x19]
  404fc8:	cbz	w8, 405010 <ferror@plt+0x3600>
  404fcc:	mov	x21, x0
  404fd0:	add	x1, x29, #0x18
  404fd4:	mov	w2, #0xa                   	// #10
  404fd8:	mov	x0, x19
  404fdc:	bl	401630 <strtoul@plt>
  404fe0:	ldr	w8, [x21]
  404fe4:	cbnz	w8, 40502c <ferror@plt+0x361c>
  404fe8:	ldr	x8, [x29, #24]
  404fec:	cmp	x8, x19
  404ff0:	b.eq	405010 <ferror@plt+0x3600>  // b.none
  404ff4:	cbz	x8, 405000 <ferror@plt+0x35f0>
  404ff8:	ldrb	w8, [x8]
  404ffc:	cbnz	w8, 405010 <ferror@plt+0x3600>
  405000:	ldp	x20, x19, [sp, #32]
  405004:	ldr	x21, [sp, #16]
  405008:	ldp	x29, x30, [sp], #48
  40500c:	ret
  405010:	adrp	x8, 417000 <ferror@plt+0x155f0>
  405014:	ldr	w0, [x8, #544]
  405018:	adrp	x1, 406000 <ferror@plt+0x45f0>
  40501c:	add	x1, x1, #0xa2e
  405020:	mov	x2, x20
  405024:	mov	x3, x19
  405028:	bl	401980 <errx@plt>
  40502c:	adrp	x9, 417000 <ferror@plt+0x155f0>
  405030:	ldr	w0, [x9, #544]
  405034:	cmp	w8, #0x22
  405038:	b.ne	405018 <ferror@plt+0x3608>  // b.any
  40503c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  405040:	add	x1, x1, #0xa2e
  405044:	mov	x2, x20
  405048:	mov	x3, x19
  40504c:	bl	4019f0 <err@plt>
  405050:	sub	sp, sp, #0x30
  405054:	stp	x20, x19, [sp, #32]
  405058:	mov	x20, x1
  40505c:	add	x1, sp, #0x8
  405060:	mov	x2, xzr
  405064:	stp	x29, x30, [sp, #16]
  405068:	add	x29, sp, #0x10
  40506c:	mov	x19, x0
  405070:	bl	4043e4 <ferror@plt+0x29d4>
  405074:	cbnz	w0, 40508c <ferror@plt+0x367c>
  405078:	ldr	x0, [sp, #8]
  40507c:	ldp	x20, x19, [sp, #32]
  405080:	ldp	x29, x30, [sp, #16]
  405084:	add	sp, sp, #0x30
  405088:	ret
  40508c:	bl	4019c0 <__errno_location@plt>
  405090:	adrp	x9, 417000 <ferror@plt+0x155f0>
  405094:	ldr	w8, [x0]
  405098:	ldr	w0, [x9, #544]
  40509c:	adrp	x1, 406000 <ferror@plt+0x45f0>
  4050a0:	add	x1, x1, #0xa2e
  4050a4:	mov	x2, x20
  4050a8:	mov	x3, x19
  4050ac:	cbnz	w8, 4050b4 <ferror@plt+0x36a4>
  4050b0:	bl	401980 <errx@plt>
  4050b4:	bl	4019f0 <err@plt>
  4050b8:	stp	x29, x30, [sp, #-32]!
  4050bc:	str	x19, [sp, #16]
  4050c0:	mov	x19, x1
  4050c4:	mov	x1, x2
  4050c8:	mov	x29, sp
  4050cc:	bl	404e38 <ferror@plt+0x3428>
  4050d0:	fcvtzs	x8, d0
  4050d4:	mov	x9, #0x848000000000        	// #145685290680320
  4050d8:	movk	x9, #0x412e, lsl #48
  4050dc:	scvtf	d1, x8
  4050e0:	fmov	d2, x9
  4050e4:	fsub	d0, d0, d1
  4050e8:	fmul	d0, d0, d2
  4050ec:	fcvtzs	x9, d0
  4050f0:	stp	x8, x9, [x19]
  4050f4:	ldr	x19, [sp, #16]
  4050f8:	ldp	x29, x30, [sp], #32
  4050fc:	ret
  405100:	and	w8, w0, #0xf000
  405104:	sub	w8, w8, #0x1, lsl #12
  405108:	lsr	w9, w8, #12
  40510c:	cmp	w9, #0xb
  405110:	mov	w8, wzr
  405114:	b.hi	405168 <ferror@plt+0x3758>  // b.pmore
  405118:	adrp	x10, 406000 <ferror@plt+0x45f0>
  40511c:	add	x10, x10, #0xa10
  405120:	adr	x11, 405134 <ferror@plt+0x3724>
  405124:	ldrb	w12, [x10, x9]
  405128:	add	x11, x11, x12, lsl #2
  40512c:	mov	w9, #0x64                  	// #100
  405130:	br	x11
  405134:	mov	w9, #0x70                  	// #112
  405138:	b	405160 <ferror@plt+0x3750>
  40513c:	mov	w9, #0x63                  	// #99
  405140:	b	405160 <ferror@plt+0x3750>
  405144:	mov	w9, #0x62                  	// #98
  405148:	b	405160 <ferror@plt+0x3750>
  40514c:	mov	w9, #0x6c                  	// #108
  405150:	b	405160 <ferror@plt+0x3750>
  405154:	mov	w9, #0x73                  	// #115
  405158:	b	405160 <ferror@plt+0x3750>
  40515c:	mov	w9, #0x2d                  	// #45
  405160:	mov	w8, #0x1                   	// #1
  405164:	strb	w9, [x1]
  405168:	tst	w0, #0x100
  40516c:	mov	w9, #0x72                  	// #114
  405170:	mov	w10, #0x2d                  	// #45
  405174:	add	x11, x1, x8
  405178:	mov	w12, #0x77                  	// #119
  40517c:	csel	w17, w10, w9, eq  // eq = none
  405180:	tst	w0, #0x80
  405184:	mov	w14, #0x53                  	// #83
  405188:	mov	w15, #0x73                  	// #115
  40518c:	mov	w16, #0x78                  	// #120
  405190:	strb	w17, [x11]
  405194:	csel	w17, w10, w12, eq  // eq = none
  405198:	tst	w0, #0x40
  40519c:	orr	x13, x8, #0x2
  4051a0:	strb	w17, [x11, #1]
  4051a4:	csel	w11, w15, w14, ne  // ne = any
  4051a8:	csel	w17, w16, w10, ne  // ne = any
  4051ac:	tst	w0, #0x800
  4051b0:	csel	w11, w17, w11, eq  // eq = none
  4051b4:	add	x13, x13, x1
  4051b8:	tst	w0, #0x20
  4051bc:	strb	w11, [x13]
  4051c0:	csel	w11, w10, w9, eq  // eq = none
  4051c4:	tst	w0, #0x10
  4051c8:	strb	w11, [x13, #1]
  4051cc:	csel	w11, w10, w12, eq  // eq = none
  4051d0:	tst	w0, #0x8
  4051d4:	csel	w14, w15, w14, ne  // ne = any
  4051d8:	csel	w15, w16, w10, ne  // ne = any
  4051dc:	tst	w0, #0x400
  4051e0:	orr	x8, x8, #0x6
  4051e4:	csel	w14, w15, w14, eq  // eq = none
  4051e8:	tst	w0, #0x4
  4051ec:	add	x8, x8, x1
  4051f0:	csel	w9, w10, w9, eq  // eq = none
  4051f4:	tst	w0, #0x2
  4051f8:	mov	w17, #0x54                  	// #84
  4051fc:	strb	w11, [x13, #2]
  405200:	mov	w11, #0x74                  	// #116
  405204:	strb	w14, [x13, #3]
  405208:	strb	w9, [x8]
  40520c:	csel	w9, w10, w12, eq  // eq = none
  405210:	tst	w0, #0x1
  405214:	strb	w9, [x8, #1]
  405218:	csel	w9, w11, w17, ne  // ne = any
  40521c:	csel	w10, w16, w10, ne  // ne = any
  405220:	tst	w0, #0x200
  405224:	csel	w9, w10, w9, eq  // eq = none
  405228:	mov	x0, x1
  40522c:	strb	w9, [x8, #2]
  405230:	strb	wzr, [x8, #3]
  405234:	ret
  405238:	sub	sp, sp, #0x50
  40523c:	add	x8, sp, #0x8
  405240:	stp	x29, x30, [sp, #48]
  405244:	stp	x20, x19, [sp, #64]
  405248:	add	x29, sp, #0x30
  40524c:	tbz	w0, #1, 40525c <ferror@plt+0x384c>
  405250:	orr	x8, x8, #0x1
  405254:	mov	w9, #0x20                  	// #32
  405258:	strb	w9, [sp, #8]
  40525c:	cmp	x1, #0x400
  405260:	b.cs	405274 <ferror@plt+0x3864>  // b.hs, b.nlast
  405264:	mov	w9, #0x42                  	// #66
  405268:	mov	w19, w1
  40526c:	strh	w9, [x8]
  405270:	b	4053d4 <ferror@plt+0x39c4>
  405274:	cmp	x1, #0x100, lsl #12
  405278:	b.cs	405284 <ferror@plt+0x3874>  // b.hs, b.nlast
  40527c:	mov	w9, #0xa                   	// #10
  405280:	b	4052c8 <ferror@plt+0x38b8>
  405284:	lsr	x9, x1, #30
  405288:	cbnz	x9, 405294 <ferror@plt+0x3884>
  40528c:	mov	w9, #0x14                  	// #20
  405290:	b	4052c8 <ferror@plt+0x38b8>
  405294:	lsr	x9, x1, #40
  405298:	cbnz	x9, 4052a4 <ferror@plt+0x3894>
  40529c:	mov	w9, #0x1e                  	// #30
  4052a0:	b	4052c8 <ferror@plt+0x38b8>
  4052a4:	lsr	x9, x1, #50
  4052a8:	cbnz	x9, 4052b4 <ferror@plt+0x38a4>
  4052ac:	mov	w9, #0x28                  	// #40
  4052b0:	b	4052c8 <ferror@plt+0x38b8>
  4052b4:	lsr	x9, x1, #60
  4052b8:	mov	w10, #0x3c                  	// #60
  4052bc:	cmp	x9, #0x0
  4052c0:	mov	w9, #0x32                  	// #50
  4052c4:	csel	w9, w9, w10, eq  // eq = none
  4052c8:	mov	w10, #0xcccd                	// #52429
  4052cc:	movk	w10, #0xcccc, lsl #16
  4052d0:	adrp	x11, 406000 <ferror@plt+0x45f0>
  4052d4:	umull	x10, w9, w10
  4052d8:	add	x11, x11, #0xa37
  4052dc:	lsr	x10, x10, #35
  4052e0:	ldrb	w12, [x11, x10]
  4052e4:	mov	x10, #0xffffffffffffffff    	// #-1
  4052e8:	lsl	x10, x10, x9
  4052ec:	mov	x11, x8
  4052f0:	lsr	x19, x1, x9
  4052f4:	bic	x10, x1, x10
  4052f8:	strb	w12, [x11], #1
  4052fc:	tbz	w0, #0, 405314 <ferror@plt+0x3904>
  405300:	cmp	w9, #0xa
  405304:	b.cc	405314 <ferror@plt+0x3904>  // b.lo, b.ul, b.last
  405308:	mov	w11, #0x4269                	// #17001
  40530c:	sturh	w11, [x8, #1]
  405310:	add	x11, x8, #0x3
  405314:	strb	wzr, [x11]
  405318:	cbz	x10, 4053d4 <ferror@plt+0x39c4>
  40531c:	sub	w8, w9, #0xa
  405320:	lsr	x8, x10, x8
  405324:	tbnz	w0, #2, 40533c <ferror@plt+0x392c>
  405328:	sub	x9, x8, #0x3b6
  40532c:	cmp	x9, #0x64
  405330:	b.cs	4053b0 <ferror@plt+0x39a0>  // b.hs, b.nlast
  405334:	add	w19, w19, #0x1
  405338:	b	4053d4 <ferror@plt+0x39c4>
  40533c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  405340:	add	x8, x8, #0x5
  405344:	movk	x9, #0xcccd
  405348:	umulh	x10, x8, x9
  40534c:	lsr	x20, x10, #3
  405350:	mul	x9, x20, x9
  405354:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  405358:	ror	x9, x9, #1
  40535c:	movk	x10, #0x1999, lsl #48
  405360:	cmp	x9, x10
  405364:	b.ls	4053b4 <ferror@plt+0x39a4>  // b.plast
  405368:	cbz	x20, 4053d4 <ferror@plt+0x39c4>
  40536c:	bl	4016f0 <localeconv@plt>
  405370:	cbz	x0, 405384 <ferror@plt+0x3974>
  405374:	ldr	x4, [x0]
  405378:	cbz	x4, 405384 <ferror@plt+0x3974>
  40537c:	ldrb	w8, [x4]
  405380:	cbnz	w8, 40538c <ferror@plt+0x397c>
  405384:	adrp	x4, 406000 <ferror@plt+0x45f0>
  405388:	add	x4, x4, #0x459
  40538c:	adrp	x2, 406000 <ferror@plt+0x45f0>
  405390:	add	x2, x2, #0xa3f
  405394:	add	x0, sp, #0x10
  405398:	add	x6, sp, #0x8
  40539c:	mov	w1, #0x20                  	// #32
  4053a0:	mov	w3, w19
  4053a4:	mov	x5, x20
  4053a8:	bl	4016e0 <snprintf@plt>
  4053ac:	b	4053f0 <ferror@plt+0x39e0>
  4053b0:	add	x8, x8, #0x32
  4053b4:	mov	x9, #0xf5c3                	// #62915
  4053b8:	movk	x9, #0x5c28, lsl #16
  4053bc:	movk	x9, #0xc28f, lsl #32
  4053c0:	lsr	x8, x8, #2
  4053c4:	movk	x9, #0x28f5, lsl #48
  4053c8:	umulh	x8, x8, x9
  4053cc:	lsr	x20, x8, #2
  4053d0:	cbnz	x20, 40536c <ferror@plt+0x395c>
  4053d4:	adrp	x2, 406000 <ferror@plt+0x45f0>
  4053d8:	add	x2, x2, #0xa49
  4053dc:	add	x0, sp, #0x10
  4053e0:	add	x4, sp, #0x8
  4053e4:	mov	w1, #0x20                  	// #32
  4053e8:	mov	w3, w19
  4053ec:	bl	4016e0 <snprintf@plt>
  4053f0:	add	x0, sp, #0x10
  4053f4:	bl	401800 <strdup@plt>
  4053f8:	ldp	x20, x19, [sp, #64]
  4053fc:	ldp	x29, x30, [sp, #48]
  405400:	add	sp, sp, #0x50
  405404:	ret
  405408:	stp	x29, x30, [sp, #-64]!
  40540c:	stp	x24, x23, [sp, #16]
  405410:	stp	x22, x21, [sp, #32]
  405414:	stp	x20, x19, [sp, #48]
  405418:	mov	x29, sp
  40541c:	cbz	x0, 4054d0 <ferror@plt+0x3ac0>
  405420:	mov	x19, x3
  405424:	mov	x9, x0
  405428:	mov	w0, #0xffffffff            	// #-1
  40542c:	cbz	x3, 4054d4 <ferror@plt+0x3ac4>
  405430:	mov	x20, x2
  405434:	cbz	x2, 4054d4 <ferror@plt+0x3ac4>
  405438:	mov	x21, x1
  40543c:	cbz	x1, 4054d4 <ferror@plt+0x3ac4>
  405440:	ldrb	w10, [x9]
  405444:	cbz	w10, 4054d4 <ferror@plt+0x3ac4>
  405448:	mov	x23, xzr
  40544c:	mov	x8, xzr
  405450:	add	x22, x9, #0x1
  405454:	b	405468 <ferror@plt+0x3a58>
  405458:	mov	x0, x23
  40545c:	add	x22, x22, #0x1
  405460:	mov	x23, x0
  405464:	cbz	w10, 4054d4 <ferror@plt+0x3ac4>
  405468:	cmp	x23, x20
  40546c:	b.cs	4054e8 <ferror@plt+0x3ad8>  // b.hs, b.nlast
  405470:	and	w11, w10, #0xff
  405474:	ldrb	w10, [x22]
  405478:	sub	x9, x22, #0x1
  40547c:	cmp	x8, #0x0
  405480:	csel	x8, x9, x8, eq  // eq = none
  405484:	cmp	w11, #0x2c
  405488:	csel	x9, x9, xzr, eq  // eq = none
  40548c:	cmp	w10, #0x0
  405490:	csel	x24, x22, x9, eq  // eq = none
  405494:	cbz	x8, 405458 <ferror@plt+0x3a48>
  405498:	cbz	x24, 405458 <ferror@plt+0x3a48>
  40549c:	subs	x1, x24, x8
  4054a0:	b.ls	4054d0 <ferror@plt+0x3ac0>  // b.plast
  4054a4:	mov	x0, x8
  4054a8:	blr	x19
  4054ac:	cmn	w0, #0x1
  4054b0:	b.eq	4054d0 <ferror@plt+0x3ac0>  // b.none
  4054b4:	str	w0, [x21, x23, lsl #2]
  4054b8:	ldrb	w8, [x24]
  4054bc:	add	x0, x23, #0x1
  4054c0:	cbz	w8, 4054d4 <ferror@plt+0x3ac4>
  4054c4:	ldrb	w10, [x22]
  4054c8:	mov	x8, xzr
  4054cc:	b	40545c <ferror@plt+0x3a4c>
  4054d0:	mov	w0, #0xffffffff            	// #-1
  4054d4:	ldp	x20, x19, [sp, #48]
  4054d8:	ldp	x22, x21, [sp, #32]
  4054dc:	ldp	x24, x23, [sp, #16]
  4054e0:	ldp	x29, x30, [sp], #64
  4054e4:	ret
  4054e8:	mov	w0, #0xfffffffe            	// #-2
  4054ec:	b	4054d4 <ferror@plt+0x3ac4>
  4054f0:	stp	x29, x30, [sp, #-80]!
  4054f4:	str	x25, [sp, #16]
  4054f8:	stp	x24, x23, [sp, #32]
  4054fc:	stp	x22, x21, [sp, #48]
  405500:	stp	x20, x19, [sp, #64]
  405504:	mov	x29, sp
  405508:	cbz	x0, 405530 <ferror@plt+0x3b20>
  40550c:	mov	x19, x3
  405510:	mov	x9, x0
  405514:	mov	w0, #0xffffffff            	// #-1
  405518:	cbz	x3, 405534 <ferror@plt+0x3b24>
  40551c:	ldrb	w8, [x9]
  405520:	cbz	w8, 405534 <ferror@plt+0x3b24>
  405524:	ldr	x11, [x19]
  405528:	cmp	x11, x2
  40552c:	b.ls	40554c <ferror@plt+0x3b3c>  // b.plast
  405530:	mov	w0, #0xffffffff            	// #-1
  405534:	ldp	x20, x19, [sp, #64]
  405538:	ldp	x22, x21, [sp, #48]
  40553c:	ldp	x24, x23, [sp, #32]
  405540:	ldr	x25, [sp, #16]
  405544:	ldp	x29, x30, [sp], #80
  405548:	ret
  40554c:	mov	x20, x4
  405550:	cmp	w8, #0x2b
  405554:	b.ne	405560 <ferror@plt+0x3b50>  // b.any
  405558:	add	x9, x9, #0x1
  40555c:	b	405568 <ferror@plt+0x3b58>
  405560:	mov	x11, xzr
  405564:	str	xzr, [x19]
  405568:	mov	w0, #0xffffffff            	// #-1
  40556c:	cbz	x20, 405534 <ferror@plt+0x3b24>
  405570:	sub	x21, x2, x11
  405574:	cbz	x21, 405534 <ferror@plt+0x3b24>
  405578:	cbz	x1, 405534 <ferror@plt+0x3b24>
  40557c:	ldrb	w10, [x9]
  405580:	cbz	w10, 405534 <ferror@plt+0x3b24>
  405584:	mov	x24, xzr
  405588:	mov	x8, xzr
  40558c:	add	x22, x1, x11, lsl #2
  405590:	add	x23, x9, #0x1
  405594:	b	4055a8 <ferror@plt+0x3b98>
  405598:	mov	x0, x24
  40559c:	add	x23, x23, #0x1
  4055a0:	mov	x24, x0
  4055a4:	cbz	w10, 405610 <ferror@plt+0x3c00>
  4055a8:	cmp	x24, x21
  4055ac:	b.cs	405628 <ferror@plt+0x3c18>  // b.hs, b.nlast
  4055b0:	and	w11, w10, #0xff
  4055b4:	ldrb	w10, [x23]
  4055b8:	sub	x9, x23, #0x1
  4055bc:	cmp	x8, #0x0
  4055c0:	csel	x8, x9, x8, eq  // eq = none
  4055c4:	cmp	w11, #0x2c
  4055c8:	csel	x9, x9, xzr, eq  // eq = none
  4055cc:	cmp	w10, #0x0
  4055d0:	csel	x25, x23, x9, eq  // eq = none
  4055d4:	cbz	x8, 405598 <ferror@plt+0x3b88>
  4055d8:	cbz	x25, 405598 <ferror@plt+0x3b88>
  4055dc:	subs	x1, x25, x8
  4055e0:	b.ls	405530 <ferror@plt+0x3b20>  // b.plast
  4055e4:	mov	x0, x8
  4055e8:	blr	x20
  4055ec:	cmn	w0, #0x1
  4055f0:	b.eq	405530 <ferror@plt+0x3b20>  // b.none
  4055f4:	str	w0, [x22, x24, lsl #2]
  4055f8:	ldrb	w8, [x25]
  4055fc:	add	x0, x24, #0x1
  405600:	cbz	w8, 405610 <ferror@plt+0x3c00>
  405604:	ldrb	w10, [x23]
  405608:	mov	x8, xzr
  40560c:	b	40559c <ferror@plt+0x3b8c>
  405610:	cmp	w0, #0x1
  405614:	b.lt	405534 <ferror@plt+0x3b24>  // b.tstop
  405618:	ldr	x8, [x19]
  40561c:	add	x8, x8, w0, uxtw
  405620:	str	x8, [x19]
  405624:	b	405534 <ferror@plt+0x3b24>
  405628:	mov	w0, #0xfffffffe            	// #-2
  40562c:	b	405534 <ferror@plt+0x3b24>
  405630:	stp	x29, x30, [sp, #-64]!
  405634:	mov	x8, x0
  405638:	mov	w0, #0xffffffea            	// #-22
  40563c:	str	x23, [sp, #16]
  405640:	stp	x22, x21, [sp, #32]
  405644:	stp	x20, x19, [sp, #48]
  405648:	mov	x29, sp
  40564c:	cbz	x1, 4056f4 <ferror@plt+0x3ce4>
  405650:	cbz	x8, 4056f4 <ferror@plt+0x3ce4>
  405654:	mov	x19, x2
  405658:	cbz	x2, 4056f4 <ferror@plt+0x3ce4>
  40565c:	ldrb	w9, [x8]
  405660:	cbz	w9, 4056f0 <ferror@plt+0x3ce0>
  405664:	mov	x20, x1
  405668:	mov	x0, xzr
  40566c:	add	x21, x8, #0x1
  405670:	mov	w22, #0x1                   	// #1
  405674:	b	405680 <ferror@plt+0x3c70>
  405678:	add	x21, x21, #0x1
  40567c:	cbz	w9, 4056f0 <ferror@plt+0x3ce0>
  405680:	mov	x8, x21
  405684:	ldrb	w10, [x8], #-1
  405688:	and	w9, w9, #0xff
  40568c:	cmp	x0, #0x0
  405690:	csel	x0, x8, x0, eq  // eq = none
  405694:	cmp	w9, #0x2c
  405698:	csel	x8, x8, xzr, eq  // eq = none
  40569c:	cmp	w10, #0x0
  4056a0:	mov	w9, w10
  4056a4:	csel	x23, x21, x8, eq  // eq = none
  4056a8:	cbz	x0, 405678 <ferror@plt+0x3c68>
  4056ac:	cbz	x23, 405678 <ferror@plt+0x3c68>
  4056b0:	subs	x1, x23, x0
  4056b4:	b.ls	405708 <ferror@plt+0x3cf8>  // b.plast
  4056b8:	blr	x19
  4056bc:	tbnz	w0, #31, 4056f4 <ferror@plt+0x3ce4>
  4056c0:	mov	w8, w0
  4056c4:	lsr	x8, x8, #3
  4056c8:	ldrb	w9, [x20, x8]
  4056cc:	and	w10, w0, #0x7
  4056d0:	lsl	w10, w22, w10
  4056d4:	orr	w9, w9, w10
  4056d8:	strb	w9, [x20, x8]
  4056dc:	ldrb	w8, [x23]
  4056e0:	cbz	w8, 4056f0 <ferror@plt+0x3ce0>
  4056e4:	ldrb	w9, [x21]
  4056e8:	mov	x0, xzr
  4056ec:	b	405678 <ferror@plt+0x3c68>
  4056f0:	mov	w0, wzr
  4056f4:	ldp	x20, x19, [sp, #48]
  4056f8:	ldp	x22, x21, [sp, #32]
  4056fc:	ldr	x23, [sp, #16]
  405700:	ldp	x29, x30, [sp], #64
  405704:	ret
  405708:	mov	w0, #0xffffffff            	// #-1
  40570c:	b	4056f4 <ferror@plt+0x3ce4>
  405710:	stp	x29, x30, [sp, #-48]!
  405714:	mov	x8, x0
  405718:	mov	w0, #0xffffffea            	// #-22
  40571c:	stp	x22, x21, [sp, #16]
  405720:	stp	x20, x19, [sp, #32]
  405724:	mov	x29, sp
  405728:	cbz	x1, 4057bc <ferror@plt+0x3dac>
  40572c:	cbz	x8, 4057bc <ferror@plt+0x3dac>
  405730:	mov	x19, x2
  405734:	cbz	x2, 4057bc <ferror@plt+0x3dac>
  405738:	ldrb	w9, [x8]
  40573c:	cbz	w9, 4057b8 <ferror@plt+0x3da8>
  405740:	mov	x20, x1
  405744:	mov	x0, xzr
  405748:	add	x21, x8, #0x1
  40574c:	b	405758 <ferror@plt+0x3d48>
  405750:	add	x21, x21, #0x1
  405754:	cbz	w9, 4057b8 <ferror@plt+0x3da8>
  405758:	mov	x8, x21
  40575c:	ldrb	w10, [x8], #-1
  405760:	and	w9, w9, #0xff
  405764:	cmp	x0, #0x0
  405768:	csel	x0, x8, x0, eq  // eq = none
  40576c:	cmp	w9, #0x2c
  405770:	csel	x8, x8, xzr, eq  // eq = none
  405774:	cmp	w10, #0x0
  405778:	mov	w9, w10
  40577c:	csel	x22, x21, x8, eq  // eq = none
  405780:	cbz	x0, 405750 <ferror@plt+0x3d40>
  405784:	cbz	x22, 405750 <ferror@plt+0x3d40>
  405788:	subs	x1, x22, x0
  40578c:	b.ls	4057cc <ferror@plt+0x3dbc>  // b.plast
  405790:	blr	x19
  405794:	tbnz	x0, #63, 4057bc <ferror@plt+0x3dac>
  405798:	ldr	x8, [x20]
  40579c:	orr	x8, x8, x0
  4057a0:	str	x8, [x20]
  4057a4:	ldrb	w8, [x22]
  4057a8:	cbz	w8, 4057b8 <ferror@plt+0x3da8>
  4057ac:	ldrb	w9, [x21]
  4057b0:	mov	x0, xzr
  4057b4:	b	405750 <ferror@plt+0x3d40>
  4057b8:	mov	w0, wzr
  4057bc:	ldp	x20, x19, [sp, #32]
  4057c0:	ldp	x22, x21, [sp, #16]
  4057c4:	ldp	x29, x30, [sp], #48
  4057c8:	ret
  4057cc:	mov	w0, #0xffffffff            	// #-1
  4057d0:	b	4057bc <ferror@plt+0x3dac>
  4057d4:	stp	x29, x30, [sp, #-64]!
  4057d8:	mov	x29, sp
  4057dc:	str	x23, [sp, #16]
  4057e0:	stp	x22, x21, [sp, #32]
  4057e4:	stp	x20, x19, [sp, #48]
  4057e8:	str	xzr, [x29, #24]
  4057ec:	cbz	x0, 4058c4 <ferror@plt+0x3eb4>
  4057f0:	mov	w21, w3
  4057f4:	mov	x19, x2
  4057f8:	mov	x23, x1
  4057fc:	mov	x22, x0
  405800:	str	w3, [x1]
  405804:	str	w3, [x2]
  405808:	bl	4019c0 <__errno_location@plt>
  40580c:	str	wzr, [x0]
  405810:	ldrb	w8, [x22]
  405814:	mov	x20, x0
  405818:	cmp	w8, #0x3a
  40581c:	b.ne	405828 <ferror@plt+0x3e18>  // b.any
  405820:	add	x21, x22, #0x1
  405824:	b	405884 <ferror@plt+0x3e74>
  405828:	add	x1, x29, #0x18
  40582c:	mov	w2, #0xa                   	// #10
  405830:	mov	x0, x22
  405834:	bl	4018b0 <strtol@plt>
  405838:	str	w0, [x23]
  40583c:	str	w0, [x19]
  405840:	ldr	x8, [x29, #24]
  405844:	mov	w0, #0xffffffff            	// #-1
  405848:	cmp	x8, x22
  40584c:	b.eq	4058c4 <ferror@plt+0x3eb4>  // b.none
  405850:	ldr	w9, [x20]
  405854:	cbnz	w9, 4058c4 <ferror@plt+0x3eb4>
  405858:	cbz	x8, 4058c4 <ferror@plt+0x3eb4>
  40585c:	ldrb	w9, [x8]
  405860:	cmp	w9, #0x2d
  405864:	b.eq	405878 <ferror@plt+0x3e68>  // b.none
  405868:	cmp	w9, #0x3a
  40586c:	b.ne	4058c0 <ferror@plt+0x3eb0>  // b.any
  405870:	ldrb	w9, [x8, #1]
  405874:	cbz	w9, 4058d8 <ferror@plt+0x3ec8>
  405878:	add	x21, x8, #0x1
  40587c:	str	xzr, [x29, #24]
  405880:	str	wzr, [x20]
  405884:	add	x1, x29, #0x18
  405888:	mov	w2, #0xa                   	// #10
  40588c:	mov	x0, x21
  405890:	bl	4018b0 <strtol@plt>
  405894:	str	w0, [x19]
  405898:	ldr	w8, [x20]
  40589c:	mov	w0, #0xffffffff            	// #-1
  4058a0:	cbnz	w8, 4058c4 <ferror@plt+0x3eb4>
  4058a4:	ldr	x8, [x29, #24]
  4058a8:	cbz	x8, 4058c4 <ferror@plt+0x3eb4>
  4058ac:	cmp	x8, x21
  4058b0:	mov	w0, #0xffffffff            	// #-1
  4058b4:	b.eq	4058c4 <ferror@plt+0x3eb4>  // b.none
  4058b8:	ldrb	w8, [x8]
  4058bc:	cbnz	w8, 4058c4 <ferror@plt+0x3eb4>
  4058c0:	mov	w0, wzr
  4058c4:	ldp	x20, x19, [sp, #48]
  4058c8:	ldp	x22, x21, [sp, #32]
  4058cc:	ldr	x23, [sp, #16]
  4058d0:	ldp	x29, x30, [sp], #64
  4058d4:	ret
  4058d8:	str	w21, [x19]
  4058dc:	b	4058c0 <ferror@plt+0x3eb0>
  4058e0:	stp	x29, x30, [sp, #-48]!
  4058e4:	mov	w8, wzr
  4058e8:	str	x21, [sp, #16]
  4058ec:	stp	x20, x19, [sp, #32]
  4058f0:	mov	x29, sp
  4058f4:	cbz	x1, 405a28 <ferror@plt+0x4018>
  4058f8:	cbz	x0, 405a28 <ferror@plt+0x4018>
  4058fc:	ldrb	w8, [x0]
  405900:	and	w8, w8, #0xff
  405904:	cmp	w8, #0x2f
  405908:	mov	x19, x0
  40590c:	b.ne	405928 <ferror@plt+0x3f18>  // b.any
  405910:	mov	x0, x19
  405914:	ldrb	w8, [x0, #1]!
  405918:	cmp	w8, #0x2f
  40591c:	mov	w8, #0x2f                  	// #47
  405920:	b.eq	405900 <ferror@plt+0x3ef0>  // b.none
  405924:	b	405938 <ferror@plt+0x3f28>
  405928:	cbnz	w8, 405938 <ferror@plt+0x3f28>
  40592c:	mov	x20, xzr
  405930:	mov	x19, xzr
  405934:	b	405958 <ferror@plt+0x3f48>
  405938:	mov	w20, #0x1                   	// #1
  40593c:	ldrb	w8, [x19, x20]
  405940:	cbz	w8, 405958 <ferror@plt+0x3f48>
  405944:	cmp	w8, #0x2f
  405948:	b.eq	405958 <ferror@plt+0x3f48>  // b.none
  40594c:	add	x20, x20, #0x1
  405950:	ldrb	w8, [x19, x20]
  405954:	cbnz	w8, 405944 <ferror@plt+0x3f34>
  405958:	ldrb	w8, [x1]
  40595c:	and	w8, w8, #0xff
  405960:	cmp	w8, #0x2f
  405964:	mov	x21, x1
  405968:	b.ne	405984 <ferror@plt+0x3f74>  // b.any
  40596c:	mov	x1, x21
  405970:	ldrb	w8, [x1, #1]!
  405974:	cmp	w8, #0x2f
  405978:	mov	w8, #0x2f                  	// #47
  40597c:	b.eq	40595c <ferror@plt+0x3f4c>  // b.none
  405980:	b	405994 <ferror@plt+0x3f84>
  405984:	cbnz	w8, 405994 <ferror@plt+0x3f84>
  405988:	mov	x8, xzr
  40598c:	mov	x21, xzr
  405990:	b	4059b4 <ferror@plt+0x3fa4>
  405994:	mov	w8, #0x1                   	// #1
  405998:	ldrb	w9, [x21, x8]
  40599c:	cbz	w9, 4059b4 <ferror@plt+0x3fa4>
  4059a0:	cmp	w9, #0x2f
  4059a4:	b.eq	4059b4 <ferror@plt+0x3fa4>  // b.none
  4059a8:	add	x8, x8, #0x1
  4059ac:	ldrb	w9, [x21, x8]
  4059b0:	cbnz	w9, 4059a0 <ferror@plt+0x3f90>
  4059b4:	add	x9, x8, x20
  4059b8:	cmp	x9, #0x1
  4059bc:	b.eq	4059c8 <ferror@plt+0x3fb8>  // b.none
  4059c0:	cbnz	x9, 4059e8 <ferror@plt+0x3fd8>
  4059c4:	b	405a1c <ferror@plt+0x400c>
  4059c8:	cbz	x19, 4059d8 <ferror@plt+0x3fc8>
  4059cc:	ldrb	w9, [x19]
  4059d0:	cmp	w9, #0x2f
  4059d4:	b.eq	405a1c <ferror@plt+0x400c>  // b.none
  4059d8:	cbz	x21, 405a24 <ferror@plt+0x4014>
  4059dc:	ldrb	w9, [x21]
  4059e0:	cmp	w9, #0x2f
  4059e4:	b.eq	405a1c <ferror@plt+0x400c>  // b.none
  4059e8:	cmp	x20, x8
  4059ec:	mov	w8, wzr
  4059f0:	b.ne	405a28 <ferror@plt+0x4018>  // b.any
  4059f4:	cbz	x19, 405a28 <ferror@plt+0x4018>
  4059f8:	cbz	x21, 405a28 <ferror@plt+0x4018>
  4059fc:	mov	x0, x19
  405a00:	mov	x1, x21
  405a04:	mov	x2, x20
  405a08:	bl	401750 <strncmp@plt>
  405a0c:	cbnz	w0, 405a24 <ferror@plt+0x4014>
  405a10:	add	x0, x19, x20
  405a14:	add	x1, x21, x20
  405a18:	b	4058fc <ferror@plt+0x3eec>
  405a1c:	mov	w8, #0x1                   	// #1
  405a20:	b	405a28 <ferror@plt+0x4018>
  405a24:	mov	w8, wzr
  405a28:	ldp	x20, x19, [sp, #32]
  405a2c:	ldr	x21, [sp, #16]
  405a30:	mov	w0, w8
  405a34:	ldp	x29, x30, [sp], #48
  405a38:	ret
  405a3c:	stp	x29, x30, [sp, #-64]!
  405a40:	orr	x8, x0, x1
  405a44:	stp	x24, x23, [sp, #16]
  405a48:	stp	x22, x21, [sp, #32]
  405a4c:	stp	x20, x19, [sp, #48]
  405a50:	mov	x29, sp
  405a54:	cbz	x8, 405a88 <ferror@plt+0x4078>
  405a58:	mov	x19, x1
  405a5c:	mov	x21, x0
  405a60:	mov	x20, x2
  405a64:	cbz	x0, 405aa4 <ferror@plt+0x4094>
  405a68:	cbz	x19, 405ac0 <ferror@plt+0x40b0>
  405a6c:	mov	x0, x21
  405a70:	bl	401640 <strlen@plt>
  405a74:	mvn	x8, x0
  405a78:	cmp	x8, x20
  405a7c:	b.cs	405ac8 <ferror@plt+0x40b8>  // b.hs, b.nlast
  405a80:	mov	x22, xzr
  405a84:	b	405b04 <ferror@plt+0x40f4>
  405a88:	adrp	x0, 406000 <ferror@plt+0x45f0>
  405a8c:	add	x0, x0, #0x9c7
  405a90:	ldp	x20, x19, [sp, #48]
  405a94:	ldp	x22, x21, [sp, #32]
  405a98:	ldp	x24, x23, [sp, #16]
  405a9c:	ldp	x29, x30, [sp], #64
  405aa0:	b	401800 <strdup@plt>
  405aa4:	mov	x0, x19
  405aa8:	mov	x1, x20
  405aac:	ldp	x20, x19, [sp, #48]
  405ab0:	ldp	x22, x21, [sp, #32]
  405ab4:	ldp	x24, x23, [sp, #16]
  405ab8:	ldp	x29, x30, [sp], #64
  405abc:	b	4018f0 <strndup@plt>
  405ac0:	mov	x0, x21
  405ac4:	b	405a90 <ferror@plt+0x4080>
  405ac8:	add	x24, x0, x20
  405acc:	mov	x23, x0
  405ad0:	add	x0, x24, #0x1
  405ad4:	bl	401720 <malloc@plt>
  405ad8:	mov	x22, x0
  405adc:	cbz	x0, 405b04 <ferror@plt+0x40f4>
  405ae0:	mov	x0, x22
  405ae4:	mov	x1, x21
  405ae8:	mov	x2, x23
  405aec:	bl	401610 <memcpy@plt>
  405af0:	add	x0, x22, x23
  405af4:	mov	x1, x19
  405af8:	mov	x2, x20
  405afc:	bl	401610 <memcpy@plt>
  405b00:	strb	wzr, [x22, x24]
  405b04:	mov	x0, x22
  405b08:	ldp	x20, x19, [sp, #48]
  405b0c:	ldp	x22, x21, [sp, #32]
  405b10:	ldp	x24, x23, [sp, #16]
  405b14:	ldp	x29, x30, [sp], #64
  405b18:	ret
  405b1c:	stp	x29, x30, [sp, #-64]!
  405b20:	stp	x20, x19, [sp, #48]
  405b24:	mov	x20, x0
  405b28:	stp	x24, x23, [sp, #16]
  405b2c:	stp	x22, x21, [sp, #32]
  405b30:	mov	x29, sp
  405b34:	cbz	x1, 405b68 <ferror@plt+0x4158>
  405b38:	mov	x0, x1
  405b3c:	mov	x19, x1
  405b40:	bl	401640 <strlen@plt>
  405b44:	mov	x21, x0
  405b48:	cbz	x20, 405b74 <ferror@plt+0x4164>
  405b4c:	mov	x0, x20
  405b50:	bl	401640 <strlen@plt>
  405b54:	mvn	x8, x0
  405b58:	cmp	x21, x8
  405b5c:	b.ls	405b90 <ferror@plt+0x4180>  // b.plast
  405b60:	mov	x22, xzr
  405b64:	b	405bcc <ferror@plt+0x41bc>
  405b68:	cbz	x20, 405be4 <ferror@plt+0x41d4>
  405b6c:	mov	x0, x20
  405b70:	b	405bec <ferror@plt+0x41dc>
  405b74:	mov	x0, x19
  405b78:	mov	x1, x21
  405b7c:	ldp	x20, x19, [sp, #48]
  405b80:	ldp	x22, x21, [sp, #32]
  405b84:	ldp	x24, x23, [sp, #16]
  405b88:	ldp	x29, x30, [sp], #64
  405b8c:	b	4018f0 <strndup@plt>
  405b90:	add	x24, x0, x21
  405b94:	mov	x23, x0
  405b98:	add	x0, x24, #0x1
  405b9c:	bl	401720 <malloc@plt>
  405ba0:	mov	x22, x0
  405ba4:	cbz	x0, 405bcc <ferror@plt+0x41bc>
  405ba8:	mov	x0, x22
  405bac:	mov	x1, x20
  405bb0:	mov	x2, x23
  405bb4:	bl	401610 <memcpy@plt>
  405bb8:	add	x0, x22, x23
  405bbc:	mov	x1, x19
  405bc0:	mov	x2, x21
  405bc4:	bl	401610 <memcpy@plt>
  405bc8:	strb	wzr, [x22, x24]
  405bcc:	mov	x0, x22
  405bd0:	ldp	x20, x19, [sp, #48]
  405bd4:	ldp	x22, x21, [sp, #32]
  405bd8:	ldp	x24, x23, [sp, #16]
  405bdc:	ldp	x29, x30, [sp], #64
  405be0:	ret
  405be4:	adrp	x0, 406000 <ferror@plt+0x45f0>
  405be8:	add	x0, x0, #0x9c7
  405bec:	ldp	x20, x19, [sp, #48]
  405bf0:	ldp	x22, x21, [sp, #32]
  405bf4:	ldp	x24, x23, [sp, #16]
  405bf8:	ldp	x29, x30, [sp], #64
  405bfc:	b	401800 <strdup@plt>
  405c00:	sub	sp, sp, #0x140
  405c04:	stp	x29, x30, [sp, #240]
  405c08:	add	x29, sp, #0xf0
  405c0c:	sub	x9, x29, #0x70
  405c10:	mov	x10, sp
  405c14:	mov	x11, #0xffffffffffffffd0    	// #-48
  405c18:	add	x8, x29, #0x50
  405c1c:	movk	x11, #0xff80, lsl #32
  405c20:	add	x9, x9, #0x30
  405c24:	add	x10, x10, #0x80
  405c28:	stp	x8, x9, [x29, #-32]
  405c2c:	stp	x10, x11, [x29, #-16]
  405c30:	stp	x2, x3, [x29, #-112]
  405c34:	stp	x4, x5, [x29, #-96]
  405c38:	stp	x6, x7, [x29, #-80]
  405c3c:	stp	q1, q2, [sp, #16]
  405c40:	str	q0, [sp]
  405c44:	ldp	q0, q1, [x29, #-32]
  405c48:	stp	x20, x19, [sp, #304]
  405c4c:	mov	x19, x0
  405c50:	add	x0, x29, #0x18
  405c54:	sub	x2, x29, #0x40
  405c58:	str	x28, [sp, #256]
  405c5c:	stp	x24, x23, [sp, #272]
  405c60:	stp	x22, x21, [sp, #288]
  405c64:	stp	q3, q4, [sp, #48]
  405c68:	stp	q5, q6, [sp, #80]
  405c6c:	str	q7, [sp, #112]
  405c70:	stp	q0, q1, [x29, #-64]
  405c74:	bl	4018e0 <vasprintf@plt>
  405c78:	tbnz	w0, #31, 405cb0 <ferror@plt+0x42a0>
  405c7c:	ldr	x21, [x29, #24]
  405c80:	orr	x8, x19, x21
  405c84:	cbz	x8, 405cb8 <ferror@plt+0x42a8>
  405c88:	mov	w22, w0
  405c8c:	cbz	x19, 405ccc <ferror@plt+0x42bc>
  405c90:	cbz	x21, 405ce0 <ferror@plt+0x42d0>
  405c94:	mov	x0, x19
  405c98:	bl	401640 <strlen@plt>
  405c9c:	mvn	x8, x0
  405ca0:	cmp	x8, x22
  405ca4:	b.cs	405ce8 <ferror@plt+0x42d8>  // b.hs, b.nlast
  405ca8:	mov	x20, xzr
  405cac:	b	405d24 <ferror@plt+0x4314>
  405cb0:	mov	x20, xzr
  405cb4:	b	405d2c <ferror@plt+0x431c>
  405cb8:	adrp	x0, 406000 <ferror@plt+0x45f0>
  405cbc:	add	x0, x0, #0x9c7
  405cc0:	bl	401800 <strdup@plt>
  405cc4:	mov	x20, x0
  405cc8:	b	405d24 <ferror@plt+0x4314>
  405ccc:	mov	x0, x21
  405cd0:	mov	x1, x22
  405cd4:	bl	4018f0 <strndup@plt>
  405cd8:	mov	x20, x0
  405cdc:	b	405d24 <ferror@plt+0x4314>
  405ce0:	mov	x0, x19
  405ce4:	b	405cc0 <ferror@plt+0x42b0>
  405ce8:	add	x24, x0, x22
  405cec:	mov	x23, x0
  405cf0:	add	x0, x24, #0x1
  405cf4:	bl	401720 <malloc@plt>
  405cf8:	mov	x20, x0
  405cfc:	cbz	x0, 405d24 <ferror@plt+0x4314>
  405d00:	mov	x0, x20
  405d04:	mov	x1, x19
  405d08:	mov	x2, x23
  405d0c:	bl	401610 <memcpy@plt>
  405d10:	add	x0, x20, x23
  405d14:	mov	x1, x21
  405d18:	mov	x2, x22
  405d1c:	bl	401610 <memcpy@plt>
  405d20:	strb	wzr, [x20, x24]
  405d24:	ldr	x0, [x29, #24]
  405d28:	bl	4018c0 <free@plt>
  405d2c:	mov	x0, x20
  405d30:	ldp	x20, x19, [sp, #304]
  405d34:	ldp	x22, x21, [sp, #288]
  405d38:	ldp	x24, x23, [sp, #272]
  405d3c:	ldr	x28, [sp, #256]
  405d40:	ldp	x29, x30, [sp, #240]
  405d44:	add	sp, sp, #0x140
  405d48:	ret
  405d4c:	sub	sp, sp, #0x60
  405d50:	stp	x29, x30, [sp, #16]
  405d54:	stp	x26, x25, [sp, #32]
  405d58:	stp	x24, x23, [sp, #48]
  405d5c:	stp	x22, x21, [sp, #64]
  405d60:	stp	x20, x19, [sp, #80]
  405d64:	ldr	x23, [x0]
  405d68:	add	x29, sp, #0x10
  405d6c:	ldrb	w8, [x23]
  405d70:	cbz	w8, 405f20 <ferror@plt+0x4510>
  405d74:	mov	x20, x0
  405d78:	mov	x22, x1
  405d7c:	mov	x0, x23
  405d80:	mov	x1, x2
  405d84:	mov	w24, w3
  405d88:	mov	x21, x2
  405d8c:	bl	401900 <strspn@plt>
  405d90:	add	x19, x23, x0
  405d94:	ldrb	w25, [x19]
  405d98:	cbz	x25, 405f1c <ferror@plt+0x450c>
  405d9c:	cbz	w24, 405e20 <ferror@plt+0x4410>
  405da0:	cmp	w25, #0x3f
  405da4:	b.hi	405e3c <ferror@plt+0x442c>  // b.pmore
  405da8:	mov	w8, #0x1                   	// #1
  405dac:	mov	x9, #0x1                   	// #1
  405db0:	lsl	x8, x8, x25
  405db4:	movk	x9, #0x84, lsl #32
  405db8:	and	x8, x8, x9
  405dbc:	cbz	x8, 405e3c <ferror@plt+0x442c>
  405dc0:	sturb	w25, [x29, #-4]
  405dc4:	sturb	wzr, [x29, #-3]
  405dc8:	mov	x24, x19
  405dcc:	ldrb	w9, [x24, #1]!
  405dd0:	cbz	w9, 405eb8 <ferror@plt+0x44a8>
  405dd4:	add	x10, x0, x23
  405dd8:	mov	x26, xzr
  405ddc:	mov	w8, wzr
  405de0:	add	x23, x10, #0x2
  405de4:	b	405e08 <ferror@plt+0x43f8>
  405de8:	sxtb	w1, w9
  405dec:	sub	x0, x29, #0x4
  405df0:	bl	401910 <strchr@plt>
  405df4:	cbnz	x0, 405ecc <ferror@plt+0x44bc>
  405df8:	mov	w8, wzr
  405dfc:	ldrb	w9, [x23, x26]
  405e00:	add	x26, x26, #0x1
  405e04:	cbz	w9, 405eb4 <ferror@plt+0x44a4>
  405e08:	cbnz	w8, 405df8 <ferror@plt+0x43e8>
  405e0c:	and	w8, w9, #0xff
  405e10:	cmp	w8, #0x5c
  405e14:	b.ne	405de8 <ferror@plt+0x43d8>  // b.any
  405e18:	mov	w8, #0x1                   	// #1
  405e1c:	b	405dfc <ferror@plt+0x43ec>
  405e20:	mov	x0, x19
  405e24:	mov	x1, x21
  405e28:	bl	401990 <strcspn@plt>
  405e2c:	add	x8, x19, x0
  405e30:	str	x0, [x22]
  405e34:	str	x8, [x20]
  405e38:	b	405f24 <ferror@plt+0x4514>
  405e3c:	add	x9, x0, x23
  405e40:	mov	x24, xzr
  405e44:	mov	w8, wzr
  405e48:	add	x23, x9, #0x1
  405e4c:	b	405e70 <ferror@plt+0x4460>
  405e50:	sxtb	w1, w25
  405e54:	mov	x0, x21
  405e58:	bl	401910 <strchr@plt>
  405e5c:	cbnz	x0, 405ec4 <ferror@plt+0x44b4>
  405e60:	mov	w8, wzr
  405e64:	ldrb	w25, [x23, x24]
  405e68:	add	x24, x24, #0x1
  405e6c:	cbz	w25, 405e88 <ferror@plt+0x4478>
  405e70:	cbnz	w8, 405e60 <ferror@plt+0x4450>
  405e74:	and	w8, w25, #0xff
  405e78:	cmp	w8, #0x5c
  405e7c:	b.ne	405e50 <ferror@plt+0x4440>  // b.any
  405e80:	mov	w8, #0x1                   	// #1
  405e84:	b	405e64 <ferror@plt+0x4454>
  405e88:	sub	w8, w24, w8
  405e8c:	sxtw	x8, w8
  405e90:	str	x8, [x22]
  405e94:	add	x22, x19, x8
  405e98:	ldrsb	w1, [x22]
  405e9c:	cbz	w1, 405eac <ferror@plt+0x449c>
  405ea0:	mov	x0, x21
  405ea4:	bl	401910 <strchr@plt>
  405ea8:	cbz	x0, 405f1c <ferror@plt+0x450c>
  405eac:	str	x22, [x20]
  405eb0:	b	405f24 <ferror@plt+0x4514>
  405eb4:	b	405ed0 <ferror@plt+0x44c0>
  405eb8:	mov	w8, wzr
  405ebc:	mov	w26, wzr
  405ec0:	b	405ed0 <ferror@plt+0x44c0>
  405ec4:	mov	w8, wzr
  405ec8:	b	405e88 <ferror@plt+0x4478>
  405ecc:	mov	w8, wzr
  405ed0:	sub	w8, w26, w8
  405ed4:	sxtw	x23, w8
  405ed8:	str	x23, [x22]
  405edc:	add	x8, x23, x19
  405ee0:	ldrb	w8, [x8, #1]
  405ee4:	cbz	w8, 405f1c <ferror@plt+0x450c>
  405ee8:	cmp	w8, w25
  405eec:	b.ne	405f1c <ferror@plt+0x450c>  // b.any
  405ef0:	add	x8, x23, x19
  405ef4:	ldrsb	w1, [x8, #2]
  405ef8:	cbz	w1, 405f08 <ferror@plt+0x44f8>
  405efc:	mov	x0, x21
  405f00:	bl	401910 <strchr@plt>
  405f04:	cbz	x0, 405f1c <ferror@plt+0x450c>
  405f08:	add	x8, x19, x23
  405f0c:	add	x8, x8, #0x2
  405f10:	str	x8, [x20]
  405f14:	mov	x19, x24
  405f18:	b	405f24 <ferror@plt+0x4514>
  405f1c:	str	x19, [x20]
  405f20:	mov	x19, xzr
  405f24:	mov	x0, x19
  405f28:	ldp	x20, x19, [sp, #80]
  405f2c:	ldp	x22, x21, [sp, #64]
  405f30:	ldp	x24, x23, [sp, #48]
  405f34:	ldp	x26, x25, [sp, #32]
  405f38:	ldp	x29, x30, [sp, #16]
  405f3c:	add	sp, sp, #0x60
  405f40:	ret
  405f44:	stp	x29, x30, [sp, #-32]!
  405f48:	str	x19, [sp, #16]
  405f4c:	mov	x19, x0
  405f50:	mov	x29, sp
  405f54:	mov	x0, x19
  405f58:	bl	401780 <fgetc@plt>
  405f5c:	cmp	w0, #0xa
  405f60:	b.eq	405f74 <ferror@plt+0x4564>  // b.none
  405f64:	cmn	w0, #0x1
  405f68:	b.ne	405f54 <ferror@plt+0x4544>  // b.any
  405f6c:	mov	w0, #0x1                   	// #1
  405f70:	b	405f78 <ferror@plt+0x4568>
  405f74:	mov	w0, wzr
  405f78:	ldr	x19, [sp, #16]
  405f7c:	ldp	x29, x30, [sp], #32
  405f80:	ret
  405f84:	nop
  405f88:	stp	x29, x30, [sp, #-64]!
  405f8c:	mov	x29, sp
  405f90:	stp	x19, x20, [sp, #16]
  405f94:	adrp	x20, 416000 <ferror@plt+0x145f0>
  405f98:	add	x20, x20, #0xde0
  405f9c:	stp	x21, x22, [sp, #32]
  405fa0:	adrp	x21, 416000 <ferror@plt+0x145f0>
  405fa4:	add	x21, x21, #0xdd8
  405fa8:	sub	x20, x20, x21
  405fac:	mov	w22, w0
  405fb0:	stp	x23, x24, [sp, #48]
  405fb4:	mov	x23, x1
  405fb8:	mov	x24, x2
  405fbc:	bl	4015d8 <memcpy@plt-0x38>
  405fc0:	cmp	xzr, x20, asr #3
  405fc4:	b.eq	405ff0 <ferror@plt+0x45e0>  // b.none
  405fc8:	asr	x20, x20, #3
  405fcc:	mov	x19, #0x0                   	// #0
  405fd0:	ldr	x3, [x21, x19, lsl #3]
  405fd4:	mov	x2, x24
  405fd8:	add	x19, x19, #0x1
  405fdc:	mov	x1, x23
  405fe0:	mov	w0, w22
  405fe4:	blr	x3
  405fe8:	cmp	x20, x19
  405fec:	b.ne	405fd0 <ferror@plt+0x45c0>  // b.any
  405ff0:	ldp	x19, x20, [sp, #16]
  405ff4:	ldp	x21, x22, [sp, #32]
  405ff8:	ldp	x23, x24, [sp, #48]
  405ffc:	ldp	x29, x30, [sp], #64
  406000:	ret
  406004:	nop
  406008:	ret
  40600c:	nop
  406010:	adrp	x2, 417000 <ferror@plt+0x155f0>
  406014:	mov	x1, #0x0                   	// #0
  406018:	ldr	x2, [x2, #528]
  40601c:	b	4016b0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406020 <.fini>:
  406020:	stp	x29, x30, [sp, #-16]!
  406024:	mov	x29, sp
  406028:	ldp	x29, x30, [sp], #16
  40602c:	ret
