# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\User\Desktop\oac\trabfinal\multiciclo.csv
# Generated on: Wed Dec 05 20:43:16 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
clk,Input,PIN_T29,6,B6_N0,PIN_T2,,,,
clk_rom,Input,PIN_E16,4,B4_N3,PIN_T3,,,,
data[31],Output,,,,PIN_B10,,,,
data[30],Output,,,,PIN_E14,,,,
data[29],Output,,,,PIN_B3,,,,
data[28],Output,,,,PIN_A8,,,,
data[27],Output,,,,PIN_F12,,,,
data[26],Output,,,,PIN_A14,,,,
data[25],Output,,,,PIN_G9,,,,
data[24],Output,,,,PIN_B8,,,,
data[23],Output,,,,PIN_E12,,,,
data[22],Output,,,,PIN_B14,,,,
data[21],Output,,,,PIN_G10,,,,
data[20],Output,,,,PIN_D9,,,,
data[19],Output,,,,PIN_H13,,,,
data[18],Output,,,,PIN_D15,,,,
data[17],Output,,,,PIN_H10,,,,
data[16],Output,,,,PIN_C9,,,,
data[15],Output,,,,PIN_A11,,,,
data[14],Output,,,,PIN_E15,,,,
data[13],Output,,,,PIN_B4,,,,
data[12],Output,,,,PIN_H11,,,,
data[11],Output,,,,PIN_B11,,,,
data[10],Output,,,,PIN_B15,,,,
data[9],Output,,,,PIN_C4,,,,
data[8],Output,,,,PIN_J12,,,,
data[7],Output,,,,PIN_C12,,,,
data[6],Output,,,,PIN_C15,,,,
data[5],Output,,,,PIN_A5,,,,
data[4],Output,,,,PIN_C10,,,,
data[3],Output,,,,PIN_D12,,,,
data[2],Output,,,,PIN_B5,,,,
data[1],Output,,,,PIN_D10,,,,
data[0],Output,,,,PIN_G13,,,,
debug[1],Input,PIN_AB26,6,B6_N2,PIN_G15,,,,
debug[0],Input,PIN_AA23,6,B6_N2,PIN_H15,,,,
rst,Input,PIN_AB25,6,B6_N2,PIN_R2,,,,
fpga_0[7],Output,PIN_AE8,8,B8_N3,,,,,
fpga_0[6],Output,PIN_AF9,8,B8_N2,,,,,
fpga_0[5],Output,PIN_AH9,8,B8_N1,,,,,
fpga_0[4],Output,PIN_AD10,8,B8_N2,,,,,
fpga_0[3],Output,PIN_AF10,8,B8_N2,,,,,
fpga_0[2],Output,PIN_AD11,8,B8_N2,,,,,
fpga_0[1],Output,PIN_AD12,8,B8_N1,,,,,
fpga_0[0],Output,PIN_AF12,8,B8_N1,,,,,
fpga_1[7],Output,,,,,,,,
fpga_1[6],Output,,,,,,,,
fpga_1[5],Output,,,,,,,,
fpga_1[4],Output,,,,,,,,
fpga_1[3],Output,,,,,,,,
fpga_1[2],Output,,,,,,,,
fpga_1[1],Output,,,,,,,,
fpga_1[0],Output,,,,,,,,
fpga_2[7],Output,,,,,,,,
fpga_2[6],Output,,,,,,,,
fpga_2[5],Output,,,,,,,,
fpga_2[4],Output,,,,,,,,
fpga_2[3],Output,,,,,,,,
fpga_2[2],Output,,,,,,,,
fpga_2[1],Output,,,,,,,,
fpga_2[0],Output,,,,,,,,
fpga_3[7],Output,,,,,,,,
fpga_3[6],Output,,,,,,,,
fpga_3[5],Output,,,,,,,,
fpga_3[4],Output,,,,,,,,
fpga_3[3],Output,,,,,,,,
fpga_3[2],Output,,,,,,,,
fpga_3[1],Output,,,,,,,,
fpga_3[0],Output,,,,,,,,
fpga_4[7],Output,,,,,,,,
fpga_4[6],Output,,,,,,,,
fpga_4[5],Output,,,,,,,,
fpga_4[4],Output,,,,,,,,
fpga_4[3],Output,,,,,,,,
fpga_4[2],Output,,,,,,,,
fpga_4[1],Output,,,,,,,,
fpga_4[0],Output,,,,,,,,
fpga_5[7],Output,,,,,,,,
fpga_5[6],Output,,,,,,,,
fpga_5[5],Output,,,,,,,,
fpga_5[4],Output,,,,,,,,
fpga_5[3],Output,,,,,,,,
fpga_5[2],Output,,,,,,,,
fpga_5[1],Output,,,,,,,,
fpga_5[0],Output,,,,,,,,
fpga_6[7],Output,,,,,,,,
fpga_6[6],Output,,,,,,,,
fpga_6[5],Output,,,,,,,,
fpga_6[4],Output,,,,,,,,
fpga_6[3],Output,,,,,,,,
fpga_6[2],Output,,,,,,,,
fpga_6[1],Output,,,,,,,,
fpga_6[0],Output,,,,,,,,
fpga_7[7],Output,,,,,,,,
fpga_7[6],Output,,,,,,,,
fpga_7[5],Output,,,,,,,,
fpga_7[4],Output,,,,,,,,
fpga_7[3],Output,,,,,,,,
fpga_7[2],Output,,,,,,,,
fpga_7[1],Output,,,,,,,,
fpga_7[0],Output,,,,,,,,
fpga_8[7],Output,,,,,,,,
fpga_8[6],Output,,,,,,,,
fpga_8[5],Output,,,,,,,,
fpga_8[4],Output,,,,,,,,
fpga_8[3],Output,,,,,,,,
fpga_8[2],Output,,,,,,,,
fpga_8[1],Output,,,,,,,,
fpga_8[0],Output,,,,,,,,
