<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>DMAAPB_COREAPBLSRAM_0_COREAPBLSRAM</name><vendor/><library/><version/><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.v</name><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/><requireUniquify/></vendorExtensions></file><file fileid="1"><name>rtl\vlog\test\user\tb.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="2"><name>..\..\..\Actel\DirectCore\COREAPBLSRAM\3.0.101\mti\scripts\compileList.do</name><userFileType>DO</userFileType></file><file fileid="3"><name>..\..\..\Actel\DirectCore\COREAPBLSRAM\3.0.101\mti\scripts\run.do</name><userFileType>DO</userFileType></file><file fileid="4"><name>..\..\..\Actel\DirectCore\COREAPBLSRAM\3.0.101\mti\scripts\wave.do</name><userFileType>DO</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="5"><name>rtl\vlog\core\CoreAPBLSRAM.v</name><logicalName>COREAPBLSRAM_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="6"><name>rtl\vlog\core\lsram_1024to70656x16.v</name><logicalName>COREAPBLSRAM_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="7"><name>rtl\vlog\core\lsram_2048to141312x8.v</name><logicalName>COREAPBLSRAM_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="8"><name>rtl\vlog\core\lsram_512to35328x32.v</name><logicalName>COREAPBLSRAM_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="9"><name>rtl\vlog\core\usram_64to2304x32.v</name><logicalName>COREAPBLSRAM_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="10"><name>rtl\vlog\core\usram_64to4608x16.v</name><logicalName>COREAPBLSRAM_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="11"><name>rtl\vlog\core\usram_128to9216x8.v</name><logicalName>COREAPBLSRAM_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>