\doxysection{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically\+:\begin{DoxyCompactList}
\item \contentsline{section}{Axi\+Traffic\+Gen\+Lfsr}{\pageref{class_axi_traffic_gen_lfsr}}{}
\item \contentsline{section}{axi\+\_\+dma\+::block\+\_\+template\texorpdfstring{$<$}{<} R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg \texorpdfstring{$>$}{>}}{\pageref{structaxi__dma_1_1block__template}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Uio\+Axi\+Dma\+If}{\pageref{classudmaio_1_1_uio_axi_dma_if}}{}
\end{DoxyCompactList}
\item \contentsline{section}{axi\+\_\+vdma\+::block\+\_\+template\texorpdfstring{$<$}{<} R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg \texorpdfstring{$>$}{>}}{\pageref{structaxi__vdma_1_1block__template}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Uio\+Axi\+Vdma\+If}{\pageref{classudmaio_1_1_uio_axi_vdma_if}}{}
\end{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Concurrent\+Queue\texorpdfstring{$<$}{<} T \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_concurrent_queue}}{}
\item \contentsline{section}{udmaio\+::Concurrent\+Queue\texorpdfstring{$<$}{<} std\+::vector\texorpdfstring{$<$}{<} uint8\+\_\+t \texorpdfstring{$>$}{>} \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_concurrent_queue}}{}
\item \contentsline{section}{udmaio\+::Frame\+Format\+::dim\+\_\+t}{\pageref{structudmaio_1_1_frame_format_1_1dim__t}}{}
\item \contentsline{section}{Uio\+Traffic\+Gen\+::Ext\+Tr\+Length}{\pageref{struct_uio_traffic_gen_1_1_ext_tr_length}}{}
\item \contentsline{section}{udmaio\+::Frame\+Format}{\pageref{classudmaio_1_1_frame_format}}{}
\item \contentsline{section}{Uio\+Gpio\+Status\+::Gpio\+Data}{\pageref{struct_uio_gpio_status_1_1_gpio_data}}{}
\item \contentsline{section}{udmaio\+::Logger}{\pageref{structudmaio_1_1_logger}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Data\+Handler\+Abstract}{\pageref{classudmaio_1_1_data_handler_abstract}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Data\+Handler\+Print}{\pageref{class_data_handler_print}}{}
\item \contentsline{section}{udmaio\+::Data\+Handler\+Sync}{\pageref{classudmaio_1_1_data_handler_sync}}{}
\end{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Hw\+Accessor}{\pageref{classudmaio_1_1_hw_accessor}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Hw\+Accessor\+Mmap\texorpdfstring{$<$}{<} uint64\+\_\+t \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_hw_accessor_mmap}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Hw\+Accessor\+Axi}{\pageref{classudmaio_1_1_hw_accessor_axi}}{}
\end{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Hw\+Accessor\+Mmap\texorpdfstring{$<$}{<} max\+\_\+access\+\_\+width\+\_\+t \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_hw_accessor_mmap}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Hw\+Accessor\+Xdma\texorpdfstring{$<$}{<} max\+\_\+access\+\_\+width\+\_\+t \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_hw_accessor_xdma}}{}
\end{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Hw\+Accessor\+Mock}{\pageref{classudmaio_1_1_hw_accessor_mock}}{}
\end{DoxyCompactList}
\item \contentsline{section}{udmaio\+::UDma\+Buf}{\pageref{classudmaio_1_1_u_dma_buf}}{}
\end{DoxyCompactList}
\item \contentsline{section}{axi\+\_\+dma\+::mm2s\+\_\+curdesc\+\_\+t}{\pageref{structaxi__dma_1_1mm2s__curdesc__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::mm2s\+\_\+dmacr\+\_\+t}{\pageref{structaxi__dma_1_1mm2s__dmacr__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::mm2s\+\_\+dmasr\+\_\+t}{\pageref{structaxi__dma_1_1mm2s__dmasr__t}}{}
\item \contentsline{section}{axi\+\_\+vdma\+::mm2s\+\_\+frmdly\+\_\+stride\+\_\+t}{\pageref{structaxi__vdma_1_1mm2s__frmdly__stride__t}}{}
\item \contentsline{section}{axi\+\_\+vdma\+::mm2s\+\_\+hsize\+\_\+t}{\pageref{structaxi__vdma_1_1mm2s__hsize__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::mm2s\+\_\+length\+\_\+t}{\pageref{structaxi__dma_1_1mm2s__length__t}}{}
\item \contentsline{section}{axi\+\_\+vdma\+::mm2s\+\_\+reg\+\_\+index\+\_\+t}{\pageref{structaxi__vdma_1_1mm2s__reg__index__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::mm2s\+\_\+taildesc\+\_\+t}{\pageref{structaxi__dma_1_1mm2s__taildesc__t}}{}
\item \contentsline{section}{axi\+\_\+vdma\+::mm2s\+\_\+vdmacr\+\_\+t}{\pageref{structaxi__vdma_1_1mm2s__vdmacr__t}}{}
\item \contentsline{section}{axi\+\_\+vdma\+::mm2s\+\_\+vdmasr\+\_\+t}{\pageref{structaxi__vdma_1_1mm2s__vdmasr__t}}{}
\item \contentsline{section}{axi\+\_\+vdma\+::mm2s\+\_\+vsize\+\_\+t}{\pageref{structaxi__vdma_1_1mm2s__vsize__t}}{}
\item boost\+::noncopyable\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Data\+Handler\+Abstract}{\pageref{classudmaio_1_1_data_handler_abstract}}{}
\item \contentsline{section}{udmaio\+::Dma\+Buffer\+Abstract}{\pageref{classudmaio_1_1_dma_buffer_abstract}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Fpga\+Mem\+Buffer\+Over\+Axi}{\pageref{classudmaio_1_1_fpga_mem_buffer_over_axi}}{}
\item \contentsline{section}{udmaio\+::Fpga\+Mem\+Buffer\+Over\+Xdma}{\pageref{classudmaio_1_1_fpga_mem_buffer_over_xdma}}{}
\item \contentsline{section}{udmaio\+::UDma\+Buf}{\pageref{classudmaio_1_1_u_dma_buf}}{}
\end{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Hw\+Accessor}{\pageref{classudmaio_1_1_hw_accessor}}{}
\item \contentsline{section}{udmaio\+::Uio\+If}{\pageref{classudmaio_1_1_uio_if}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Uio\+Gpio\+Status}{\pageref{class_uio_gpio_status}}{}
\item \contentsline{section}{Uio\+Traffic\+Gen}{\pageref{class_uio_traffic_gen}}{}
\item \contentsline{section}{udmaio\+::Fpga\+Mem\+Buffer\+Over\+Axi}{\pageref{classudmaio_1_1_fpga_mem_buffer_over_axi}}{}
\item \contentsline{section}{udmaio\+::Uio\+Axi\+Dma\+If}{\pageref{classudmaio_1_1_uio_axi_dma_if}}{}
\item \contentsline{section}{udmaio\+::Uio\+Axi\+Vdma\+If}{\pageref{classudmaio_1_1_uio_axi_vdma_if}}{}
\item \contentsline{section}{udmaio\+::Uio\+Mem\+Sgdma}{\pageref{classudmaio_1_1_uio_mem_sgdma}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{axi\+\_\+vdma\+::park\+\_\+ptr\+\_\+reg\+\_\+t}{\pageref{structaxi__vdma_1_1park__ptr__reg__t}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Base\texorpdfstring{$<$}{<} C \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Array\texorpdfstring{$<$}{<} S2mm\+Desc, 0, 1024, DESC\+\_\+\+ADDR\+\_\+\+STEP \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_array}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Array\texorpdfstring{$<$}{<} S2mm\+Desc\+Status, offsetof(S2mm\+Desc, status), 1024, DESC\+\_\+\+ADDR\+\_\+\+STEP \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_array}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Array\texorpdfstring{$<$}{<} C, offset, 0, 0 \texorpdfstring{$>$}{>}\texorpdfstring{$<$}{<} Uio\+Gpio\+Status\+::Gpio\+Data, 0 \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_array_3_01_c_00_01offset_00_010_00_010_01_4}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Array\texorpdfstring{$<$}{<} C, offset, 0, 0 \texorpdfstring{$>$}{>}\texorpdfstring{$<$}{<} Uio\+Traffic\+Gen\+::St\+Control, 0x30 \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_array_3_01_c_00_01offset_00_010_00_010_01_4}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Array\texorpdfstring{$<$}{<} C, offset, 0, 0 \texorpdfstring{$>$}{>}\texorpdfstring{$<$}{<} Uio\+Traffic\+Gen\+::St\+Config, 0x34 \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_array_3_01_c_00_01offset_00_010_00_010_01_4}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Array\texorpdfstring{$<$}{<} C, offset, 0, 0 \texorpdfstring{$>$}{>}\texorpdfstring{$<$}{<} Uio\+Traffic\+Gen\+::Tr\+Length, 0x38 \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_array_3_01_c_00_01offset_00_010_00_010_01_4}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Array\texorpdfstring{$<$}{<} C, offset, 0, 0 \texorpdfstring{$>$}{>}\texorpdfstring{$<$}{<} Uio\+Traffic\+Gen\+::Ext\+Tr\+Length, 0x50 \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_array_3_01_c_00_01offset_00_010_00_010_01_4}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Array\texorpdfstring{$<$}{<} C, offset, arr\+\_\+size, arr\+\_\+stride \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_array}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Array\texorpdfstring{$<$}{<} C, offset, 0, 0 \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_array_3_01_c_00_01offset_00_010_00_010_01_4}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Array\+Element\texorpdfstring{$<$}{<} C \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_array_element}}{}
\end{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Base\texorpdfstring{$<$}{<} S2mm\+Desc \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_base}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Base\texorpdfstring{$<$}{<} S2mm\+Desc\+Status \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_base}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Base\texorpdfstring{$<$}{<} Uio\+Gpio\+Status\+::Gpio\+Data \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_base}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Base\texorpdfstring{$<$}{<} Uio\+Traffic\+Gen\+::Ext\+Tr\+Length \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_base}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Base\texorpdfstring{$<$}{<} Uio\+Traffic\+Gen\+::St\+Config \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_base}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Base\texorpdfstring{$<$}{<} Uio\+Traffic\+Gen\+::St\+Control \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_base}}{}
\item \contentsline{section}{udmaio\+::Reg\+Accessor\+Base\texorpdfstring{$<$}{<} Uio\+Traffic\+Gen\+::Tr\+Length \texorpdfstring{$>$}{>}}{\pageref{classudmaio_1_1_reg_accessor_base}}{}
\item \contentsline{section}{axi\+\_\+dma\+::s2mm\+\_\+curdesc\+\_\+t}{\pageref{structaxi__dma_1_1s2mm__curdesc__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::s2mm\+\_\+dmacr\+\_\+t}{\pageref{structaxi__dma_1_1s2mm__dmacr__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::s2mm\+\_\+dmasr\+\_\+t}{\pageref{structaxi__dma_1_1s2mm__dmasr__t}}{}
\item \contentsline{section}{axi\+\_\+vdma\+::s2mm\+\_\+frmdly\+\_\+stride\+\_\+t}{\pageref{structaxi__vdma_1_1s2mm__frmdly__stride__t}}{}
\item \contentsline{section}{axi\+\_\+vdma\+::s2mm\+\_\+hsize\+\_\+t}{\pageref{structaxi__vdma_1_1s2mm__hsize__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::s2mm\+\_\+length\+\_\+t}{\pageref{structaxi__dma_1_1s2mm__length__t}}{}
\item \contentsline{section}{axi\+\_\+vdma\+::s2mm\+\_\+reg\+\_\+index\+\_\+t}{\pageref{structaxi__vdma_1_1s2mm__reg__index__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::s2mm\+\_\+taildesc\+\_\+t}{\pageref{structaxi__dma_1_1s2mm__taildesc__t}}{}
\item \contentsline{section}{axi\+\_\+vdma\+::s2mm\+\_\+vdma\+\_\+irq\+\_\+mask\+\_\+t}{\pageref{structaxi__vdma_1_1s2mm__vdma__irq__mask__t}}{}
\item \contentsline{section}{axi\+\_\+vdma\+::s2mm\+\_\+vdmacr\+\_\+t}{\pageref{structaxi__vdma_1_1s2mm__vdmacr__t}}{}
\item \contentsline{section}{axi\+\_\+vdma\+::s2mm\+\_\+vdmasr\+\_\+t}{\pageref{structaxi__vdma_1_1s2mm__vdmasr__t}}{}
\item \contentsline{section}{axi\+\_\+vdma\+::s2mm\+\_\+vsize\+\_\+t}{\pageref{structaxi__vdma_1_1s2mm__vsize__t}}{}
\item \contentsline{section}{axi\+\_\+dma\+::sg\+\_\+ctl\+\_\+t}{\pageref{structaxi__dma_1_1sg__ctl__t}}{}
\item \contentsline{section}{Uio\+Traffic\+Gen\+::St\+Config}{\pageref{struct_uio_traffic_gen_1_1_st_config}}{}
\item \contentsline{section}{Uio\+Traffic\+Gen\+::St\+Control}{\pageref{struct_uio_traffic_gen_1_1_st_control}}{}
\item \contentsline{section}{Uio\+Traffic\+Gen\+::Tr\+Length}{\pageref{struct_uio_traffic_gen_1_1_tr_length}}{}
\item \contentsline{section}{udmaio\+::Uio\+Config\+Base}{\pageref{classudmaio_1_1_uio_config_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Uio\+Config\+Uio}{\pageref{classudmaio_1_1_uio_config_uio}}{}
\item \contentsline{section}{udmaio\+::Uio\+Config\+Xdma}{\pageref{classudmaio_1_1_uio_config_xdma}}{}
\end{DoxyCompactList}
\item \contentsline{section}{udmaio\+::Uio\+Device\+Location}{\pageref{classudmaio_1_1_uio_device_location}}{}
\item \contentsline{section}{udmaio\+::Uio\+Region}{\pageref{structudmaio_1_1_uio_region}}{}
\item \contentsline{section}{axi\+\_\+vdma\+::vdma\+\_\+version\+\_\+t}{\pageref{structaxi__vdma_1_1vdma__version__t}}{}
\end{DoxyCompactList}
