#include "fpga_top_processInputChannel_0.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

void fpga_top_processInputChannel_0::thread_ImageCache_IBRAM_address0() {
    ImageCache_IBRAM_address0 = fpga_top_preloadPixelsAndPrecalcCIoffse_U0_ImageCache_IBRAM_address0.read();
}

void fpga_top_processInputChannel_0::thread_ImageCache_IBRAM_address1() {
    ImageCache_IBRAM_address1 = ap_const_lv15_0;
}

void fpga_top_processInputChannel_0::thread_ImageCache_IBRAM_ce0() {
    ImageCache_IBRAM_ce0 = fpga_top_preloadPixelsAndPrecalcCIoffse_U0_ImageCache_IBRAM_ce0.read();
}

void fpga_top_processInputChannel_0::thread_ImageCache_IBRAM_ce1() {
    ImageCache_IBRAM_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_ImageCache_IBRAM_d0() {
    ImageCache_IBRAM_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_ImageCache_IBRAM_d1() {
    ImageCache_IBRAM_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_ImageCache_IBRAM_we0() {
    ImageCache_IBRAM_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_ImageCache_IBRAM_we1() {
    ImageCache_IBRAM_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_OBRAM_0_address0() {
    OBRAM_0_address0 = fpga_top_processAllCHout1_U0_OBRAM_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_0_address1() {
    OBRAM_0_address1 = fpga_top_processAllCHout1_U0_OBRAM_0_address1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_0_ce0() {
    OBRAM_0_ce0 = fpga_top_processAllCHout1_U0_OBRAM_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_0_ce1() {
    OBRAM_0_ce1 = fpga_top_processAllCHout1_U0_OBRAM_0_ce1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_0_d0() {
    OBRAM_0_d0 = fpga_top_processAllCHout1_U0_OBRAM_0_d0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_0_d1() {
    OBRAM_0_d1 = fpga_top_processAllCHout1_U0_OBRAM_0_d1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_0_we0() {
    OBRAM_0_we0 = fpga_top_processAllCHout1_U0_OBRAM_0_we0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_0_we1() {
    OBRAM_0_we1 = fpga_top_processAllCHout1_U0_OBRAM_0_we1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_10_address0() {
    OBRAM_10_address0 = fpga_top_processAllCHout1_U0_OBRAM_10_address0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_10_address1() {
    OBRAM_10_address1 = fpga_top_processAllCHout1_U0_OBRAM_10_address1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_10_ce0() {
    OBRAM_10_ce0 = fpga_top_processAllCHout1_U0_OBRAM_10_ce0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_10_ce1() {
    OBRAM_10_ce1 = fpga_top_processAllCHout1_U0_OBRAM_10_ce1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_10_d0() {
    OBRAM_10_d0 = fpga_top_processAllCHout1_U0_OBRAM_10_d0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_10_d1() {
    OBRAM_10_d1 = fpga_top_processAllCHout1_U0_OBRAM_10_d1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_10_we0() {
    OBRAM_10_we0 = fpga_top_processAllCHout1_U0_OBRAM_10_we0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_10_we1() {
    OBRAM_10_we1 = fpga_top_processAllCHout1_U0_OBRAM_10_we1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_11_address0() {
    OBRAM_11_address0 = fpga_top_processAllCHout1_U0_OBRAM_11_address0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_11_address1() {
    OBRAM_11_address1 = fpga_top_processAllCHout1_U0_OBRAM_11_address1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_11_ce0() {
    OBRAM_11_ce0 = fpga_top_processAllCHout1_U0_OBRAM_11_ce0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_11_ce1() {
    OBRAM_11_ce1 = fpga_top_processAllCHout1_U0_OBRAM_11_ce1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_11_d0() {
    OBRAM_11_d0 = fpga_top_processAllCHout1_U0_OBRAM_11_d0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_11_d1() {
    OBRAM_11_d1 = fpga_top_processAllCHout1_U0_OBRAM_11_d1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_11_we0() {
    OBRAM_11_we0 = fpga_top_processAllCHout1_U0_OBRAM_11_we0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_11_we1() {
    OBRAM_11_we1 = fpga_top_processAllCHout1_U0_OBRAM_11_we1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_12_address0() {
    OBRAM_12_address0 = fpga_top_processAllCHout1_U0_OBRAM_12_address0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_12_address1() {
    OBRAM_12_address1 = fpga_top_processAllCHout1_U0_OBRAM_12_address1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_12_ce0() {
    OBRAM_12_ce0 = fpga_top_processAllCHout1_U0_OBRAM_12_ce0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_12_ce1() {
    OBRAM_12_ce1 = fpga_top_processAllCHout1_U0_OBRAM_12_ce1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_12_d0() {
    OBRAM_12_d0 = fpga_top_processAllCHout1_U0_OBRAM_12_d0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_12_d1() {
    OBRAM_12_d1 = fpga_top_processAllCHout1_U0_OBRAM_12_d1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_12_we0() {
    OBRAM_12_we0 = fpga_top_processAllCHout1_U0_OBRAM_12_we0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_12_we1() {
    OBRAM_12_we1 = fpga_top_processAllCHout1_U0_OBRAM_12_we1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_13_address0() {
    OBRAM_13_address0 = fpga_top_processAllCHout1_U0_OBRAM_13_address0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_13_address1() {
    OBRAM_13_address1 = fpga_top_processAllCHout1_U0_OBRAM_13_address1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_13_ce0() {
    OBRAM_13_ce0 = fpga_top_processAllCHout1_U0_OBRAM_13_ce0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_13_ce1() {
    OBRAM_13_ce1 = fpga_top_processAllCHout1_U0_OBRAM_13_ce1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_13_d0() {
    OBRAM_13_d0 = fpga_top_processAllCHout1_U0_OBRAM_13_d0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_13_d1() {
    OBRAM_13_d1 = fpga_top_processAllCHout1_U0_OBRAM_13_d1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_13_we0() {
    OBRAM_13_we0 = fpga_top_processAllCHout1_U0_OBRAM_13_we0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_13_we1() {
    OBRAM_13_we1 = fpga_top_processAllCHout1_U0_OBRAM_13_we1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_14_address0() {
    OBRAM_14_address0 = fpga_top_processAllCHout1_U0_OBRAM_14_address0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_14_address1() {
    OBRAM_14_address1 = fpga_top_processAllCHout1_U0_OBRAM_14_address1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_14_ce0() {
    OBRAM_14_ce0 = fpga_top_processAllCHout1_U0_OBRAM_14_ce0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_14_ce1() {
    OBRAM_14_ce1 = fpga_top_processAllCHout1_U0_OBRAM_14_ce1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_14_d0() {
    OBRAM_14_d0 = fpga_top_processAllCHout1_U0_OBRAM_14_d0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_14_d1() {
    OBRAM_14_d1 = fpga_top_processAllCHout1_U0_OBRAM_14_d1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_14_we0() {
    OBRAM_14_we0 = fpga_top_processAllCHout1_U0_OBRAM_14_we0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_14_we1() {
    OBRAM_14_we1 = fpga_top_processAllCHout1_U0_OBRAM_14_we1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_15_address0() {
    OBRAM_15_address0 = fpga_top_processAllCHout1_U0_OBRAM_15_address0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_15_address1() {
    OBRAM_15_address1 = fpga_top_processAllCHout1_U0_OBRAM_15_address1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_15_ce0() {
    OBRAM_15_ce0 = fpga_top_processAllCHout1_U0_OBRAM_15_ce0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_15_ce1() {
    OBRAM_15_ce1 = fpga_top_processAllCHout1_U0_OBRAM_15_ce1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_15_d0() {
    OBRAM_15_d0 = fpga_top_processAllCHout1_U0_OBRAM_15_d0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_15_d1() {
    OBRAM_15_d1 = fpga_top_processAllCHout1_U0_OBRAM_15_d1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_15_we0() {
    OBRAM_15_we0 = fpga_top_processAllCHout1_U0_OBRAM_15_we0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_15_we1() {
    OBRAM_15_we1 = fpga_top_processAllCHout1_U0_OBRAM_15_we1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_1_address0() {
    OBRAM_1_address0 = fpga_top_processAllCHout1_U0_OBRAM_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_1_address1() {
    OBRAM_1_address1 = fpga_top_processAllCHout1_U0_OBRAM_1_address1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_1_ce0() {
    OBRAM_1_ce0 = fpga_top_processAllCHout1_U0_OBRAM_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_1_ce1() {
    OBRAM_1_ce1 = fpga_top_processAllCHout1_U0_OBRAM_1_ce1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_1_d0() {
    OBRAM_1_d0 = fpga_top_processAllCHout1_U0_OBRAM_1_d0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_1_d1() {
    OBRAM_1_d1 = fpga_top_processAllCHout1_U0_OBRAM_1_d1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_1_we0() {
    OBRAM_1_we0 = fpga_top_processAllCHout1_U0_OBRAM_1_we0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_1_we1() {
    OBRAM_1_we1 = fpga_top_processAllCHout1_U0_OBRAM_1_we1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_2_address0() {
    OBRAM_2_address0 = fpga_top_processAllCHout1_U0_OBRAM_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_2_address1() {
    OBRAM_2_address1 = fpga_top_processAllCHout1_U0_OBRAM_2_address1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_2_ce0() {
    OBRAM_2_ce0 = fpga_top_processAllCHout1_U0_OBRAM_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_2_ce1() {
    OBRAM_2_ce1 = fpga_top_processAllCHout1_U0_OBRAM_2_ce1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_2_d0() {
    OBRAM_2_d0 = fpga_top_processAllCHout1_U0_OBRAM_2_d0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_2_d1() {
    OBRAM_2_d1 = fpga_top_processAllCHout1_U0_OBRAM_2_d1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_2_we0() {
    OBRAM_2_we0 = fpga_top_processAllCHout1_U0_OBRAM_2_we0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_2_we1() {
    OBRAM_2_we1 = fpga_top_processAllCHout1_U0_OBRAM_2_we1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_3_address0() {
    OBRAM_3_address0 = fpga_top_processAllCHout1_U0_OBRAM_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_3_address1() {
    OBRAM_3_address1 = fpga_top_processAllCHout1_U0_OBRAM_3_address1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_3_ce0() {
    OBRAM_3_ce0 = fpga_top_processAllCHout1_U0_OBRAM_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_3_ce1() {
    OBRAM_3_ce1 = fpga_top_processAllCHout1_U0_OBRAM_3_ce1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_3_d0() {
    OBRAM_3_d0 = fpga_top_processAllCHout1_U0_OBRAM_3_d0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_3_d1() {
    OBRAM_3_d1 = fpga_top_processAllCHout1_U0_OBRAM_3_d1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_3_we0() {
    OBRAM_3_we0 = fpga_top_processAllCHout1_U0_OBRAM_3_we0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_3_we1() {
    OBRAM_3_we1 = fpga_top_processAllCHout1_U0_OBRAM_3_we1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_4_address0() {
    OBRAM_4_address0 = fpga_top_processAllCHout1_U0_OBRAM_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_4_address1() {
    OBRAM_4_address1 = fpga_top_processAllCHout1_U0_OBRAM_4_address1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_4_ce0() {
    OBRAM_4_ce0 = fpga_top_processAllCHout1_U0_OBRAM_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_4_ce1() {
    OBRAM_4_ce1 = fpga_top_processAllCHout1_U0_OBRAM_4_ce1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_4_d0() {
    OBRAM_4_d0 = fpga_top_processAllCHout1_U0_OBRAM_4_d0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_4_d1() {
    OBRAM_4_d1 = fpga_top_processAllCHout1_U0_OBRAM_4_d1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_4_we0() {
    OBRAM_4_we0 = fpga_top_processAllCHout1_U0_OBRAM_4_we0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_4_we1() {
    OBRAM_4_we1 = fpga_top_processAllCHout1_U0_OBRAM_4_we1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_5_address0() {
    OBRAM_5_address0 = fpga_top_processAllCHout1_U0_OBRAM_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_5_address1() {
    OBRAM_5_address1 = fpga_top_processAllCHout1_U0_OBRAM_5_address1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_5_ce0() {
    OBRAM_5_ce0 = fpga_top_processAllCHout1_U0_OBRAM_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_5_ce1() {
    OBRAM_5_ce1 = fpga_top_processAllCHout1_U0_OBRAM_5_ce1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_5_d0() {
    OBRAM_5_d0 = fpga_top_processAllCHout1_U0_OBRAM_5_d0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_5_d1() {
    OBRAM_5_d1 = fpga_top_processAllCHout1_U0_OBRAM_5_d1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_5_we0() {
    OBRAM_5_we0 = fpga_top_processAllCHout1_U0_OBRAM_5_we0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_5_we1() {
    OBRAM_5_we1 = fpga_top_processAllCHout1_U0_OBRAM_5_we1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_6_address0() {
    OBRAM_6_address0 = fpga_top_processAllCHout1_U0_OBRAM_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_6_address1() {
    OBRAM_6_address1 = fpga_top_processAllCHout1_U0_OBRAM_6_address1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_6_ce0() {
    OBRAM_6_ce0 = fpga_top_processAllCHout1_U0_OBRAM_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_6_ce1() {
    OBRAM_6_ce1 = fpga_top_processAllCHout1_U0_OBRAM_6_ce1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_6_d0() {
    OBRAM_6_d0 = fpga_top_processAllCHout1_U0_OBRAM_6_d0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_6_d1() {
    OBRAM_6_d1 = fpga_top_processAllCHout1_U0_OBRAM_6_d1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_6_we0() {
    OBRAM_6_we0 = fpga_top_processAllCHout1_U0_OBRAM_6_we0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_6_we1() {
    OBRAM_6_we1 = fpga_top_processAllCHout1_U0_OBRAM_6_we1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_7_address0() {
    OBRAM_7_address0 = fpga_top_processAllCHout1_U0_OBRAM_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_7_address1() {
    OBRAM_7_address1 = fpga_top_processAllCHout1_U0_OBRAM_7_address1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_7_ce0() {
    OBRAM_7_ce0 = fpga_top_processAllCHout1_U0_OBRAM_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_7_ce1() {
    OBRAM_7_ce1 = fpga_top_processAllCHout1_U0_OBRAM_7_ce1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_7_d0() {
    OBRAM_7_d0 = fpga_top_processAllCHout1_U0_OBRAM_7_d0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_7_d1() {
    OBRAM_7_d1 = fpga_top_processAllCHout1_U0_OBRAM_7_d1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_7_we0() {
    OBRAM_7_we0 = fpga_top_processAllCHout1_U0_OBRAM_7_we0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_7_we1() {
    OBRAM_7_we1 = fpga_top_processAllCHout1_U0_OBRAM_7_we1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_8_address0() {
    OBRAM_8_address0 = fpga_top_processAllCHout1_U0_OBRAM_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_8_address1() {
    OBRAM_8_address1 = fpga_top_processAllCHout1_U0_OBRAM_8_address1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_8_ce0() {
    OBRAM_8_ce0 = fpga_top_processAllCHout1_U0_OBRAM_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_8_ce1() {
    OBRAM_8_ce1 = fpga_top_processAllCHout1_U0_OBRAM_8_ce1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_8_d0() {
    OBRAM_8_d0 = fpga_top_processAllCHout1_U0_OBRAM_8_d0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_8_d1() {
    OBRAM_8_d1 = fpga_top_processAllCHout1_U0_OBRAM_8_d1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_8_we0() {
    OBRAM_8_we0 = fpga_top_processAllCHout1_U0_OBRAM_8_we0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_8_we1() {
    OBRAM_8_we1 = fpga_top_processAllCHout1_U0_OBRAM_8_we1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_9_address0() {
    OBRAM_9_address0 = fpga_top_processAllCHout1_U0_OBRAM_9_address0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_9_address1() {
    OBRAM_9_address1 = fpga_top_processAllCHout1_U0_OBRAM_9_address1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_9_ce0() {
    OBRAM_9_ce0 = fpga_top_processAllCHout1_U0_OBRAM_9_ce0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_9_ce1() {
    OBRAM_9_ce1 = fpga_top_processAllCHout1_U0_OBRAM_9_ce1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_9_d0() {
    OBRAM_9_d0 = fpga_top_processAllCHout1_U0_OBRAM_9_d0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_9_d1() {
    OBRAM_9_d1 = fpga_top_processAllCHout1_U0_OBRAM_9_d1.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_9_we0() {
    OBRAM_9_we0 = fpga_top_processAllCHout1_U0_OBRAM_9_we0.read();
}

void fpga_top_processInputChannel_0::thread_OBRAM_9_we1() {
    OBRAM_9_we1 = fpga_top_processAllCHout1_U0_OBRAM_9_we1.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_0_address0() {
    WBRAM_0_0_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_0_address1() {
    WBRAM_0_0_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_0_ce0() {
    WBRAM_0_0_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_0_ce1() {
    WBRAM_0_0_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_0_d0() {
    WBRAM_0_0_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_0_d1() {
    WBRAM_0_0_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_0_we0() {
    WBRAM_0_0_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_0_we1() {
    WBRAM_0_0_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_1_address0() {
    WBRAM_0_0_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_1_address1() {
    WBRAM_0_0_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_1_ce0() {
    WBRAM_0_0_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_1_ce1() {
    WBRAM_0_0_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_1_d0() {
    WBRAM_0_0_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_1_d1() {
    WBRAM_0_0_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_1_we0() {
    WBRAM_0_0_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_1_we1() {
    WBRAM_0_0_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_2_address0() {
    WBRAM_0_0_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_2_address1() {
    WBRAM_0_0_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_2_ce0() {
    WBRAM_0_0_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_2_ce1() {
    WBRAM_0_0_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_2_d0() {
    WBRAM_0_0_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_2_d1() {
    WBRAM_0_0_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_2_we0() {
    WBRAM_0_0_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_2_we1() {
    WBRAM_0_0_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_3_address0() {
    WBRAM_0_0_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_3_address1() {
    WBRAM_0_0_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_3_ce0() {
    WBRAM_0_0_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_3_ce1() {
    WBRAM_0_0_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_3_d0() {
    WBRAM_0_0_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_3_d1() {
    WBRAM_0_0_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_3_we0() {
    WBRAM_0_0_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_3_we1() {
    WBRAM_0_0_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_4_address0() {
    WBRAM_0_0_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_4_address1() {
    WBRAM_0_0_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_4_ce0() {
    WBRAM_0_0_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_4_ce1() {
    WBRAM_0_0_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_4_d0() {
    WBRAM_0_0_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_4_d1() {
    WBRAM_0_0_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_4_we0() {
    WBRAM_0_0_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_4_we1() {
    WBRAM_0_0_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_5_address0() {
    WBRAM_0_0_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_5_address1() {
    WBRAM_0_0_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_5_ce0() {
    WBRAM_0_0_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_5_ce1() {
    WBRAM_0_0_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_5_d0() {
    WBRAM_0_0_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_5_d1() {
    WBRAM_0_0_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_5_we0() {
    WBRAM_0_0_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_5_we1() {
    WBRAM_0_0_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_6_address0() {
    WBRAM_0_0_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_6_address1() {
    WBRAM_0_0_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_6_ce0() {
    WBRAM_0_0_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_6_ce1() {
    WBRAM_0_0_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_6_d0() {
    WBRAM_0_0_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_6_d1() {
    WBRAM_0_0_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_6_we0() {
    WBRAM_0_0_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_6_we1() {
    WBRAM_0_0_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_7_address0() {
    WBRAM_0_0_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_7_address1() {
    WBRAM_0_0_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_7_ce0() {
    WBRAM_0_0_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_7_ce1() {
    WBRAM_0_0_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_7_d0() {
    WBRAM_0_0_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_7_d1() {
    WBRAM_0_0_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_7_we0() {
    WBRAM_0_0_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_7_we1() {
    WBRAM_0_0_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_8_address0() {
    WBRAM_0_0_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_8_address1() {
    WBRAM_0_0_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_8_ce0() {
    WBRAM_0_0_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_0_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_8_ce1() {
    WBRAM_0_0_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_8_d0() {
    WBRAM_0_0_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_8_d1() {
    WBRAM_0_0_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_8_we0() {
    WBRAM_0_0_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_0_8_we1() {
    WBRAM_0_0_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_0_address0() {
    WBRAM_0_1_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_0_address1() {
    WBRAM_0_1_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_0_ce0() {
    WBRAM_0_1_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_0_ce1() {
    WBRAM_0_1_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_0_d0() {
    WBRAM_0_1_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_0_d1() {
    WBRAM_0_1_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_0_we0() {
    WBRAM_0_1_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_0_we1() {
    WBRAM_0_1_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_1_address0() {
    WBRAM_0_1_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_1_address1() {
    WBRAM_0_1_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_1_ce0() {
    WBRAM_0_1_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_1_ce1() {
    WBRAM_0_1_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_1_d0() {
    WBRAM_0_1_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_1_d1() {
    WBRAM_0_1_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_1_we0() {
    WBRAM_0_1_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_1_we1() {
    WBRAM_0_1_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_2_address0() {
    WBRAM_0_1_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_2_address1() {
    WBRAM_0_1_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_2_ce0() {
    WBRAM_0_1_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_2_ce1() {
    WBRAM_0_1_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_2_d0() {
    WBRAM_0_1_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_2_d1() {
    WBRAM_0_1_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_2_we0() {
    WBRAM_0_1_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_2_we1() {
    WBRAM_0_1_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_3_address0() {
    WBRAM_0_1_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_3_address1() {
    WBRAM_0_1_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_3_ce0() {
    WBRAM_0_1_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_3_ce1() {
    WBRAM_0_1_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_3_d0() {
    WBRAM_0_1_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_3_d1() {
    WBRAM_0_1_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_3_we0() {
    WBRAM_0_1_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_3_we1() {
    WBRAM_0_1_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_4_address0() {
    WBRAM_0_1_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_4_address1() {
    WBRAM_0_1_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_4_ce0() {
    WBRAM_0_1_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_4_ce1() {
    WBRAM_0_1_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_4_d0() {
    WBRAM_0_1_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_4_d1() {
    WBRAM_0_1_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_4_we0() {
    WBRAM_0_1_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_4_we1() {
    WBRAM_0_1_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_5_address0() {
    WBRAM_0_1_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_5_address1() {
    WBRAM_0_1_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_5_ce0() {
    WBRAM_0_1_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_5_ce1() {
    WBRAM_0_1_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_5_d0() {
    WBRAM_0_1_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_5_d1() {
    WBRAM_0_1_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_5_we0() {
    WBRAM_0_1_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_5_we1() {
    WBRAM_0_1_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_6_address0() {
    WBRAM_0_1_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_6_address1() {
    WBRAM_0_1_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_6_ce0() {
    WBRAM_0_1_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_6_ce1() {
    WBRAM_0_1_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_6_d0() {
    WBRAM_0_1_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_6_d1() {
    WBRAM_0_1_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_6_we0() {
    WBRAM_0_1_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_6_we1() {
    WBRAM_0_1_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_7_address0() {
    WBRAM_0_1_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_7_address1() {
    WBRAM_0_1_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_7_ce0() {
    WBRAM_0_1_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_7_ce1() {
    WBRAM_0_1_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_7_d0() {
    WBRAM_0_1_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_7_d1() {
    WBRAM_0_1_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_7_we0() {
    WBRAM_0_1_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_7_we1() {
    WBRAM_0_1_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_8_address0() {
    WBRAM_0_1_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_8_address1() {
    WBRAM_0_1_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_8_ce0() {
    WBRAM_0_1_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_1_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_8_ce1() {
    WBRAM_0_1_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_8_d0() {
    WBRAM_0_1_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_8_d1() {
    WBRAM_0_1_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_8_we0() {
    WBRAM_0_1_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_1_8_we1() {
    WBRAM_0_1_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_0_address0() {
    WBRAM_0_2_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_0_address1() {
    WBRAM_0_2_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_0_ce0() {
    WBRAM_0_2_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_0_ce1() {
    WBRAM_0_2_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_0_d0() {
    WBRAM_0_2_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_0_d1() {
    WBRAM_0_2_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_0_we0() {
    WBRAM_0_2_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_0_we1() {
    WBRAM_0_2_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_1_address0() {
    WBRAM_0_2_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_1_address1() {
    WBRAM_0_2_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_1_ce0() {
    WBRAM_0_2_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_1_ce1() {
    WBRAM_0_2_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_1_d0() {
    WBRAM_0_2_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_1_d1() {
    WBRAM_0_2_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_1_we0() {
    WBRAM_0_2_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_1_we1() {
    WBRAM_0_2_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_2_address0() {
    WBRAM_0_2_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_2_address1() {
    WBRAM_0_2_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_2_ce0() {
    WBRAM_0_2_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_2_ce1() {
    WBRAM_0_2_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_2_d0() {
    WBRAM_0_2_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_2_d1() {
    WBRAM_0_2_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_2_we0() {
    WBRAM_0_2_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_2_we1() {
    WBRAM_0_2_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_3_address0() {
    WBRAM_0_2_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_3_address1() {
    WBRAM_0_2_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_3_ce0() {
    WBRAM_0_2_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_3_ce1() {
    WBRAM_0_2_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_3_d0() {
    WBRAM_0_2_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_3_d1() {
    WBRAM_0_2_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_3_we0() {
    WBRAM_0_2_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_3_we1() {
    WBRAM_0_2_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_4_address0() {
    WBRAM_0_2_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_4_address1() {
    WBRAM_0_2_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_4_ce0() {
    WBRAM_0_2_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_4_ce1() {
    WBRAM_0_2_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_4_d0() {
    WBRAM_0_2_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_4_d1() {
    WBRAM_0_2_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_4_we0() {
    WBRAM_0_2_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_4_we1() {
    WBRAM_0_2_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_5_address0() {
    WBRAM_0_2_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_5_address1() {
    WBRAM_0_2_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_5_ce0() {
    WBRAM_0_2_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_5_ce1() {
    WBRAM_0_2_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_5_d0() {
    WBRAM_0_2_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_5_d1() {
    WBRAM_0_2_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_5_we0() {
    WBRAM_0_2_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_5_we1() {
    WBRAM_0_2_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_6_address0() {
    WBRAM_0_2_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_6_address1() {
    WBRAM_0_2_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_6_ce0() {
    WBRAM_0_2_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_6_ce1() {
    WBRAM_0_2_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_6_d0() {
    WBRAM_0_2_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_6_d1() {
    WBRAM_0_2_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_6_we0() {
    WBRAM_0_2_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_6_we1() {
    WBRAM_0_2_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_7_address0() {
    WBRAM_0_2_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_7_address1() {
    WBRAM_0_2_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_7_ce0() {
    WBRAM_0_2_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_7_ce1() {
    WBRAM_0_2_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_7_d0() {
    WBRAM_0_2_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_7_d1() {
    WBRAM_0_2_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_7_we0() {
    WBRAM_0_2_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_7_we1() {
    WBRAM_0_2_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_8_address0() {
    WBRAM_0_2_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_8_address1() {
    WBRAM_0_2_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_8_ce0() {
    WBRAM_0_2_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_0_2_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_8_ce1() {
    WBRAM_0_2_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_8_d0() {
    WBRAM_0_2_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_8_d1() {
    WBRAM_0_2_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_8_we0() {
    WBRAM_0_2_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_0_2_8_we1() {
    WBRAM_0_2_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_0_address0() {
    WBRAM_10_0_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_0_address1() {
    WBRAM_10_0_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_0_ce0() {
    WBRAM_10_0_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_0_ce1() {
    WBRAM_10_0_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_0_d0() {
    WBRAM_10_0_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_0_d1() {
    WBRAM_10_0_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_0_we0() {
    WBRAM_10_0_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_0_we1() {
    WBRAM_10_0_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_1_address0() {
    WBRAM_10_0_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_1_address1() {
    WBRAM_10_0_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_1_ce0() {
    WBRAM_10_0_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_1_ce1() {
    WBRAM_10_0_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_1_d0() {
    WBRAM_10_0_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_1_d1() {
    WBRAM_10_0_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_1_we0() {
    WBRAM_10_0_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_1_we1() {
    WBRAM_10_0_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_2_address0() {
    WBRAM_10_0_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_2_address1() {
    WBRAM_10_0_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_2_ce0() {
    WBRAM_10_0_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_2_ce1() {
    WBRAM_10_0_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_2_d0() {
    WBRAM_10_0_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_2_d1() {
    WBRAM_10_0_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_2_we0() {
    WBRAM_10_0_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_2_we1() {
    WBRAM_10_0_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_3_address0() {
    WBRAM_10_0_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_3_address1() {
    WBRAM_10_0_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_3_ce0() {
    WBRAM_10_0_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_3_ce1() {
    WBRAM_10_0_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_3_d0() {
    WBRAM_10_0_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_3_d1() {
    WBRAM_10_0_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_3_we0() {
    WBRAM_10_0_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_3_we1() {
    WBRAM_10_0_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_4_address0() {
    WBRAM_10_0_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_4_address1() {
    WBRAM_10_0_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_4_ce0() {
    WBRAM_10_0_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_4_ce1() {
    WBRAM_10_0_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_4_d0() {
    WBRAM_10_0_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_4_d1() {
    WBRAM_10_0_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_4_we0() {
    WBRAM_10_0_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_4_we1() {
    WBRAM_10_0_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_5_address0() {
    WBRAM_10_0_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_5_address1() {
    WBRAM_10_0_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_5_ce0() {
    WBRAM_10_0_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_5_ce1() {
    WBRAM_10_0_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_5_d0() {
    WBRAM_10_0_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_5_d1() {
    WBRAM_10_0_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_5_we0() {
    WBRAM_10_0_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_5_we1() {
    WBRAM_10_0_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_6_address0() {
    WBRAM_10_0_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_6_address1() {
    WBRAM_10_0_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_6_ce0() {
    WBRAM_10_0_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_6_ce1() {
    WBRAM_10_0_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_6_d0() {
    WBRAM_10_0_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_6_d1() {
    WBRAM_10_0_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_6_we0() {
    WBRAM_10_0_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_6_we1() {
    WBRAM_10_0_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_7_address0() {
    WBRAM_10_0_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_7_address1() {
    WBRAM_10_0_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_7_ce0() {
    WBRAM_10_0_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_7_ce1() {
    WBRAM_10_0_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_7_d0() {
    WBRAM_10_0_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_7_d1() {
    WBRAM_10_0_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_7_we0() {
    WBRAM_10_0_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_7_we1() {
    WBRAM_10_0_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_8_address0() {
    WBRAM_10_0_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_8_address1() {
    WBRAM_10_0_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_8_ce0() {
    WBRAM_10_0_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_0_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_8_ce1() {
    WBRAM_10_0_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_8_d0() {
    WBRAM_10_0_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_8_d1() {
    WBRAM_10_0_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_8_we0() {
    WBRAM_10_0_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_0_8_we1() {
    WBRAM_10_0_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_0_address0() {
    WBRAM_10_1_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_0_address1() {
    WBRAM_10_1_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_0_ce0() {
    WBRAM_10_1_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_0_ce1() {
    WBRAM_10_1_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_0_d0() {
    WBRAM_10_1_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_0_d1() {
    WBRAM_10_1_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_0_we0() {
    WBRAM_10_1_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_0_we1() {
    WBRAM_10_1_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_1_address0() {
    WBRAM_10_1_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_1_address1() {
    WBRAM_10_1_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_1_ce0() {
    WBRAM_10_1_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_1_ce1() {
    WBRAM_10_1_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_1_d0() {
    WBRAM_10_1_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_1_d1() {
    WBRAM_10_1_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_1_we0() {
    WBRAM_10_1_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_1_we1() {
    WBRAM_10_1_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_2_address0() {
    WBRAM_10_1_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_2_address1() {
    WBRAM_10_1_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_2_ce0() {
    WBRAM_10_1_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_2_ce1() {
    WBRAM_10_1_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_2_d0() {
    WBRAM_10_1_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_2_d1() {
    WBRAM_10_1_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_2_we0() {
    WBRAM_10_1_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_2_we1() {
    WBRAM_10_1_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_3_address0() {
    WBRAM_10_1_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_3_address1() {
    WBRAM_10_1_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_3_ce0() {
    WBRAM_10_1_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_3_ce1() {
    WBRAM_10_1_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_3_d0() {
    WBRAM_10_1_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_3_d1() {
    WBRAM_10_1_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_3_we0() {
    WBRAM_10_1_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_3_we1() {
    WBRAM_10_1_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_4_address0() {
    WBRAM_10_1_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_4_address1() {
    WBRAM_10_1_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_4_ce0() {
    WBRAM_10_1_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_4_ce1() {
    WBRAM_10_1_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_4_d0() {
    WBRAM_10_1_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_4_d1() {
    WBRAM_10_1_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_4_we0() {
    WBRAM_10_1_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_4_we1() {
    WBRAM_10_1_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_5_address0() {
    WBRAM_10_1_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_5_address1() {
    WBRAM_10_1_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_5_ce0() {
    WBRAM_10_1_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_5_ce1() {
    WBRAM_10_1_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_5_d0() {
    WBRAM_10_1_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_5_d1() {
    WBRAM_10_1_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_5_we0() {
    WBRAM_10_1_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_5_we1() {
    WBRAM_10_1_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_6_address0() {
    WBRAM_10_1_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_6_address1() {
    WBRAM_10_1_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_6_ce0() {
    WBRAM_10_1_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_6_ce1() {
    WBRAM_10_1_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_6_d0() {
    WBRAM_10_1_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_6_d1() {
    WBRAM_10_1_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_6_we0() {
    WBRAM_10_1_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_6_we1() {
    WBRAM_10_1_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_7_address0() {
    WBRAM_10_1_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_7_address1() {
    WBRAM_10_1_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_7_ce0() {
    WBRAM_10_1_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_7_ce1() {
    WBRAM_10_1_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_7_d0() {
    WBRAM_10_1_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_7_d1() {
    WBRAM_10_1_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_7_we0() {
    WBRAM_10_1_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_7_we1() {
    WBRAM_10_1_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_8_address0() {
    WBRAM_10_1_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_8_address1() {
    WBRAM_10_1_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_8_ce0() {
    WBRAM_10_1_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_1_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_8_ce1() {
    WBRAM_10_1_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_8_d0() {
    WBRAM_10_1_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_8_d1() {
    WBRAM_10_1_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_8_we0() {
    WBRAM_10_1_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_1_8_we1() {
    WBRAM_10_1_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_0_address0() {
    WBRAM_10_2_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_0_address1() {
    WBRAM_10_2_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_0_ce0() {
    WBRAM_10_2_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_0_ce1() {
    WBRAM_10_2_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_0_d0() {
    WBRAM_10_2_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_0_d1() {
    WBRAM_10_2_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_0_we0() {
    WBRAM_10_2_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_0_we1() {
    WBRAM_10_2_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_1_address0() {
    WBRAM_10_2_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_1_address1() {
    WBRAM_10_2_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_1_ce0() {
    WBRAM_10_2_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_1_ce1() {
    WBRAM_10_2_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_1_d0() {
    WBRAM_10_2_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_1_d1() {
    WBRAM_10_2_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_1_we0() {
    WBRAM_10_2_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_1_we1() {
    WBRAM_10_2_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_2_address0() {
    WBRAM_10_2_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_2_address1() {
    WBRAM_10_2_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_2_ce0() {
    WBRAM_10_2_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_2_ce1() {
    WBRAM_10_2_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_2_d0() {
    WBRAM_10_2_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_2_d1() {
    WBRAM_10_2_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_2_we0() {
    WBRAM_10_2_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_2_we1() {
    WBRAM_10_2_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_3_address0() {
    WBRAM_10_2_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_3_address1() {
    WBRAM_10_2_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_3_ce0() {
    WBRAM_10_2_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_3_ce1() {
    WBRAM_10_2_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_3_d0() {
    WBRAM_10_2_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_3_d1() {
    WBRAM_10_2_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_3_we0() {
    WBRAM_10_2_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_3_we1() {
    WBRAM_10_2_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_4_address0() {
    WBRAM_10_2_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_4_address1() {
    WBRAM_10_2_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_4_ce0() {
    WBRAM_10_2_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_4_ce1() {
    WBRAM_10_2_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_4_d0() {
    WBRAM_10_2_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_4_d1() {
    WBRAM_10_2_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_4_we0() {
    WBRAM_10_2_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_4_we1() {
    WBRAM_10_2_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_5_address0() {
    WBRAM_10_2_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_5_address1() {
    WBRAM_10_2_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_5_ce0() {
    WBRAM_10_2_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_5_ce1() {
    WBRAM_10_2_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_5_d0() {
    WBRAM_10_2_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_5_d1() {
    WBRAM_10_2_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_5_we0() {
    WBRAM_10_2_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_5_we1() {
    WBRAM_10_2_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_6_address0() {
    WBRAM_10_2_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_6_address1() {
    WBRAM_10_2_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_6_ce0() {
    WBRAM_10_2_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_6_ce1() {
    WBRAM_10_2_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_6_d0() {
    WBRAM_10_2_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_6_d1() {
    WBRAM_10_2_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_6_we0() {
    WBRAM_10_2_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_6_we1() {
    WBRAM_10_2_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_7_address0() {
    WBRAM_10_2_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_7_address1() {
    WBRAM_10_2_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_7_ce0() {
    WBRAM_10_2_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_7_ce1() {
    WBRAM_10_2_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_7_d0() {
    WBRAM_10_2_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_7_d1() {
    WBRAM_10_2_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_7_we0() {
    WBRAM_10_2_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_7_we1() {
    WBRAM_10_2_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_8_address0() {
    WBRAM_10_2_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_8_address1() {
    WBRAM_10_2_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_8_ce0() {
    WBRAM_10_2_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_10_2_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_8_ce1() {
    WBRAM_10_2_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_8_d0() {
    WBRAM_10_2_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_8_d1() {
    WBRAM_10_2_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_8_we0() {
    WBRAM_10_2_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_10_2_8_we1() {
    WBRAM_10_2_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_0_address0() {
    WBRAM_11_0_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_0_address1() {
    WBRAM_11_0_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_0_ce0() {
    WBRAM_11_0_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_0_ce1() {
    WBRAM_11_0_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_0_d0() {
    WBRAM_11_0_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_0_d1() {
    WBRAM_11_0_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_0_we0() {
    WBRAM_11_0_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_0_we1() {
    WBRAM_11_0_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_1_address0() {
    WBRAM_11_0_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_1_address1() {
    WBRAM_11_0_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_1_ce0() {
    WBRAM_11_0_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_1_ce1() {
    WBRAM_11_0_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_1_d0() {
    WBRAM_11_0_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_1_d1() {
    WBRAM_11_0_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_1_we0() {
    WBRAM_11_0_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_1_we1() {
    WBRAM_11_0_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_2_address0() {
    WBRAM_11_0_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_2_address1() {
    WBRAM_11_0_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_2_ce0() {
    WBRAM_11_0_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_2_ce1() {
    WBRAM_11_0_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_2_d0() {
    WBRAM_11_0_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_2_d1() {
    WBRAM_11_0_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_2_we0() {
    WBRAM_11_0_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_2_we1() {
    WBRAM_11_0_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_3_address0() {
    WBRAM_11_0_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_3_address1() {
    WBRAM_11_0_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_3_ce0() {
    WBRAM_11_0_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_3_ce1() {
    WBRAM_11_0_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_3_d0() {
    WBRAM_11_0_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_3_d1() {
    WBRAM_11_0_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_3_we0() {
    WBRAM_11_0_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_3_we1() {
    WBRAM_11_0_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_4_address0() {
    WBRAM_11_0_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_4_address1() {
    WBRAM_11_0_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_4_ce0() {
    WBRAM_11_0_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_4_ce1() {
    WBRAM_11_0_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_4_d0() {
    WBRAM_11_0_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_4_d1() {
    WBRAM_11_0_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_4_we0() {
    WBRAM_11_0_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_4_we1() {
    WBRAM_11_0_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_5_address0() {
    WBRAM_11_0_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_5_address1() {
    WBRAM_11_0_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_5_ce0() {
    WBRAM_11_0_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_5_ce1() {
    WBRAM_11_0_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_5_d0() {
    WBRAM_11_0_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_5_d1() {
    WBRAM_11_0_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_5_we0() {
    WBRAM_11_0_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_5_we1() {
    WBRAM_11_0_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_6_address0() {
    WBRAM_11_0_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_6_address1() {
    WBRAM_11_0_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_6_ce0() {
    WBRAM_11_0_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_6_ce1() {
    WBRAM_11_0_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_6_d0() {
    WBRAM_11_0_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_6_d1() {
    WBRAM_11_0_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_6_we0() {
    WBRAM_11_0_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_6_we1() {
    WBRAM_11_0_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_7_address0() {
    WBRAM_11_0_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_7_address1() {
    WBRAM_11_0_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_7_ce0() {
    WBRAM_11_0_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_7_ce1() {
    WBRAM_11_0_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_7_d0() {
    WBRAM_11_0_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_7_d1() {
    WBRAM_11_0_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_7_we0() {
    WBRAM_11_0_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_7_we1() {
    WBRAM_11_0_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_8_address0() {
    WBRAM_11_0_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_8_address1() {
    WBRAM_11_0_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_8_ce0() {
    WBRAM_11_0_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_0_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_8_ce1() {
    WBRAM_11_0_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_8_d0() {
    WBRAM_11_0_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_8_d1() {
    WBRAM_11_0_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_8_we0() {
    WBRAM_11_0_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_0_8_we1() {
    WBRAM_11_0_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_0_address0() {
    WBRAM_11_1_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_0_address1() {
    WBRAM_11_1_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_0_ce0() {
    WBRAM_11_1_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_0_ce1() {
    WBRAM_11_1_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_0_d0() {
    WBRAM_11_1_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_0_d1() {
    WBRAM_11_1_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_0_we0() {
    WBRAM_11_1_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_0_we1() {
    WBRAM_11_1_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_1_address0() {
    WBRAM_11_1_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_1_address1() {
    WBRAM_11_1_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_1_ce0() {
    WBRAM_11_1_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_1_ce1() {
    WBRAM_11_1_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_1_d0() {
    WBRAM_11_1_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_1_d1() {
    WBRAM_11_1_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_1_we0() {
    WBRAM_11_1_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_1_we1() {
    WBRAM_11_1_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_2_address0() {
    WBRAM_11_1_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_2_address1() {
    WBRAM_11_1_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_2_ce0() {
    WBRAM_11_1_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_2_ce1() {
    WBRAM_11_1_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_2_d0() {
    WBRAM_11_1_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_2_d1() {
    WBRAM_11_1_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_2_we0() {
    WBRAM_11_1_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_2_we1() {
    WBRAM_11_1_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_3_address0() {
    WBRAM_11_1_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_3_address1() {
    WBRAM_11_1_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_3_ce0() {
    WBRAM_11_1_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_3_ce1() {
    WBRAM_11_1_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_3_d0() {
    WBRAM_11_1_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_3_d1() {
    WBRAM_11_1_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_3_we0() {
    WBRAM_11_1_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_3_we1() {
    WBRAM_11_1_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_4_address0() {
    WBRAM_11_1_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_4_address1() {
    WBRAM_11_1_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_4_ce0() {
    WBRAM_11_1_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_4_ce1() {
    WBRAM_11_1_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_4_d0() {
    WBRAM_11_1_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_4_d1() {
    WBRAM_11_1_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_4_we0() {
    WBRAM_11_1_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_4_we1() {
    WBRAM_11_1_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_5_address0() {
    WBRAM_11_1_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_5_address1() {
    WBRAM_11_1_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_5_ce0() {
    WBRAM_11_1_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_5_ce1() {
    WBRAM_11_1_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_5_d0() {
    WBRAM_11_1_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_5_d1() {
    WBRAM_11_1_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_5_we0() {
    WBRAM_11_1_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_5_we1() {
    WBRAM_11_1_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_6_address0() {
    WBRAM_11_1_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_6_address1() {
    WBRAM_11_1_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_6_ce0() {
    WBRAM_11_1_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_6_ce1() {
    WBRAM_11_1_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_6_d0() {
    WBRAM_11_1_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_6_d1() {
    WBRAM_11_1_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_6_we0() {
    WBRAM_11_1_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_6_we1() {
    WBRAM_11_1_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_7_address0() {
    WBRAM_11_1_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_7_address1() {
    WBRAM_11_1_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_7_ce0() {
    WBRAM_11_1_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_7_ce1() {
    WBRAM_11_1_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_7_d0() {
    WBRAM_11_1_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_7_d1() {
    WBRAM_11_1_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_7_we0() {
    WBRAM_11_1_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_7_we1() {
    WBRAM_11_1_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_8_address0() {
    WBRAM_11_1_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_8_address1() {
    WBRAM_11_1_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_8_ce0() {
    WBRAM_11_1_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_1_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_8_ce1() {
    WBRAM_11_1_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_8_d0() {
    WBRAM_11_1_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_8_d1() {
    WBRAM_11_1_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_8_we0() {
    WBRAM_11_1_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_1_8_we1() {
    WBRAM_11_1_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_0_address0() {
    WBRAM_11_2_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_0_address1() {
    WBRAM_11_2_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_0_ce0() {
    WBRAM_11_2_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_0_ce1() {
    WBRAM_11_2_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_0_d0() {
    WBRAM_11_2_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_0_d1() {
    WBRAM_11_2_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_0_we0() {
    WBRAM_11_2_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_0_we1() {
    WBRAM_11_2_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_1_address0() {
    WBRAM_11_2_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_1_address1() {
    WBRAM_11_2_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_1_ce0() {
    WBRAM_11_2_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_1_ce1() {
    WBRAM_11_2_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_1_d0() {
    WBRAM_11_2_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_1_d1() {
    WBRAM_11_2_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_1_we0() {
    WBRAM_11_2_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_1_we1() {
    WBRAM_11_2_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_2_address0() {
    WBRAM_11_2_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_2_address1() {
    WBRAM_11_2_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_2_ce0() {
    WBRAM_11_2_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_2_ce1() {
    WBRAM_11_2_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_2_d0() {
    WBRAM_11_2_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_2_d1() {
    WBRAM_11_2_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_2_we0() {
    WBRAM_11_2_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_2_we1() {
    WBRAM_11_2_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_3_address0() {
    WBRAM_11_2_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_3_address1() {
    WBRAM_11_2_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_3_ce0() {
    WBRAM_11_2_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_3_ce1() {
    WBRAM_11_2_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_3_d0() {
    WBRAM_11_2_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_3_d1() {
    WBRAM_11_2_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_3_we0() {
    WBRAM_11_2_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_3_we1() {
    WBRAM_11_2_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_4_address0() {
    WBRAM_11_2_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_4_address1() {
    WBRAM_11_2_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_4_ce0() {
    WBRAM_11_2_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_4_ce1() {
    WBRAM_11_2_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_4_d0() {
    WBRAM_11_2_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_4_d1() {
    WBRAM_11_2_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_4_we0() {
    WBRAM_11_2_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_4_we1() {
    WBRAM_11_2_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_5_address0() {
    WBRAM_11_2_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_5_address1() {
    WBRAM_11_2_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_5_ce0() {
    WBRAM_11_2_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_5_ce1() {
    WBRAM_11_2_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_5_d0() {
    WBRAM_11_2_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_5_d1() {
    WBRAM_11_2_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_5_we0() {
    WBRAM_11_2_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_5_we1() {
    WBRAM_11_2_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_6_address0() {
    WBRAM_11_2_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_6_address1() {
    WBRAM_11_2_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_6_ce0() {
    WBRAM_11_2_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_6_ce1() {
    WBRAM_11_2_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_6_d0() {
    WBRAM_11_2_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_6_d1() {
    WBRAM_11_2_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_6_we0() {
    WBRAM_11_2_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_6_we1() {
    WBRAM_11_2_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_7_address0() {
    WBRAM_11_2_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_7_address1() {
    WBRAM_11_2_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_7_ce0() {
    WBRAM_11_2_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_7_ce1() {
    WBRAM_11_2_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_7_d0() {
    WBRAM_11_2_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_7_d1() {
    WBRAM_11_2_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_7_we0() {
    WBRAM_11_2_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_7_we1() {
    WBRAM_11_2_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_8_address0() {
    WBRAM_11_2_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_8_address1() {
    WBRAM_11_2_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_8_ce0() {
    WBRAM_11_2_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_11_2_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_8_ce1() {
    WBRAM_11_2_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_8_d0() {
    WBRAM_11_2_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_8_d1() {
    WBRAM_11_2_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_8_we0() {
    WBRAM_11_2_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_11_2_8_we1() {
    WBRAM_11_2_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_0_address0() {
    WBRAM_12_0_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_0_address1() {
    WBRAM_12_0_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_0_ce0() {
    WBRAM_12_0_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_0_ce1() {
    WBRAM_12_0_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_0_d0() {
    WBRAM_12_0_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_0_d1() {
    WBRAM_12_0_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_0_we0() {
    WBRAM_12_0_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_0_we1() {
    WBRAM_12_0_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_1_address0() {
    WBRAM_12_0_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_1_address1() {
    WBRAM_12_0_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_1_ce0() {
    WBRAM_12_0_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_1_ce1() {
    WBRAM_12_0_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_1_d0() {
    WBRAM_12_0_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_1_d1() {
    WBRAM_12_0_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_1_we0() {
    WBRAM_12_0_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_1_we1() {
    WBRAM_12_0_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_2_address0() {
    WBRAM_12_0_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_2_address1() {
    WBRAM_12_0_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_2_ce0() {
    WBRAM_12_0_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_2_ce1() {
    WBRAM_12_0_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_2_d0() {
    WBRAM_12_0_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_2_d1() {
    WBRAM_12_0_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_2_we0() {
    WBRAM_12_0_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_2_we1() {
    WBRAM_12_0_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_3_address0() {
    WBRAM_12_0_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_3_address1() {
    WBRAM_12_0_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_3_ce0() {
    WBRAM_12_0_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_3_ce1() {
    WBRAM_12_0_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_3_d0() {
    WBRAM_12_0_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_3_d1() {
    WBRAM_12_0_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_3_we0() {
    WBRAM_12_0_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_3_we1() {
    WBRAM_12_0_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_4_address0() {
    WBRAM_12_0_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_4_address1() {
    WBRAM_12_0_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_4_ce0() {
    WBRAM_12_0_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_4_ce1() {
    WBRAM_12_0_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_4_d0() {
    WBRAM_12_0_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_4_d1() {
    WBRAM_12_0_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_4_we0() {
    WBRAM_12_0_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_4_we1() {
    WBRAM_12_0_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_5_address0() {
    WBRAM_12_0_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_5_address1() {
    WBRAM_12_0_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_5_ce0() {
    WBRAM_12_0_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_5_ce1() {
    WBRAM_12_0_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_5_d0() {
    WBRAM_12_0_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_5_d1() {
    WBRAM_12_0_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_5_we0() {
    WBRAM_12_0_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_5_we1() {
    WBRAM_12_0_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_6_address0() {
    WBRAM_12_0_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_6_address1() {
    WBRAM_12_0_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_6_ce0() {
    WBRAM_12_0_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_6_ce1() {
    WBRAM_12_0_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_6_d0() {
    WBRAM_12_0_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_6_d1() {
    WBRAM_12_0_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_6_we0() {
    WBRAM_12_0_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_6_we1() {
    WBRAM_12_0_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_7_address0() {
    WBRAM_12_0_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_7_address1() {
    WBRAM_12_0_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_7_ce0() {
    WBRAM_12_0_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_7_ce1() {
    WBRAM_12_0_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_7_d0() {
    WBRAM_12_0_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_7_d1() {
    WBRAM_12_0_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_7_we0() {
    WBRAM_12_0_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_7_we1() {
    WBRAM_12_0_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_8_address0() {
    WBRAM_12_0_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_8_address1() {
    WBRAM_12_0_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_8_ce0() {
    WBRAM_12_0_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_0_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_8_ce1() {
    WBRAM_12_0_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_8_d0() {
    WBRAM_12_0_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_8_d1() {
    WBRAM_12_0_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_8_we0() {
    WBRAM_12_0_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_0_8_we1() {
    WBRAM_12_0_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_0_address0() {
    WBRAM_12_1_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_0_address1() {
    WBRAM_12_1_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_0_ce0() {
    WBRAM_12_1_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_0_ce1() {
    WBRAM_12_1_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_0_d0() {
    WBRAM_12_1_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_0_d1() {
    WBRAM_12_1_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_0_we0() {
    WBRAM_12_1_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_0_we1() {
    WBRAM_12_1_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_1_address0() {
    WBRAM_12_1_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_1_address1() {
    WBRAM_12_1_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_1_ce0() {
    WBRAM_12_1_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_1_ce1() {
    WBRAM_12_1_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_1_d0() {
    WBRAM_12_1_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_1_d1() {
    WBRAM_12_1_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_1_we0() {
    WBRAM_12_1_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_1_we1() {
    WBRAM_12_1_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_2_address0() {
    WBRAM_12_1_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_2_address1() {
    WBRAM_12_1_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_2_ce0() {
    WBRAM_12_1_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_2_ce1() {
    WBRAM_12_1_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_2_d0() {
    WBRAM_12_1_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_2_d1() {
    WBRAM_12_1_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_2_we0() {
    WBRAM_12_1_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_2_we1() {
    WBRAM_12_1_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_3_address0() {
    WBRAM_12_1_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_3_address1() {
    WBRAM_12_1_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_3_ce0() {
    WBRAM_12_1_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_3_ce1() {
    WBRAM_12_1_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_3_d0() {
    WBRAM_12_1_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_3_d1() {
    WBRAM_12_1_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_3_we0() {
    WBRAM_12_1_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_3_we1() {
    WBRAM_12_1_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_4_address0() {
    WBRAM_12_1_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_4_address1() {
    WBRAM_12_1_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_4_ce0() {
    WBRAM_12_1_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_4_ce1() {
    WBRAM_12_1_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_4_d0() {
    WBRAM_12_1_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_4_d1() {
    WBRAM_12_1_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_4_we0() {
    WBRAM_12_1_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_4_we1() {
    WBRAM_12_1_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_5_address0() {
    WBRAM_12_1_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_5_address1() {
    WBRAM_12_1_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_5_ce0() {
    WBRAM_12_1_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_5_ce1() {
    WBRAM_12_1_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_5_d0() {
    WBRAM_12_1_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_5_d1() {
    WBRAM_12_1_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_5_we0() {
    WBRAM_12_1_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_5_we1() {
    WBRAM_12_1_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_6_address0() {
    WBRAM_12_1_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_6_address1() {
    WBRAM_12_1_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_6_ce0() {
    WBRAM_12_1_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_6_ce1() {
    WBRAM_12_1_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_6_d0() {
    WBRAM_12_1_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_6_d1() {
    WBRAM_12_1_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_6_we0() {
    WBRAM_12_1_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_6_we1() {
    WBRAM_12_1_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_7_address0() {
    WBRAM_12_1_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_7_address1() {
    WBRAM_12_1_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_7_ce0() {
    WBRAM_12_1_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_7_ce1() {
    WBRAM_12_1_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_7_d0() {
    WBRAM_12_1_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_7_d1() {
    WBRAM_12_1_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_7_we0() {
    WBRAM_12_1_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_7_we1() {
    WBRAM_12_1_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_8_address0() {
    WBRAM_12_1_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_8_address1() {
    WBRAM_12_1_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_8_ce0() {
    WBRAM_12_1_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_1_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_8_ce1() {
    WBRAM_12_1_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_8_d0() {
    WBRAM_12_1_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_8_d1() {
    WBRAM_12_1_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_8_we0() {
    WBRAM_12_1_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_1_8_we1() {
    WBRAM_12_1_8_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_0_address0() {
    WBRAM_12_2_0_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_0_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_0_address1() {
    WBRAM_12_2_0_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_0_ce0() {
    WBRAM_12_2_0_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_0_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_0_ce1() {
    WBRAM_12_2_0_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_0_d0() {
    WBRAM_12_2_0_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_0_d1() {
    WBRAM_12_2_0_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_0_we0() {
    WBRAM_12_2_0_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_0_we1() {
    WBRAM_12_2_0_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_1_address0() {
    WBRAM_12_2_1_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_1_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_1_address1() {
    WBRAM_12_2_1_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_1_ce0() {
    WBRAM_12_2_1_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_1_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_1_ce1() {
    WBRAM_12_2_1_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_1_d0() {
    WBRAM_12_2_1_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_1_d1() {
    WBRAM_12_2_1_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_1_we0() {
    WBRAM_12_2_1_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_1_we1() {
    WBRAM_12_2_1_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_2_address0() {
    WBRAM_12_2_2_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_2_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_2_address1() {
    WBRAM_12_2_2_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_2_ce0() {
    WBRAM_12_2_2_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_2_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_2_ce1() {
    WBRAM_12_2_2_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_2_d0() {
    WBRAM_12_2_2_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_2_d1() {
    WBRAM_12_2_2_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_2_we0() {
    WBRAM_12_2_2_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_2_we1() {
    WBRAM_12_2_2_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_3_address0() {
    WBRAM_12_2_3_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_3_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_3_address1() {
    WBRAM_12_2_3_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_3_ce0() {
    WBRAM_12_2_3_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_3_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_3_ce1() {
    WBRAM_12_2_3_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_3_d0() {
    WBRAM_12_2_3_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_3_d1() {
    WBRAM_12_2_3_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_3_we0() {
    WBRAM_12_2_3_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_3_we1() {
    WBRAM_12_2_3_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_4_address0() {
    WBRAM_12_2_4_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_4_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_4_address1() {
    WBRAM_12_2_4_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_4_ce0() {
    WBRAM_12_2_4_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_4_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_4_ce1() {
    WBRAM_12_2_4_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_4_d0() {
    WBRAM_12_2_4_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_4_d1() {
    WBRAM_12_2_4_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_4_we0() {
    WBRAM_12_2_4_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_4_we1() {
    WBRAM_12_2_4_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_5_address0() {
    WBRAM_12_2_5_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_5_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_5_address1() {
    WBRAM_12_2_5_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_5_ce0() {
    WBRAM_12_2_5_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_5_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_5_ce1() {
    WBRAM_12_2_5_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_5_d0() {
    WBRAM_12_2_5_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_5_d1() {
    WBRAM_12_2_5_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_5_we0() {
    WBRAM_12_2_5_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_5_we1() {
    WBRAM_12_2_5_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_6_address0() {
    WBRAM_12_2_6_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_6_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_6_address1() {
    WBRAM_12_2_6_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_6_ce0() {
    WBRAM_12_2_6_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_6_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_6_ce1() {
    WBRAM_12_2_6_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_6_d0() {
    WBRAM_12_2_6_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_6_d1() {
    WBRAM_12_2_6_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_6_we0() {
    WBRAM_12_2_6_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_6_we1() {
    WBRAM_12_2_6_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_7_address0() {
    WBRAM_12_2_7_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_7_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_7_address1() {
    WBRAM_12_2_7_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_7_ce0() {
    WBRAM_12_2_7_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_7_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_7_ce1() {
    WBRAM_12_2_7_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_7_d0() {
    WBRAM_12_2_7_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_7_d1() {
    WBRAM_12_2_7_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_7_we0() {
    WBRAM_12_2_7_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_7_we1() {
    WBRAM_12_2_7_we1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_8_address0() {
    WBRAM_12_2_8_address0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_8_address0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_8_address1() {
    WBRAM_12_2_8_address1 = ap_const_lv10_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_8_ce0() {
    WBRAM_12_2_8_ce0 = fpga_top_processAllCHout1_U0_WBRAM_12_2_8_ce0.read();
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_8_ce1() {
    WBRAM_12_2_8_ce1 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_8_d0() {
    WBRAM_12_2_8_d0 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_8_d1() {
    WBRAM_12_2_8_d1 = ap_const_lv32_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_8_we0() {
    WBRAM_12_2_8_we0 = ap_const_logic_0;
}

void fpga_top_processInputChannel_0::thread_WBRAM_12_2_8_we1() {
    WBRAM_12_2_8_we1 = ap_const_logic_0;
}

}

