{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667553256024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667553256025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 04 14:44:15 2022 " "Processing started: Fri Nov 04 14:44:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667553256025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667553256025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAC -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAC -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667553256025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667553256805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667553256805 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword) Multiply_and_add.vhdl(17) " "VHDL syntax error at Multiply_and_add.vhdl(17) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword)" {  } { { "Multiply_and_add.vhdl" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/Multiply_and_add.vhdl" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667553274797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_and_add.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file multiply_and_add.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667553274799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "treelevel.vhd 10 5 " "Found 10 design units, including 5 entities, in source file treelevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Level_1-simple " "Found design unit 1: Level_1-simple" {  } { { "Treelevel.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/Treelevel.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274803 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Level_2-simple " "Found design unit 2: Level_2-simple" {  } { { "Treelevel.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/Treelevel.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274803 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Level_3-simple " "Found design unit 3: Level_3-simple" {  } { { "Treelevel.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/Treelevel.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274803 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Level_4-simple " "Found design unit 4: Level_4-simple" {  } { { "Treelevel.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/Treelevel.vhd" 152 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274803 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Level_5-simple " "Found design unit 5: Level_5-simple" {  } { { "Treelevel.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/Treelevel.vhd" 177 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Level_1 " "Found entity 1: Level_1" {  } { { "Treelevel.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/Treelevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274803 ""} { "Info" "ISGN_ENTITY_NAME" "2 Level_2 " "Found entity 2: Level_2" {  } { { "Treelevel.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/Treelevel.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274803 ""} { "Info" "ISGN_ENTITY_NAME" "3 Level_3 " "Found entity 3: Level_3" {  } { { "Treelevel.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/Treelevel.vhd" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274803 ""} { "Info" "ISGN_ENTITY_NAME" "4 Level_4 " "Found entity 4: Level_4" {  } { { "Treelevel.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/Treelevel.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274803 ""} { "Info" "ISGN_ENTITY_NAME" "5 Level_5 " "Found entity 5: Level_5" {  } { { "Treelevel.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/Treelevel.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667553274803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brentkunkadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brentkunkadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brent_kung_adder-simple " "Found design unit 1: brent_kung_adder-simple" {  } { { "BRENTKUNKADDER.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/BRENTKUNKADDER.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274809 ""} { "Info" "ISGN_ENTITY_NAME" "1 brent_kung_adder " "Found entity 1: brent_kung_adder" {  } { { "BRENTKUNKADDER.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/BRENTKUNKADDER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667553274809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicgate.vhd 8 4 " "Found 8 design units, including 4 entities, in source file logicgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a_and_b-trivial " "Found design unit 1: a_and_b-trivial" {  } { { "logicgate.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/logicgate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274812 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xor2-trivial " "Found design unit 2: xor2-trivial" {  } { { "logicgate.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/logicgate.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274812 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 a_and_bc-trivial " "Found design unit 3: a_and_bc-trivial" {  } { { "logicgate.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/logicgate.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274812 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Cin_map_G-trivial " "Found design unit 4: Cin_map_G-trivial" {  } { { "logicgate.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/logicgate.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274812 ""} { "Info" "ISGN_ENTITY_NAME" "1 a_and_b " "Found entity 1: a_and_b" {  } { { "logicgate.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/logicgate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274812 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor2 " "Found entity 2: xor2" {  } { { "logicgate.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/logicgate.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274812 ""} { "Info" "ISGN_ENTITY_NAME" "3 a_and_bc " "Found entity 3: a_and_bc" {  } { { "logicgate.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/logicgate.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274812 ""} { "Info" "ISGN_ENTITY_NAME" "4 Cin_map_G " "Found entity 4: Cin_map_G" {  } { { "logicgate.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/logicgate.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667553274812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/DUT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274815 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/DUT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667553274815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "higherlogic.vhd 4 2 " "Found 4 design units, including 2 entities, in source file higherlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-struct " "Found design unit 1: half_adder-struct" {  } { { "higherlogic.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/higherlogic.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274817 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-struct " "Found design unit 2: full_adder-struct" {  } { { "higherlogic.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/higherlogic.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274817 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "higherlogic.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/higherlogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274817 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "higherlogic.vhd" "" { Text "D:/CoursesIITB/Sem5/EE671/Assign5/VHDLfiles/higherlogic.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667553274817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667553274817 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667553275098 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 04 14:44:35 2022 " "Processing ended: Fri Nov 04 14:44:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667553275098 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667553275098 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667553275098 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667553275098 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667553275865 ""}
