<chapter xml:id="chp-fpuinfo">
<title><literal>fpuinfo</literal> Provider</title>
<para><phrase role="first-word">The</phrase> <literal>fpuinfo</literal> provider makes available
probes that correspond to the simulation of floating-point instructions on SPARC microprocessors.
While most floating-point instructions are executed in hardware, some floating-point operations trap
into the operating system for simulation. The conditions under which floating-point operations
require operating system simulation are specific to a microprocessor implementation. The operations
that require simulation are rare. However, if an application uses one of these operations
frequently, the effect on performance could be severe. The <literal>fpuinfo</literal> provider
enables rapid investigation of floating-point simulation seen through either
<citerefentry><refentrytitle>kstat</refentrytitle><manvolnum>1M</manvolnum></citerefentry> and the
<literal>fpu_info</literal> kernel statistic or
<citerefentry><refentrytitle>trapstat</refentrytitle><manvolnum>1M</manvolnum></citerefentry> and
the <literal>fp-xcp-other</literal> trap.</para>
<sect1 xml:id="gelsd">
<title>Probes</title>
<para><indexterm><primary>probes</primary><secondary><literal>fpuinfo</literal></secondary></indexterm><indexterm><primary><literal>fpuinfo</literal></primary></indexterm>The <literal>fpuinfo</literal> provider makes available a probe for each type of floating-point instruction that can be simulated. The <literal>fpuinfo</literal> provider has a Name Stability of <literal>CPU</literal>; the names of the probes are specific to a microprocessor implementation, and might not be available on different microprocessors within the same family. For example, some of the probes listed might only be available on UltraSPARC-III and not UltraSPARC-III+ or vice versa.</para>
<para>The <literal>fpuinfo</literal> probes are described in <xref linkend="tbl-fpuinfo" />.</para>
<table frame="topbot" xml:id="tbl-fpuinfo">
<title><literal>fpuinfo</literal> Probes</title>
<tgroup cols="2" colsep="0" rowsep="0">
<colspec colname="colspec0" colwidth="1*" />
<colspec colname="colspec1" colwidth="3*" align="justify" />
<tbody valign="top">
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fitoq</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fitoq</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fitod</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fitod</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fitos</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fitos</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fxtoq</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fxtoq</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fxtod</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fxtod</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fxtos</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fxtos</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fqtox</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fqtox</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fdtox</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fdtox</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fstox</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fstox</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fqtoi</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fqtoi</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fdtoi</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fdtoi</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fstoi</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fstoi</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fsqrtq</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fsqrtq</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fsqrtd</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fsqrtd</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fsqrts</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fsqrts</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fcmpeq</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fcmpeq</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fcmped</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fcmped</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fcmpes</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fcmpes</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fcmpq</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fcmpq</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fcmpd</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fcmpd</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fcmps</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fcmps</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fdivq</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fdivq</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fdivd</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fdivd</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fdivs</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fdivs</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fdmulx</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fdmulx</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fsmuld</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fsmuld</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fmulq</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fmulq</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fmuld</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fmuld</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fmuls</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fmuls</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fsubq</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fsubq</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fsubd</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fsubd</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fsubs</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fsubs</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_faddq</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>faddq</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_faddd</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>faddd</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fadds</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fadds</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fnegd</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fnegd</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fnegq</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fneqq</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fnegs</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fnegs</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fabsd</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fabsd</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fabsq</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fabsq</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fabss</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fabss</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fmovd</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fmovd</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fmovq</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fmovq</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fmovs</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fmovs</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fmovr</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fmovr</literal> instruction is simulated by the kernel.</para></entry>
	</row>
	<row>
		<entry colname="colspec0"><para><literal>fpu_sim_fmovcc</literal></para></entry>
		<entry colname="colspec1"><para>Probe that fires whenever an <literal>fmovcc</literal> instruction is simulated by the kernel.</para></entry>
	</row>
</tbody>
</tgroup>
</table>
</sect1>
<sect1 xml:id="gelsb">
<title>Arguments</title>
<para>There are no arguments to <literal>fpuinfo</literal> probes.</para>
</sect1>
<sect1 xml:id="gelry">
<title>Stability</title>
<para><indexterm><primary><literal>fpuinfo</literal></primary><secondary>stability</secondary></indexterm>The <literal>fpuinfo</literal> provider uses DTrace's stability mechanism to describe its stabilities, as shown in the following table. For more information about the stability mechanism, see <xref linkend="chp-stab" />.</para>
<informaltable frame="topbot">
<tgroup cols="4" colsep="0" rowsep="0">
<colspec colwidth="25*" />
<colspec colwidth="25*" />
<colspec colwidth="25*" />
<colspec colwidth="25*" />
<thead>
	<row rowsep="1">
		<entry colsep="1"><para>Element</para></entry>
		<entry><para>Name stability</para></entry>
		<entry><para>Data stability</para></entry>
		<entry><para>Dependency class</para></entry>
	</row>
</thead>
<tbody>
	<row>
		<entry colsep="1"><para>Provider</para></entry>
		<entry><para>Evolving</para></entry>
		<entry><para>Evolving</para></entry>
		<entry><para><acronym>CPU</acronym></para></entry>
	</row>
	<row>
		<entry colsep="1"><para>Module</para></entry>
		<entry><para>Private</para></entry>
		<entry><para>Private</para></entry>
		<entry><para>Unknown</para></entry>
	</row>
	<row>
		<entry colsep="1"><para>Function</para></entry>
		<entry><para>Private</para></entry>
		<entry><para>Private</para></entry>
		<entry><para>Unknown</para></entry>
	</row>
	<row>
		<entry colsep="1"><para>Name</para></entry>
		<entry><para>Evolving</para></entry>
		<entry><para>Evolving</para></entry>
		<entry><para><acronym>CPU</acronym></para></entry>
	</row>
	<row>
		<entry colsep="1"><para>Arguments</para></entry>
		<entry><para>Evolving</para></entry>
		<entry><para>Evolving</para></entry>
		<entry><para><acronym>CPU</acronym></para></entry>
	</row>
</tbody>
</tgroup>
</informaltable>
</sect1>
</chapter>
