[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  29113       tick       3935708       1773679       1718825       3935708 
      2  29113       tick       5369589       2522594       2498440       5369589 
      3  29113       tick       5369333       2522734       2506722       5369333 
      4  29113       tick       5357078       2519504       2498451       5357078 
      5  29113       tick       5368976       2522645       2500220       5368976 
      6  29113       tick       5359419       2519826       2500199       5359419 
      7  29113       tick       5355156       2518174       2497585       5355156 
      8  29113       tick       5366989       2523194       2502852       5366989 
      9  29113       tick       5350952       2516532       2494010       5350952 
     10  29113       tick       5363151       2519831       2494683       5363151 
     11  29113       tick       5364991       2521942       2498768       5364991 
     12  29113       tick       5353170       2516588       2500249       5353170 
     13  29113       tick       5366759       2520806       2497843       5366759 
     14  29113       tick       5358570       2519832       2497754       5358570 
     15  29113       tick       5363441       2521604       2499442       5363441 
     16  29113       tick       5363984       2521724       2504140       5363984 
     17  29113       tick       5361268       2521283       2505088       5361268 
     18  29113       tick       5364911       2522448       2497317       5364911 
     19  29113       exit        975988        458747        453619        975988 
