#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000028438e1ed80 .scope module, "test_bench" "test_bench" 2 1;
 .timescale 0 0;
v0000028438eaeda0_0 .var "clock", 0 0;
S_0000028438dd1740 .scope module, "boot" "start" 2 4, 3 1 0, S_0000028438e1ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
P_0000028438e4c160 .param/l "A_in" 0 3 8, +C4<00000000000000000000000000001010>;
P_0000028438e4c198 .param/l "A_out" 0 3 9, +C4<00000000000000000000000000001110>;
P_0000028438e4c1d0 .param/l "B_in" 0 3 8, +C4<00000000000000000000000000001011>;
P_0000028438e4c208 .param/l "B_out" 0 3 9, +C4<00000000000000000000000000001111>;
P_0000028438e4c240 .param/l "C_in" 0 3 8, +C4<00000000000000000000000000001100>;
P_0000028438e4c278 .param/l "C_out" 0 3 9, +C4<00000000000000000000000000010000>;
P_0000028438e4c2b0 .param/l "D_in" 0 3 8, +C4<00000000000000000000000000001101>;
P_0000028438e4c2e8 .param/l "D_out" 0 3 9, +C4<00000000000000000000000000010001>;
P_0000028438e4c320 .param/l "IR_in" 0 3 9, +C4<00000000000000000000000000010100>;
P_0000028438e4c358 .param/l "IR_out" 0 3 9, +C4<00000000000000000000000000010101>;
P_0000028438e4c390 .param/l "MAR_in" 0 3 9, +C4<00000000000000000000000000010010>;
P_0000028438e4c3c8 .param/l "MBR_out" 0 3 9, +C4<00000000000000000000000000010011>;
P_0000028438e4c400 .param/l "N" 0 3 4, +C4<00000000000000000000000000000111>;
P_0000028438e4c438 .param/l "SZ" 0 3 4, +C4<00000000000000000000000000011100>;
P_0000028438e4c470 .param/l "WMFC" 0 3 7, +C4<00000000000000000000000000001000>;
P_0000028438e4c4a8 .param/l "add" 0 3 6, +C4<00000000000000000000000000000000>;
P_0000028438e4c4e0 .param/l "andd" 0 3 6, +C4<00000000000000000000000000000100>;
P_0000028438e4c518 .param/l "comp" 0 3 6, +C4<00000000000000000000000000000001>;
P_0000028438e4c550 .param/l "dec_addr_out" 0 3 9, +C4<00000000000000000000000000011000>;
P_0000028438e4c588 .param/l "dec_data_out" 0 3 9, +C4<00000000000000000000000000010111>;
P_0000028438e4c5c0 .param/l "endd" 0 3 9, +C4<000000000000000000000000000011011>;
P_0000028438e4c5f8 .param/l "increment" 0 3 7, +C4<00000000000000000000000000000111>;
P_0000028438e4c630 .param/l "orr" 0 3 6, +C4<00000000000000000000000000000101>;
P_0000028438e4c668 .param/l "pN" 0 3 4, +C4<00000000000000000000000010000000>;
P_0000028438e4c6a0 .param/l "pc_out" 0 3 7, +C4<00000000000000000000000000000110>;
P_0000028438e4c6d8 .param/l "rnw" 0 3 7, +C4<00000000000000000000000000001001>;
P_0000028438e4c710 .param/l "select_decoder" 0 3 9, +C4<00000000000000000000000000010110>;
P_0000028438e4c748 .param/l "sub" 0 3 6, +C4<00000000000000000000000000000010>;
P_0000028438e4c780 .param/l "sz" 0 3 4, +C4<00000000000000000000000000010110>;
P_0000028438e4c7b8 .param/l "xorr" 0 3 6, +C4<00000000000000000000000000000011>;
P_0000028438e4c7f0 .param/l "z_out" 0 3 9, +C4<00000000000000000000000000011001>;
v0000028438eade00_0 .net "CLK", 0 0, v0000028438eaeda0_0;  1 drivers
v0000028438eadf40_0 .net "CS_bus", 27 0, L_0000028438ef99d0;  1 drivers
v0000028438eae940_0 .net "MFC", 0 0, v0000028438e9e670_0;  1 drivers
RS_0000028438e4c898 .resolv tri, L_0000028438eaea80, L_0000028438ef9430, L_0000028438ef9610, L_0000028438ef9cf0, L_0000028438ef7b30, L_0000028438ef7f90, L_0000028438efa1f0, L_0000028438efb4b0, L_0000028438efaab0, L_0000028438efa830, L_0000028438efe8e0;
v0000028438eaeb20_0 .net8 "bus", 7 0, RS_0000028438e4c898;  11 drivers
v0000028438eadfe0_0 .net "clk", 0 0, L_0000028438ef9a70;  1 drivers
o0000028438e50468 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000028438eaed00_0 .net "ins", 7 0, o0000028438e50468;  0 drivers
v0000028438eae1c0_0 .net "out_A", 7 0, L_0000028438efe090;  1 drivers
v0000028438eae9e0_0 .net "out_IR", 7 0, L_0000028438dbd740;  1 drivers
v0000028438ead860_0 .net "out_MAR", 7 0, L_0000028438e0f500;  1 drivers
v0000028438eae260_0 .net "out_MBR", 7 0, L_0000028438dbce80;  1 drivers
v0000028438eae300_0 .net "out_ram", 7 0, L_0000028438efde60;  1 drivers
L_0000028438eaebc0 .part L_0000028438ef99d0, 7, 1;
L_0000028438eaee40 .part L_0000028438ef99d0, 6, 1;
L_0000028438ef7db0 .part L_0000028438ef99d0, 18, 1;
L_0000028438ef8ad0 .part L_0000028438ef99d0, 19, 1;
L_0000028438ef9d90 .part L_0000028438ef99d0, 20, 1;
L_0000028438efa0b0 .part L_0000028438ef99d0, 21, 1;
L_0000028438ef7e50 .part L_0000028438ef99d0, 8, 1;
L_0000028438ef79f0 .part L_0000028438ef99d0, 9, 1;
L_0000028438ef7bd0 .part L_0000028438ef99d0, 10, 1;
L_0000028438ef7ef0 .part L_0000028438ef99d0, 14, 1;
L_0000028438ef8030 .part L_0000028438ef99d0, 11, 1;
L_0000028438ef80d0 .part L_0000028438ef99d0, 15, 1;
L_0000028438efa6f0 .part L_0000028438ef99d0, 12, 1;
L_0000028438efa790 .part L_0000028438ef99d0, 16, 1;
L_0000028438efb550 .part L_0000028438ef99d0, 13, 1;
L_0000028438efb870 .part L_0000028438ef99d0, 17, 1;
S_0000028438dd18d0 .scope module, "A" "register_2" 3 26, 4 1 0, S_0000028438dd1740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
L_0000028438efe090 .functor BUFZ 8, v0000028438e30890_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028438e31e70_0 .net "CLK", 0 0, L_0000028438ef9a70;  alias, 1 drivers
o0000028438e4c868 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000028438e31290_0 name=_ivl_0
v0000028438e31f10_0 .net8 "ibus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438e31fb0_0 .net8 "obus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438e30e30_0 .net "r_in", 0 0, L_0000028438ef7bd0;  1 drivers
v0000028438e31510_0 .net "r_out", 0 0, L_0000028438ef7ef0;  1 drivers
v0000028438e30890_0 .var "val_out", 7 0;
v0000028438e30390_0 .net "value", 7 0, L_0000028438efe090;  alias, 1 drivers
E_0000028438e209d0 .event posedge, v0000028438e31e70_0;
L_0000028438ef7b30 .functor MUXZ 8, o0000028438e4c868, v0000028438e30890_0, L_0000028438ef7ef0, C4<>;
S_0000028438dd1a60 .scope module, "B" "register" 3 27, 5 1 0, S_0000028438dd1740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
v0000028438e30bb0_0 .net "CLK", 0 0, L_0000028438ef9a70;  alias, 1 drivers
o0000028438e4caa8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000028438e31650_0 name=_ivl_0
v0000028438e31830_0 .net8 "ibus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438e31970_0 .net8 "obus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438e10dc0_0 .net "r_in", 0 0, L_0000028438ef8030;  1 drivers
v0000028438e10b40_0 .net "r_out", 0 0, L_0000028438ef80d0;  1 drivers
v0000028438e10e60_0 .var "val_out", 7 0;
L_0000028438ef7f90 .functor MUXZ 8, o0000028438e4caa8, v0000028438e10e60_0, L_0000028438ef80d0, C4<>;
S_0000028438dc3540 .scope module, "C" "register" 3 28, 5 1 0, S_0000028438dd1740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
v0000028438e11180_0 .net "CLK", 0 0, L_0000028438ef9a70;  alias, 1 drivers
o0000028438e4cc58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000028438e112c0_0 name=_ivl_0
v0000028438e0f880_0 .net8 "ibus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438e10280_0 .net8 "obus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438e105a0_0 .net "r_in", 0 0, L_0000028438efa6f0;  1 drivers
v0000028438e11400_0 .net "r_out", 0 0, L_0000028438efa790;  1 drivers
v0000028438e0f6a0_0 .var "val_out", 7 0;
L_0000028438efa1f0 .functor MUXZ 8, o0000028438e4cc58, v0000028438e0f6a0_0, L_0000028438efa790, C4<>;
S_0000028438dc36d0 .scope module, "D" "register" 3 29, 5 1 0, S_0000028438dd1740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
v0000028438e0f920_0 .net "CLK", 0 0, L_0000028438ef9a70;  alias, 1 drivers
o0000028438e4ce08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000028438de8060_0 name=_ivl_0
v0000028438de9000_0 .net8 "ibus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438de7520_0 .net8 "obus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438d83680_0 .net "r_in", 0 0, L_0000028438efb550;  1 drivers
v0000028438d82c80_0 .net "r_out", 0 0, L_0000028438efb870;  1 drivers
v0000028438e9e030_0 .var "val_out", 7 0;
L_0000028438efb4b0 .functor MUXZ 8, o0000028438e4ce08, v0000028438e9e030_0, L_0000028438efb870, C4<>;
S_0000028438dc3860 .scope module, "IR" "register_2" 3 23, 4 1 0, S_0000028438dd1740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
L_0000028438dbd740 .functor BUFZ 8, v0000028438e9d9f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028438e9df90_0 .net "CLK", 0 0, L_0000028438ef9a70;  alias, 1 drivers
o0000028438e4cfb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000028438e9d8b0_0 name=_ivl_0
v0000028438e9d3b0_0 .net8 "ibus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438e9dc70_0 .net8 "obus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438e9d950_0 .net "r_in", 0 0, L_0000028438ef9d90;  1 drivers
v0000028438e9e0d0_0 .net "r_out", 0 0, L_0000028438efa0b0;  1 drivers
v0000028438e9d9f0_0 .var "val_out", 7 0;
v0000028438e9e490_0 .net "value", 7 0, L_0000028438dbd740;  alias, 1 drivers
L_0000028438ef9cf0 .functor MUXZ 8, o0000028438e4cfb8, v0000028438e9d9f0_0, L_0000028438efa0b0, C4<>;
S_0000028438d79b50 .scope module, "MAR" "register_2" 3 21, 4 1 0, S_0000028438dd1740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
L_0000028438e0f500 .functor BUFZ 8, v0000028438e9e210_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0000028438e4d1c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000028438efe8e0 .functor BUFT 8, o0000028438e4d1c8, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028438e9d6d0_0 .net "CLK", 0 0, L_0000028438ef9a70;  alias, 1 drivers
; Elide local net with no drivers, v0000028438e9d770_0 name=_ivl_0
v0000028438e9e350_0 .net8 "ibus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438e9e170_0 .net8 "obus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438e9ce10_0 .net "r_in", 0 0, L_0000028438ef7db0;  1 drivers
L_0000028438eafc58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028438e9d810_0 .net "r_out", 0 0, L_0000028438eafc58;  1 drivers
v0000028438e9e210_0 .var "val_out", 7 0;
v0000028438e9ceb0_0 .net "value", 7 0, L_0000028438e0f500;  alias, 1 drivers
S_0000028438d79ce0 .scope module, "MBR" "register_2" 3 22, 4 1 0, S_0000028438dd1740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
L_0000028438dbce80 .functor BUFZ 8, v0000028438e9d590_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028438e9de50_0 .net "CLK", 0 0, L_0000028438ef9a70;  alias, 1 drivers
o0000028438e4d3d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000028438e9def0_0 name=_ivl_0
v0000028438e9da90_0 .net "ibus", 7 0, L_0000028438efde60;  alias, 1 drivers
v0000028438e9cff0_0 .net8 "obus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
L_0000028438eafca0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028438e9d450_0 .net "r_in", 0 0, L_0000028438eafca0;  1 drivers
v0000028438e9e2b0_0 .net "r_out", 0 0, L_0000028438ef8ad0;  1 drivers
v0000028438e9d590_0 .var "val_out", 7 0;
v0000028438e9c9b0_0 .net "value", 7 0, L_0000028438dbce80;  alias, 1 drivers
L_0000028438ef9610 .functor MUXZ 8, o0000028438e4d3d8, v0000028438e9d590_0, L_0000028438ef8ad0, C4<>;
S_0000028438d79e70 .scope module, "RAM" "ram" 3 24, 6 1 0, S_0000028438dd1740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "MAR";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "bus";
    .port_info 4 /INPUT 1 "rnw";
    .port_info 5 /OUTPUT 8 "MBR";
    .port_info 6 /OUTPUT 1 "MFC";
L_0000028438efde60 .functor BUFZ 8, v0000028438e9e5d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028438e9d1d0_0 .net "CLK", 0 0, L_0000028438ef9a70;  alias, 1 drivers
v0000028438e9e530_0 .net "MAR", 7 0, L_0000028438e0f500;  alias, 1 drivers
v0000028438e9e3f0_0 .net "MBR", 7 0, L_0000028438efde60;  alias, 1 drivers
v0000028438e9d4f0_0 .net "MFC", 0 0, v0000028438e9e670_0;  alias, 1 drivers
v0000028438e9cf50_0 .net8 "bus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438e9e5d0_0 .var "data_out", 7 0;
v0000028438e9d270_0 .net "enable", 0 0, L_0000028438ef7e50;  1 drivers
v0000028438e9d630 .array "memo", 0 255, 7 0;
v0000028438e9db30_0 .net "rnw", 0 0, L_0000028438ef79f0;  1 drivers
v0000028438e9e670_0 .var "tmp", 0 0;
E_0000028438e20890 .event negedge, v0000028438e9d270_0;
E_0000028438e20f50 .event posedge, v0000028438e9d270_0;
S_0000028438d6bbd0 .scope module, "alu" "ALU" 3 31, 7 1 0, S_0000028438dd1740;
 .timescale 0 0;
    .port_info 0 /INPUT 28 "CS_bus";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "acc";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
P_0000028438dd3240 .param/l "SZ" 0 7 1, +C4<00000000000000000000000000011100>;
P_0000028438dd3278 .param/l "add" 0 7 8, +C4<00000000000000000000000000000000>;
P_0000028438dd32b0 .param/l "andd" 0 7 8, +C4<00000000000000000000000000000100>;
P_0000028438dd32e8 .param/l "auxiliary_carry" 0 7 9, +C4<00000000000000000000000000000100>;
P_0000028438dd3320 .param/l "carry" 0 7 9, +C4<00000000000000000000000000000000>;
P_0000028438dd3358 .param/l "comp" 0 7 8, +C4<00000000000000000000000000000001>;
P_0000028438dd3390 .param/l "flag_out" 0 7 8, +C4<00000000000000000000000000011010>;
P_0000028438dd33c8 .param/l "orr" 0 7 8, +C4<00000000000000000000000000000101>;
P_0000028438dd3400 .param/l "parity" 0 7 9, +C4<00000000000000000000000000000010>;
P_0000028438dd3438 .param/l "sign" 0 7 9, +C4<00000000000000000000000000000111>;
P_0000028438dd3470 .param/l "sub" 0 7 8, +C4<00000000000000000000000000000010>;
P_0000028438dd34a8 .param/l "xorr" 0 7 8, +C4<00000000000000000000000000000011>;
P_0000028438dd34e0 .param/l "z_out" 0 7 8, +C4<00000000000000000000000000011001>;
P_0000028438dd3518 .param/l "zero" 0 7 9, +C4<00000000000000000000000000000110>;
L_0000028438efe480 .functor XOR 8, L_0000028438efe090, RS_0000028438e4c898, C4<00000000>, C4<00000000>;
L_0000028438efe1e0 .functor AND 8, L_0000028438efe090, RS_0000028438e4c898, C4<11111111>, C4<11111111>;
L_0000028438efe4f0 .functor OR 8, L_0000028438efe090, RS_0000028438e4c898, C4<00000000>, C4<00000000>;
L_0000028438efe100 .functor XOR 1, L_0000028438efadd0, L_0000028438efaf10, C4<0>, C4<0>;
L_0000028438efe560 .functor XOR 1, L_0000028438efe100, L_0000028438efa330, C4<0>, C4<0>;
L_0000028438efda00 .functor XOR 1, L_0000028438efe560, L_0000028438efa650, C4<0>, C4<0>;
L_0000028438efdd10 .functor XOR 1, L_0000028438efda00, L_0000028438efafb0, C4<0>, C4<0>;
L_0000028438efe5d0 .functor XOR 1, L_0000028438efdd10, L_0000028438efb730, C4<0>, C4<0>;
L_0000028438efdbc0 .functor XOR 1, L_0000028438efe5d0, L_0000028438efb0f0, C4<0>, C4<0>;
L_0000028438efddf0 .functor XOR 1, L_0000028438efdbc0, L_0000028438efb190, C4<0>, C4<0>;
L_0000028438efe640 .functor OR 1, L_0000028438efa3d0, L_0000028438efa510, C4<0>, C4<0>;
L_0000028438efda70 .functor XOR 1, L_0000028438f00e60, L_0000028438f00d20, C4<0>, C4<0>;
L_0000028438efe6b0 .functor XOR 1, L_0000028438efa470, L_0000028438efda70, C4<0>, C4<0>;
L_0000028438efe170 .functor XOR 1, L_0000028438f00b40, L_0000028438effc40, C4<0>, C4<0>;
L_0000028438efe250 .functor XOR 1, L_0000028438eff060, L_0000028438f00f00, C4<0>, C4<0>;
L_0000028438efdae0 .functor NOT 1, L_0000028438efe250, C4<0>, C4<0>, C4<0>;
L_0000028438efded0 .functor AND 1, L_0000028438efe170, L_0000028438efdae0, C4<1>, C4<1>;
L_0000028438efdb50 .functor XOR 1, L_0000028438f00280, L_0000028438f00aa0, C4<0>, C4<0>;
L_0000028438efdf40 .functor XOR 1, L_0000028438f010e0, L_0000028438f006e0, C4<0>, C4<0>;
L_0000028438efdfb0 .functor AND 1, L_0000028438efdb50, L_0000028438efdf40, C4<1>, C4<1>;
L_0000028438efdca0 .functor OR 1, L_0000028438effa60, L_0000028438effb00, C4<0>, C4<0>;
L_0000028438efe800 .functor OR 1, L_0000028438efdca0, L_0000028438eff9c0, C4<0>, C4<0>;
L_0000028438efe2c0 .functor OR 1, L_0000028438efe800, L_0000028438f00640, C4<0>, C4<0>;
L_0000028438efdc30 .functor OR 1, L_0000028438efe2c0, L_0000028438eff880, C4<0>, C4<0>;
v0000028438e9ccd0_0 .net "CLK", 0 0, L_0000028438ef9a70;  alias, 1 drivers
v0000028438e9eb00_0 .net "CS_bus", 27 0, L_0000028438ef99d0;  alias, 1 drivers
v0000028438e9ee20_0 .net *"_ivl_10", 7 0, L_0000028438efb5f0;  1 drivers
v0000028438e9e920_0 .net *"_ivl_103", 0 0, L_0000028438efa3d0;  1 drivers
v0000028438ea04a0_0 .net *"_ivl_105", 0 0, L_0000028438efa510;  1 drivers
v0000028438e9f500_0 .net *"_ivl_106", 0 0, L_0000028438efe640;  1 drivers
v0000028438e9f960_0 .net *"_ivl_109", 0 0, L_0000028438efa470;  1 drivers
v0000028438e9f460_0 .net *"_ivl_111", 0 0, L_0000028438f00e60;  1 drivers
v0000028438e9f5a0_0 .net *"_ivl_113", 0 0, L_0000028438f00d20;  1 drivers
v0000028438e9f6e0_0 .net *"_ivl_114", 0 0, L_0000028438efda70;  1 drivers
v0000028438e9ec40_0 .net *"_ivl_116", 0 0, L_0000028438efe6b0;  1 drivers
L_0000028438eaff28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028438e9fa00_0 .net/2u *"_ivl_118", 0 0, L_0000028438eaff28;  1 drivers
v0000028438ea0680_0 .net *"_ivl_120", 0 0, L_0000028438efeb60;  1 drivers
v0000028438ea0720_0 .net *"_ivl_126", 0 0, L_0000028438efede0;  1 drivers
v0000028438e9f780_0 .net *"_ivl_128", 0 0, L_0000028438f00b40;  1 drivers
v0000028438e9f280_0 .net *"_ivl_13", 0 0, L_0000028438efa970;  1 drivers
v0000028438ea0040_0 .net *"_ivl_130", 0 0, L_0000028438effc40;  1 drivers
v0000028438e9ece0_0 .net *"_ivl_131", 0 0, L_0000028438efe170;  1 drivers
v0000028438e9ffa0_0 .net *"_ivl_134", 0 0, L_0000028438eff060;  1 drivers
v0000028438e9eec0_0 .net *"_ivl_136", 0 0, L_0000028438f00f00;  1 drivers
v0000028438e9f820_0 .net *"_ivl_137", 0 0, L_0000028438efe250;  1 drivers
v0000028438e9ea60_0 .net *"_ivl_139", 0 0, L_0000028438efdae0;  1 drivers
v0000028438e9f640_0 .net *"_ivl_14", 7 0, L_0000028438efe480;  1 drivers
v0000028438e9f000_0 .net *"_ivl_141", 0 0, L_0000028438efded0;  1 drivers
v0000028438e9ef60_0 .net *"_ivl_144", 0 0, L_0000028438f001e0;  1 drivers
v0000028438ea0220_0 .net *"_ivl_146", 0 0, L_0000028438f00280;  1 drivers
v0000028438e9ff00_0 .net *"_ivl_148", 0 0, L_0000028438f00aa0;  1 drivers
v0000028438ea02c0_0 .net *"_ivl_149", 0 0, L_0000028438efdb50;  1 drivers
v0000028438e9fb40_0 .net *"_ivl_152", 0 0, L_0000028438f010e0;  1 drivers
v0000028438ea0540_0 .net *"_ivl_154", 0 0, L_0000028438f006e0;  1 drivers
v0000028438e9f8c0_0 .net *"_ivl_155", 0 0, L_0000028438efdf40;  1 drivers
v0000028438ea00e0_0 .net *"_ivl_157", 0 0, L_0000028438efdfb0;  1 drivers
L_0000028438eaff70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028438e9f140_0 .net/2u *"_ivl_159", 0 0, L_0000028438eaff70;  1 drivers
v0000028438e9eba0_0 .net *"_ivl_161", 0 0, L_0000028438efee80;  1 drivers
v0000028438ea0180_0 .net *"_ivl_163", 0 0, L_0000028438efefc0;  1 drivers
v0000028438ea07c0_0 .net *"_ivl_166", 0 0, L_0000028438effa60;  1 drivers
v0000028438e9faa0_0 .net *"_ivl_168", 0 0, L_0000028438effb00;  1 drivers
v0000028438e9fbe0_0 .net *"_ivl_169", 0 0, L_0000028438efdca0;  1 drivers
v0000028438ea0360_0 .net *"_ivl_17", 0 0, L_0000028438efab50;  1 drivers
v0000028438e9f320_0 .net *"_ivl_172", 0 0, L_0000028438eff9c0;  1 drivers
v0000028438e9f0a0_0 .net *"_ivl_173", 0 0, L_0000028438efe800;  1 drivers
v0000028438e9ed80_0 .net *"_ivl_176", 0 0, L_0000028438f00640;  1 drivers
v0000028438ea0400_0 .net *"_ivl_177", 0 0, L_0000028438efe2c0;  1 drivers
v0000028438ea05e0_0 .net *"_ivl_18", 7 0, L_0000028438efe1e0;  1 drivers
v0000028438e9f1e0_0 .net *"_ivl_180", 0 0, L_0000028438eff880;  1 drivers
v0000028438e9e9c0_0 .net *"_ivl_21", 0 0, L_0000028438efaa10;  1 drivers
v0000028438e9f3c0_0 .net *"_ivl_22", 7 0, L_0000028438efe4f0;  1 drivers
v0000028438e9fc80_0 .net *"_ivl_24", 7 0, L_0000028438efabf0;  1 drivers
v0000028438e9fd20_0 .net *"_ivl_26", 7 0, L_0000028438efa5b0;  1 drivers
v0000028438e9fdc0_0 .net *"_ivl_28", 7 0, L_0000028438efac90;  1 drivers
v0000028438e9fe60_0 .net *"_ivl_30", 7 0, L_0000028438efb050;  1 drivers
L_0000028438eafce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028438ea0d90_0 .net/2u *"_ivl_36", 0 0, L_0000028438eafce8;  1 drivers
L_0000028438eafd30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028438ea1d30_0 .net/2u *"_ivl_40", 0 0, L_0000028438eafd30;  1 drivers
L_0000028438eafd78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028438ea09d0_0 .net/2u *"_ivl_44", 0 0, L_0000028438eafd78;  1 drivers
L_0000028438eafdc0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000028438ea1dd0_0 .net/2u *"_ivl_48", 7 0, L_0000028438eafdc0;  1 drivers
v0000028438ea13d0_0 .net *"_ivl_5", 0 0, L_0000028438efb7d0;  1 drivers
v0000028438ea1470_0 .net *"_ivl_50", 0 0, L_0000028438efad30;  1 drivers
L_0000028438eafe08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028438ea25f0_0 .net/2u *"_ivl_52", 0 0, L_0000028438eafe08;  1 drivers
L_0000028438eafe50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028438ea1290_0 .net/2u *"_ivl_54", 0 0, L_0000028438eafe50;  1 drivers
v0000028438ea18d0_0 .net *"_ivl_56", 0 0, L_0000028438efae70;  1 drivers
v0000028438ea1330_0 .net *"_ivl_6", 7 0, L_0000028438efa8d0;  1 drivers
v0000028438ea2730_0 .net *"_ivl_61", 0 0, L_0000028438efadd0;  1 drivers
v0000028438ea0a70_0 .net *"_ivl_63", 0 0, L_0000028438efaf10;  1 drivers
v0000028438ea1e70_0 .net *"_ivl_64", 0 0, L_0000028438efe100;  1 drivers
v0000028438ea2410_0 .net *"_ivl_67", 0 0, L_0000028438efa330;  1 drivers
v0000028438ea27d0_0 .net *"_ivl_68", 0 0, L_0000028438efe560;  1 drivers
v0000028438ea1c90_0 .net *"_ivl_71", 0 0, L_0000028438efa650;  1 drivers
v0000028438ea1510_0 .net *"_ivl_72", 0 0, L_0000028438efda00;  1 drivers
v0000028438ea2190_0 .net *"_ivl_75", 0 0, L_0000028438efafb0;  1 drivers
v0000028438ea0930_0 .net *"_ivl_76", 0 0, L_0000028438efdd10;  1 drivers
v0000028438ea2690_0 .net *"_ivl_79", 0 0, L_0000028438efb730;  1 drivers
v0000028438ea2230_0 .net *"_ivl_80", 0 0, L_0000028438efe5d0;  1 drivers
v0000028438ea1ab0_0 .net *"_ivl_83", 0 0, L_0000028438efb0f0;  1 drivers
v0000028438ea1970_0 .net *"_ivl_84", 0 0, L_0000028438efdbc0;  1 drivers
v0000028438ea1150_0 .net *"_ivl_87", 0 0, L_0000028438efb190;  1 drivers
v0000028438ea24b0_0 .net *"_ivl_88", 0 0, L_0000028438efddf0;  1 drivers
v0000028438ea1b50_0 .net *"_ivl_9", 0 0, L_0000028438efa290;  1 drivers
L_0000028438eafe98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028438ea1bf0_0 .net/2u *"_ivl_90", 0 0, L_0000028438eafe98;  1 drivers
L_0000028438eafee0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000028438ea0b10_0 .net/2u *"_ivl_92", 0 0, L_0000028438eafee0;  1 drivers
v0000028438ea1fb0_0 .net *"_ivl_94", 0 0, L_0000028438efb230;  1 drivers
v0000028438ea10b0_0 .net *"_ivl_99", 0 0, L_0000028438efb2d0;  1 drivers
v0000028438ea1f10_0 .net "acc", 7 0, L_0000028438efe090;  alias, 1 drivers
v0000028438ea0bb0_0 .net "enable", 0 0, L_0000028438efdc30;  1 drivers
v0000028438ea22d0_0 .net "f_val", 7 0, L_0000028438f008c0;  1 drivers
v0000028438ea2370_0 .net8 "ibus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438ea0c50_0 .net8 "obus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438ea2550_0 .net "z_val", 7 0, L_0000028438efb690;  1 drivers
L_0000028438efb370 .part L_0000028438ef99d0, 25, 1;
L_0000028438efb410 .part L_0000028438ef99d0, 26, 1;
L_0000028438efb7d0 .part L_0000028438ef99d0, 0, 1;
L_0000028438efa8d0 .arith/sum 8, L_0000028438efe090, RS_0000028438e4c898;
L_0000028438efa290 .part L_0000028438ef99d0, 2, 1;
L_0000028438efb5f0 .arith/sub 8, L_0000028438efe090, RS_0000028438e4c898;
L_0000028438efa970 .part L_0000028438ef99d0, 3, 1;
L_0000028438efab50 .part L_0000028438ef99d0, 4, 1;
L_0000028438efaa10 .part L_0000028438ef99d0, 5, 1;
L_0000028438efabf0 .functor MUXZ 8, L_0000028438efe090, L_0000028438efe4f0, L_0000028438efaa10, C4<>;
L_0000028438efa5b0 .functor MUXZ 8, L_0000028438efabf0, L_0000028438efe1e0, L_0000028438efab50, C4<>;
L_0000028438efac90 .functor MUXZ 8, L_0000028438efa5b0, L_0000028438efe480, L_0000028438efa970, C4<>;
L_0000028438efb050 .functor MUXZ 8, L_0000028438efac90, L_0000028438efb5f0, L_0000028438efa290, C4<>;
L_0000028438efb690 .functor MUXZ 8, L_0000028438efb050, L_0000028438efa8d0, L_0000028438efb7d0, C4<>;
L_0000028438efad30 .cmp/ne 8, L_0000028438efb690, L_0000028438eafdc0;
L_0000028438efae70 .functor MUXZ 1, L_0000028438eafe50, L_0000028438eafe08, L_0000028438efad30, C4<>;
L_0000028438efadd0 .part L_0000028438efb690, 0, 1;
L_0000028438efaf10 .part L_0000028438efb690, 1, 1;
L_0000028438efa330 .part L_0000028438efb690, 2, 1;
L_0000028438efa650 .part L_0000028438efb690, 3, 1;
L_0000028438efafb0 .part L_0000028438efb690, 4, 1;
L_0000028438efb730 .part L_0000028438efb690, 5, 1;
L_0000028438efb0f0 .part L_0000028438efb690, 6, 1;
L_0000028438efb190 .part L_0000028438efb690, 7, 1;
L_0000028438efb230 .functor MUXZ 1, L_0000028438eafee0, L_0000028438eafe98, L_0000028438efddf0, C4<>;
L_0000028438efb2d0 .part L_0000028438efb690, 7, 1;
L_0000028438efa3d0 .part L_0000028438ef99d0, 0, 1;
L_0000028438efa510 .part L_0000028438ef99d0, 2, 1;
L_0000028438efa470 .part L_0000028438efb690, 4, 1;
L_0000028438f00e60 .part L_0000028438efe090, 4, 1;
L_0000028438f00d20 .part RS_0000028438e4c898, 4, 1;
L_0000028438efeb60 .functor MUXZ 1, L_0000028438eaff28, L_0000028438efe6b0, L_0000028438efe640, C4<>;
LS_0000028438f008c0_0_0 .concat8 [ 1 1 1 1], L_0000028438efefc0, L_0000028438eafce8, L_0000028438efb230, L_0000028438eafd30;
LS_0000028438f008c0_0_4 .concat8 [ 1 1 1 1], L_0000028438efeb60, L_0000028438eafd78, L_0000028438efae70, L_0000028438efb2d0;
L_0000028438f008c0 .concat8 [ 4 4 0 0], LS_0000028438f008c0_0_0, LS_0000028438f008c0_0_4;
L_0000028438efede0 .part L_0000028438ef99d0, 0, 1;
L_0000028438f00b40 .part L_0000028438efb690, 7, 1;
L_0000028438effc40 .part L_0000028438efe090, 7, 1;
L_0000028438eff060 .part L_0000028438efe090, 7, 1;
L_0000028438f00f00 .part RS_0000028438e4c898, 7, 1;
L_0000028438f001e0 .part L_0000028438ef99d0, 2, 1;
L_0000028438f00280 .part L_0000028438efb690, 7, 1;
L_0000028438f00aa0 .part L_0000028438efe090, 7, 1;
L_0000028438f010e0 .part L_0000028438efe090, 7, 1;
L_0000028438f006e0 .part RS_0000028438e4c898, 7, 1;
L_0000028438efee80 .functor MUXZ 1, L_0000028438eaff70, L_0000028438efdfb0, L_0000028438f001e0, C4<>;
L_0000028438efefc0 .functor MUXZ 1, L_0000028438efee80, L_0000028438efded0, L_0000028438efede0, C4<>;
L_0000028438effa60 .part L_0000028438ef99d0, 0, 1;
L_0000028438effb00 .part L_0000028438ef99d0, 2, 1;
L_0000028438eff9c0 .part L_0000028438ef99d0, 3, 1;
L_0000028438f00640 .part L_0000028438ef99d0, 5, 1;
L_0000028438eff880 .part L_0000028438ef99d0, 4, 1;
S_0000028438d6bd60 .scope module, "Z" "register" 7 15, 5 1 0, S_0000028438d6bbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
v0000028438e9d090_0 .net "CLK", 0 0, L_0000028438ef9a70;  alias, 1 drivers
o0000028438e4d858 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000028438e9e710_0 name=_ivl_0
v0000028438e9e7b0_0 .net "ibus", 7 0, L_0000028438efb690;  alias, 1 drivers
v0000028438e9cd70_0 .net8 "obus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438e9dbd0_0 .net "r_in", 0 0, L_0000028438efdc30;  alias, 1 drivers
v0000028438e9c910_0 .net "r_out", 0 0, L_0000028438efb370;  1 drivers
v0000028438e9ca50_0 .var "val_out", 7 0;
L_0000028438efaab0 .functor MUXZ 8, o0000028438e4d858, v0000028438e9ca50_0, L_0000028438efb370, C4<>;
S_0000028438d6bef0 .scope module, "flag" "register" 7 16, 5 1 0, S_0000028438d6bbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
v0000028438e9d130_0 .net "CLK", 0 0, L_0000028438ef9a70;  alias, 1 drivers
o0000028438e4da38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000028438e9d310_0 name=_ivl_0
v0000028438e9caf0_0 .net "ibus", 7 0, L_0000028438f008c0;  alias, 1 drivers
v0000028438e9dd10_0 .net8 "obus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438e9ddb0_0 .net "r_in", 0 0, L_0000028438efdc30;  alias, 1 drivers
v0000028438e9cb90_0 .net "r_out", 0 0, L_0000028438efb410;  1 drivers
v0000028438e9cc30_0 .var "val_out", 7 0;
L_0000028438efa830 .functor MUXZ 8, o0000028438e4da38, v0000028438e9cc30_0, L_0000028438efb410, C4<>;
S_0000028438d6a290 .scope module, "control_unit" "cu" 3 20, 8 3 0, S_0000028438dd1740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "MFC";
    .port_info 2 /INPUT 8 "ins";
    .port_info 3 /INPUT 8 "out_IR";
    .port_info 4 /OUTPUT 8 "bus";
    .port_info 5 /OUTPUT 28 "CS_bus";
    .port_info 6 /OUTPUT 1 "CLK_out";
P_0000028438ea28f0 .param/l "A_in" 0 8 14, +C4<00000000000000000000000000001010>;
P_0000028438ea2928 .param/l "A_out" 0 8 15, +C4<00000000000000000000000000001110>;
P_0000028438ea2960 .param/l "B_in" 0 8 14, +C4<00000000000000000000000000001011>;
P_0000028438ea2998 .param/l "B_out" 0 8 15, +C4<00000000000000000000000000001111>;
P_0000028438ea29d0 .param/l "C_in" 0 8 14, +C4<00000000000000000000000000001100>;
P_0000028438ea2a08 .param/l "C_out" 0 8 15, +C4<00000000000000000000000000010000>;
P_0000028438ea2a40 .param/l "D_in" 0 8 14, +C4<00000000000000000000000000001101>;
P_0000028438ea2a78 .param/l "D_out" 0 8 15, +C4<00000000000000000000000000010001>;
P_0000028438ea2ab0 .param/l "IR_in" 0 8 15, +C4<00000000000000000000000000010100>;
P_0000028438ea2ae8 .param/l "IR_out" 0 8 15, +C4<00000000000000000000000000010101>;
P_0000028438ea2b20 .param/l "MAR_in" 0 8 15, +C4<00000000000000000000000000010010>;
P_0000028438ea2b58 .param/l "MBR_out" 0 8 15, +C4<00000000000000000000000000010011>;
P_0000028438ea2b90 .param/l "N" 0 8 3, +C4<00000000000000000000000000000111>;
P_0000028438ea2bc8 .param/l "SZ" 0 8 3, +C4<00000000000000000000000000011100>;
P_0000028438ea2c00 .param/l "WMFC" 0 8 13, +C4<00000000000000000000000000001000>;
P_0000028438ea2c38 .param/l "add" 0 8 12, +C4<00000000000000000000000000000000>;
P_0000028438ea2c70 .param/l "andd" 0 8 12, +C4<00000000000000000000000000000100>;
P_0000028438ea2ca8 .param/l "comp" 0 8 12, +C4<00000000000000000000000000000001>;
P_0000028438ea2ce0 .param/l "dec_addr_out" 0 8 15, +C4<00000000000000000000000000011000>;
P_0000028438ea2d18 .param/l "dec_data_out" 0 8 15, +C4<00000000000000000000000000010111>;
P_0000028438ea2d50 .param/l "endd" 0 8 15, +C4<000000000000000000000000000011011>;
P_0000028438ea2d88 .param/l "flag_out" 0 8 15, +C4<00000000000000000000000000011010>;
P_0000028438ea2dc0 .param/l "increment" 0 8 13, +C4<00000000000000000000000000000111>;
P_0000028438ea2df8 .param/l "orr" 0 8 12, +C4<00000000000000000000000000000101>;
P_0000028438ea2e30 .param/l "pc_out" 0 8 13, +C4<00000000000000000000000000000110>;
P_0000028438ea2e68 .param/l "rnw" 0 8 13, +C4<00000000000000000000000000001001>;
P_0000028438ea2ea0 .param/l "select_decoder" 0 8 15, +C4<00000000000000000000000000010110>;
P_0000028438ea2ed8 .param/l "sub" 0 8 12, +C4<00000000000000000000000000000010>;
P_0000028438ea2f10 .param/l "sz" 0 8 3, +C4<00000000000000000000000000010110>;
P_0000028438ea2f48 .param/l "xorr" 0 8 12, +C4<00000000000000000000000000000011>;
P_0000028438ea2f80 .param/l "z_out" 0 8 15, +C4<00000000000000000000000000011001>;
L_0000028438e0f2d0 .functor AND 1, v0000028438e9e670_0, v0000028438eaeda0_0, C4<1>, C4<1>;
v0000028438eabce0_0 .net "CLK", 0 0, v0000028438eaeda0_0;  alias, 1 drivers
v0000028438ead0e0_0 .net "CLK_out", 0 0, L_0000028438ef9a70;  alias, 1 drivers
v0000028438eacc80_0 .net "CS_bus", 27 0, L_0000028438ef99d0;  alias, 1 drivers
v0000028438eabb00_0 .net "MFC", 0 0, v0000028438e9e670_0;  alias, 1 drivers
v0000028438ead400_0 .net *"_ivl_10", 0 0, L_0000028438e0f2d0;  1 drivers
v0000028438ead680_0 .net *"_ivl_9", 0 0, L_0000028438ef9570;  1 drivers
v0000028438ead720_0 .net8 "bus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438eab060_0 .net "ins", 7 0, o0000028438e50468;  alias, 0 drivers
v0000028438eab1a0_0 .net "out_CAR", 6 0, v0000028438ea0cf0_0;  1 drivers
v0000028438eab2e0_0 .net "out_CBR", 21 0, v0000028438ea0ed0_0;  1 drivers
v0000028438eab4c0_0 .net "out_IR", 7 0, L_0000028438dbd740;  alias, 1 drivers
v0000028438eab600_0 .net "out_NAG", 6 0, L_0000028438ef8350;  1 drivers
v0000028438eab6a0_0 .var "out_clk", 0 0;
v0000028438eabd80_0 .net "out_dec", 6 0, L_0000028438eae760;  1 drivers
v0000028438eabe20_0 .net "out_store", 21 0, L_0000028438e3b9b0;  1 drivers
v0000028438eabf60_0 .net "rd", 1 0, L_0000028438eadb80;  1 drivers
v0000028438eaec60_0 .net "rs", 1 0, L_0000028438eae580;  1 drivers
L_0000028438ef9930 .part L_0000028438ef99d0, 23, 1;
L_0000028438ef7c70 .part L_0000028438ef99d0, 24, 1;
L_0000028438ef92f0 .part L_0000028438ef99d0, 27, 1;
L_0000028438ef8e90 .part L_0000028438ef99d0, 22, 1;
L_0000028438ef9570 .part L_0000028438ef99d0, 8, 1;
L_0000028438ef9a70 .functor MUXZ 1, v0000028438eaeda0_0, L_0000028438e0f2d0, L_0000028438ef9570, C4<>;
S_0000028438db74e0 .scope module, "car" "CAR" 8 25, 9 1 0, S_0000028438d6a290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 7 "val_in";
    .port_info 2 /OUTPUT 7 "addr";
P_0000028438e20b10 .param/l "N" 0 9 1, +C4<00000000000000000000000000000111>;
v0000028438ea1650_0 .net "CLK", 0 0, L_0000028438ef9a70;  alias, 1 drivers
v0000028438ea2050_0 .net "addr", 6 0, v0000028438ea0cf0_0;  alias, 1 drivers
v0000028438ea15b0_0 .net "val_in", 6 0, L_0000028438ef8350;  alias, 1 drivers
v0000028438ea0cf0_0 .var "val_out", 6 0;
S_0000028438db7670 .scope module, "cbr" "CBR" 8 27, 10 1 0, S_0000028438d6a290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 2 "rs";
    .port_info 2 /INPUT 2 "rd";
    .port_info 3 /INPUT 22 "val_in";
    .port_info 4 /OUTPUT 22 "val_out";
P_0000028438e20790 .param/l "sz" 0 10 1, +C4<00000000000000000000000000010110>;
v0000028438ea1a10_0 .net "CLK", 0 0, L_0000028438ef9a70;  alias, 1 drivers
o0000028438e4ecf8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000028438ea0e30_0 .net "rd", 1 0, o0000028438e4ecf8;  0 drivers
o0000028438e4ed28 .functor BUFZ 2, C4<zz>; HiZ drive
v0000028438ea20f0_0 .net "rs", 1 0, o0000028438e4ed28;  0 drivers
v0000028438ea0ed0_0 .var "val", 21 0;
v0000028438ea0f70_0 .net "val_in", 21 0, L_0000028438e3b9b0;  alias, 1 drivers
v0000028438ea1010_0 .net "val_out", 21 0, v0000028438ea0ed0_0;  alias, 1 drivers
E_0000028438e217d0 .event negedge, v0000028438e31e70_0;
S_0000028438db7800 .scope module, "csd" "control_signal_decoder" 8 28, 11 1 0, S_0000028438d6a290;
 .timescale 0 0;
    .port_info 0 /INPUT 22 "val_in";
    .port_info 1 /INPUT 2 "rs";
    .port_info 2 /INPUT 2 "rd";
    .port_info 3 /OUTPUT 28 "val_out";
P_0000028438d8ecc0 .param/l "A_in" 0 11 7, +C4<00000000000000000000000000001010>;
P_0000028438d8ecf8 .param/l "A_out" 0 11 8, +C4<00000000000000000000000000001110>;
P_0000028438d8ed30 .param/l "B_in" 0 11 7, +C4<00000000000000000000000000001011>;
P_0000028438d8ed68 .param/l "B_out" 0 11 8, +C4<00000000000000000000000000001111>;
P_0000028438d8eda0 .param/l "C_in" 0 11 7, +C4<00000000000000000000000000001100>;
P_0000028438d8edd8 .param/l "C_out" 0 11 8, +C4<00000000000000000000000000010000>;
P_0000028438d8ee10 .param/l "D_in" 0 11 7, +C4<00000000000000000000000000001101>;
P_0000028438d8ee48 .param/l "D_out" 0 11 8, +C4<00000000000000000000000000010001>;
P_0000028438d8ee80 .param/l "SZ" 0 11 1, +C4<00000000000000000000000000011100>;
P_0000028438d8eeb8 .param/l "r_in" 0 11 8, +C4<00000000000000000000000000001010>;
P_0000028438d8eef0 .param/l "r_out" 0 11 8, +C4<00000000000000000000000000001011>;
P_0000028438d8ef28 .param/l "sz" 0 11 1, +C4<00000000000000000000000000010110>;
v0000028438ea9540_0 .net *"_ivl_3", 9 0, L_0000028438ef9bb0;  1 drivers
v0000028438eaaa80_0 .net *"_ivl_7", 9 0, L_0000028438ef8f30;  1 drivers
v0000028438ea9720_0 .net "rd", 1 0, L_0000028438eadb80;  alias, 1 drivers
v0000028438ea97c0_0 .net "rs", 1 0, L_0000028438eae580;  alias, 1 drivers
v0000028438ea9860_0 .net "val_in", 21 0, v0000028438ea0ed0_0;  alias, 1 drivers
v0000028438ea9ae0_0 .net "val_out", 27 0, L_0000028438ef99d0;  alias, 1 drivers
L_0000028438ef9bb0 .part v0000028438ea0ed0_0, 12, 10;
L_0000028438ef8f30 .part v0000028438ea0ed0_0, 0, 10;
L_0000028438ef9070 .part v0000028438ea0ed0_0, 10, 1;
L_0000028438efa010 .part v0000028438ea0ed0_0, 11, 1;
L_0000028438ef99d0 .concat8 [ 10 4 4 10], L_0000028438ef8f30, L_0000028438ef8fd0, L_0000028438ef88f0, L_0000028438ef9bb0;
S_0000028438ea8e40 .scope module, "in" "t2fdecoder" 11 13, 12 1 0, S_0000028438db7800;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "val_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "val_out";
L_0000028438e3bb70 .functor AND 1, L_0000028438ef97f0, L_0000028438ef82b0, C4<1>, C4<1>;
L_0000028438e3bda0 .functor AND 1, L_0000028438e3bb70, L_0000028438ef9070, C4<1>, C4<1>;
L_0000028438e3b320 .functor AND 1, L_0000028438ef8710, L_0000028438ef9750, C4<1>, C4<1>;
L_0000028438e3bbe0 .functor AND 1, L_0000028438e3b320, L_0000028438ef9070, C4<1>, C4<1>;
L_0000028438e3bfd0 .functor AND 1, L_0000028438ef8490, L_0000028438ef96b0, C4<1>, C4<1>;
L_0000028438e3bcc0 .functor AND 1, L_0000028438e3bfd0, L_0000028438ef9070, C4<1>, C4<1>;
L_0000028438e3be10 .functor AND 1, L_0000028438ef9b10, L_0000028438ef8c10, C4<1>, C4<1>;
L_0000028438e3b1d0 .functor AND 1, L_0000028438e3be10, L_0000028438ef9070, C4<1>, C4<1>;
v0000028438ea11f0_0 .net *"_ivl_10", 0 0, L_0000028438e3bb70;  1 drivers
v0000028438ea16f0_0 .net *"_ivl_12", 0 0, L_0000028438e3bda0;  1 drivers
v0000028438ea1790_0 .net *"_ivl_17", 0 0, L_0000028438ef8710;  1 drivers
v0000028438ea1830_0 .net *"_ivl_19", 0 0, L_0000028438ef83f0;  1 drivers
v0000028438ea9900_0 .net *"_ivl_21", 0 0, L_0000028438ef9750;  1 drivers
v0000028438ea9ea0_0 .net *"_ivl_22", 0 0, L_0000028438e3b320;  1 drivers
v0000028438ea9680_0 .net *"_ivl_24", 0 0, L_0000028438e3bbe0;  1 drivers
v0000028438ea99a0_0 .net *"_ivl_29", 0 0, L_0000028438ef8d50;  1 drivers
v0000028438ea9fe0_0 .net *"_ivl_3", 0 0, L_0000028438ef9c50;  1 drivers
v0000028438eaa760_0 .net *"_ivl_31", 0 0, L_0000028438ef8490;  1 drivers
v0000028438eaae40_0 .net *"_ivl_33", 0 0, L_0000028438ef96b0;  1 drivers
v0000028438ea90e0_0 .net *"_ivl_34", 0 0, L_0000028438e3bfd0;  1 drivers
v0000028438eaa440_0 .net *"_ivl_36", 0 0, L_0000028438e3bcc0;  1 drivers
v0000028438eaab20_0 .net *"_ivl_42", 0 0, L_0000028438ef9b10;  1 drivers
v0000028438eaaee0_0 .net *"_ivl_44", 0 0, L_0000028438ef8c10;  1 drivers
v0000028438eaa3a0_0 .net *"_ivl_45", 0 0, L_0000028438e3be10;  1 drivers
v0000028438ea9c20_0 .net *"_ivl_47", 0 0, L_0000028438e3b1d0;  1 drivers
v0000028438ea95e0_0 .net *"_ivl_5", 0 0, L_0000028438ef97f0;  1 drivers
v0000028438ea9040_0 .net *"_ivl_7", 0 0, L_0000028438ef8a30;  1 drivers
v0000028438eaac60_0 .net *"_ivl_9", 0 0, L_0000028438ef82b0;  1 drivers
v0000028438ea9f40_0 .net "enable", 0 0, L_0000028438ef9070;  1 drivers
v0000028438ea9cc0_0 .net "val_in", 1 0, L_0000028438eadb80;  alias, 1 drivers
v0000028438eaa120_0 .net "val_out", 3 0, L_0000028438ef8fd0;  1 drivers
L_0000028438ef9c50 .part L_0000028438eadb80, 0, 1;
L_0000028438ef97f0 .reduce/nor L_0000028438ef9c50;
L_0000028438ef8a30 .part L_0000028438eadb80, 1, 1;
L_0000028438ef82b0 .reduce/nor L_0000028438ef8a30;
L_0000028438ef8710 .part L_0000028438eadb80, 0, 1;
L_0000028438ef83f0 .part L_0000028438eadb80, 1, 1;
L_0000028438ef9750 .reduce/nor L_0000028438ef83f0;
L_0000028438ef8d50 .part L_0000028438eadb80, 0, 1;
L_0000028438ef8490 .reduce/nor L_0000028438ef8d50;
L_0000028438ef96b0 .part L_0000028438eadb80, 1, 1;
L_0000028438ef8fd0 .concat8 [ 1 1 1 1], L_0000028438e3bda0, L_0000028438e3bbe0, L_0000028438e3bcc0, L_0000028438e3b1d0;
L_0000028438ef9b10 .part L_0000028438eadb80, 0, 1;
L_0000028438ef8c10 .part L_0000028438eadb80, 1, 1;
S_0000028438ea8990 .scope module, "out" "t2fdecoder" 11 14, 12 1 0, S_0000028438db7800;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "val_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "val_out";
L_0000028438e3b240 .functor AND 1, L_0000028438ef9390, L_0000028438ef8b70, C4<1>, C4<1>;
L_0000028438e3b2b0 .functor AND 1, L_0000028438e3b240, L_0000028438efa010, C4<1>, C4<1>;
L_0000028438e0ee00 .functor AND 1, L_0000028438ef9250, L_0000028438ef87b0, C4<1>, C4<1>;
L_0000028438e0f340 .functor AND 1, L_0000028438e0ee00, L_0000028438efa010, C4<1>, C4<1>;
L_0000028438e0ebd0 .functor AND 1, L_0000028438ef94d0, L_0000028438ef9f70, C4<1>, C4<1>;
L_0000028438e0ee70 .functor AND 1, L_0000028438e0ebd0, L_0000028438efa010, C4<1>, C4<1>;
L_0000028438e0e9a0 .functor AND 1, L_0000028438ef8990, L_0000028438efa150, C4<1>, C4<1>;
L_0000028438e0efc0 .functor AND 1, L_0000028438e0e9a0, L_0000028438efa010, C4<1>, C4<1>;
v0000028438eaa940_0 .net *"_ivl_10", 0 0, L_0000028438e3b240;  1 drivers
v0000028438eaa1c0_0 .net *"_ivl_12", 0 0, L_0000028438e3b2b0;  1 drivers
v0000028438eaa580_0 .net *"_ivl_17", 0 0, L_0000028438ef9250;  1 drivers
v0000028438eaa800_0 .net *"_ivl_19", 0 0, L_0000028438ef7a90;  1 drivers
v0000028438eaa080_0 .net *"_ivl_21", 0 0, L_0000028438ef87b0;  1 drivers
v0000028438eaa260_0 .net *"_ivl_22", 0 0, L_0000028438e0ee00;  1 drivers
v0000028438eaa300_0 .net *"_ivl_24", 0 0, L_0000028438e0f340;  1 drivers
v0000028438eaabc0_0 .net *"_ivl_29", 0 0, L_0000028438ef8850;  1 drivers
v0000028438eaa9e0_0 .net *"_ivl_3", 0 0, L_0000028438ef91b0;  1 drivers
v0000028438eaad00_0 .net *"_ivl_31", 0 0, L_0000028438ef94d0;  1 drivers
v0000028438ea92c0_0 .net *"_ivl_33", 0 0, L_0000028438ef9f70;  1 drivers
v0000028438ea9e00_0 .net *"_ivl_34", 0 0, L_0000028438e0ebd0;  1 drivers
v0000028438ea9180_0 .net *"_ivl_36", 0 0, L_0000028438e0ee70;  1 drivers
v0000028438eaada0_0 .net *"_ivl_42", 0 0, L_0000028438ef8990;  1 drivers
v0000028438eaa4e0_0 .net *"_ivl_44", 0 0, L_0000028438efa150;  1 drivers
v0000028438ea9400_0 .net *"_ivl_45", 0 0, L_0000028438e0e9a0;  1 drivers
v0000028438ea9220_0 .net *"_ivl_47", 0 0, L_0000028438e0efc0;  1 drivers
v0000028438ea9360_0 .net *"_ivl_5", 0 0, L_0000028438ef9390;  1 drivers
v0000028438eaa620_0 .net *"_ivl_7", 0 0, L_0000028438ef9890;  1 drivers
v0000028438ea9b80_0 .net *"_ivl_9", 0 0, L_0000028438ef8b70;  1 drivers
v0000028438eaa6c0_0 .net "enable", 0 0, L_0000028438efa010;  1 drivers
v0000028438ea94a0_0 .net "val_in", 1 0, L_0000028438eae580;  alias, 1 drivers
v0000028438eaa8a0_0 .net "val_out", 3 0, L_0000028438ef88f0;  1 drivers
L_0000028438ef91b0 .part L_0000028438eae580, 0, 1;
L_0000028438ef9390 .reduce/nor L_0000028438ef91b0;
L_0000028438ef9890 .part L_0000028438eae580, 1, 1;
L_0000028438ef8b70 .reduce/nor L_0000028438ef9890;
L_0000028438ef9250 .part L_0000028438eae580, 0, 1;
L_0000028438ef7a90 .part L_0000028438eae580, 1, 1;
L_0000028438ef87b0 .reduce/nor L_0000028438ef7a90;
L_0000028438ef8850 .part L_0000028438eae580, 0, 1;
L_0000028438ef94d0 .reduce/nor L_0000028438ef8850;
L_0000028438ef9f70 .part L_0000028438eae580, 1, 1;
L_0000028438ef88f0 .concat8 [ 1 1 1 1], L_0000028438e3b2b0, L_0000028438e0f340, L_0000028438e0ee70, L_0000028438e0efc0;
L_0000028438ef8990 .part L_0000028438eae580, 0, 1;
L_0000028438efa150 .part L_0000028438eae580, 1, 1;
S_0000028438ea8670 .scope module, "dec" "decoder" 8 23, 13 1 0, S_0000028438d6a290;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ins";
    .port_info 1 /INPUT 1 "dec_data_out";
    .port_info 2 /INPUT 1 "dec_addr_out";
    .port_info 3 /OUTPUT 7 "ins_addr";
    .port_info 4 /OUTPUT 2 "rs";
    .port_info 5 /OUTPUT 2 "rd";
    .port_info 6 /OUTPUT 8 "bus";
P_0000028438e21bd0 .param/l "N" 0 13 1, +C4<00000000000000000000000000000111>;
v0000028438ea9a40_0 .net *"_ivl_1", 3 0, L_0000028438eae3a0;  1 drivers
L_0000028438eafa18 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v0000028438ea9d60_0 .net/2u *"_ivl_10", 6 0, L_0000028438eafa18;  1 drivers
v0000028438eab380_0 .net *"_ivl_15", 2 0, L_0000028438eada40;  1 drivers
L_0000028438eafa60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028438eaca00_0 .net/2u *"_ivl_16", 2 0, L_0000028438eafa60;  1 drivers
v0000028438ead360_0 .net *"_ivl_18", 0 0, L_0000028438eadae0;  1 drivers
v0000028438ead7c0_0 .net *"_ivl_2", 6 0, L_0000028438ead9a0;  1 drivers
L_0000028438eafaa8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028438eac960_0 .net/2u *"_ivl_20", 1 0, L_0000028438eafaa8;  1 drivers
v0000028438eac000_0 .net *"_ivl_23", 1 0, L_0000028438eaeee0;  1 drivers
v0000028438eacfa0_0 .net *"_ivl_27", 2 0, L_0000028438eae4e0;  1 drivers
L_0000028438eafaf0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028438eac780_0 .net/2u *"_ivl_28", 2 0, L_0000028438eafaf0;  1 drivers
v0000028438eabc40_0 .net *"_ivl_30", 0 0, L_0000028438eae620;  1 drivers
L_0000028438eafb38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028438eacd20_0 .net/2u *"_ivl_32", 1 0, L_0000028438eafb38;  1 drivers
v0000028438eac460_0 .net *"_ivl_35", 1 0, L_0000028438eae8a0;  1 drivers
v0000028438eac280_0 .net *"_ivl_39", 0 0, L_0000028438eae6c0;  1 drivers
v0000028438eab880_0 .net *"_ivl_40", 5 0, L_0000028438eae800;  1 drivers
v0000028438ead180_0 .net *"_ivl_43", 1 0, L_0000028438ef9e30;  1 drivers
v0000028438eac500_0 .net *"_ivl_47", 0 0, L_0000028438ef8cb0;  1 drivers
v0000028438eac820_0 .net *"_ivl_48", 3 0, L_0000028438ef8210;  1 drivers
L_0000028438eaf988 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028438eabba0_0 .net *"_ivl_5", 2 0, L_0000028438eaf988;  1 drivers
v0000028438eacaa0_0 .net *"_ivl_51", 3 0, L_0000028438ef8df0;  1 drivers
o0000028438e4fd78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000028438eacdc0_0 name=_ivl_54
v0000028438eac320_0 .net *"_ivl_56", 7 0, L_0000028438ef7d10;  1 drivers
L_0000028438eaf9d0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000028438eac3c0_0 .net/2u *"_ivl_6", 6 0, L_0000028438eaf9d0;  1 drivers
v0000028438eac5a0_0 .net *"_ivl_8", 6 0, L_0000028438eae440;  1 drivers
v0000028438ead220_0 .net8 "bus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438eace60_0 .net "dec_addr_out", 0 0, L_0000028438ef7c70;  1 drivers
v0000028438eac640_0 .net "dec_data_out", 0 0, L_0000028438ef9930;  1 drivers
v0000028438eacbe0_0 .net "decoded_address", 7 0, L_0000028438ef8670;  1 drivers
v0000028438eab240_0 .net "decoded_data", 7 0, L_0000028438ef9110;  1 drivers
v0000028438eac0a0_0 .net "ins", 7 0, L_0000028438dbd740;  alias, 1 drivers
v0000028438ead540_0 .net "ins_addr", 6 0, L_0000028438eae760;  alias, 1 drivers
v0000028438ead2c0_0 .net "rd", 1 0, L_0000028438eadb80;  alias, 1 drivers
v0000028438eac140_0 .net "rs", 1 0, L_0000028438eae580;  alias, 1 drivers
L_0000028438eae3a0 .part L_0000028438dbd740, 4, 4;
L_0000028438ead9a0 .concat [ 4 3 0 0], L_0000028438eae3a0, L_0000028438eaf988;
L_0000028438eae440 .arith/sum 7, L_0000028438ead9a0, L_0000028438eaf9d0;
L_0000028438eae760 .arith/mult 7, L_0000028438eae440, L_0000028438eafa18;
L_0000028438eada40 .part L_0000028438dbd740, 5, 3;
L_0000028438eadae0 .cmp/eq 3, L_0000028438eada40, L_0000028438eafa60;
L_0000028438eaeee0 .part L_0000028438dbd740, 0, 2;
L_0000028438eae580 .functor MUXZ 2, L_0000028438eaeee0, L_0000028438eafaa8, L_0000028438eadae0, C4<>;
L_0000028438eae4e0 .part L_0000028438dbd740, 5, 3;
L_0000028438eae620 .cmp/eq 3, L_0000028438eae4e0, L_0000028438eafaf0;
L_0000028438eae8a0 .part L_0000028438dbd740, 2, 2;
L_0000028438eadb80 .functor MUXZ 2, L_0000028438eae8a0, L_0000028438eafb38, L_0000028438eae620, C4<>;
L_0000028438eae6c0 .part L_0000028438dbd740, 1, 1;
LS_0000028438eae800_0_0 .concat [ 1 1 1 1], L_0000028438eae6c0, L_0000028438eae6c0, L_0000028438eae6c0, L_0000028438eae6c0;
LS_0000028438eae800_0_4 .concat [ 1 1 0 0], L_0000028438eae6c0, L_0000028438eae6c0;
L_0000028438eae800 .concat [ 4 2 0 0], LS_0000028438eae800_0_0, LS_0000028438eae800_0_4;
L_0000028438ef9e30 .part L_0000028438dbd740, 0, 2;
L_0000028438ef9110 .concat [ 2 6 0 0], L_0000028438ef9e30, L_0000028438eae800;
L_0000028438ef8cb0 .part L_0000028438dbd740, 3, 1;
L_0000028438ef8210 .concat [ 1 1 1 1], L_0000028438ef8cb0, L_0000028438ef8cb0, L_0000028438ef8cb0, L_0000028438ef8cb0;
L_0000028438ef8df0 .part L_0000028438dbd740, 0, 4;
L_0000028438ef8670 .concat [ 4 4 0 0], L_0000028438ef8df0, L_0000028438ef8210;
L_0000028438ef7d10 .functor MUXZ 8, o0000028438e4fd78, L_0000028438ef8670, L_0000028438ef7c70, C4<>;
L_0000028438ef9430 .functor MUXZ 8, L_0000028438ef7d10, L_0000028438ef9110, L_0000028438ef9930, C4<>;
S_0000028438ea8800 .scope module, "nag" "NAG" 8 24, 14 1 0, S_0000028438d6a290;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "CAR";
    .port_info 1 /INPUT 7 "decoder";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "select_decoder";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 7 "next_addr";
P_0000028438e21f50 .param/l "N" 0 14 1, +C4<00000000000000000000000000000111>;
v0000028438eacf00_0 .net "CAR", 6 0, v0000028438ea0cf0_0;  alias, 1 drivers
v0000028438eab560_0 .net "CLK", 0 0, L_0000028438ef9a70;  alias, 1 drivers
L_0000028438eafb80 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000028438eab100_0 .net/2u *"_ivl_0", 6 0, L_0000028438eafb80;  1 drivers
L_0000028438eafbc8 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000028438eab7e0_0 .net/2u *"_ivl_2", 6 0, L_0000028438eafbc8;  1 drivers
v0000028438eac1e0_0 .net *"_ivl_4", 6 0, L_0000028438ef8170;  1 drivers
v0000028438eabec0_0 .net *"_ivl_6", 6 0, L_0000028438ef85d0;  1 drivers
v0000028438ead5e0_0 .net "decoder", 6 0, L_0000028438eae760;  alias, 1 drivers
v0000028438ead040_0 .net "next_addr", 6 0, L_0000028438ef8350;  alias, 1 drivers
v0000028438ead4a0_0 .net "reset", 0 0, L_0000028438ef92f0;  1 drivers
v0000028438eab920_0 .net "select_decoder", 0 0, L_0000028438ef8e90;  1 drivers
L_0000028438ef8170 .arith/sum 7, v0000028438ea0cf0_0, L_0000028438eafbc8;
L_0000028438ef85d0 .functor MUXZ 7, L_0000028438ef8170, L_0000028438eae760, L_0000028438ef8e90, C4<>;
L_0000028438ef8350 .functor MUXZ 7, L_0000028438ef85d0, L_0000028438eafb80, L_0000028438ef92f0, C4<>;
S_0000028438ea84e0 .scope module, "store" "control_store" 8 26, 15 1 0, S_0000028438d6a290;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "CAR";
    .port_info 1 /OUTPUT 22 "CBR";
P_0000028438eaf010 .param/l "IR_in" 0 15 9, +C4<00000000000000000000000000001110>;
P_0000028438eaf048 .param/l "IR_out" 0 15 9, +C4<00000000000000000000000000001111>;
P_0000028438eaf080 .param/l "MAR_in" 0 15 9, +C4<00000000000000000000000000001100>;
P_0000028438eaf0b8 .param/l "MBR_out" 0 15 9, +C4<00000000000000000000000000001101>;
P_0000028438eaf0f0 .param/l "N" 0 15 1, +C4<00000000000000000000000000000111>;
P_0000028438eaf128 .param/l "WMFC" 0 15 8, +C4<00000000000000000000000000001000>;
P_0000028438eaf160 .param/l "add" 0 15 7, +C4<00000000000000000000000000000000>;
P_0000028438eaf198 .param/l "andd" 0 15 7, +C4<00000000000000000000000000000100>;
P_0000028438eaf1d0 .param/l "andd_imm" 0 15 11, +C4<00000000000000000000000000001111>;
P_0000028438eaf208 .param/l "andd_r" 0 15 11, +C4<00000000000000000000000000000111>;
P_0000028438eaf240 .param/l "comp" 0 15 7, +C4<00000000000000000000000000000001>;
P_0000028438eaf278 .param/l "comp_imm" 0 15 11, +C4<00000000000000000000000000010000>;
P_0000028438eaf2b0 .param/l "comp_r" 0 15 11, +C4<00000000000000000000000000001000>;
P_0000028438eaf2e8 .param/l "dec_addr_out" 0 15 9, +C4<00000000000000000000000000010010>;
P_0000028438eaf320 .param/l "dec_data_out" 0 15 9, +C4<00000000000000000000000000010001>;
P_0000028438eaf358 .param/l "endd" 0 15 9, +C4<000000000000000000000000000010101>;
P_0000028438eaf390 .param/l "fetch" 0 15 11, +C4<00000000000000000000000000000000>;
P_0000028438eaf3c8 .param/l "flag_out" 0 15 9, +C4<00000000000000000000000000010100>;
P_0000028438eaf400 .param/l "increment" 0 15 8, +C4<00000000000000000000000000000111>;
P_0000028438eaf438 .param/l "load" 0 15 11, +C4<00000000000000000000000000000001>;
P_0000028438eaf470 .param/l "move_immediate" 0 15 11, +C4<00000000000000000000000000000011>;
P_0000028438eaf4a8 .param/l "move_register" 0 15 11, +C4<00000000000000000000000000000100>;
P_0000028438eaf4e0 .param/l "n" 0 15 5, +C4<00000000000000000000000000000100>;
P_0000028438eaf518 .param/l "orr" 0 15 7, +C4<00000000000000000000000000000101>;
P_0000028438eaf550 .param/l "orr_imm" 0 15 11, +C4<00000000000000000000000000001010>;
P_0000028438eaf588 .param/l "orr_r" 0 15 11, +C4<00000000000000000000000000001001>;
P_0000028438eaf5c0 .param/l "pN" 0 15 1, +C4<00000000000000000000000010000000>;
P_0000028438eaf5f8 .param/l "pc_out" 0 15 8, +C4<00000000000000000000000000000110>;
P_0000028438eaf630 .param/l "r_in" 0 15 9, +C4<00000000000000000000000000001010>;
P_0000028438eaf668 .param/l "r_out" 0 15 9, +C4<00000000000000000000000000001011>;
P_0000028438eaf6a0 .param/l "rnw" 0 15 8, +C4<00000000000000000000000000001001>;
P_0000028438eaf6d8 .param/l "select_decoder" 0 15 9, +C4<00000000000000000000000000010000>;
P_0000028438eaf710 .param/l "store" 0 15 11, +C4<00000000000000000000000000000010>;
P_0000028438eaf748 .param/l "sub" 0 15 7, +C4<00000000000000000000000000000010>;
P_0000028438eaf780 .param/l "sub_imm" 0 15 11, +C4<00000000000000000000000000001110>;
P_0000028438eaf7b8 .param/l "sub_r" 0 15 11, +C4<00000000000000000000000000000110>;
P_0000028438eaf7f0 .param/l "sum_imm" 0 15 11, +C4<00000000000000000000000000001101>;
P_0000028438eaf828 .param/l "sum_r" 0 15 11, +C4<00000000000000000000000000000101>;
P_0000028438eaf860 .param/l "sz" 0 15 1, +C4<00000000000000000000000000010110>;
P_0000028438eaf898 .param/l "xorr" 0 15 7, +C4<00000000000000000000000000000011>;
P_0000028438eaf8d0 .param/l "xorr_imm" 0 15 11, +C4<00000000000000000000000000001100>;
P_0000028438eaf908 .param/l "xorr_r" 0 15 11, +C4<00000000000000000000000000001011>;
P_0000028438eaf940 .param/l "z_out" 0 15 9, +C4<00000000000000000000000000010011>;
L_0000028438e3b9b0 .functor BUFZ 22, L_0000028438ef8530, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0000028438eab9c0_0 .net "CAR", 6 0, v0000028438ea0cf0_0;  alias, 1 drivers
v0000028438eaba60_0 .net "CBR", 21 0, L_0000028438e3b9b0;  alias, 1 drivers
v0000028438eac6e0_0 .net *"_ivl_0", 21 0, L_0000028438ef8530;  1 drivers
v0000028438eab420_0 .net *"_ivl_2", 8 0, L_0000028438ef9ed0;  1 drivers
L_0000028438eafc10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028438eac8c0_0 .net *"_ivl_5", 1 0, L_0000028438eafc10;  1 drivers
v0000028438eacb40_0 .var/i "i", 31 0;
v0000028438eab740 .array "ins_mem", 0 127, 21 0;
L_0000028438ef8530 .array/port v0000028438eab740, L_0000028438ef9ed0;
L_0000028438ef9ed0 .concat [ 7 2 0 0], v0000028438ea0cf0_0, L_0000028438eafc10;
S_0000028438ea8030 .scope module, "program_counter" "pc" 3 19, 16 1 0, S_0000028438dd1740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "increment";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "pc_out";
    .port_info 3 /OUTPUT 8 "bus";
v0000028438eadc20_0 .net "CLK", 0 0, L_0000028438ef9a70;  alias, 1 drivers
o0000028438e50618 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000028438eae120_0 name=_ivl_0
v0000028438eae080_0 .var "addr_in", 7 0;
v0000028438ead900_0 .var "addr_out", 7 0;
v0000028438eadea0_0 .net8 "bus", 7 0, RS_0000028438e4c898;  alias, 11 drivers
v0000028438eadcc0_0 .net "increment", 0 0, L_0000028438eaebc0;  1 drivers
v0000028438eadd60_0 .net "pc_out", 0 0, L_0000028438eaee40;  1 drivers
L_0000028438eaea80 .functor MUXZ 8, o0000028438e50618, v0000028438ead900_0, L_0000028438eaee40, C4<>;
    .scope S_0000028438ea8030;
T_0 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000028438eae080_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000028438ead900_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0000028438ea8030;
T_1 ;
    %wait E_0000028438e209d0;
    %load/vec4 v0000028438eadcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000028438ead900_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000028438eae080_0, 0;
T_1.0 ;
    %load/vec4 v0000028438eae080_0;
    %assign/vec4 v0000028438ead900_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028438db74e0;
T_2 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000028438ea0cf0_0, 0, 7;
    %end;
    .thread T_2;
    .scope S_0000028438db74e0;
T_3 ;
    %wait E_0000028438e209d0;
    %load/vec4 v0000028438ea15b0_0;
    %assign/vec4 v0000028438ea0cf0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028438ea84e0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028438eacb40_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000028438eacb40_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 4, v0000028438eacb40_0;
    %store/vec4a v0000028438eab740, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000028438eacb40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000028438eacb40_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0000028438ea84e0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 12, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 9, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 13, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 14, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_5;
    .scope S_0000028438ea84e0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 18, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 12, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 9, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 13, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_6;
    .scope S_0000028438ea84e0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 18, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 12, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 9, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_7;
    .scope S_0000028438ea84e0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_8;
    .scope S_0000028438ea84e0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_9;
    .scope S_0000028438ea84e0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_10;
    .scope S_0000028438ea84e0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_11;
    .scope S_0000028438ea84e0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_12;
    .scope S_0000028438ea84e0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_13;
    .scope S_0000028438ea84e0;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 4, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_14;
    .scope S_0000028438ea84e0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 4, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_15;
    .scope S_0000028438ea84e0;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 5, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_16;
    .scope S_0000028438ea84e0;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 5, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_17;
    .scope S_0000028438ea84e0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_18;
    .scope S_0000028438ea84e0;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_19;
    .scope S_0000028438ea84e0;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 11, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_20;
    .scope S_0000028438ea84e0;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 17, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000028438eab740, 4, 5;
    %end;
    .thread T_21;
    .scope S_0000028438db7670;
T_22 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0000028438ea0ed0_0, 0, 22;
    %end;
    .thread T_22;
    .scope S_0000028438db7670;
T_23 ;
    %wait E_0000028438e217d0;
    %load/vec4 v0000028438ea0f70_0;
    %store/vec4 v0000028438ea0ed0_0, 0, 22;
    %jmp T_23;
    .thread T_23;
    .scope S_0000028438d6a290;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028438eab6a0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0000028438d79b50;
T_25 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028438e9e210_0, 0, 8;
    %end;
    .thread T_25;
    .scope S_0000028438d79b50;
T_26 ;
    %wait E_0000028438e209d0;
    %load/vec4 v0000028438e9ce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000028438e9e350_0;
    %store/vec4 v0000028438e9e210_0, 0, 8;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000028438d79ce0;
T_27 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028438e9d590_0, 0, 8;
    %end;
    .thread T_27;
    .scope S_0000028438d79ce0;
T_28 ;
    %wait E_0000028438e209d0;
    %load/vec4 v0000028438e9d450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000028438e9da90_0;
    %store/vec4 v0000028438e9d590_0, 0, 8;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000028438dc3860;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028438e9d9f0_0, 0, 8;
    %end;
    .thread T_29;
    .scope S_0000028438dc3860;
T_30 ;
    %wait E_0000028438e209d0;
    %load/vec4 v0000028438e9d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000028438e9d3b0_0;
    %store/vec4 v0000028438e9d9f0_0, 0, 8;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000028438d79e70;
T_31 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028438e9e5d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028438e9e670_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0000028438d79e70;
T_32 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028438e9d630, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028438e9d630, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028438e9d630, 4, 0;
    %pushi/vec4 121, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028438e9d630, 4, 0;
    %pushi/vec4 250, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028438e9d630, 4, 0;
    %pushi/vec4 105, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028438e9d630, 4, 0;
    %pushi/vec4 235, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028438e9d630, 4, 0;
    %pushi/vec4 137, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028438e9d630, 4, 0;
    %pushi/vec4 153, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028438e9d630, 4, 0;
    %pushi/vec4 169, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028438e9d630, 4, 0;
    %pushi/vec4 187, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028438e9d630, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028438e9d630, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028438e9d630, 4, 0;
    %end;
    .thread T_32;
    .scope S_0000028438d79e70;
T_33 ;
    %wait E_0000028438e20f50;
    %load/vec4 v0000028438e9db30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0000028438e9e530_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000028438e9d630, 4;
    %store/vec4 v0000028438e9e5d0_0, 0, 8;
T_33.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028438e9e670_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0000028438d79e70;
T_34 ;
    %wait E_0000028438e209d0;
    %load/vec4 v0000028438e9d270_0;
    %load/vec4 v0000028438e9db30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0000028438e9cf50_0;
    %load/vec4 v0000028438e9e530_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000028438e9d630, 4, 0;
T_34.0 ;
    %load/vec4 v0000028438e9d270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028438e9e670_0, 0, 1;
T_34.2 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000028438d79e70;
T_35 ;
    %wait E_0000028438e20890;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028438e9e670_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0000028438dd18d0;
T_36 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028438e30890_0, 0, 8;
    %end;
    .thread T_36;
    .scope S_0000028438dd18d0;
T_37 ;
    %wait E_0000028438e209d0;
    %load/vec4 v0000028438e30e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0000028438e31f10_0;
    %store/vec4 v0000028438e30890_0, 0, 8;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000028438dd1a60;
T_38 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028438e10e60_0, 0, 8;
    %end;
    .thread T_38;
    .scope S_0000028438dd1a60;
T_39 ;
    %wait E_0000028438e209d0;
    %load/vec4 v0000028438e10dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0000028438e31830_0;
    %store/vec4 v0000028438e10e60_0, 0, 8;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000028438dc3540;
T_40 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028438e0f6a0_0, 0, 8;
    %end;
    .thread T_40;
    .scope S_0000028438dc3540;
T_41 ;
    %wait E_0000028438e209d0;
    %load/vec4 v0000028438e105a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0000028438e0f880_0;
    %store/vec4 v0000028438e0f6a0_0, 0, 8;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000028438dc36d0;
T_42 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028438e9e030_0, 0, 8;
    %end;
    .thread T_42;
    .scope S_0000028438dc36d0;
T_43 ;
    %wait E_0000028438e209d0;
    %load/vec4 v0000028438d83680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0000028438de9000_0;
    %store/vec4 v0000028438e9e030_0, 0, 8;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000028438d6bd60;
T_44 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028438e9ca50_0, 0, 8;
    %end;
    .thread T_44;
    .scope S_0000028438d6bd60;
T_45 ;
    %wait E_0000028438e209d0;
    %load/vec4 v0000028438e9dbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0000028438e9e7b0_0;
    %store/vec4 v0000028438e9ca50_0, 0, 8;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000028438d6bef0;
T_46 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028438e9cc30_0, 0, 8;
    %end;
    .thread T_46;
    .scope S_0000028438d6bef0;
T_47 ;
    %wait E_0000028438e209d0;
    %load/vec4 v0000028438e9ddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0000028438e9caf0_0;
    %store/vec4 v0000028438e9cc30_0, 0, 8;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000028438e1ed80;
T_48 ;
    %vpi_call 2 8 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars" {0 0 0};
    %end;
    .thread T_48;
    .scope S_0000028438e1ed80;
T_49 ;
    %delay 1000, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_49;
    .scope S_0000028438e1ed80;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028438eaeda0_0, 0, 1;
    %delay 5, 0;
T_50.0 ;
    %delay 5, 0;
    %load/vec4 v0000028438eaeda0_0;
    %inv;
    %store/vec4 v0000028438eaeda0_0, 0, 1;
    %jmp T_50.0;
    %end;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "testbench.v";
    "start.v";
    "register_2.v";
    "register.v";
    "ram.v";
    "ALU.v";
    "cu.v";
    "CAR.v";
    "CBR.v";
    "control_signal_decoder.v";
    "t2fdecoder.v";
    "decoder.v";
    "NAG.v";
    "control_store.v";
    "pc.v";
