INTSTYLE=ise
INFILE=/home/mads/Xilinx_Projects/MyFPGAProject/PWM - VHDL/TopLys/LYSregul.ncd
OUTFILE=/home/mads/Xilinx_Projects/MyFPGAProject/PWM - VHDL/TopLys/LYSregul.bit
FAMILY=Spartan3E
PART=xc3s100e-4cp132
WORKINGDIR=/home/mads/Xilinx_Projects/MyFPGAProject/PWM - VHDL/TopLys
LICENSE=WebPack
USER_INFO=213343244_0_0_270
