{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621437095378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621437095378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 20:41:35 2021 " "Processing started: Wed May 19 20:41:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621437095378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621437095378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controller -c controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621437095378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621437095690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621437095690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behv " "Found design unit 1: controller-behv" {  } { { "controller.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/controller/controller.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621437104366 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/controller/controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621437104366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621437104366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621437104601 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621437107560 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621437108700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621437108700 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[2\] " "No output dependent on input pin \"ir\[2\]\"" {  } { { "controller.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/controller/controller.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621437109919 "|controller|ir[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[3\] " "No output dependent on input pin \"ir\[3\]\"" {  } { { "controller.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/controller/controller.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621437109919 "|controller|ir[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[4\] " "No output dependent on input pin \"ir\[4\]\"" {  } { { "controller.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/controller/controller.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621437109919 "|controller|ir[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[5\] " "No output dependent on input pin \"ir\[5\]\"" {  } { { "controller.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/controller/controller.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621437109919 "|controller|ir[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[6\] " "No output dependent on input pin \"ir\[6\]\"" {  } { { "controller.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/controller/controller.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621437109919 "|controller|ir[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[7\] " "No output dependent on input pin \"ir\[7\]\"" {  } { { "controller.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/controller/controller.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621437109919 "|controller|ir[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[8\] " "No output dependent on input pin \"ir\[8\]\"" {  } { { "controller.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/controller/controller.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621437109919 "|controller|ir[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[9\] " "No output dependent on input pin \"ir\[9\]\"" {  } { { "controller.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/controller/controller.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621437109919 "|controller|ir[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[10\] " "No output dependent on input pin \"ir\[10\]\"" {  } { { "controller.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/controller/controller.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621437109919 "|controller|ir[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[11\] " "No output dependent on input pin \"ir\[11\]\"" {  } { { "controller.vhd" "" { Text "E:/Courses/Spring 2021/IITB-proc/component-testing/controller/controller.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621437109919 "|controller|ir[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1621437109919 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621437109919 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621437109919 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621437109919 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621437109919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621437109934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 20:41:49 2021 " "Processing ended: Wed May 19 20:41:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621437109934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621437109934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621437109934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621437109934 ""}
