{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671791018305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671791018306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 10:23:38 2022 " "Processing started: Fri Dec 23 10:23:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671791018306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1671791018306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_drc --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1671791018306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1671790922001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671790922002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 10:22:01 2022 " "Processing started: Fri Dec 23 10:22:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671790922002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1671790922002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1671790922002 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1671790922167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESDMAC " "Found entity 1: RESDMAC" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_outputs " "Found entity 1: scsi_sm_outputs" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_inputs " "Found entity 1: scsi_sm_inputs" {  } { { "../RTL/SCSI_SM/scsi_sm_inputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCSI_SM " "Found entity 1: SCSI_SM" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_term " "Found entity 1: registers_term" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_istr " "Found entity 1: registers_istr" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_cntr " "Found entity 1: registers_cntr" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922284 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registers.v(151) " "Verilog HDL warning at registers.v(151): extended using \"x\" or \"z\"" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Quartus II" 0 -1 1671790922284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_write_strobes " "Found entity 1: fifo_write_strobes" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo__full_empty_ctr " "Found entity 1: fifo__full_empty_ctr" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_byte_ptr " "Found entity 1: fifo_byte_ptr" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_3bit_cntr " "Found entity 1: fifo_3bit_cntr" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_scsi " "Found entity 1: datapath_scsi" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_output " "Found entity 1: datapath_output" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922292 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(46) " "Verilog HDL warning at datapath_input.v(46): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Quartus II" 0 -1 1671790922294 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(47) " "Verilog HDL warning at datapath_input.v(47): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Quartus II" 0 -1 1671790922294 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(48) " "Verilog HDL warning at datapath_input.v(48): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Quartus II" 0 -1 1671790922294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_input " "Found entity 1: datapath_input" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_24dec " "Found entity 1: datapath_24dec" {  } { { "../RTL/datapath/datapath_24dec.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../RTL/datapath/datapath.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff5 " "Found entity 1: cpudff5" {  } { { "../RTL/CPU_SM/cpudff5.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff4 " "Found entity 1: cpudff4" {  } { { "../RTL/CPU_SM/cpudff4.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff3 " "Found entity 1: cpudff3" {  } { { "../RTL/CPU_SM/cpudff3.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff2 " "Found entity 1: cpudff2" {  } { { "../RTL/CPU_SM/cpudff2.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff1 " "Found entity 1: cpudff1" {  } { { "../RTL/CPU_SM/cpudff1.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_outputs " "Found entity 1: CPU_SM_outputs" {  } { { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_inputs " "Found entity 1: CPU_SM_inputs" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM " "Found entity 1: CPU_SM" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STOPFLUSH RESDMAC.v(125) " "Verilog HDL Implicit Net warning at RESDMAC.v(125): created implicit net for \"STOPFLUSH\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FIFOEMPTY RESDMAC.v(127) " "Verilog HDL Implicit Net warning at RESDMAC.v(127): created implicit net for \"FIFOEMPTY\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FIFOFULL RESDMAC.v(128) " "Verilog HDL Implicit Net warning at RESDMAC.v(128): created implicit net for \"FIFOFULL\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FLUSHFIFO RESDMAC.v(132) " "Verilog HDL Implicit Net warning at RESDMAC.v(132): created implicit net for \"FLUSHFIFO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ACR_WR RESDMAC.v(133) " "Verilog HDL Implicit Net warning at RESDMAC.v(133): created implicit net for \"ACR_WR\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_0C RESDMAC.v(134) " "Verilog HDL Implicit Net warning at RESDMAC.v(134): created implicit net for \"H_0C\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 RESDMAC.v(135) " "Verilog HDL Implicit Net warning at RESDMAC.v(135): created implicit net for \"A1\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DMADIR RESDMAC.v(137) " "Verilog HDL Implicit Net warning at RESDMAC.v(137): created implicit net for \"DMADIR\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DMAENA RESDMAC.v(138) " "Verilog HDL Implicit Net warning at RESDMAC.v(138): created implicit net for \"DMAENA\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "REG_DSK_ RESDMAC.v(139) " "Verilog HDL Implicit Net warning at RESDMAC.v(139): created implicit net for \"REG_DSK_\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WDREGREQ RESDMAC.v(140) " "Verilog HDL Implicit Net warning at RESDMAC.v(140): created implicit net for \"WDREGREQ\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PAS RESDMAC.v(144) " "Verilog HDL Implicit Net warning at RESDMAC.v(144): created implicit net for \"PAS\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PDS RESDMAC.v(145) " "Verilog HDL Implicit Net warning at RESDMAC.v(145): created implicit net for \"PDS\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BGACK RESDMAC.v(146) " "Verilog HDL Implicit Net warning at RESDMAC.v(146): created implicit net for \"BGACK\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BREQ RESDMAC.v(147) " "Verilog HDL Implicit Net warning at RESDMAC.v(147): created implicit net for \"BREQ\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SIZE1_CPUSM RESDMAC.v(149) " "Verilog HDL Implicit Net warning at RESDMAC.v(149): created implicit net for \"SIZE1_CPUSM\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2CPUL RESDMAC.v(159) " "Verilog HDL Implicit Net warning at RESDMAC.v(159): created implicit net for \"F2CPUL\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2CPUH RESDMAC.v(160) " "Verilog HDL Implicit Net warning at RESDMAC.v(160): created implicit net for \"F2CPUH\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRIDGEIN RESDMAC.v(161) " "Verilog HDL Implicit Net warning at RESDMAC.v(161): created implicit net for \"BRIDGEIN\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRIDGEOUT RESDMAC.v(162) " "Verilog HDL Implicit Net warning at RESDMAC.v(162): created implicit net for \"BRIDGEOUT\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIEH RESDMAC.v(163) " "Verilog HDL Implicit Net warning at RESDMAC.v(163): created implicit net for \"DIEH\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIEL RESDMAC.v(164) " "Verilog HDL Implicit Net warning at RESDMAC.v(164): created implicit net for \"DIEL\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RDFIFO_o RESDMAC.v(169) " "Verilog HDL Implicit Net warning at RESDMAC.v(169): created implicit net for \"RDFIFO_o\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECFIFO RESDMAC.v(170) " "Verilog HDL Implicit Net warning at RESDMAC.v(170): created implicit net for \"DECFIFO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RIFIFO_o RESDMAC.v(171) " "Verilog HDL Implicit Net warning at RESDMAC.v(171): created implicit net for \"RIFIFO_o\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCFIFO RESDMAC.v(172) " "Verilog HDL Implicit Net warning at RESDMAC.v(172): created implicit net for \"INCFIFO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCNO_CPU RESDMAC.v(173) " "Verilog HDL Implicit Net warning at RESDMAC.v(173): created implicit net for \"INCNO_CPU\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCNI_CPU RESDMAC.v(174) " "Verilog HDL Implicit Net warning at RESDMAC.v(174): created implicit net for \"INCNI_CPU\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PLLW RESDMAC.v(179) " "Verilog HDL Implicit Net warning at RESDMAC.v(179): created implicit net for \"PLLW\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PLHW RESDMAC.v(180) " "Verilog HDL Implicit Net warning at RESDMAC.v(180): created implicit net for \"PLHW\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCBO RESDMAC.v(202) " "Verilog HDL Implicit Net warning at RESDMAC.v(202): created implicit net for \"INCBO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCNO_SCSI RESDMAC.v(203) " "Verilog HDL Implicit Net warning at RESDMAC.v(203): created implicit net for \"INCNO_SCSI\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCNI_SCSI RESDMAC.v(204) " "Verilog HDL Implicit Net warning at RESDMAC.v(204): created implicit net for \"INCNI_SCSI\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2F RESDMAC.v(205) " "Verilog HDL Implicit Net warning at RESDMAC.v(205): created implicit net for \"S2F\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2S RESDMAC.v(206) " "Verilog HDL Implicit Net warning at RESDMAC.v(206): created implicit net for \"F2S\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2CPU RESDMAC.v(207) " "Verilog HDL Implicit Net warning at RESDMAC.v(207): created implicit net for \"S2CPU\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 207 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPU2S RESDMAC.v(208) " "Verilog HDL Implicit Net warning at RESDMAC.v(208): created implicit net for \"CPU2S\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOEQ0 RESDMAC.v(227) " "Verilog HDL Implicit Net warning at RESDMAC.v(227): created implicit net for \"BOEQ0\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BO0 RESDMAC.v(229) " "Verilog HDL Implicit Net warning at RESDMAC.v(229): created implicit net for \"BO0\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BO1 RESDMAC.v(230) " "Verilog HDL Implicit Net warning at RESDMAC.v(230): created implicit net for \"BO1\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RW RESDMAC.v(244) " "Verilog HDL Implicit Net warning at RESDMAC.v(244): created implicit net for \"RW\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3 RESDMAC.v(258) " "Verilog HDL Implicit Net warning at RESDMAC.v(258): created implicit net for \"A3\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 258 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SET_DSACK SCSI_SM.v(118) " "Verilog HDL Implicit Net warning at SCSI_SM.v(118): created implicit net for \"SET_DSACK\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UUWS fifo.v(69) " "Verilog HDL Implicit Net warning at fifo.v(69): created implicit net for \"UUWS\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UMWS fifo.v(70) " "Verilog HDL Implicit Net warning at fifo.v(70): created implicit net for \"UMWS\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LMWS fifo.v(71) " "Verilog HDL Implicit Net warning at fifo.v(71): created implicit net for \"LMWS\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LLWS fifo.v(72) " "Verilog HDL Implicit Net warning at fifo.v(72): created implicit net for \"LLWS\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff1_q CPU_SM.v(101) " "Verilog HDL Implicit Net warning at CPU_SM.v(101): created implicit net for \"cpudff1_q\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff2_q CPU_SM.v(102) " "Verilog HDL Implicit Net warning at CPU_SM.v(102): created implicit net for \"cpudff2_q\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff3_q CPU_SM.v(103) " "Verilog HDL Implicit Net warning at CPU_SM.v(103): created implicit net for \"cpudff3_q\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff4_q CPU_SM.v(104) " "Verilog HDL Implicit Net warning at CPU_SM.v(104): created implicit net for \"cpudff4_q\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff5_q CPU_SM.v(105) " "Verilog HDL Implicit Net warning at CPU_SM.v(105): created implicit net for \"cpudff5_q\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E0 CPU_SM.v(106) " "Verilog HDL Implicit Net warning at CPU_SM.v(106): created implicit net for \"E0\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 CPU_SM.v(107) " "Verilog HDL Implicit Net warning at CPU_SM.v(107): created implicit net for \"E1\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E2 CPU_SM.v(108) " "Verilog HDL Implicit Net warning at CPU_SM.v(108): created implicit net for \"E2\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E3 CPU_SM.v(109) " "Verilog HDL Implicit Net warning at CPU_SM.v(109): created implicit net for \"E3\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E4 CPU_SM.v(110) " "Verilog HDL Implicit Net warning at CPU_SM.v(110): created implicit net for \"E4\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E5 CPU_SM.v(111) " "Verilog HDL Implicit Net warning at CPU_SM.v(111): created implicit net for \"E5\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E6_d CPU_SM.v(112) " "Verilog HDL Implicit Net warning at CPU_SM.v(112): created implicit net for \"E6_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E7 CPU_SM.v(113) " "Verilog HDL Implicit Net warning at CPU_SM.v(113): created implicit net for \"E7\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E8 CPU_SM.v(114) " "Verilog HDL Implicit Net warning at CPU_SM.v(114): created implicit net for \"E8\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E9_d CPU_SM.v(115) " "Verilog HDL Implicit Net warning at CPU_SM.v(115): created implicit net for \"E9_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E10 CPU_SM.v(116) " "Verilog HDL Implicit Net warning at CPU_SM.v(116): created implicit net for \"E10\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E11 CPU_SM.v(117) " "Verilog HDL Implicit Net warning at CPU_SM.v(117): created implicit net for \"E11\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E12 CPU_SM.v(118) " "Verilog HDL Implicit Net warning at CPU_SM.v(118): created implicit net for \"E12\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E13 CPU_SM.v(119) " "Verilog HDL Implicit Net warning at CPU_SM.v(119): created implicit net for \"E13\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E14 CPU_SM.v(120) " "Verilog HDL Implicit Net warning at CPU_SM.v(120): created implicit net for \"E14\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E15 CPU_SM.v(121) " "Verilog HDL Implicit Net warning at CPU_SM.v(121): created implicit net for \"E15\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E16 CPU_SM.v(122) " "Verilog HDL Implicit Net warning at CPU_SM.v(122): created implicit net for \"E16\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E17 CPU_SM.v(123) " "Verilog HDL Implicit Net warning at CPU_SM.v(123): created implicit net for \"E17\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E18 CPU_SM.v(124) " "Verilog HDL Implicit Net warning at CPU_SM.v(124): created implicit net for \"E18\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E19 CPU_SM.v(125) " "Verilog HDL Implicit Net warning at CPU_SM.v(125): created implicit net for \"E19\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E20_d CPU_SM.v(126) " "Verilog HDL Implicit Net warning at CPU_SM.v(126): created implicit net for \"E20_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E21 CPU_SM.v(127) " "Verilog HDL Implicit Net warning at CPU_SM.v(127): created implicit net for \"E21\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E22 CPU_SM.v(128) " "Verilog HDL Implicit Net warning at CPU_SM.v(128): created implicit net for \"E22\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E23_sd CPU_SM.v(129) " "Verilog HDL Implicit Net warning at CPU_SM.v(129): created implicit net for \"E23_sd\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E24_sd CPU_SM.v(130) " "Verilog HDL Implicit Net warning at CPU_SM.v(130): created implicit net for \"E24_sd\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E25_d CPU_SM.v(131) " "Verilog HDL Implicit Net warning at CPU_SM.v(131): created implicit net for \"E25_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E26 CPU_SM.v(132) " "Verilog HDL Implicit Net warning at CPU_SM.v(132): created implicit net for \"E26\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E27 CPU_SM.v(133) " "Verilog HDL Implicit Net warning at CPU_SM.v(133): created implicit net for \"E27\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E28_d CPU_SM.v(134) " "Verilog HDL Implicit Net warning at CPU_SM.v(134): created implicit net for \"E28_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E29_sd CPU_SM.v(135) " "Verilog HDL Implicit Net warning at CPU_SM.v(135): created implicit net for \"E29_sd\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E30_d CPU_SM.v(136) " "Verilog HDL Implicit Net warning at CPU_SM.v(136): created implicit net for \"E30_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E31 CPU_SM.v(137) " "Verilog HDL Implicit Net warning at CPU_SM.v(137): created implicit net for \"E31\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E32 CPU_SM.v(138) " "Verilog HDL Implicit Net warning at CPU_SM.v(138): created implicit net for \"E32\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E33_sd_E38_s CPU_SM.v(139) " "Verilog HDL Implicit Net warning at CPU_SM.v(139): created implicit net for \"E33_sd_E38_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E34 CPU_SM.v(140) " "Verilog HDL Implicit Net warning at CPU_SM.v(140): created implicit net for \"E34\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E35 CPU_SM.v(141) " "Verilog HDL Implicit Net warning at CPU_SM.v(141): created implicit net for \"E35\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E36_s_E47_s CPU_SM.v(142) " "Verilog HDL Implicit Net warning at CPU_SM.v(142): created implicit net for \"E36_s_E47_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E37_s_E44_s CPU_SM.v(143) " "Verilog HDL Implicit Net warning at CPU_SM.v(143): created implicit net for \"E37_s_E44_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E39_s CPU_SM.v(144) " "Verilog HDL Implicit Net warning at CPU_SM.v(144): created implicit net for \"E39_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E40_s_E41_s CPU_SM.v(145) " "Verilog HDL Implicit Net warning at CPU_SM.v(145): created implicit net for \"E40_s_E41_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E42_s CPU_SM.v(146) " "Verilog HDL Implicit Net warning at CPU_SM.v(146): created implicit net for \"E42_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E43_s_E49_sd CPU_SM.v(147) " "Verilog HDL Implicit Net warning at CPU_SM.v(147): created implicit net for \"E43_s_E49_sd\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E45 CPU_SM.v(148) " "Verilog HDL Implicit Net warning at CPU_SM.v(148): created implicit net for \"E45\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E46_s_E59_s CPU_SM.v(149) " "Verilog HDL Implicit Net warning at CPU_SM.v(149): created implicit net for \"E46_s_E59_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E48 CPU_SM.v(150) " "Verilog HDL Implicit Net warning at CPU_SM.v(150): created implicit net for \"E48\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E50_d_E52_d CPU_SM.v(151) " "Verilog HDL Implicit Net warning at CPU_SM.v(151): created implicit net for \"E50_d_E52_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E51_s_E54_sd CPU_SM.v(152) " "Verilog HDL Implicit Net warning at CPU_SM.v(152): created implicit net for \"E51_s_E54_sd\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E53 CPU_SM.v(153) " "Verilog HDL Implicit Net warning at CPU_SM.v(153): created implicit net for \"E53\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E55 CPU_SM.v(154) " "Verilog HDL Implicit Net warning at CPU_SM.v(154): created implicit net for \"E55\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E56 CPU_SM.v(155) " "Verilog HDL Implicit Net warning at CPU_SM.v(155): created implicit net for \"E56\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E57_s CPU_SM.v(156) " "Verilog HDL Implicit Net warning at CPU_SM.v(156): created implicit net for \"E57_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E58 CPU_SM.v(157) " "Verilog HDL Implicit Net warning at CPU_SM.v(157): created implicit net for \"E58\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E60 CPU_SM.v(158) " "Verilog HDL Implicit Net warning at CPU_SM.v(158): created implicit net for \"E60\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E61 CPU_SM.v(159) " "Verilog HDL Implicit Net warning at CPU_SM.v(159): created implicit net for \"E61\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E62 CPU_SM.v(160) " "Verilog HDL Implicit Net warning at CPU_SM.v(160): created implicit net for \"E62\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff1_d CPU_SM.v(190) " "Verilog HDL Implicit Net warning at CPU_SM.v(190): created implicit net for \"cpudff1_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff2_d CPU_SM.v(218) " "Verilog HDL Implicit Net warning at CPU_SM.v(218): created implicit net for \"cpudff2_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff3_d CPU_SM.v(246) " "Verilog HDL Implicit Net warning at CPU_SM.v(246): created implicit net for \"cpudff3_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 246 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff4_d CPU_SM.v(283) " "Verilog HDL Implicit Net warning at CPU_SM.v(283): created implicit net for \"cpudff4_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 283 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff5_d CPU_SM.v(317) " "Verilog HDL Implicit Net warning at CPU_SM.v(317): created implicit net for \"cpudff5_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 317 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E37_s CPU_SM.v(366) " "Verilog HDL Implicit Net warning at CPU_SM.v(366): created implicit net for \"E37_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 366 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E44_s CPU_SM.v(367) " "Verilog HDL Implicit Net warning at CPU_SM.v(367): created implicit net for \"E44_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 367 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nINCNI_d CPU_SM.v(384) " "Verilog HDL Implicit Net warning at CPU_SM.v(384): created implicit net for \"nINCNI_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 384 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nBREQ_d CPU_SM.v(385) " "Verilog HDL Implicit Net warning at CPU_SM.v(385): created implicit net for \"nBREQ_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 385 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SIZE1_d CPU_SM.v(386) " "Verilog HDL Implicit Net warning at CPU_SM.v(386): created implicit net for \"SIZE1_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 386 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PAS_d CPU_SM.v(387) " "Verilog HDL Implicit Net warning at CPU_SM.v(387): created implicit net for \"PAS_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 387 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PDS_d CPU_SM.v(388) " "Verilog HDL Implicit Net warning at CPU_SM.v(388): created implicit net for \"PDS_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 388 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2CPUL_d CPU_SM.v(389) " "Verilog HDL Implicit Net warning at CPU_SM.v(389): created implicit net for \"F2CPUL_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 389 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2CPUH_d CPU_SM.v(390) " "Verilog HDL Implicit Net warning at CPU_SM.v(390): created implicit net for \"F2CPUH_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 390 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRIDGEOUT_d CPU_SM.v(391) " "Verilog HDL Implicit Net warning at CPU_SM.v(391): created implicit net for \"BRIDGEOUT_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PLLW_d CPU_SM.v(392) " "Verilog HDL Implicit Net warning at CPU_SM.v(392): created implicit net for \"PLLW_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 392 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PLHW_d CPU_SM.v(393) " "Verilog HDL Implicit Net warning at CPU_SM.v(393): created implicit net for \"PLHW_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 393 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCFIFO_d CPU_SM.v(394) " "Verilog HDL Implicit Net warning at CPU_SM.v(394): created implicit net for \"INCFIFO_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 394 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECFIFO_d CPU_SM.v(395) " "Verilog HDL Implicit Net warning at CPU_SM.v(395): created implicit net for \"DECFIFO_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 395 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCNO_d CPU_SM.v(396) " "Verilog HDL Implicit Net warning at CPU_SM.v(396): created implicit net for \"INCNO_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 396 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSTOPFLUSH_d CPU_SM.v(397) " "Verilog HDL Implicit Net warning at CPU_SM.v(397): created implicit net for \"nSTOPFLUSH_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 397 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIEH_d CPU_SM.v(398) " "Verilog HDL Implicit Net warning at CPU_SM.v(398): created implicit net for \"DIEH_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 398 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIEL_d CPU_SM.v(399) " "Verilog HDL Implicit Net warning at CPU_SM.v(399): created implicit net for \"DIEL_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 399 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nBRIDGEIN_d CPU_SM.v(400) " "Verilog HDL Implicit Net warning at CPU_SM.v(400): created implicit net for \"nBRIDGEIN_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BGACK_d CPU_SM.v(401) " "Verilog HDL Implicit Net warning at CPU_SM.v(401): created implicit net for \"BGACK_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 401 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RESDMAC " "Elaborating entity \"RESDMAC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 0 -1 1671790922421 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "_CSX0 RESDMAC.v(71) " "Output port \"_CSX0\" at RESDMAC.v(71) has no driver" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1671790922429 "|RESDMAC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "_CSX1 RESDMAC.v(72) " "Output port \"_CSX1\" at RESDMAC.v(72) has no driver" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1671790922434 "|RESDMAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:u_registers " "Elaborating entity \"registers\" for hierarchy \"registers:u_registers\"" {  } { { "../RTL/RESDMAC.v" "u_registers" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder registers:u_registers\|addr_decoder:u_addr_decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"registers:u_registers\|addr_decoder:u_addr_decoder\"" {  } { { "../RTL/Registers/registers.v" "u_addr_decoder" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_istr registers:u_registers\|registers_istr:u_registers_istr " "Elaborating entity \"registers_istr\" for hierarchy \"registers:u_registers\|registers_istr:u_registers_istr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_istr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_cntr registers:u_registers\|registers_cntr:u_registers_cntr " "Elaborating entity \"registers_cntr\" for hierarchy \"registers:u_registers\|registers_cntr:u_registers_cntr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_cntr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_term registers:u_registers\|registers_term:u_registers_term " "Elaborating entity \"registers_term\" for hierarchy \"registers:u_registers\|registers_term:u_registers_term\"" {  } { { "../RTL/Registers/registers.v" "u_registers_term" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 registers_term.v(44) " "Verilog HDL assignment warning at registers_term.v(44): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922446 "|RESDMAC|registers:u_registers|registers_term:u_registers_term"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM CPU_SM:u_CPU_SM " "Elaborating entity \"CPU_SM\" for hierarchy \"CPU_SM:u_CPU_SM\"" {  } { { "../RTL/RESDMAC.v" "u_CPU_SM" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_inputs CPU_SM:u_CPU_SM\|CPU_SM_inputs:u_CPU_SM_inputs " "Elaborating entity \"CPU_SM_inputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_inputs:u_CPU_SM_inputs\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_inputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff1 CPU_SM:u_CPU_SM\|cpudff1:u_cpudff1 " "Elaborating entity \"cpudff1\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff1:u_cpudff1\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff1" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff2 CPU_SM:u_CPU_SM\|cpudff2:u_cpudff2 " "Elaborating entity \"cpudff2\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff2:u_cpudff2\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff2" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff3 CPU_SM:u_CPU_SM\|cpudff3:u_cpudff3 " "Elaborating entity \"cpudff3\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff3:u_cpudff3\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff3" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff4 CPU_SM:u_CPU_SM\|cpudff4:u_cpudff4 " "Elaborating entity \"cpudff4\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff4:u_cpudff4\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff4" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff5 CPU_SM:u_CPU_SM\|cpudff5:u_cpudff5 " "Elaborating entity \"cpudff5\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff5:u_cpudff5\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff5" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_outputs CPU_SM:u_CPU_SM\|CPU_SM_outputs:u_CPU_SM_outputs " "Elaborating entity \"CPU_SM_outputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_outputs:u_CPU_SM_outputs\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_outputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCSI_SM SCSI_SM:u_SCSI_SM " "Elaborating entity \"SCSI_SM\" for hierarchy \"SCSI_SM:u_SCSI_SM\"" {  } { { "../RTL/RESDMAC.v" "u_SCSI_SM" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsi_sm_inputs SCSI_SM:u_SCSI_SM\|scsi_sm_inputs:u_scsi_sm_inputs " "Elaborating entity \"scsi_sm_inputs\" for hierarchy \"SCSI_SM:u_SCSI_SM\|scsi_sm_inputs:u_scsi_sm_inputs\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "u_scsi_sm_inputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsi_sm_outputs SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs " "Elaborating entity \"scsi_sm_outputs\" for hierarchy \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "u_scsi_sm_outputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:int_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:int_fifo\"" {  } { { "../RTL/RESDMAC.v" "int_fifo" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_write_strobes fifo:int_fifo\|fifo_write_strobes:u_write_strobes " "Elaborating entity \"fifo_write_strobes\" for hierarchy \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\"" {  } { { "../RTL/FIFO/fifo.v" "u_write_strobes" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo__full_empty_ctr fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr " "Elaborating entity \"fifo__full_empty_ctr\" for hierarchy \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\"" {  } { { "../RTL/FIFO/fifo.v" "u_full_empty_ctr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922477 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo_full_empty_ctr.v(44) " "Verilog HDL assignment warning at fifo_full_empty_ctr.v(44): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922479 "|RESDMAC|fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo_full_empty_ctr.v(54) " "Verilog HDL assignment warning at fifo_full_empty_ctr.v(54): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922479 "|RESDMAC|fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_3bit_cntr fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr " "Elaborating entity \"fifo_3bit_cntr\" for hierarchy \"fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr\"" {  } { { "../RTL/FIFO/fifo.v" "u_next_in_cntr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo_3bit_cntr.v(30) " "Verilog HDL assignment warning at fifo_3bit_cntr.v(30): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922483 "|RESDMAC|fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_byte_ptr fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr " "Elaborating entity \"fifo_byte_ptr\" for hierarchy \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\"" {  } { { "../RTL/FIFO/fifo.v" "u_byte_ptr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:u_datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:u_datapath\"" {  } { { "../RTL/RESDMAC.v" "u_datapath" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_input datapath:u_datapath\|datapath_input:u_datapath_input " "Elaborating entity \"datapath_input\" for hierarchy \"datapath:u_datapath\|datapath_input:u_datapath_input\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_input" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_output datapath:u_datapath\|datapath_output:u_datapath_output " "Elaborating entity \"datapath_output\" for hierarchy \"datapath:u_datapath\|datapath_output:u_datapath_output\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_output" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_scsi datapath:u_datapath\|datapath_scsi:u_datapath_scsi " "Elaborating entity \"datapath_scsi\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_scsi" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(71) " "Verilog HDL assignment warning at datapath_scsi.v(71): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922494 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(74) " "Verilog HDL assignment warning at datapath_scsi.v(74): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(75) " "Verilog HDL assignment warning at datapath_scsi.v(75): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(76) " "Verilog HDL assignment warning at datapath_scsi.v(76): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(77) " "Verilog HDL assignment warning at datapath_scsi.v(77): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(79) " "Verilog HDL assignment warning at datapath_scsi.v(79): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(80) " "Verilog HDL assignment warning at datapath_scsi.v(80): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_24dec datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec " "Elaborating entity \"datapath_24dec\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec\"" {  } { { "../RTL/datapath/datapath_scsi.v" "u_datapath_24dec" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922495 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[31\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[31\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[30\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[30\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[29\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[29\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[28\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[28\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[27\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[27\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[26\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[26\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[25\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[25\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[24\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[24\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[23\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[23\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[22\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[22\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[21\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[21\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[20\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[20\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[19\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[19\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[18\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[18\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[17\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[17\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[15\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[15\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[14\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[14\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[13\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[13\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[12\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[12\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[11\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[11\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[10\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[10\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[9\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[9\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[8\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[8\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[7\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[7\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[6\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[6\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[5\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[5\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[4\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[4\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[0\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[0\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[1\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[1\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[2\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[2\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[3\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[3\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[4\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[4\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[5\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[5\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[6\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[6\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[7\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[7\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[8\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[8\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[9\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[9\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[10\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[10\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[11\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[11\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[12\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[12\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[13\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[13\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[14\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[14\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[15\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[15\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[16\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[16\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[17\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[17\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[18\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[18\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[19\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[19\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[20\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[20\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[21\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[21\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[22\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[22\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[23\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[23\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[24\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[24\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[25\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[25\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[26\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[26\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[27\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[27\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[28\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[28\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[29\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[29\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[30\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[30\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[31\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[31\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[0\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[0\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[1\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[1\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[2\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[2\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[3\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[3\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[4\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[4\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[5\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[5\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[6\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[6\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[7\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[7\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[8\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[8\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[9\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[9\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[10\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[10\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[11\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[11\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[12\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[12\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[13\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[13\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[14\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[14\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[15\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[15\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[16\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[16\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[17\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[17\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[18\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[18\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[19\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[19\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[20\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[20\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[21\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[21\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[22\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[22\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[23\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[23\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[24\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[24\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[25\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[25\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[26\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[26\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[27\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[27\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[28\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[28\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[29\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[29\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[30\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[30\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[31\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[31\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 1 0 "Quartus II" 0 -1 1671790922782 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK~synth " "Found clock multiplexer SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK~synth" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1671790922858 "|RESDMAC|SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK"}  } {  } 0 19016 "Clock multiplexers are found and protected" 1 0 "Quartus II" 0 -1 1671790922858 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 1 0 "Quartus II" 0 -1 1671790923339 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_TX datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA\[0\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_TX\" to the node \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA\[0\]\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 60 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790923348 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 1 0 "Quartus II" 0 -1 1671790923348 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\" to the node \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923348 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 1 0 "Quartus II" 0 -1 1671790923348 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[0\] fifo:int_fifo\|BUFFER\[0\]\[0\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[0\]\" to the node \"fifo:int_fifo\|BUFFER\[0\]\[0\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[1\] fifo:int_fifo\|BUFFER\[0\]\[1\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[1\]\" to the node \"fifo:int_fifo\|BUFFER\[0\]\[1\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[2\] fifo:int_fifo\|BUFFER\[0\]\[2\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[2\]\" to the node \"fifo:int_fifo\|BUFFER\[0\]\[2\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[3\] fifo:int_fifo\|BUFFER\[0\]\[3\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[3\]\" to the node \"fifo:int_fifo\|BUFFER\[0\]\[3\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[16\] fifo:int_fifo\|BUFFER\[0\]\[16\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[16\]\" to the node \"fifo:int_fifo\|BUFFER\[0\]\[16\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923351 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 1 0 "Quartus II" 0 -1 1671790923351 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 286 -1 0 } } { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 28 -1 0 } } { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 103 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 1 0 "Quartus II" 0 -1 1671790923355 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 1 0 "Quartus II" 0 -1 1671790923355 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "_CSX0 GND " "Pin \"_CSX0\" is stuck at GND" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671790923671 "|RESDMAC|_CSX0"} { "Warning" "WMLS_MLS_STUCK_PIN" "_CSX1 GND " "Pin \"_CSX1\" is stuck at GND" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671790923671 "|RESDMAC|_CSX1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1671790923671 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg " "Generated suppressed messages file /home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Quartus II" 0 -1 1671790924290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671790924470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790924470 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_BERR " "No output dependent on input pin \"_BERR\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790924615 "|RESDMAC|_BERR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A12 " "No output dependent on input pin \"A12\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790924615 "|RESDMAC|A12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_IORDY " "No output dependent on input pin \"_IORDY\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790924615 "|RESDMAC|_IORDY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INTB " "No output dependent on input pin \"INTB\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790924615 "|RESDMAC|INTB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1671790924615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "990 " "Implemented 990 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671790924616 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671790924616 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "55 " "Implemented 55 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1671790924616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "907 " "Implemented 907 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671790924616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Quartus II" 0 -1 1671790924616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 258 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 258 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671790924644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 10:22:04 2022 " "Processing ended: Fri Dec 23 10:22:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671790924644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671790924644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671790924644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1671790924644 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Fitter" 0 -1 1671790925904 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RESDMAC EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"RESDMAC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 1 0 "Fitter" 0 -1 1671790925908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1671790925937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1671790925938 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 1 0 "Fitter" 0 -1 1671790926129 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1671790926137 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671790926350 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671790926350 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671790926350 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 1 0 "Fitter" 0 -1 1671790926350 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~ASDO~" } } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671790926355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~nCSO~" } } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671790926355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~LVDS41p/nCEO~" } } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671790926355 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 1 0 "Fitter" 0 -1 1671790926355 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RESDMAC.sdc " "Synopsys Design Constraints File file not found: 'RESDMAC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Fitter" 0 -1 1671790926550 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 1 0 "Fitter" 0 -1 1671790926550 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1671790926557 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 1 0 "Fitter" 0 -1 1671790926557 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 15 clocks " "Found 15 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      ADDR\[2\] " "   1.000      ADDR\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU_SM:u_CPU_SM\|DECFIFO " "   1.000 CPU_SM:u_CPU_SM\|DECFIFO" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU_SM:u_CPU_SM\|INCNI " "   1.000 CPU_SM:u_CPU_SM\|INCNI" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU_SM:u_CPU_SM\|INCNO " "   1.000 CPU_SM:u_CPU_SM\|INCNO" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU_SM:u_CPU_SM\|PAS " "   1.000 CPU_SM:u_CPU_SM\|PAS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU_SM:u_CPU_SM\|PDS " "   1.000 CPU_SM:u_CPU_SM\|PDS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          LHW " "   1.000          LHW" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          LLW " "   1.000          LLW" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "   1.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         SCLK " "   1.000         SCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCSI_SM:u_SCSI_SM\|INCBO_o " "   1.000 SCSI_SM:u_SCSI_SM\|INCBO_o" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCSI_SM:u_SCSI_SM\|nLS2CPU " "   1.000 SCSI_SM:u_SCSI_SM\|nLS2CPU" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d " "   1.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d " "   1.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCSI_SM:u_SCSI_SM\|STATE\[0\] " "   1.000 SCSI_SM:u_SCSI_SM\|STATE\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""}  } {  } 0 332111 "%1!s!" 1 0 "Fitter" 0 -1 1671790926558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node SCLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_SM:u_CPU_SM\|BGACK " "Destination node CPU_SM:u_CPU_SM\|BGACK" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 34 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|BGACK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|DACK_o " "Destination node SCSI_SM:u_SCSI_SM\|DACK_o" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 43 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|DACK_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 622 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|RE_o " "Destination node SCSI_SM:u_SCSI_SM\|RE_o" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 40 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|RE_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 625 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[4\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[4\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[3\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[3\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[1\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[1\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[2\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[2\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_SM:u_CPU_SM\|INCFIFO " "Destination node CPU_SM:u_CPU_SM\|INCFIFO" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 60 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|INCFIFO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 702 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AS_O_ " "Destination node AS_O_" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 85 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AS_O_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\] " "Destination node registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\]" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 43 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 718 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1671790926587 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671790926587 ""}  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SCLK } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1671790926587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1671790926588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1671790926588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1671790926588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1671790926588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_SM:u_CPU_SM\|PAS  " "Automatically promoted node CPU_SM:u_CPU_SM\|PAS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AS_O_ " "Destination node AS_O_" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 85 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AS_O_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 32 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|PAS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 709 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1671790926588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_SM:u_CPU_SM\|PDS  " "Automatically promoted node CPU_SM:u_CPU_SM\|PDS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DS_O_ " "Destination node DS_O_" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 86 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DS_O_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 755 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 33 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|PDS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 708 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1671790926588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk  " "Automatically promoted node fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 29 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1671790926588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 1 0 "Fitter" 0 -1 1671790926739 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671790926744 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671790926744 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671790926745 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671790926748 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1671790926750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1671790926750 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1671790926751 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1671790926775 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1671790926776 ""}  } {  } 0 176235 "Finished register packing" 1 0 "Fitter" 0 -1 1671790926776 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1671790926793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 1 0 "Fitter" 0 -1 1671790927179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1671790927523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 1 0 "Fitter" 0 -1 1671790927533 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 1 0 "Fitter" 0 -1 1671790928592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1671790928592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 1 0 "Fitter" 0 -1 1671790928760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1671790930551 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 1 0 "Fitter" 0 -1 1671790930551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1671790932059 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.27 " "Total time spent on timing analysis during the Fitter is 1.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 1 0 "Fitter" 0 -1 1671790932075 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 1 0 "Fitter" 0 -1 1671790932078 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "67 " "Found 67 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_INT 0 " "Pin \"_INT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_BR 0 " "Pin \"_BR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIZ1 0 " "Pin \"SIZ1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_W 0 " "Pin \"R_W\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_AS 0 " "Pin \"_AS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DS 0 " "Pin \"_DS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DSACK\[0\] 0 " "Pin \"_DSACK\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DSACK\[1\] 0 " "Pin \"_DSACK\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[0\] 0 " "Pin \"DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[1\] 0 " "Pin \"DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[2\] 0 " "Pin \"DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[3\] 0 " "Pin \"DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[4\] 0 " "Pin \"DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[5\] 0 " "Pin \"DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[6\] 0 " "Pin \"DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[7\] 0 " "Pin \"DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[8\] 0 " "Pin \"DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[9\] 0 " "Pin \"DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[10\] 0 " "Pin \"DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[11\] 0 " "Pin \"DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[12\] 0 " "Pin \"DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[13\] 0 " "Pin \"DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[14\] 0 " "Pin \"DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[15\] 0 " "Pin \"DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[16\] 0 " "Pin \"DATA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[17\] 0 " "Pin \"DATA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[18\] 0 " "Pin \"DATA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[19\] 0 " "Pin \"DATA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[20\] 0 " "Pin \"DATA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[21\] 0 " "Pin \"DATA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[22\] 0 " "Pin \"DATA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[23\] 0 " "Pin \"DATA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[24\] 0 " "Pin \"DATA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[25\] 0 " "Pin \"DATA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[26\] 0 " "Pin \"DATA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[27\] 0 " "Pin \"DATA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[28\] 0 " "Pin \"DATA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[29\] 0 " "Pin \"DATA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[30\] 0 " "Pin \"DATA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[31\] 0 " "Pin \"DATA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_BGACK 0 " "Pin \"_BGACK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[0\] 0 " "Pin \"PD_PORT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[1\] 0 " "Pin \"PD_PORT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[2\] 0 " "Pin \"PD_PORT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[3\] 0 " "Pin \"PD_PORT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[4\] 0 " "Pin \"PD_PORT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[5\] 0 " "Pin \"PD_PORT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[6\] 0 " "Pin \"PD_PORT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[7\] 0 " "Pin \"PD_PORT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[8\] 0 " "Pin \"PD_PORT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[9\] 0 " "Pin \"PD_PORT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[10\] 0 " "Pin \"PD_PORT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[11\] 0 " "Pin \"PD_PORT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[12\] 0 " "Pin \"PD_PORT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[13\] 0 " "Pin \"PD_PORT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[14\] 0 " "Pin \"PD_PORT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[15\] 0 " "Pin \"PD_PORT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DMAEN 0 " "Pin \"_DMAEN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DACK 0 " "Pin \"_DACK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IOR 0 " "Pin \"_IOR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IOW 0 " "Pin \"_IOW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_CSS 0 " "Pin \"_CSS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_CSX0 0 " "Pin \"_CSX0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_CSX1 0 " "Pin \"_CSX1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_RD 0 " "Pin \"_LED_RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_WR 0 " "Pin \"_LED_WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_DMA 0 " "Pin \"_LED_DMA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 1 0 "Fitter" 0 -1 1671790932092 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 1 0 "Fitter" 0 -1 1671790932476 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 1 0 "Fitter" 0 -1 1671790932512 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 1 0 "Fitter" 0 -1 1671790932870 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1671790933016 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[8\] a permanently disabled " "Pin PD_PORT\[8\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[8] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[8\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671790933074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[9\] a permanently disabled " "Pin PD_PORT\[9\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[9] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[9\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671790933074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[10\] a permanently disabled " "Pin PD_PORT\[10\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[10] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[10\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671790933074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[11\] a permanently disabled " "Pin PD_PORT\[11\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[11] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[11\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671790933074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[12\] a permanently disabled " "Pin PD_PORT\[12\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[12] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[12\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671790933074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[13\] a permanently disabled " "Pin PD_PORT\[13\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[13] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[13\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671790933074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[14\] a permanently disabled " "Pin PD_PORT\[14\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[14] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[14\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671790933074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[15\] a permanently disabled " "Pin PD_PORT\[15\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[15] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[15\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671790933074 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 1 0 "Fitter" 0 -1 1671790933074 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 1 0 "Fitter" 0 -1 1671790933075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg " "Generated suppressed messages file /home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Fitter" 0 -1 1671790933231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671790933423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 10:22:13 2022 " "Processing ended: Fri Dec 23 10:22:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671790933423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671790933423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671790933423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Fitter" 0 -1 1671790933423 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1671790934867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671790934867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 10:22:14 2022 " "Processing started: Fri Dec 23 10:22:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671790934867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Assembler" 0 -1 1671790934867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 1 0 "Assembler" 0 -1 1671790934868 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 1 0 "Assembler" 0 -1 1671790935301 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 1 0 "Assembler" 0 -1 1671790935309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671790935495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 10:22:15 2022 " "Processing ended: Fri Dec 23 10:22:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671790935495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671790935495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671790935495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Assembler" 0 -1 1671790935495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1671790936540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 10:22:16 2022 " "Processing started: Fri Dec 23 10:22:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671790936540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1671790936540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RESDMAC -c RESDMAC " "Command: quartus_sta RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1671790936540 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 1 0 "Quartus II" 0 0 1671790936558 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1671790936692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Quartus II" 0 -1 1671790936713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Quartus II" 0 -1 1671790936713 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RESDMAC.sdc " "Synopsys Design Constraints File file not found: 'RESDMAC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Quartus II" 0 -1 1671790936846 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 1 0 "Quartus II" 0 -1 1671790936852 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|DECFIFO CPU_SM:u_CPU_SM\|DECFIFO " "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|DECFIFO CPU_SM:u_CPU_SM\|DECFIFO" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCLK SCLK " "create_clock -period 1.000 -name SCLK SCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "create_clock -period 1.000 -name registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|RDFIFO_d SCSI_SM:u_SCSI_SM\|RDFIFO_d " "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|RDFIFO_d SCSI_SM:u_SCSI_SM\|RDFIFO_d" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|RIFIFO_d SCSI_SM:u_SCSI_SM\|RIFIFO_d " "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|RIFIFO_d SCSI_SM:u_SCSI_SM\|RIFIFO_d" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|STATE\[0\] SCSI_SM:u_SCSI_SM\|STATE\[0\] " "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|STATE\[0\] SCSI_SM:u_SCSI_SM\|STATE\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADDR\[2\] ADDR\[2\] " "create_clock -period 1.000 -name ADDR\[2\] ADDR\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|PAS CPU_SM:u_CPU_SM\|PAS " "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|PAS CPU_SM:u_CPU_SM\|PAS" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|INCNO CPU_SM:u_CPU_SM\|INCNO " "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|INCNO CPU_SM:u_CPU_SM\|INCNO" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LLW LLW " "create_clock -period 1.000 -name LLW LLW" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|INCNI CPU_SM:u_CPU_SM\|INCNI " "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|INCNI CPU_SM:u_CPU_SM\|INCNI" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|INCBO_o SCSI_SM:u_SCSI_SM\|INCBO_o " "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|INCBO_o SCSI_SM:u_SCSI_SM\|INCBO_o" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LHW LHW " "create_clock -period 1.000 -name LHW LHW" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|PDS CPU_SM:u_CPU_SM\|PDS " "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|PDS CPU_SM:u_CPU_SM\|PDS" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|nLS2CPU SCSI_SM:u_SCSI_SM\|nLS2CPU " "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|nLS2CPU SCSI_SM:u_SCSI_SM\|nLS2CPU" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""}  } {  } 0 332105 "%1!s!" 1 0 "Quartus II" 0 -1 1671790936854 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 1 0 "Quartus II" 0 0 1671790936863 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 1 0 "Quartus II" 0 0 1671790936869 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 1 0 "Quartus II" 0 -1 1671790936884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.313 " "Worst-case setup slack is -10.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.313      -287.262 SCLK  " "  -10.313      -287.262 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.809        -4.809 SCSI_SM:u_SCSI_SM\|INCBO_o  " "   -4.809        -4.809 SCSI_SM:u_SCSI_SM\|INCBO_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.103      -368.983 LLW  " "   -4.103      -368.983 LLW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.806      -112.334 CPU_SM:u_CPU_SM\|PAS  " "   -3.806      -112.334 CPU_SM:u_CPU_SM\|PAS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.259        -2.259 SCSI_SM:u_SCSI_SM\|nLS2CPU  " "   -2.259        -2.259 SCSI_SM:u_SCSI_SM\|nLS2CPU " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.182      -137.505 LHW  " "   -2.182      -137.505 LHW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.840        -7.637 CPU_SM:u_CPU_SM\|DECFIFO  " "   -1.840        -7.637 CPU_SM:u_CPU_SM\|DECFIFO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.516        -0.555 CPU_SM:u_CPU_SM\|INCNO  " "   -0.516        -0.555 CPU_SM:u_CPU_SM\|INCNO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.486        -0.748 CPU_SM:u_CPU_SM\|INCNI  " "   -0.486        -0.748 CPU_SM:u_CPU_SM\|INCNI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077        -0.120 ADDR\[2\]  " "   -0.077        -0.120 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790936885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.545 " "Worst-case hold slack is -4.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.545        -4.545 ADDR\[2\]  " "   -4.545        -4.545 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.790        -9.210 CPU_SM:u_CPU_SM\|DECFIFO  " "   -2.790        -9.210 CPU_SM:u_CPU_SM\|DECFIFO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.595       -27.157 SCLK  " "   -2.595       -27.157 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268         0.000 LHW  " "    0.268         0.000 LHW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 CPU_SM:u_CPU_SM\|INCNI  " "    0.499         0.000 CPU_SM:u_CPU_SM\|INCNI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 CPU_SM:u_CPU_SM\|INCNO  " "    0.499         0.000 CPU_SM:u_CPU_SM\|INCNO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 SCSI_SM:u_SCSI_SM\|INCBO_o  " "    0.499         0.000 SCSI_SM:u_SCSI_SM\|INCBO_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928         0.000 CPU_SM:u_CPU_SM\|PAS  " "    0.928         0.000 CPU_SM:u_CPU_SM\|PAS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136         0.000 LLW  " "    1.136         0.000 LLW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 SCSI_SM:u_SCSI_SM\|nLS2CPU  " "    2.768         0.000 SCSI_SM:u_SCSI_SM\|nLS2CPU " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790936889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.081 " "Worst-case recovery slack is -3.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.081        -3.081 SCSI_SM:u_SCSI_SM\|RIFIFO_d  " "   -3.081        -3.081 SCSI_SM:u_SCSI_SM\|RIFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.844        -1.844 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]  " "   -1.844        -1.844 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.842       -14.400 SCLK  " "   -1.842       -14.400 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047         0.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d  " "    0.047         0.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254         0.000 ADDR\[2\]  " "    0.254         0.000 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790936892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.870 " "Worst-case removal slack is -0.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870        -1.440 ADDR\[2\]  " "   -0.870        -1.440 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d  " "    0.187         0.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801         0.000 SCLK  " "    0.801         0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.078         0.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]  " "    2.078         0.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.815         0.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d  " "    3.815         0.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790936896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -89.497 SCLK  " "   -1.941       -89.497 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -18.101 ADDR\[2\]  " "   -1.777       -18.101 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -189.952 LHW  " "   -0.742      -189.952 LHW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -189.952 LLW  " "   -0.742      -189.952 LLW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -47.488 CPU_SM:u_CPU_SM\|PAS  " "   -0.742       -47.488 CPU_SM:u_CPU_SM\|PAS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -23.744 CPU_SM:u_CPU_SM\|PDS  " "   -0.742       -23.744 CPU_SM:u_CPU_SM\|PDS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -7.420 CPU_SM:u_CPU_SM\|DECFIFO  " "   -0.742        -7.420 CPU_SM:u_CPU_SM\|DECFIFO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -4.452 CPU_SM:u_CPU_SM\|INCNI  " "   -0.742        -4.452 CPU_SM:u_CPU_SM\|INCNI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -4.452 CPU_SM:u_CPU_SM\|INCNO  " "   -0.742        -4.452 CPU_SM:u_CPU_SM\|INCNO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -2.968 SCSI_SM:u_SCSI_SM\|INCBO_o  " "   -0.742        -2.968 SCSI_SM:u_SCSI_SM\|INCBO_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 SCSI_SM:u_SCSI_SM\|RDFIFO_d  " "   -0.742        -1.484 SCSI_SM:u_SCSI_SM\|RDFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 SCSI_SM:u_SCSI_SM\|RIFIFO_d  " "   -0.742        -1.484 SCSI_SM:u_SCSI_SM\|RIFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 SCSI_SM:u_SCSI_SM\|STATE\[0\]  " "   -0.742        -1.484 SCSI_SM:u_SCSI_SM\|STATE\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 SCSI_SM:u_SCSI_SM\|nLS2CPU  " "   -0.742        -1.484 SCSI_SM:u_SCSI_SM\|nLS2CPU " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]  " "   -0.742        -1.484 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790936897 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 1 0 "Quartus II" 0 -1 1671790937124 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 1 0 "Quartus II" 0 0 1671790937125 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 1 0 "Quartus II" 0 -1 1671790937147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.499 " "Worst-case setup slack is -2.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.499       -56.449 SCLK  " "   -2.499       -56.449 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.130        -1.130 SCSI_SM:u_SCSI_SM\|INCBO_o  " "   -1.130        -1.130 SCSI_SM:u_SCSI_SM\|INCBO_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.051       -69.176 LLW  " "   -1.051       -69.176 LLW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864        -0.864 SCSI_SM:u_SCSI_SM\|nLS2CPU  " "   -0.864        -0.864 SCSI_SM:u_SCSI_SM\|nLS2CPU " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.383        -2.257 LHW  " "   -0.383        -2.257 LHW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306        -6.309 CPU_SM:u_CPU_SM\|PAS  " "   -0.306        -6.309 CPU_SM:u_CPU_SM\|PAS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084         0.000 CPU_SM:u_CPU_SM\|DECFIFO  " "    0.084         0.000 CPU_SM:u_CPU_SM\|DECFIFO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466         0.000 ADDR\[2\]  " "    0.466         0.000 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494         0.000 CPU_SM:u_CPU_SM\|INCNI  " "    0.494         0.000 CPU_SM:u_CPU_SM\|INCNI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 CPU_SM:u_CPU_SM\|INCNO  " "    0.500         0.000 CPU_SM:u_CPU_SM\|INCNO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790937158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.580 " "Worst-case hold slack is -1.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.580        -1.580 ADDR\[2\]  " "   -1.580        -1.580 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.385        -5.530 CPU_SM:u_CPU_SM\|DECFIFO  " "   -1.385        -5.530 CPU_SM:u_CPU_SM\|DECFIFO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.355       -20.862 SCLK  " "   -1.355       -20.862 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012        -0.012 LHW  " "   -0.012        -0.012 LHW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097         0.000 CPU_SM:u_CPU_SM\|PAS  " "    0.097         0.000 CPU_SM:u_CPU_SM\|PAS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CPU_SM:u_CPU_SM\|INCNI  " "    0.215         0.000 CPU_SM:u_CPU_SM\|INCNI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CPU_SM:u_CPU_SM\|INCNO  " "    0.215         0.000 CPU_SM:u_CPU_SM\|INCNO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 SCSI_SM:u_SCSI_SM\|INCBO_o  " "    0.215         0.000 SCSI_SM:u_SCSI_SM\|INCBO_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263         0.000 LLW  " "    0.263         0.000 LLW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.656         0.000 SCSI_SM:u_SCSI_SM\|nLS2CPU  " "    1.656         0.000 SCSI_SM:u_SCSI_SM\|nLS2CPU " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790937174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.728 " "Worst-case recovery slack is -0.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728        -0.728 SCSI_SM:u_SCSI_SM\|RIFIFO_d  " "   -0.728        -0.728 SCSI_SM:u_SCSI_SM\|RIFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441        -0.441 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]  " "   -0.441        -0.441 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432        -3.608 SCLK  " "   -0.432        -3.608 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348         0.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d  " "    0.348         0.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410         0.000 ADDR\[2\]  " "    0.410         0.000 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790937178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.125 " "Worst-case removal slack is -0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.125        -0.280 ADDR\[2\]  " "   -0.125        -0.280 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032         0.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d  " "    0.032         0.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.821         0.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]  " "    0.821         0.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.920         0.000 SCLK  " "    0.920         0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.608         0.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d  " "    1.608         0.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790937191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -60.380 SCLK  " "   -1.380       -60.380 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -12.222 ADDR\[2\]  " "   -1.222       -12.222 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -128.000 LHW  " "   -0.500      -128.000 LHW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -128.000 LLW  " "   -0.500      -128.000 LLW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 CPU_SM:u_CPU_SM\|PAS  " "   -0.500       -32.000 CPU_SM:u_CPU_SM\|PAS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 CPU_SM:u_CPU_SM\|PDS  " "   -0.500       -16.000 CPU_SM:u_CPU_SM\|PDS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 CPU_SM:u_CPU_SM\|DECFIFO  " "   -0.500        -5.000 CPU_SM:u_CPU_SM\|DECFIFO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 CPU_SM:u_CPU_SM\|INCNI  " "   -0.500        -3.000 CPU_SM:u_CPU_SM\|INCNI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 CPU_SM:u_CPU_SM\|INCNO  " "   -0.500        -3.000 CPU_SM:u_CPU_SM\|INCNO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 SCSI_SM:u_SCSI_SM\|INCBO_o  " "   -0.500        -2.000 SCSI_SM:u_SCSI_SM\|INCBO_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d  " "   -0.500        -1.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d  " "   -0.500        -1.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 SCSI_SM:u_SCSI_SM\|STATE\[0\]  " "   -0.500        -1.000 SCSI_SM:u_SCSI_SM\|STATE\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 SCSI_SM:u_SCSI_SM\|nLS2CPU  " "   -0.500        -1.000 SCSI_SM:u_SCSI_SM\|nLS2CPU " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]  " "   -0.500        -1.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790937203 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 1 0 "Quartus II" 0 -1 1671790937633 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 1 0 "Quartus II" 0 -1 1671790937678 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 1 0 "Quartus II" 0 -1 1671790937679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671790937801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 10:22:17 2022 " "Processing ended: Fri Dec 23 10:22:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671790937801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671790937801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671790937801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1671790937801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1671790939302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671790939303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 10:22:19 2022 " "Processing started: Fri Dec 23 10:22:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671790939303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1671790939303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1671790939303 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "RESDMAC.vo\", \"RESDMAC_fast.vo RESDMAC_v.sdo RESDMAC_v_fast.sdo /home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/simulation/modelsim/ simulation " "Generated files \"RESDMAC.vo\", \"RESDMAC_fast.vo\", \"RESDMAC_v.sdo\" and \"RESDMAC_v_fast.sdo\" in directory \"/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 1 0 "Quartus II" 0 -1 1671790939837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "795 " "Peak virtual memory: 795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671790939879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 10:22:19 2022 " "Processing ended: Fri Dec 23 10:22:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671790939879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671790939879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671790939879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1671790939879 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RESDMAC.sdc " "Synopsys Design Constraints File file not found: 'RESDMAC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1671791018601 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1671791018602 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Altera standard scheme 15 " "(Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 15 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK " "Node  \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK\"" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " INCNO " "Node  \"INCNO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " INCNI " "Node  \"INCNI\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 743 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 741 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 742 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rtl~0 " "Node  \"rtl~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018761 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 6 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 6 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|CYCLE_END~0 " "Node  \"registers:u_registers\|registers_term:u_registers_term\|CYCLE_END~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1113 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RDRST_~0 " "Node  \"SCSI_SM:u_SCSI_SM\|RDRST_~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RIRST_~0 " "Node  \"SCSI_SM:u_SCSI_SM\|RIRST_~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 988 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CLR_DMAENA~0 " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CLR_DMAENA~0\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1102 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|CLR_FLUSHFIFO~0 " "Node  \"registers:u_registers\|CLR_FLUSHFIFO~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 959 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|CLR_INT_~0 " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|CLR_INT_~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1141 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018767 ""}
{ "Critical Warning" "WDRC_IMPROPER_EXTERNAL_RESET" "Rule R103: External reset signal should be correctly synchronized 1 " "(High) Rule R103: External reset signal should be correctly synchronized. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CRESET_ " "Node  \"SCSI_SM:u_SCSI_SM\|CRESET_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 606 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""}  } {  } 1 308025 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018767 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 3 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 3 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\] " "Node  \"registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\]\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 718 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[1\] " "Node  \"registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[1\]\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 719 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "Node  \"registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 720 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018768 ""}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 9 " "(High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 9 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[0\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[0\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[1\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[1\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[2\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[2\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 727 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1 " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|INT_P " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|INT_P\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 732 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|INT_F " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|INT_F\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 731 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""}  } {  } 1 308018 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018768 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 291 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 291 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RDFIFO_o " "Node  \"SCSI_SM:u_SCSI_SM\|RDFIFO_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 616 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RIFIFO_o " "Node  \"SCSI_SM:u_SCSI_SM\|RIFIFO_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 618 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[1\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[1\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 724 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[2\]\[1\] " "Node  \"fifo:int_fifo\|BUFFER\[2\]\[1\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 727 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1 " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO0 " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO0\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[0\]\[25\] " "Node  \"fifo:int_fifo\|BUFFER\[0\]\[25\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|S2F_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2F_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 611 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[2\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[2\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CPU2S_o " "Node  \"SCSI_SM:u_SCSI_SM\|CPU2S_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 615 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|DIEL " "Node  \"CPU_SM:u_CPU_SM\|DIEL\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 697 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[9\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[9\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|BRIDGEIN " "Node  \"CPU_SM:u_CPU_SM\|BRIDGEIN\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 696 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[0\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[0\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[1\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[1\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[3\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[3\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[4\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[4\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[5\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[5\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[7\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[7\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[6\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[6\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[2\]\[25\] " "Node  \"fifo:int_fifo\|BUFFER\[2\]\[25\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[3\]\[25\] " "Node  \"fifo:int_fifo\|BUFFER\[3\]\[25\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[1\]\[25\] " "Node  \"fifo:int_fifo\|BUFFER\[1\]\[25\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1671791018782 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018782 ""}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 11 " "(Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 11 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK " "Node  \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK\"" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " INCNO " "Node  \"INCNO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " INCNI " "Node  \"INCNI\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 743 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 741 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 742 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " rtl~0 " "Node  \"rtl~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""}  } {  } 0 308017 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018789 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 6 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 6 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " CPU_SM:u_CPU_SM\|PAS " "Node  \"CPU_SM:u_CPU_SM\|PAS\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 709 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""} { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|nLS2CPU " "Node  \"SCSI_SM:u_SCSI_SM\|nLS2CPU\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""} { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|INCBO_o " "Node  \"SCSI_SM:u_SCSI_SM\|INCBO_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 604 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""} { "Warning" "WDRC_NODES_WARNING" " CPU_SM:u_CPU_SM\|PDS " "Node  \"CPU_SM:u_CPU_SM\|PDS\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 708 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 741 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1671791018790 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " SCLK " "Node  \"SCLK\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018791 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018791 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " _RST " "Node  \"_RST\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1671791018794 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 22 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 22 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " SCLK~clkctrl " "Node  \"SCLK~clkctrl\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1403 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~5 " "Node  \"fifo:int_fifo\|Decoder0~5\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1280 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[1\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[1\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 693 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[0\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[0\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 689 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[4\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[4\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 690 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[2\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[2\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 692 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~6 " "Node  \"fifo:int_fifo\|Decoder0~6\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1281 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1400 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~4 " "Node  \"fifo:int_fifo\|Decoder0~4\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1279 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~7 " "Node  \"fifo:int_fifo\|Decoder0~7\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1282 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~2 " "Node  \"fifo:int_fifo\|Decoder0~2\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1277 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~1 " "Node  \"fifo:int_fifo\|Decoder0~1\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~3 " "Node  \"fifo:int_fifo\|Decoder0~3\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1278 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~0 " "Node  \"fifo:int_fifo\|Decoder0~0\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|PAS~clkctrl " "Node  \"CPU_SM:u_CPU_SM\|PAS~clkctrl\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1406 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1407 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1401 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1402 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1671791018794 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1401 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1407 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1402 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1400 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[4\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[4\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 690 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[1\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[1\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 693 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCLK~clkctrl " "Node  \"SCLK~clkctrl\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1403 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[2\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[2\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 692 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[0\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[0\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 689 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~2 " "Node  \"fifo:int_fifo\|Decoder0~2\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1277 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~7 " "Node  \"fifo:int_fifo\|Decoder0~7\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1282 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~5 " "Node  \"fifo:int_fifo\|Decoder0~5\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1280 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~3 " "Node  \"fifo:int_fifo\|Decoder0~3\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1278 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~4 " "Node  \"fifo:int_fifo\|Decoder0~4\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1279 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|PAS~clkctrl " "Node  \"CPU_SM:u_CPU_SM\|PAS~clkctrl\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1406 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~1 " "Node  \"fifo:int_fifo\|Decoder0~1\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~0 " "Node  \"fifo:int_fifo\|Decoder0~0\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~6 " "Node  \"fifo:int_fifo\|Decoder0~6\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1281 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[3\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[3\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 691 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[3\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[3\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[1\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[1\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[4\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[4\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " _RST " "Node  \"_RST\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2F_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2F_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 611 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " _STERM " "Node  \"_STERM\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[2\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[2\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1671791018795 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1671791018795 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "72 344 " "Design Assistant information: finished post-fitting analysis of current design -- generated 72 information messages and 344 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1671791018799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 94 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "735 " "Peak virtual memory: 735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671791018848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 10:23:38 2022 " "Processing ended: Fri Dec 23 10:23:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671791018848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671791018848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671791018848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1671791018848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1671790922001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671790922002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 10:22:01 2022 " "Processing started: Fri Dec 23 10:22:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671790922002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1671790922002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1671790922002 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1671790922167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESDMAC " "Found entity 1: RESDMAC" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_outputs " "Found entity 1: scsi_sm_outputs" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_inputs " "Found entity 1: scsi_sm_inputs" {  } { { "../RTL/SCSI_SM/scsi_sm_inputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCSI_SM " "Found entity 1: SCSI_SM" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_term " "Found entity 1: registers_term" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_istr " "Found entity 1: registers_istr" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_cntr " "Found entity 1: registers_cntr" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922284 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registers.v(151) " "Verilog HDL warning at registers.v(151): extended using \"x\" or \"z\"" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Quartus II" 0 -1 1671790922284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_write_strobes " "Found entity 1: fifo_write_strobes" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo__full_empty_ctr " "Found entity 1: fifo__full_empty_ctr" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_byte_ptr " "Found entity 1: fifo_byte_ptr" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_3bit_cntr " "Found entity 1: fifo_3bit_cntr" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_scsi " "Found entity 1: datapath_scsi" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_output " "Found entity 1: datapath_output" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922292 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(46) " "Verilog HDL warning at datapath_input.v(46): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Quartus II" 0 -1 1671790922294 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(47) " "Verilog HDL warning at datapath_input.v(47): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Quartus II" 0 -1 1671790922294 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(48) " "Verilog HDL warning at datapath_input.v(48): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Quartus II" 0 -1 1671790922294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_input " "Found entity 1: datapath_input" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_24dec " "Found entity 1: datapath_24dec" {  } { { "../RTL/datapath/datapath_24dec.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../RTL/datapath/datapath.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff5 " "Found entity 1: cpudff5" {  } { { "../RTL/CPU_SM/cpudff5.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff4 " "Found entity 1: cpudff4" {  } { { "../RTL/CPU_SM/cpudff4.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff3 " "Found entity 1: cpudff3" {  } { { "../RTL/CPU_SM/cpudff3.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff2 " "Found entity 1: cpudff2" {  } { { "../RTL/CPU_SM/cpudff2.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff1 " "Found entity 1: cpudff1" {  } { { "../RTL/CPU_SM/cpudff1.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_outputs " "Found entity 1: CPU_SM_outputs" {  } { { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_inputs " "Found entity 1: CPU_SM_inputs" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM " "Found entity 1: CPU_SM" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671790922305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1671790922305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "STOPFLUSH RESDMAC.v(125) " "Verilog HDL Implicit Net warning at RESDMAC.v(125): created implicit net for \"STOPFLUSH\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FIFOEMPTY RESDMAC.v(127) " "Verilog HDL Implicit Net warning at RESDMAC.v(127): created implicit net for \"FIFOEMPTY\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FIFOFULL RESDMAC.v(128) " "Verilog HDL Implicit Net warning at RESDMAC.v(128): created implicit net for \"FIFOFULL\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FLUSHFIFO RESDMAC.v(132) " "Verilog HDL Implicit Net warning at RESDMAC.v(132): created implicit net for \"FLUSHFIFO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ACR_WR RESDMAC.v(133) " "Verilog HDL Implicit Net warning at RESDMAC.v(133): created implicit net for \"ACR_WR\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_0C RESDMAC.v(134) " "Verilog HDL Implicit Net warning at RESDMAC.v(134): created implicit net for \"H_0C\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 RESDMAC.v(135) " "Verilog HDL Implicit Net warning at RESDMAC.v(135): created implicit net for \"A1\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DMADIR RESDMAC.v(137) " "Verilog HDL Implicit Net warning at RESDMAC.v(137): created implicit net for \"DMADIR\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DMAENA RESDMAC.v(138) " "Verilog HDL Implicit Net warning at RESDMAC.v(138): created implicit net for \"DMAENA\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "REG_DSK_ RESDMAC.v(139) " "Verilog HDL Implicit Net warning at RESDMAC.v(139): created implicit net for \"REG_DSK_\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WDREGREQ RESDMAC.v(140) " "Verilog HDL Implicit Net warning at RESDMAC.v(140): created implicit net for \"WDREGREQ\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PAS RESDMAC.v(144) " "Verilog HDL Implicit Net warning at RESDMAC.v(144): created implicit net for \"PAS\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PDS RESDMAC.v(145) " "Verilog HDL Implicit Net warning at RESDMAC.v(145): created implicit net for \"PDS\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BGACK RESDMAC.v(146) " "Verilog HDL Implicit Net warning at RESDMAC.v(146): created implicit net for \"BGACK\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BREQ RESDMAC.v(147) " "Verilog HDL Implicit Net warning at RESDMAC.v(147): created implicit net for \"BREQ\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SIZE1_CPUSM RESDMAC.v(149) " "Verilog HDL Implicit Net warning at RESDMAC.v(149): created implicit net for \"SIZE1_CPUSM\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2CPUL RESDMAC.v(159) " "Verilog HDL Implicit Net warning at RESDMAC.v(159): created implicit net for \"F2CPUL\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2CPUH RESDMAC.v(160) " "Verilog HDL Implicit Net warning at RESDMAC.v(160): created implicit net for \"F2CPUH\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRIDGEIN RESDMAC.v(161) " "Verilog HDL Implicit Net warning at RESDMAC.v(161): created implicit net for \"BRIDGEIN\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRIDGEOUT RESDMAC.v(162) " "Verilog HDL Implicit Net warning at RESDMAC.v(162): created implicit net for \"BRIDGEOUT\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIEH RESDMAC.v(163) " "Verilog HDL Implicit Net warning at RESDMAC.v(163): created implicit net for \"DIEH\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIEL RESDMAC.v(164) " "Verilog HDL Implicit Net warning at RESDMAC.v(164): created implicit net for \"DIEL\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RDFIFO_o RESDMAC.v(169) " "Verilog HDL Implicit Net warning at RESDMAC.v(169): created implicit net for \"RDFIFO_o\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECFIFO RESDMAC.v(170) " "Verilog HDL Implicit Net warning at RESDMAC.v(170): created implicit net for \"DECFIFO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RIFIFO_o RESDMAC.v(171) " "Verilog HDL Implicit Net warning at RESDMAC.v(171): created implicit net for \"RIFIFO_o\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCFIFO RESDMAC.v(172) " "Verilog HDL Implicit Net warning at RESDMAC.v(172): created implicit net for \"INCFIFO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCNO_CPU RESDMAC.v(173) " "Verilog HDL Implicit Net warning at RESDMAC.v(173): created implicit net for \"INCNO_CPU\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCNI_CPU RESDMAC.v(174) " "Verilog HDL Implicit Net warning at RESDMAC.v(174): created implicit net for \"INCNI_CPU\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PLLW RESDMAC.v(179) " "Verilog HDL Implicit Net warning at RESDMAC.v(179): created implicit net for \"PLLW\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PLHW RESDMAC.v(180) " "Verilog HDL Implicit Net warning at RESDMAC.v(180): created implicit net for \"PLHW\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCBO RESDMAC.v(202) " "Verilog HDL Implicit Net warning at RESDMAC.v(202): created implicit net for \"INCBO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCNO_SCSI RESDMAC.v(203) " "Verilog HDL Implicit Net warning at RESDMAC.v(203): created implicit net for \"INCNO_SCSI\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCNI_SCSI RESDMAC.v(204) " "Verilog HDL Implicit Net warning at RESDMAC.v(204): created implicit net for \"INCNI_SCSI\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2F RESDMAC.v(205) " "Verilog HDL Implicit Net warning at RESDMAC.v(205): created implicit net for \"S2F\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2S RESDMAC.v(206) " "Verilog HDL Implicit Net warning at RESDMAC.v(206): created implicit net for \"F2S\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2CPU RESDMAC.v(207) " "Verilog HDL Implicit Net warning at RESDMAC.v(207): created implicit net for \"S2CPU\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 207 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPU2S RESDMAC.v(208) " "Verilog HDL Implicit Net warning at RESDMAC.v(208): created implicit net for \"CPU2S\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOEQ0 RESDMAC.v(227) " "Verilog HDL Implicit Net warning at RESDMAC.v(227): created implicit net for \"BOEQ0\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BO0 RESDMAC.v(229) " "Verilog HDL Implicit Net warning at RESDMAC.v(229): created implicit net for \"BO0\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BO1 RESDMAC.v(230) " "Verilog HDL Implicit Net warning at RESDMAC.v(230): created implicit net for \"BO1\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RW RESDMAC.v(244) " "Verilog HDL Implicit Net warning at RESDMAC.v(244): created implicit net for \"RW\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3 RESDMAC.v(258) " "Verilog HDL Implicit Net warning at RESDMAC.v(258): created implicit net for \"A3\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 258 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SET_DSACK SCSI_SM.v(118) " "Verilog HDL Implicit Net warning at SCSI_SM.v(118): created implicit net for \"SET_DSACK\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UUWS fifo.v(69) " "Verilog HDL Implicit Net warning at fifo.v(69): created implicit net for \"UUWS\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UMWS fifo.v(70) " "Verilog HDL Implicit Net warning at fifo.v(70): created implicit net for \"UMWS\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LMWS fifo.v(71) " "Verilog HDL Implicit Net warning at fifo.v(71): created implicit net for \"LMWS\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LLWS fifo.v(72) " "Verilog HDL Implicit Net warning at fifo.v(72): created implicit net for \"LLWS\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff1_q CPU_SM.v(101) " "Verilog HDL Implicit Net warning at CPU_SM.v(101): created implicit net for \"cpudff1_q\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff2_q CPU_SM.v(102) " "Verilog HDL Implicit Net warning at CPU_SM.v(102): created implicit net for \"cpudff2_q\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff3_q CPU_SM.v(103) " "Verilog HDL Implicit Net warning at CPU_SM.v(103): created implicit net for \"cpudff3_q\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff4_q CPU_SM.v(104) " "Verilog HDL Implicit Net warning at CPU_SM.v(104): created implicit net for \"cpudff4_q\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff5_q CPU_SM.v(105) " "Verilog HDL Implicit Net warning at CPU_SM.v(105): created implicit net for \"cpudff5_q\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E0 CPU_SM.v(106) " "Verilog HDL Implicit Net warning at CPU_SM.v(106): created implicit net for \"E0\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 CPU_SM.v(107) " "Verilog HDL Implicit Net warning at CPU_SM.v(107): created implicit net for \"E1\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E2 CPU_SM.v(108) " "Verilog HDL Implicit Net warning at CPU_SM.v(108): created implicit net for \"E2\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E3 CPU_SM.v(109) " "Verilog HDL Implicit Net warning at CPU_SM.v(109): created implicit net for \"E3\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E4 CPU_SM.v(110) " "Verilog HDL Implicit Net warning at CPU_SM.v(110): created implicit net for \"E4\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E5 CPU_SM.v(111) " "Verilog HDL Implicit Net warning at CPU_SM.v(111): created implicit net for \"E5\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E6_d CPU_SM.v(112) " "Verilog HDL Implicit Net warning at CPU_SM.v(112): created implicit net for \"E6_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E7 CPU_SM.v(113) " "Verilog HDL Implicit Net warning at CPU_SM.v(113): created implicit net for \"E7\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E8 CPU_SM.v(114) " "Verilog HDL Implicit Net warning at CPU_SM.v(114): created implicit net for \"E8\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E9_d CPU_SM.v(115) " "Verilog HDL Implicit Net warning at CPU_SM.v(115): created implicit net for \"E9_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E10 CPU_SM.v(116) " "Verilog HDL Implicit Net warning at CPU_SM.v(116): created implicit net for \"E10\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E11 CPU_SM.v(117) " "Verilog HDL Implicit Net warning at CPU_SM.v(117): created implicit net for \"E11\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E12 CPU_SM.v(118) " "Verilog HDL Implicit Net warning at CPU_SM.v(118): created implicit net for \"E12\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E13 CPU_SM.v(119) " "Verilog HDL Implicit Net warning at CPU_SM.v(119): created implicit net for \"E13\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E14 CPU_SM.v(120) " "Verilog HDL Implicit Net warning at CPU_SM.v(120): created implicit net for \"E14\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E15 CPU_SM.v(121) " "Verilog HDL Implicit Net warning at CPU_SM.v(121): created implicit net for \"E15\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E16 CPU_SM.v(122) " "Verilog HDL Implicit Net warning at CPU_SM.v(122): created implicit net for \"E16\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E17 CPU_SM.v(123) " "Verilog HDL Implicit Net warning at CPU_SM.v(123): created implicit net for \"E17\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E18 CPU_SM.v(124) " "Verilog HDL Implicit Net warning at CPU_SM.v(124): created implicit net for \"E18\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E19 CPU_SM.v(125) " "Verilog HDL Implicit Net warning at CPU_SM.v(125): created implicit net for \"E19\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E20_d CPU_SM.v(126) " "Verilog HDL Implicit Net warning at CPU_SM.v(126): created implicit net for \"E20_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E21 CPU_SM.v(127) " "Verilog HDL Implicit Net warning at CPU_SM.v(127): created implicit net for \"E21\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E22 CPU_SM.v(128) " "Verilog HDL Implicit Net warning at CPU_SM.v(128): created implicit net for \"E22\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E23_sd CPU_SM.v(129) " "Verilog HDL Implicit Net warning at CPU_SM.v(129): created implicit net for \"E23_sd\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E24_sd CPU_SM.v(130) " "Verilog HDL Implicit Net warning at CPU_SM.v(130): created implicit net for \"E24_sd\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E25_d CPU_SM.v(131) " "Verilog HDL Implicit Net warning at CPU_SM.v(131): created implicit net for \"E25_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E26 CPU_SM.v(132) " "Verilog HDL Implicit Net warning at CPU_SM.v(132): created implicit net for \"E26\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E27 CPU_SM.v(133) " "Verilog HDL Implicit Net warning at CPU_SM.v(133): created implicit net for \"E27\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E28_d CPU_SM.v(134) " "Verilog HDL Implicit Net warning at CPU_SM.v(134): created implicit net for \"E28_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E29_sd CPU_SM.v(135) " "Verilog HDL Implicit Net warning at CPU_SM.v(135): created implicit net for \"E29_sd\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E30_d CPU_SM.v(136) " "Verilog HDL Implicit Net warning at CPU_SM.v(136): created implicit net for \"E30_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E31 CPU_SM.v(137) " "Verilog HDL Implicit Net warning at CPU_SM.v(137): created implicit net for \"E31\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E32 CPU_SM.v(138) " "Verilog HDL Implicit Net warning at CPU_SM.v(138): created implicit net for \"E32\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E33_sd_E38_s CPU_SM.v(139) " "Verilog HDL Implicit Net warning at CPU_SM.v(139): created implicit net for \"E33_sd_E38_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E34 CPU_SM.v(140) " "Verilog HDL Implicit Net warning at CPU_SM.v(140): created implicit net for \"E34\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E35 CPU_SM.v(141) " "Verilog HDL Implicit Net warning at CPU_SM.v(141): created implicit net for \"E35\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E36_s_E47_s CPU_SM.v(142) " "Verilog HDL Implicit Net warning at CPU_SM.v(142): created implicit net for \"E36_s_E47_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E37_s_E44_s CPU_SM.v(143) " "Verilog HDL Implicit Net warning at CPU_SM.v(143): created implicit net for \"E37_s_E44_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922313 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E39_s CPU_SM.v(144) " "Verilog HDL Implicit Net warning at CPU_SM.v(144): created implicit net for \"E39_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E40_s_E41_s CPU_SM.v(145) " "Verilog HDL Implicit Net warning at CPU_SM.v(145): created implicit net for \"E40_s_E41_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E42_s CPU_SM.v(146) " "Verilog HDL Implicit Net warning at CPU_SM.v(146): created implicit net for \"E42_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E43_s_E49_sd CPU_SM.v(147) " "Verilog HDL Implicit Net warning at CPU_SM.v(147): created implicit net for \"E43_s_E49_sd\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E45 CPU_SM.v(148) " "Verilog HDL Implicit Net warning at CPU_SM.v(148): created implicit net for \"E45\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E46_s_E59_s CPU_SM.v(149) " "Verilog HDL Implicit Net warning at CPU_SM.v(149): created implicit net for \"E46_s_E59_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E48 CPU_SM.v(150) " "Verilog HDL Implicit Net warning at CPU_SM.v(150): created implicit net for \"E48\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E50_d_E52_d CPU_SM.v(151) " "Verilog HDL Implicit Net warning at CPU_SM.v(151): created implicit net for \"E50_d_E52_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E51_s_E54_sd CPU_SM.v(152) " "Verilog HDL Implicit Net warning at CPU_SM.v(152): created implicit net for \"E51_s_E54_sd\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E53 CPU_SM.v(153) " "Verilog HDL Implicit Net warning at CPU_SM.v(153): created implicit net for \"E53\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E55 CPU_SM.v(154) " "Verilog HDL Implicit Net warning at CPU_SM.v(154): created implicit net for \"E55\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E56 CPU_SM.v(155) " "Verilog HDL Implicit Net warning at CPU_SM.v(155): created implicit net for \"E56\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E57_s CPU_SM.v(156) " "Verilog HDL Implicit Net warning at CPU_SM.v(156): created implicit net for \"E57_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E58 CPU_SM.v(157) " "Verilog HDL Implicit Net warning at CPU_SM.v(157): created implicit net for \"E58\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E60 CPU_SM.v(158) " "Verilog HDL Implicit Net warning at CPU_SM.v(158): created implicit net for \"E60\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E61 CPU_SM.v(159) " "Verilog HDL Implicit Net warning at CPU_SM.v(159): created implicit net for \"E61\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E62 CPU_SM.v(160) " "Verilog HDL Implicit Net warning at CPU_SM.v(160): created implicit net for \"E62\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff1_d CPU_SM.v(190) " "Verilog HDL Implicit Net warning at CPU_SM.v(190): created implicit net for \"cpudff1_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff2_d CPU_SM.v(218) " "Verilog HDL Implicit Net warning at CPU_SM.v(218): created implicit net for \"cpudff2_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff3_d CPU_SM.v(246) " "Verilog HDL Implicit Net warning at CPU_SM.v(246): created implicit net for \"cpudff3_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 246 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff4_d CPU_SM.v(283) " "Verilog HDL Implicit Net warning at CPU_SM.v(283): created implicit net for \"cpudff4_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 283 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpudff5_d CPU_SM.v(317) " "Verilog HDL Implicit Net warning at CPU_SM.v(317): created implicit net for \"cpudff5_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 317 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E37_s CPU_SM.v(366) " "Verilog HDL Implicit Net warning at CPU_SM.v(366): created implicit net for \"E37_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 366 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E44_s CPU_SM.v(367) " "Verilog HDL Implicit Net warning at CPU_SM.v(367): created implicit net for \"E44_s\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 367 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nINCNI_d CPU_SM.v(384) " "Verilog HDL Implicit Net warning at CPU_SM.v(384): created implicit net for \"nINCNI_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 384 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nBREQ_d CPU_SM.v(385) " "Verilog HDL Implicit Net warning at CPU_SM.v(385): created implicit net for \"nBREQ_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 385 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922314 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SIZE1_d CPU_SM.v(386) " "Verilog HDL Implicit Net warning at CPU_SM.v(386): created implicit net for \"SIZE1_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 386 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PAS_d CPU_SM.v(387) " "Verilog HDL Implicit Net warning at CPU_SM.v(387): created implicit net for \"PAS_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 387 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PDS_d CPU_SM.v(388) " "Verilog HDL Implicit Net warning at CPU_SM.v(388): created implicit net for \"PDS_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 388 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2CPUL_d CPU_SM.v(389) " "Verilog HDL Implicit Net warning at CPU_SM.v(389): created implicit net for \"F2CPUL_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 389 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2CPUH_d CPU_SM.v(390) " "Verilog HDL Implicit Net warning at CPU_SM.v(390): created implicit net for \"F2CPUH_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 390 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRIDGEOUT_d CPU_SM.v(391) " "Verilog HDL Implicit Net warning at CPU_SM.v(391): created implicit net for \"BRIDGEOUT_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PLLW_d CPU_SM.v(392) " "Verilog HDL Implicit Net warning at CPU_SM.v(392): created implicit net for \"PLLW_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 392 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PLHW_d CPU_SM.v(393) " "Verilog HDL Implicit Net warning at CPU_SM.v(393): created implicit net for \"PLHW_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 393 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCFIFO_d CPU_SM.v(394) " "Verilog HDL Implicit Net warning at CPU_SM.v(394): created implicit net for \"INCFIFO_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 394 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECFIFO_d CPU_SM.v(395) " "Verilog HDL Implicit Net warning at CPU_SM.v(395): created implicit net for \"DECFIFO_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 395 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCNO_d CPU_SM.v(396) " "Verilog HDL Implicit Net warning at CPU_SM.v(396): created implicit net for \"INCNO_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 396 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSTOPFLUSH_d CPU_SM.v(397) " "Verilog HDL Implicit Net warning at CPU_SM.v(397): created implicit net for \"nSTOPFLUSH_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 397 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIEH_d CPU_SM.v(398) " "Verilog HDL Implicit Net warning at CPU_SM.v(398): created implicit net for \"DIEH_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 398 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIEL_d CPU_SM.v(399) " "Verilog HDL Implicit Net warning at CPU_SM.v(399): created implicit net for \"DIEL_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 399 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nBRIDGEIN_d CPU_SM.v(400) " "Verilog HDL Implicit Net warning at CPU_SM.v(400): created implicit net for \"nBRIDGEIN_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BGACK_d CPU_SM.v(401) " "Verilog HDL Implicit Net warning at CPU_SM.v(401): created implicit net for \"BGACK_d\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 401 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790922317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RESDMAC " "Elaborating entity \"RESDMAC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 0 -1 1671790922421 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "_CSX0 RESDMAC.v(71) " "Output port \"_CSX0\" at RESDMAC.v(71) has no driver" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1671790922429 "|RESDMAC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "_CSX1 RESDMAC.v(72) " "Output port \"_CSX1\" at RESDMAC.v(72) has no driver" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1671790922434 "|RESDMAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:u_registers " "Elaborating entity \"registers\" for hierarchy \"registers:u_registers\"" {  } { { "../RTL/RESDMAC.v" "u_registers" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder registers:u_registers\|addr_decoder:u_addr_decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"registers:u_registers\|addr_decoder:u_addr_decoder\"" {  } { { "../RTL/Registers/registers.v" "u_addr_decoder" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_istr registers:u_registers\|registers_istr:u_registers_istr " "Elaborating entity \"registers_istr\" for hierarchy \"registers:u_registers\|registers_istr:u_registers_istr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_istr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_cntr registers:u_registers\|registers_cntr:u_registers_cntr " "Elaborating entity \"registers_cntr\" for hierarchy \"registers:u_registers\|registers_cntr:u_registers_cntr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_cntr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_term registers:u_registers\|registers_term:u_registers_term " "Elaborating entity \"registers_term\" for hierarchy \"registers:u_registers\|registers_term:u_registers_term\"" {  } { { "../RTL/Registers/registers.v" "u_registers_term" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 registers_term.v(44) " "Verilog HDL assignment warning at registers_term.v(44): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922446 "|RESDMAC|registers:u_registers|registers_term:u_registers_term"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM CPU_SM:u_CPU_SM " "Elaborating entity \"CPU_SM\" for hierarchy \"CPU_SM:u_CPU_SM\"" {  } { { "../RTL/RESDMAC.v" "u_CPU_SM" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_inputs CPU_SM:u_CPU_SM\|CPU_SM_inputs:u_CPU_SM_inputs " "Elaborating entity \"CPU_SM_inputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_inputs:u_CPU_SM_inputs\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_inputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff1 CPU_SM:u_CPU_SM\|cpudff1:u_cpudff1 " "Elaborating entity \"cpudff1\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff1:u_cpudff1\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff1" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff2 CPU_SM:u_CPU_SM\|cpudff2:u_cpudff2 " "Elaborating entity \"cpudff2\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff2:u_cpudff2\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff2" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff3 CPU_SM:u_CPU_SM\|cpudff3:u_cpudff3 " "Elaborating entity \"cpudff3\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff3:u_cpudff3\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff3" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff4 CPU_SM:u_CPU_SM\|cpudff4:u_cpudff4 " "Elaborating entity \"cpudff4\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff4:u_cpudff4\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff4" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff5 CPU_SM:u_CPU_SM\|cpudff5:u_cpudff5 " "Elaborating entity \"cpudff5\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff5:u_cpudff5\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff5" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_outputs CPU_SM:u_CPU_SM\|CPU_SM_outputs:u_CPU_SM_outputs " "Elaborating entity \"CPU_SM_outputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_outputs:u_CPU_SM_outputs\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_outputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCSI_SM SCSI_SM:u_SCSI_SM " "Elaborating entity \"SCSI_SM\" for hierarchy \"SCSI_SM:u_SCSI_SM\"" {  } { { "../RTL/RESDMAC.v" "u_SCSI_SM" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsi_sm_inputs SCSI_SM:u_SCSI_SM\|scsi_sm_inputs:u_scsi_sm_inputs " "Elaborating entity \"scsi_sm_inputs\" for hierarchy \"SCSI_SM:u_SCSI_SM\|scsi_sm_inputs:u_scsi_sm_inputs\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "u_scsi_sm_inputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsi_sm_outputs SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs " "Elaborating entity \"scsi_sm_outputs\" for hierarchy \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "u_scsi_sm_outputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:int_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:int_fifo\"" {  } { { "../RTL/RESDMAC.v" "int_fifo" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_write_strobes fifo:int_fifo\|fifo_write_strobes:u_write_strobes " "Elaborating entity \"fifo_write_strobes\" for hierarchy \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\"" {  } { { "../RTL/FIFO/fifo.v" "u_write_strobes" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo__full_empty_ctr fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr " "Elaborating entity \"fifo__full_empty_ctr\" for hierarchy \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\"" {  } { { "../RTL/FIFO/fifo.v" "u_full_empty_ctr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922477 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo_full_empty_ctr.v(44) " "Verilog HDL assignment warning at fifo_full_empty_ctr.v(44): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922479 "|RESDMAC|fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo_full_empty_ctr.v(54) " "Verilog HDL assignment warning at fifo_full_empty_ctr.v(54): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922479 "|RESDMAC|fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_3bit_cntr fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr " "Elaborating entity \"fifo_3bit_cntr\" for hierarchy \"fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr\"" {  } { { "../RTL/FIFO/fifo.v" "u_next_in_cntr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo_3bit_cntr.v(30) " "Verilog HDL assignment warning at fifo_3bit_cntr.v(30): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922483 "|RESDMAC|fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_byte_ptr fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr " "Elaborating entity \"fifo_byte_ptr\" for hierarchy \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\"" {  } { { "../RTL/FIFO/fifo.v" "u_byte_ptr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:u_datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:u_datapath\"" {  } { { "../RTL/RESDMAC.v" "u_datapath" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_input datapath:u_datapath\|datapath_input:u_datapath_input " "Elaborating entity \"datapath_input\" for hierarchy \"datapath:u_datapath\|datapath_input:u_datapath_input\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_input" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_output datapath:u_datapath\|datapath_output:u_datapath_output " "Elaborating entity \"datapath_output\" for hierarchy \"datapath:u_datapath\|datapath_output:u_datapath_output\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_output" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_scsi datapath:u_datapath\|datapath_scsi:u_datapath_scsi " "Elaborating entity \"datapath_scsi\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_scsi" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(71) " "Verilog HDL assignment warning at datapath_scsi.v(71): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922494 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(74) " "Verilog HDL assignment warning at datapath_scsi.v(74): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(75) " "Verilog HDL assignment warning at datapath_scsi.v(75): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(76) " "Verilog HDL assignment warning at datapath_scsi.v(76): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(77) " "Verilog HDL assignment warning at datapath_scsi.v(77): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(79) " "Verilog HDL assignment warning at datapath_scsi.v(79): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datapath_scsi.v(80) " "Verilog HDL assignment warning at datapath_scsi.v(80): truncated value with size 8 to match size of target (1)" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Quartus II" 0 -1 1671790922495 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_24dec datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec " "Elaborating entity \"datapath_24dec\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec\"" {  } { { "../RTL/datapath/datapath_scsi.v" "u_datapath_24dec" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1671790922495 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[31\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[31\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[30\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[30\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[29\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[29\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[28\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[28\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[27\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[27\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[26\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[26\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[25\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[25\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[24\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[24\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[23\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[23\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[22\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[22\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[21\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[21\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[20\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[20\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[19\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[19\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[18\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[18\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[17\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[17\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[15\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[15\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[14\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[14\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[13\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[13\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[12\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[12\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[11\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[11\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[10\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[10\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[9\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[9\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[8\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[8\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[7\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[7\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[6\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[6\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[5\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[5\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[4\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[4\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[0\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[0\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[1\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[1\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[2\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[2\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[3\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[3\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[4\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[4\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[5\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[5\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[6\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[6\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[7\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[7\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[8\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[8\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[9\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[9\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[10\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[10\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[11\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[11\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[12\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[12\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[13\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[13\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[14\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[14\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[15\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[15\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[16\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[16\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[17\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[17\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[18\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[18\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[19\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[19\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[20\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[20\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[21\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[21\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[22\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[22\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[23\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[23\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[24\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[24\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[25\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[25\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[26\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[26\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[27\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[27\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[28\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[28\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[29\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[29\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[30\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[30\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[31\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[31\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[0\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[0\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[1\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[1\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[2\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[2\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[3\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[3\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[4\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[4\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[5\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[5\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[6\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[6\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[7\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[7\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[8\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[8\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[9\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[9\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[10\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[10\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[11\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[11\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[12\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[12\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[13\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[13\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[14\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[14\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[15\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[15\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[16\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[16\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[17\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[17\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[18\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[18\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[19\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[19\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[20\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[20\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[21\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[21\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[22\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[22\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[23\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[23\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[24\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[24\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[25\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[25\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[26\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[26\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[27\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[27\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[28\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[28\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[29\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[29\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[30\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[30\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registers:u_registers\|WTC\[31\] " "Converted tri-state buffer \"registers:u_registers\|WTC\[31\]\" feeding internal logic into a wire" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 70 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1671790922782 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 1 0 "Quartus II" 0 -1 1671790922782 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK~synth " "Found clock multiplexer SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK~synth" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1671790922858 "|RESDMAC|SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK"}  } {  } 0 19016 "Clock multiplexers are found and protected" 1 0 "Quartus II" 0 -1 1671790922858 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 1 0 "Quartus II" 0 -1 1671790923339 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_TX datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA\[0\] " "Removed fan-out from the always-disabled I/O buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_TX\" to the node \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA\[0\]\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 60 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671790923348 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 1 0 "Quartus II" 0 -1 1671790923348 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_RX\" to the node \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 59 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923348 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 1 0 "Quartus II" 0 -1 1671790923348 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[0\] fifo:int_fifo\|BUFFER\[0\]\[0\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[0\]\" to the node \"fifo:int_fifo\|BUFFER\[0\]\[0\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[1\] fifo:int_fifo\|BUFFER\[0\]\[1\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[1\]\" to the node \"fifo:int_fifo\|BUFFER\[0\]\[1\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[2\] fifo:int_fifo\|BUFFER\[0\]\[2\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[2\]\" to the node \"fifo:int_fifo\|BUFFER\[0\]\[2\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[3\] fifo:int_fifo\|BUFFER\[0\]\[3\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[3\]\" to the node \"fifo:int_fifo\|BUFFER\[0\]\[3\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923351 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[16\] fifo:int_fifo\|BUFFER\[0\]\[16\] " "Converted the fan-out from the tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|ID\[16\]\" to the node \"fifo:int_fifo\|BUFFER\[0\]\[16\]\" into an OR gate" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671790923351 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 1 0 "Quartus II" 0 -1 1671790923351 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 286 -1 0 } } { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 28 -1 0 } } { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 103 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 1 0 "Quartus II" 0 -1 1671790923355 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 1 0 "Quartus II" 0 -1 1671790923355 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "_CSX0 GND " "Pin \"_CSX0\" is stuck at GND" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671790923671 "|RESDMAC|_CSX0"} { "Warning" "WMLS_MLS_STUCK_PIN" "_CSX1 GND " "Pin \"_CSX1\" is stuck at GND" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671790923671 "|RESDMAC|_CSX1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1671790923671 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg " "Generated suppressed messages file /home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Quartus II" 0 -1 1671790924290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671790924470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Quartus II" 0 -1 1671790924470 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_BERR " "No output dependent on input pin \"_BERR\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790924615 "|RESDMAC|_BERR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A12 " "No output dependent on input pin \"A12\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790924615 "|RESDMAC|A12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_IORDY " "No output dependent on input pin \"_IORDY\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790924615 "|RESDMAC|_IORDY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INTB " "No output dependent on input pin \"INTB\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671790924615 "|RESDMAC|INTB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1671790924615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "990 " "Implemented 990 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671790924616 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671790924616 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "55 " "Implemented 55 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1671790924616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "907 " "Implemented 907 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671790924616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Quartus II" 0 -1 1671790924616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 258 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 258 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671790924644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 10:22:04 2022 " "Processing ended: Fri Dec 23 10:22:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671790924644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671790924644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671790924644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1671790924644 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Fitter" 0 -1 1671790925904 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RESDMAC EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"RESDMAC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 1 0 "Fitter" 0 -1 1671790925908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1671790925937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1671790925938 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 1 0 "Fitter" 0 -1 1671790926129 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1671790926137 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671790926350 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671790926350 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671790926350 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 1 0 "Fitter" 0 -1 1671790926350 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~ASDO~" } } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671790926355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~nCSO~" } } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671790926355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "~LVDS41p/nCEO~" } } } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671790926355 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 1 0 "Fitter" 0 -1 1671790926355 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RESDMAC.sdc " "Synopsys Design Constraints File file not found: 'RESDMAC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Fitter" 0 -1 1671790926550 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 1 0 "Fitter" 0 -1 1671790926550 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1671790926557 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 1 0 "Fitter" 0 -1 1671790926557 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 15 clocks " "Found 15 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      ADDR\[2\] " "   1.000      ADDR\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU_SM:u_CPU_SM\|DECFIFO " "   1.000 CPU_SM:u_CPU_SM\|DECFIFO" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU_SM:u_CPU_SM\|INCNI " "   1.000 CPU_SM:u_CPU_SM\|INCNI" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU_SM:u_CPU_SM\|INCNO " "   1.000 CPU_SM:u_CPU_SM\|INCNO" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU_SM:u_CPU_SM\|PAS " "   1.000 CPU_SM:u_CPU_SM\|PAS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CPU_SM:u_CPU_SM\|PDS " "   1.000 CPU_SM:u_CPU_SM\|PDS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          LHW " "   1.000          LHW" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          LLW " "   1.000          LLW" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "   1.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         SCLK " "   1.000         SCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCSI_SM:u_SCSI_SM\|INCBO_o " "   1.000 SCSI_SM:u_SCSI_SM\|INCBO_o" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCSI_SM:u_SCSI_SM\|nLS2CPU " "   1.000 SCSI_SM:u_SCSI_SM\|nLS2CPU" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d " "   1.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d " "   1.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SCSI_SM:u_SCSI_SM\|STATE\[0\] " "   1.000 SCSI_SM:u_SCSI_SM\|STATE\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1671790926558 ""}  } {  } 0 332111 "%1!s!" 1 0 "Fitter" 0 -1 1671790926558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node SCLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_SM:u_CPU_SM\|BGACK " "Destination node CPU_SM:u_CPU_SM\|BGACK" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 34 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|BGACK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|DACK_o " "Destination node SCSI_SM:u_SCSI_SM\|DACK_o" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 43 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|DACK_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 622 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|RE_o " "Destination node SCSI_SM:u_SCSI_SM\|RE_o" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 40 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|RE_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 625 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[4\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[4\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[3\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[3\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[1\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[1\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCSI_SM:u_SCSI_SM\|STATE\[2\] " "Destination node SCSI_SM:u_SCSI_SM\|STATE\[2\]" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCSI_SM:u_SCSI_SM|STATE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_SM:u_CPU_SM\|INCFIFO " "Destination node CPU_SM:u_CPU_SM\|INCFIFO" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 60 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|INCFIFO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 702 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AS_O_ " "Destination node AS_O_" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 85 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AS_O_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\] " "Destination node registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\]" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 43 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 718 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1671790926587 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671790926587 ""}  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SCLK } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1671790926587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1671790926588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1671790926588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1671790926588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS  " "Automatically promoted node fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1671790926588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_SM:u_CPU_SM\|PAS  " "Automatically promoted node CPU_SM:u_CPU_SM\|PAS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AS_O_ " "Destination node AS_O_" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 85 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AS_O_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 32 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|PAS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 709 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1671790926588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_SM:u_CPU_SM\|PDS  " "Automatically promoted node CPU_SM:u_CPU_SM\|PDS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DS_O_ " "Destination node DS_O_" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 86 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DS_O_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 755 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 33 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CPU_SM:u_CPU_SM|PDS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 708 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1671790926588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk  " "Automatically promoted node fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671790926588 ""}  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 29 -1 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1671790926588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 1 0 "Fitter" 0 -1 1671790926739 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671790926744 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671790926744 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671790926745 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671790926748 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1671790926750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1671790926750 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1671790926751 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1671790926775 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1671790926776 ""}  } {  } 0 176235 "Finished register packing" 1 0 "Fitter" 0 -1 1671790926776 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1671790926793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 1 0 "Fitter" 0 -1 1671790927179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1671790927523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 1 0 "Fitter" 0 -1 1671790927533 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 1 0 "Fitter" 0 -1 1671790928592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1671790928592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 1 0 "Fitter" 0 -1 1671790928760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1671790930551 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 1 0 "Fitter" 0 -1 1671790930551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1671790932059 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.27 " "Total time spent on timing analysis during the Fitter is 1.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 1 0 "Fitter" 0 -1 1671790932075 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 1 0 "Fitter" 0 -1 1671790932078 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "67 " "Found 67 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_INT 0 " "Pin \"_INT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_BR 0 " "Pin \"_BR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIZ1 0 " "Pin \"SIZ1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_W 0 " "Pin \"R_W\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_AS 0 " "Pin \"_AS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DS 0 " "Pin \"_DS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DSACK\[0\] 0 " "Pin \"_DSACK\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DSACK\[1\] 0 " "Pin \"_DSACK\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[0\] 0 " "Pin \"DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[1\] 0 " "Pin \"DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[2\] 0 " "Pin \"DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[3\] 0 " "Pin \"DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[4\] 0 " "Pin \"DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[5\] 0 " "Pin \"DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[6\] 0 " "Pin \"DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[7\] 0 " "Pin \"DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[8\] 0 " "Pin \"DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[9\] 0 " "Pin \"DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[10\] 0 " "Pin \"DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[11\] 0 " "Pin \"DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[12\] 0 " "Pin \"DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[13\] 0 " "Pin \"DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[14\] 0 " "Pin \"DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[15\] 0 " "Pin \"DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[16\] 0 " "Pin \"DATA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[17\] 0 " "Pin \"DATA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[18\] 0 " "Pin \"DATA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[19\] 0 " "Pin \"DATA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[20\] 0 " "Pin \"DATA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[21\] 0 " "Pin \"DATA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[22\] 0 " "Pin \"DATA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[23\] 0 " "Pin \"DATA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[24\] 0 " "Pin \"DATA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[25\] 0 " "Pin \"DATA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[26\] 0 " "Pin \"DATA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[27\] 0 " "Pin \"DATA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[28\] 0 " "Pin \"DATA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[29\] 0 " "Pin \"DATA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[30\] 0 " "Pin \"DATA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[31\] 0 " "Pin \"DATA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_BGACK 0 " "Pin \"_BGACK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[0\] 0 " "Pin \"PD_PORT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[1\] 0 " "Pin \"PD_PORT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[2\] 0 " "Pin \"PD_PORT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[3\] 0 " "Pin \"PD_PORT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[4\] 0 " "Pin \"PD_PORT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[5\] 0 " "Pin \"PD_PORT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[6\] 0 " "Pin \"PD_PORT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[7\] 0 " "Pin \"PD_PORT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[8\] 0 " "Pin \"PD_PORT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[9\] 0 " "Pin \"PD_PORT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[10\] 0 " "Pin \"PD_PORT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[11\] 0 " "Pin \"PD_PORT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[12\] 0 " "Pin \"PD_PORT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[13\] 0 " "Pin \"PD_PORT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[14\] 0 " "Pin \"PD_PORT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PD_PORT\[15\] 0 " "Pin \"PD_PORT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DMAEN 0 " "Pin \"_DMAEN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_DACK 0 " "Pin \"_DACK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IOR 0 " "Pin \"_IOR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_IOW 0 " "Pin \"_IOW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_CSS 0 " "Pin \"_CSS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_CSX0 0 " "Pin \"_CSX0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_CSX1 0 " "Pin \"_CSX1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_RD 0 " "Pin \"_LED_RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_WR 0 " "Pin \"_LED_WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_LED_DMA 0 " "Pin \"_LED_DMA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671790932092 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 1 0 "Fitter" 0 -1 1671790932092 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 1 0 "Fitter" 0 -1 1671790932476 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 1 0 "Fitter" 0 -1 1671790932512 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 1 0 "Fitter" 0 -1 1671790932870 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1671790933016 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[8\] a permanently disabled " "Pin PD_PORT\[8\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[8] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[8\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671790933074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[9\] a permanently disabled " "Pin PD_PORT\[9\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[9] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[9\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671790933074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[10\] a permanently disabled " "Pin PD_PORT\[10\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[10] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[10\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671790933074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[11\] a permanently disabled " "Pin PD_PORT\[11\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[11] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[11\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671790933074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[12\] a permanently disabled " "Pin PD_PORT\[12\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[12] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[12\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671790933074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[13\] a permanently disabled " "Pin PD_PORT\[13\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[13] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[13\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671790933074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[14\] a permanently disabled " "Pin PD_PORT\[14\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[14] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[14\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671790933074 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PD_PORT\[15\] a permanently disabled " "Pin PD_PORT\[15\] has a permanently disabled output enable" {  } { { "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mike/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PD_PORT[15] } } } { "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mike/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PD_PORT\[15\]" } } } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 75 0 0 } } { "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/mike/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PD_PORT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1671790933074 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 1 0 "Fitter" 0 -1 1671790933074 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 1 0 "Fitter" 0 -1 1671790933075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg " "Generated suppressed messages file /home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Fitter" 0 -1 1671790933231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671790933423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 10:22:13 2022 " "Processing ended: Fri Dec 23 10:22:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671790933423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671790933423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671790933423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Fitter" 0 -1 1671790933423 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1671790934867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671790934867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 10:22:14 2022 " "Processing started: Fri Dec 23 10:22:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671790934867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Assembler" 0 -1 1671790934867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 1 0 "Assembler" 0 -1 1671790934868 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 1 0 "Assembler" 0 -1 1671790935301 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 1 0 "Assembler" 0 -1 1671790935309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671790935495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 10:22:15 2022 " "Processing ended: Fri Dec 23 10:22:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671790935495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671790935495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671790935495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Assembler" 0 -1 1671790935495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1671790936540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 10:22:16 2022 " "Processing started: Fri Dec 23 10:22:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671790936540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1671790936540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RESDMAC -c RESDMAC " "Command: quartus_sta RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1671790936540 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 1 0 "Quartus II" 0 0 1671790936558 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1671790936692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Quartus II" 0 -1 1671790936713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Quartus II" 0 -1 1671790936713 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RESDMAC.sdc " "Synopsys Design Constraints File file not found: 'RESDMAC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Quartus II" 0 -1 1671790936846 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 1 0 "Quartus II" 0 -1 1671790936852 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|DECFIFO CPU_SM:u_CPU_SM\|DECFIFO " "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|DECFIFO CPU_SM:u_CPU_SM\|DECFIFO" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCLK SCLK " "create_clock -period 1.000 -name SCLK SCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "create_clock -period 1.000 -name registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|RDFIFO_d SCSI_SM:u_SCSI_SM\|RDFIFO_d " "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|RDFIFO_d SCSI_SM:u_SCSI_SM\|RDFIFO_d" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|RIFIFO_d SCSI_SM:u_SCSI_SM\|RIFIFO_d " "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|RIFIFO_d SCSI_SM:u_SCSI_SM\|RIFIFO_d" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|STATE\[0\] SCSI_SM:u_SCSI_SM\|STATE\[0\] " "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|STATE\[0\] SCSI_SM:u_SCSI_SM\|STATE\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADDR\[2\] ADDR\[2\] " "create_clock -period 1.000 -name ADDR\[2\] ADDR\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|PAS CPU_SM:u_CPU_SM\|PAS " "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|PAS CPU_SM:u_CPU_SM\|PAS" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|INCNO CPU_SM:u_CPU_SM\|INCNO " "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|INCNO CPU_SM:u_CPU_SM\|INCNO" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LLW LLW " "create_clock -period 1.000 -name LLW LLW" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|INCNI CPU_SM:u_CPU_SM\|INCNI " "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|INCNI CPU_SM:u_CPU_SM\|INCNI" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|INCBO_o SCSI_SM:u_SCSI_SM\|INCBO_o " "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|INCBO_o SCSI_SM:u_SCSI_SM\|INCBO_o" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LHW LHW " "create_clock -period 1.000 -name LHW LHW" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|PDS CPU_SM:u_CPU_SM\|PDS " "create_clock -period 1.000 -name CPU_SM:u_CPU_SM\|PDS CPU_SM:u_CPU_SM\|PDS" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|nLS2CPU SCSI_SM:u_SCSI_SM\|nLS2CPU " "create_clock -period 1.000 -name SCSI_SM:u_SCSI_SM\|nLS2CPU SCSI_SM:u_SCSI_SM\|nLS2CPU" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936854 ""}  } {  } 0 332105 "%1!s!" 1 0 "Quartus II" 0 -1 1671790936854 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 1 0 "Quartus II" 0 0 1671790936863 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 1 0 "Quartus II" 0 0 1671790936869 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 1 0 "Quartus II" 0 -1 1671790936884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.313 " "Worst-case setup slack is -10.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.313      -287.262 SCLK  " "  -10.313      -287.262 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.809        -4.809 SCSI_SM:u_SCSI_SM\|INCBO_o  " "   -4.809        -4.809 SCSI_SM:u_SCSI_SM\|INCBO_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.103      -368.983 LLW  " "   -4.103      -368.983 LLW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.806      -112.334 CPU_SM:u_CPU_SM\|PAS  " "   -3.806      -112.334 CPU_SM:u_CPU_SM\|PAS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.259        -2.259 SCSI_SM:u_SCSI_SM\|nLS2CPU  " "   -2.259        -2.259 SCSI_SM:u_SCSI_SM\|nLS2CPU " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.182      -137.505 LHW  " "   -2.182      -137.505 LHW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.840        -7.637 CPU_SM:u_CPU_SM\|DECFIFO  " "   -1.840        -7.637 CPU_SM:u_CPU_SM\|DECFIFO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.516        -0.555 CPU_SM:u_CPU_SM\|INCNO  " "   -0.516        -0.555 CPU_SM:u_CPU_SM\|INCNO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.486        -0.748 CPU_SM:u_CPU_SM\|INCNI  " "   -0.486        -0.748 CPU_SM:u_CPU_SM\|INCNI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077        -0.120 ADDR\[2\]  " "   -0.077        -0.120 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790936885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.545 " "Worst-case hold slack is -4.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.545        -4.545 ADDR\[2\]  " "   -4.545        -4.545 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.790        -9.210 CPU_SM:u_CPU_SM\|DECFIFO  " "   -2.790        -9.210 CPU_SM:u_CPU_SM\|DECFIFO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.595       -27.157 SCLK  " "   -2.595       -27.157 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268         0.000 LHW  " "    0.268         0.000 LHW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 CPU_SM:u_CPU_SM\|INCNI  " "    0.499         0.000 CPU_SM:u_CPU_SM\|INCNI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 CPU_SM:u_CPU_SM\|INCNO  " "    0.499         0.000 CPU_SM:u_CPU_SM\|INCNO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 SCSI_SM:u_SCSI_SM\|INCBO_o  " "    0.499         0.000 SCSI_SM:u_SCSI_SM\|INCBO_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928         0.000 CPU_SM:u_CPU_SM\|PAS  " "    0.928         0.000 CPU_SM:u_CPU_SM\|PAS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136         0.000 LLW  " "    1.136         0.000 LLW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768         0.000 SCSI_SM:u_SCSI_SM\|nLS2CPU  " "    2.768         0.000 SCSI_SM:u_SCSI_SM\|nLS2CPU " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790936889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.081 " "Worst-case recovery slack is -3.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.081        -3.081 SCSI_SM:u_SCSI_SM\|RIFIFO_d  " "   -3.081        -3.081 SCSI_SM:u_SCSI_SM\|RIFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.844        -1.844 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]  " "   -1.844        -1.844 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.842       -14.400 SCLK  " "   -1.842       -14.400 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047         0.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d  " "    0.047         0.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254         0.000 ADDR\[2\]  " "    0.254         0.000 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790936892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.870 " "Worst-case removal slack is -0.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870        -1.440 ADDR\[2\]  " "   -0.870        -1.440 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d  " "    0.187         0.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801         0.000 SCLK  " "    0.801         0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.078         0.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]  " "    2.078         0.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.815         0.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d  " "    3.815         0.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790936896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -89.497 SCLK  " "   -1.941       -89.497 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -18.101 ADDR\[2\]  " "   -1.777       -18.101 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -189.952 LHW  " "   -0.742      -189.952 LHW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -189.952 LLW  " "   -0.742      -189.952 LLW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -47.488 CPU_SM:u_CPU_SM\|PAS  " "   -0.742       -47.488 CPU_SM:u_CPU_SM\|PAS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -23.744 CPU_SM:u_CPU_SM\|PDS  " "   -0.742       -23.744 CPU_SM:u_CPU_SM\|PDS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -7.420 CPU_SM:u_CPU_SM\|DECFIFO  " "   -0.742        -7.420 CPU_SM:u_CPU_SM\|DECFIFO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -4.452 CPU_SM:u_CPU_SM\|INCNI  " "   -0.742        -4.452 CPU_SM:u_CPU_SM\|INCNI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -4.452 CPU_SM:u_CPU_SM\|INCNO  " "   -0.742        -4.452 CPU_SM:u_CPU_SM\|INCNO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -2.968 SCSI_SM:u_SCSI_SM\|INCBO_o  " "   -0.742        -2.968 SCSI_SM:u_SCSI_SM\|INCBO_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 SCSI_SM:u_SCSI_SM\|RDFIFO_d  " "   -0.742        -1.484 SCSI_SM:u_SCSI_SM\|RDFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 SCSI_SM:u_SCSI_SM\|RIFIFO_d  " "   -0.742        -1.484 SCSI_SM:u_SCSI_SM\|RIFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 SCSI_SM:u_SCSI_SM\|STATE\[0\]  " "   -0.742        -1.484 SCSI_SM:u_SCSI_SM\|STATE\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 SCSI_SM:u_SCSI_SM\|nLS2CPU  " "   -0.742        -1.484 SCSI_SM:u_SCSI_SM\|nLS2CPU " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]  " "   -0.742        -1.484 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790936897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790936897 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 1 0 "Quartus II" 0 -1 1671790937124 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 1 0 "Quartus II" 0 0 1671790937125 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 1 0 "Quartus II" 0 -1 1671790937147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.499 " "Worst-case setup slack is -2.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.499       -56.449 SCLK  " "   -2.499       -56.449 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.130        -1.130 SCSI_SM:u_SCSI_SM\|INCBO_o  " "   -1.130        -1.130 SCSI_SM:u_SCSI_SM\|INCBO_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.051       -69.176 LLW  " "   -1.051       -69.176 LLW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864        -0.864 SCSI_SM:u_SCSI_SM\|nLS2CPU  " "   -0.864        -0.864 SCSI_SM:u_SCSI_SM\|nLS2CPU " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.383        -2.257 LHW  " "   -0.383        -2.257 LHW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306        -6.309 CPU_SM:u_CPU_SM\|PAS  " "   -0.306        -6.309 CPU_SM:u_CPU_SM\|PAS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084         0.000 CPU_SM:u_CPU_SM\|DECFIFO  " "    0.084         0.000 CPU_SM:u_CPU_SM\|DECFIFO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466         0.000 ADDR\[2\]  " "    0.466         0.000 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494         0.000 CPU_SM:u_CPU_SM\|INCNI  " "    0.494         0.000 CPU_SM:u_CPU_SM\|INCNI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 CPU_SM:u_CPU_SM\|INCNO  " "    0.500         0.000 CPU_SM:u_CPU_SM\|INCNO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790937158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.580 " "Worst-case hold slack is -1.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.580        -1.580 ADDR\[2\]  " "   -1.580        -1.580 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.385        -5.530 CPU_SM:u_CPU_SM\|DECFIFO  " "   -1.385        -5.530 CPU_SM:u_CPU_SM\|DECFIFO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.355       -20.862 SCLK  " "   -1.355       -20.862 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012        -0.012 LHW  " "   -0.012        -0.012 LHW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097         0.000 CPU_SM:u_CPU_SM\|PAS  " "    0.097         0.000 CPU_SM:u_CPU_SM\|PAS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CPU_SM:u_CPU_SM\|INCNI  " "    0.215         0.000 CPU_SM:u_CPU_SM\|INCNI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CPU_SM:u_CPU_SM\|INCNO  " "    0.215         0.000 CPU_SM:u_CPU_SM\|INCNO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 SCSI_SM:u_SCSI_SM\|INCBO_o  " "    0.215         0.000 SCSI_SM:u_SCSI_SM\|INCBO_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263         0.000 LLW  " "    0.263         0.000 LLW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.656         0.000 SCSI_SM:u_SCSI_SM\|nLS2CPU  " "    1.656         0.000 SCSI_SM:u_SCSI_SM\|nLS2CPU " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790937174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.728 " "Worst-case recovery slack is -0.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728        -0.728 SCSI_SM:u_SCSI_SM\|RIFIFO_d  " "   -0.728        -0.728 SCSI_SM:u_SCSI_SM\|RIFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441        -0.441 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]  " "   -0.441        -0.441 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432        -3.608 SCLK  " "   -0.432        -3.608 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348         0.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d  " "    0.348         0.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410         0.000 ADDR\[2\]  " "    0.410         0.000 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790937178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.125 " "Worst-case removal slack is -0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.125        -0.280 ADDR\[2\]  " "   -0.125        -0.280 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032         0.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d  " "    0.032         0.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.821         0.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]  " "    0.821         0.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.920         0.000 SCLK  " "    0.920         0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.608         0.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d  " "    1.608         0.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790937191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -60.380 SCLK  " "   -1.380       -60.380 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -12.222 ADDR\[2\]  " "   -1.222       -12.222 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -128.000 LHW  " "   -0.500      -128.000 LHW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -128.000 LLW  " "   -0.500      -128.000 LLW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 CPU_SM:u_CPU_SM\|PAS  " "   -0.500       -32.000 CPU_SM:u_CPU_SM\|PAS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 CPU_SM:u_CPU_SM\|PDS  " "   -0.500       -16.000 CPU_SM:u_CPU_SM\|PDS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 CPU_SM:u_CPU_SM\|DECFIFO  " "   -0.500        -5.000 CPU_SM:u_CPU_SM\|DECFIFO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 CPU_SM:u_CPU_SM\|INCNI  " "   -0.500        -3.000 CPU_SM:u_CPU_SM\|INCNI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 CPU_SM:u_CPU_SM\|INCNO  " "   -0.500        -3.000 CPU_SM:u_CPU_SM\|INCNO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 SCSI_SM:u_SCSI_SM\|INCBO_o  " "   -0.500        -2.000 SCSI_SM:u_SCSI_SM\|INCBO_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d  " "   -0.500        -1.000 SCSI_SM:u_SCSI_SM\|RDFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d  " "   -0.500        -1.000 SCSI_SM:u_SCSI_SM\|RIFIFO_d " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 SCSI_SM:u_SCSI_SM\|STATE\[0\]  " "   -0.500        -1.000 SCSI_SM:u_SCSI_SM\|STATE\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 SCSI_SM:u_SCSI_SM\|nLS2CPU  " "   -0.500        -1.000 SCSI_SM:u_SCSI_SM\|nLS2CPU " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]  " "   -0.500        -1.000 registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671790937203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1671790937203 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 1 0 "Quartus II" 0 -1 1671790937633 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 1 0 "Quartus II" 0 -1 1671790937678 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 1 0 "Quartus II" 0 -1 1671790937679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671790937801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 10:22:17 2022 " "Processing ended: Fri Dec 23 10:22:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671790937801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671790937801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671790937801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1671790937801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1671790939302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671790939303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 10:22:19 2022 " "Processing started: Fri Dec 23 10:22:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671790939303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1671790939303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1671790939303 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "RESDMAC.vo\", \"RESDMAC_fast.vo RESDMAC_v.sdo RESDMAC_v_fast.sdo /home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/simulation/modelsim/ simulation " "Generated files \"RESDMAC.vo\", \"RESDMAC_fast.vo\", \"RESDMAC_v.sdo\" and \"RESDMAC_v_fast.sdo\" in directory \"/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 1 0 "Quartus II" 0 -1 1671790939837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "795 " "Peak virtual memory: 795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671790939879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 10:22:19 2022 " "Processing ended: Fri Dec 23 10:22:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671790939879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671790939879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671790939879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1671790939879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1671791018305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671791018306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 10:23:38 2022 " "Processing started: Fri Dec 23 10:23:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671791018306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Design Assistant" 0 -1 1671791018306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_drc --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 1 0 "Design Assistant" 0 -1 1671791018306 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RESDMAC.sdc " "Synopsys Design Constraints File file not found: 'RESDMAC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Design Assistant" 0 -1 1671791018601 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 1 0 "Design Assistant" 0 -1 1671791018602 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Altera standard scheme 15 " "(Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 15 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK " "Node  \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK\"" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " INCNO " "Node  \"INCNO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " INCNI " "Node  \"INCNI\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 743 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 741 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 742 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rtl~0 " "Node  \"rtl~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018761 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 1 0 "Design Assistant" 0 -1 1671791018761 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 6 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 6 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|CYCLE_END~0 " "Node  \"registers:u_registers\|registers_term:u_registers_term\|CYCLE_END~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1113 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RDRST_~0 " "Node  \"SCSI_SM:u_SCSI_SM\|RDRST_~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RIRST_~0 " "Node  \"SCSI_SM:u_SCSI_SM\|RIRST_~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 988 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CLR_DMAENA~0 " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CLR_DMAENA~0\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1102 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|CLR_FLUSHFIFO~0 " "Node  \"registers:u_registers\|CLR_FLUSHFIFO~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 959 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|CLR_INT_~0 " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|CLR_INT_~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1141 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 1 0 "Design Assistant" 0 -1 1671791018767 ""}
{ "Critical Warning" "WDRC_IMPROPER_EXTERNAL_RESET" "Rule R103: External reset signal should be correctly synchronized 1 " "(High) Rule R103: External reset signal should be correctly synchronized. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CRESET_ " "Node  \"SCSI_SM:u_SCSI_SM\|CRESET_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 606 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018767 ""}  } {  } 1 308025 "(High) %1!s!. Found %2!d! node(s) related to this rule." 1 0 "Design Assistant" 0 -1 1671791018767 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 3 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 3 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\] " "Node  \"registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\]\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 718 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[1\] " "Node  \"registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[1\]\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 719 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "Node  \"registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 720 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 1 0 "Design Assistant" 0 -1 1671791018768 ""}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 9 " "(High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 9 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[0\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[0\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[1\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[1\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[2\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|COUNT\[2\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 727 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1 " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|INT_P " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|INT_P\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 732 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|INT_F " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|INT_F\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 731 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018768 ""}  } {  } 1 308018 "(High) %1!s!. Found %2!d! node(s) related to this rule." 1 0 "Design Assistant" 0 -1 1671791018768 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 291 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 291 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RDFIFO_o " "Node  \"SCSI_SM:u_SCSI_SM\|RDFIFO_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 616 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RIFIFO_o " "Node  \"SCSI_SM:u_SCSI_SM\|RIFIFO_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 618 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[1\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[1\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 724 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[2\]\[1\] " "Node  \"fifo:int_fifo\|BUFFER\[2\]\[1\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 727 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1 " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO0 " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO0\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[0\]\[25\] " "Node  \"fifo:int_fifo\|BUFFER\[0\]\[25\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|S2F_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2F_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 611 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[2\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[2\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CPU2S_o " "Node  \"SCSI_SM:u_SCSI_SM\|CPU2S_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 615 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|DIEL " "Node  \"CPU_SM:u_CPU_SM\|DIEL\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 697 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[9\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[9\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|BRIDGEIN " "Node  \"CPU_SM:u_CPU_SM\|BRIDGEIN\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 696 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[0\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[0\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[1\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[1\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[3\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[3\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[4\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[4\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[5\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[5\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[7\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[7\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[6\]\[9\] " "Node  \"fifo:int_fifo\|BUFFER\[6\]\[9\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[2\]\[25\] " "Node  \"fifo:int_fifo\|BUFFER\[2\]\[25\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[3\]\[25\] " "Node  \"fifo:int_fifo\|BUFFER\[3\]\[25\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|BUFFER\[1\]\[25\] " "Node  \"fifo:int_fifo\|BUFFER\[1\]\[25\]\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018782 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1671791018782 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 1 0 "Design Assistant" 0 -1 1671791018782 ""}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 11 " "(Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 11 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|clk\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK " "Node  \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK\"" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " INCNO " "Node  \"INCNO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " INCNI " "Node  \"INCNI\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 743 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 741 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 742 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""} { "Warning" "WDRC_NODES_WARNING" " rtl~0 " "Node  \"rtl~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018789 ""}  } {  } 0 308017 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 1 0 "Design Assistant" 0 -1 1671791018789 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 6 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 6 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " CPU_SM:u_CPU_SM\|PAS " "Node  \"CPU_SM:u_CPU_SM\|PAS\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 709 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""} { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|nLS2CPU " "Node  \"SCSI_SM:u_SCSI_SM\|nLS2CPU\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""} { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|INCBO_o " "Node  \"SCSI_SM:u_SCSI_SM\|INCBO_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 604 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""} { "Warning" "WDRC_NODES_WARNING" " CPU_SM:u_CPU_SM\|PDS " "Node  \"CPU_SM:u_CPU_SM\|PDS\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 708 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 741 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018790 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 1 0 "Design Assistant" 0 -1 1671791018790 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " SCLK " "Node  \"SCLK\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018791 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 1 0 "Design Assistant" 0 -1 1671791018791 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " _RST " "Node  \"_RST\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 1 0 "Design Assistant" 0 -1 1671791018794 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 22 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 22 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " SCLK~clkctrl " "Node  \"SCLK~clkctrl\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1403 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~5 " "Node  \"fifo:int_fifo\|Decoder0~5\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1280 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[1\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[1\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 693 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[0\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[0\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 689 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[4\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[4\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 690 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[2\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[2\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 692 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~6 " "Node  \"fifo:int_fifo\|Decoder0~6\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1281 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1400 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~4 " "Node  \"fifo:int_fifo\|Decoder0~4\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1279 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~7 " "Node  \"fifo:int_fifo\|Decoder0~7\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1282 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~2 " "Node  \"fifo:int_fifo\|Decoder0~2\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1277 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~1 " "Node  \"fifo:int_fifo\|Decoder0~1\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~3 " "Node  \"fifo:int_fifo\|Decoder0~3\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1278 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~0 " "Node  \"fifo:int_fifo\|Decoder0~0\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|PAS~clkctrl " "Node  \"CPU_SM:u_CPU_SM\|PAS~clkctrl\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1406 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1407 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1401 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1402 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018794 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 1 0 "Design Assistant" 0 -1 1671791018794 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1401 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1407 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1402 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1400 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[4\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[4\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 690 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[1\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[1\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 693 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCLK~clkctrl " "Node  \"SCLK~clkctrl\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1403 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[2\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[2\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 692 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[0\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[0\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 689 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~2 " "Node  \"fifo:int_fifo\|Decoder0~2\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1277 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~7 " "Node  \"fifo:int_fifo\|Decoder0~7\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1282 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~5 " "Node  \"fifo:int_fifo\|Decoder0~5\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1280 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~3 " "Node  \"fifo:int_fifo\|Decoder0~3\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1278 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~4 " "Node  \"fifo:int_fifo\|Decoder0~4\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1279 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|PAS~clkctrl " "Node  \"CPU_SM:u_CPU_SM\|PAS~clkctrl\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1406 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~1 " "Node  \"fifo:int_fifo\|Decoder0~1\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~0 " "Node  \"fifo:int_fifo\|Decoder0~0\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~6 " "Node  \"fifo:int_fifo\|Decoder0~6\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1281 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[3\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[3\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 445 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 691 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[3\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[3\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 600 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[1\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[1\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 602 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[4\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[4\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " _RST " "Node  \"_RST\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2F_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2F_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 611 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " _STERM " "Node  \"_STERM\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[2\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[2\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671791018795 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1671791018795 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 1 0 "Design Assistant" 0 -1 1671791018795 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "72 344 " "Design Assistant information: finished post-fitting analysis of current design -- generated 72 information messages and 344 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 1 0 "Design Assistant" 0 -1 1671791018799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 94 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "735 " "Peak virtual memory: 735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671791018848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 10:23:38 2022 " "Processing ended: Fri Dec 23 10:23:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671791018848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671791018848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671791018848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Design Assistant" 0 -1 1671791018848 ""}
