
SympleSensorBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d264  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000320  0800d3f8  0800d3f8  0001d3f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000168  0800d718  0800d718  0001d718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000001d8  0800d880  0800d880  0001d880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  0800da58  0800da58  0001da58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  0800da5c  0800da5c  0001da5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         0000067c  20000000  0800da60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .ccmram       00000000  10000000  10000000  0002067c  2**0
                  CONTENTS
  9 .bss          00000324  2000067c  2000067c  0002067c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009a0  200009a0  0002067c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002067c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b66b  00000000  00000000  000206ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000050d8  00000000  00000000  0004bd17  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000015c0  00000000  00000000  00050df0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013a8  00000000  00000000  000523b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000c5f1  00000000  00000000  00053758  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00007228  00000000  00000000  0005fd49  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00066f71  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00006eb8  00000000  00000000  00066ff0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000067c 	.word	0x2000067c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d3dc 	.word	0x0800d3dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000680 	.word	0x20000680
 80001cc:	0800d3dc 	.word	0x0800d3dc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f001 b8f6 	b.w	8001da4 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <selfrel_offset31>:
 8000eac:	6803      	ldr	r3, [r0, #0]
 8000eae:	005a      	lsls	r2, r3, #1
 8000eb0:	bf4c      	ite	mi
 8000eb2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000eb6:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000eba:	4418      	add	r0, r3
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <search_EIT_table>:
 8000ec0:	b361      	cbz	r1, 8000f1c <search_EIT_table+0x5c>
 8000ec2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ec6:	f101 3aff 	add.w	sl, r1, #4294967295
 8000eca:	4690      	mov	r8, r2
 8000ecc:	4606      	mov	r6, r0
 8000ece:	46d1      	mov	r9, sl
 8000ed0:	2700      	movs	r7, #0
 8000ed2:	eb07 0409 	add.w	r4, r7, r9
 8000ed6:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8000eda:	1064      	asrs	r4, r4, #1
 8000edc:	00e5      	lsls	r5, r4, #3
 8000ede:	1971      	adds	r1, r6, r5
 8000ee0:	4608      	mov	r0, r1
 8000ee2:	f7ff ffe3 	bl	8000eac <selfrel_offset31>
 8000ee6:	45a2      	cmp	sl, r4
 8000ee8:	4683      	mov	fp, r0
 8000eea:	f105 0008 	add.w	r0, r5, #8
 8000eee:	4430      	add	r0, r6
 8000ef0:	d009      	beq.n	8000f06 <search_EIT_table+0x46>
 8000ef2:	f7ff ffdb 	bl	8000eac <selfrel_offset31>
 8000ef6:	45c3      	cmp	fp, r8
 8000ef8:	f100 30ff 	add.w	r0, r0, #4294967295
 8000efc:	d805      	bhi.n	8000f0a <search_EIT_table+0x4a>
 8000efe:	4540      	cmp	r0, r8
 8000f00:	d209      	bcs.n	8000f16 <search_EIT_table+0x56>
 8000f02:	1c67      	adds	r7, r4, #1
 8000f04:	e7e5      	b.n	8000ed2 <search_EIT_table+0x12>
 8000f06:	45c3      	cmp	fp, r8
 8000f08:	d905      	bls.n	8000f16 <search_EIT_table+0x56>
 8000f0a:	42a7      	cmp	r7, r4
 8000f0c:	d002      	beq.n	8000f14 <search_EIT_table+0x54>
 8000f0e:	f104 39ff 	add.w	r9, r4, #4294967295
 8000f12:	e7de      	b.n	8000ed2 <search_EIT_table+0x12>
 8000f14:	2100      	movs	r1, #0
 8000f16:	4608      	mov	r0, r1
 8000f18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f1c:	4608      	mov	r0, r1
 8000f1e:	4770      	bx	lr

08000f20 <__gnu_unwind_get_pr_addr>:
 8000f20:	2801      	cmp	r0, #1
 8000f22:	d007      	beq.n	8000f34 <__gnu_unwind_get_pr_addr+0x14>
 8000f24:	2802      	cmp	r0, #2
 8000f26:	d007      	beq.n	8000f38 <__gnu_unwind_get_pr_addr+0x18>
 8000f28:	4b04      	ldr	r3, [pc, #16]	; (8000f3c <__gnu_unwind_get_pr_addr+0x1c>)
 8000f2a:	2800      	cmp	r0, #0
 8000f2c:	bf0c      	ite	eq
 8000f2e:	4618      	moveq	r0, r3
 8000f30:	2000      	movne	r0, #0
 8000f32:	4770      	bx	lr
 8000f34:	4802      	ldr	r0, [pc, #8]	; (8000f40 <__gnu_unwind_get_pr_addr+0x20>)
 8000f36:	4770      	bx	lr
 8000f38:	4802      	ldr	r0, [pc, #8]	; (8000f44 <__gnu_unwind_get_pr_addr+0x24>)
 8000f3a:	4770      	bx	lr
 8000f3c:	08001625 	.word	0x08001625
 8000f40:	08001629 	.word	0x08001629
 8000f44:	0800162d 	.word	0x0800162d

08000f48 <get_eit_entry>:
 8000f48:	b530      	push	{r4, r5, lr}
 8000f4a:	4b24      	ldr	r3, [pc, #144]	; (8000fdc <get_eit_entry+0x94>)
 8000f4c:	b083      	sub	sp, #12
 8000f4e:	4604      	mov	r4, r0
 8000f50:	1e8d      	subs	r5, r1, #2
 8000f52:	b37b      	cbz	r3, 8000fb4 <get_eit_entry+0x6c>
 8000f54:	a901      	add	r1, sp, #4
 8000f56:	4628      	mov	r0, r5
 8000f58:	f3af 8000 	nop.w
 8000f5c:	b320      	cbz	r0, 8000fa8 <get_eit_entry+0x60>
 8000f5e:	9901      	ldr	r1, [sp, #4]
 8000f60:	462a      	mov	r2, r5
 8000f62:	f7ff ffad 	bl	8000ec0 <search_EIT_table>
 8000f66:	4601      	mov	r1, r0
 8000f68:	b1f0      	cbz	r0, 8000fa8 <get_eit_entry+0x60>
 8000f6a:	f7ff ff9f 	bl	8000eac <selfrel_offset31>
 8000f6e:	684b      	ldr	r3, [r1, #4]
 8000f70:	64a0      	str	r0, [r4, #72]	; 0x48
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d012      	beq.n	8000f9c <get_eit_entry+0x54>
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	f101 0004 	add.w	r0, r1, #4
 8000f7c:	db20      	blt.n	8000fc0 <get_eit_entry+0x78>
 8000f7e:	f7ff ff95 	bl	8000eac <selfrel_offset31>
 8000f82:	2300      	movs	r3, #0
 8000f84:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000f86:	6523      	str	r3, [r4, #80]	; 0x50
 8000f88:	6803      	ldr	r3, [r0, #0]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	db1c      	blt.n	8000fc8 <get_eit_entry+0x80>
 8000f8e:	f7ff ff8d 	bl	8000eac <selfrel_offset31>
 8000f92:	2300      	movs	r3, #0
 8000f94:	6120      	str	r0, [r4, #16]
 8000f96:	4618      	mov	r0, r3
 8000f98:	b003      	add	sp, #12
 8000f9a:	bd30      	pop	{r4, r5, pc}
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	6123      	str	r3, [r4, #16]
 8000fa0:	2305      	movs	r3, #5
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	b003      	add	sp, #12
 8000fa6:	bd30      	pop	{r4, r5, pc}
 8000fa8:	2300      	movs	r3, #0
 8000faa:	6123      	str	r3, [r4, #16]
 8000fac:	2309      	movs	r3, #9
 8000fae:	4618      	mov	r0, r3
 8000fb0:	b003      	add	sp, #12
 8000fb2:	bd30      	pop	{r4, r5, pc}
 8000fb4:	490a      	ldr	r1, [pc, #40]	; (8000fe0 <get_eit_entry+0x98>)
 8000fb6:	480b      	ldr	r0, [pc, #44]	; (8000fe4 <get_eit_entry+0x9c>)
 8000fb8:	1a09      	subs	r1, r1, r0
 8000fba:	10c9      	asrs	r1, r1, #3
 8000fbc:	9101      	str	r1, [sp, #4]
 8000fbe:	e7cf      	b.n	8000f60 <get_eit_entry+0x18>
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000fc4:	6523      	str	r3, [r4, #80]	; 0x50
 8000fc6:	e7df      	b.n	8000f88 <get_eit_entry+0x40>
 8000fc8:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000fcc:	f7ff ffa8 	bl	8000f20 <__gnu_unwind_get_pr_addr>
 8000fd0:	2800      	cmp	r0, #0
 8000fd2:	6120      	str	r0, [r4, #16]
 8000fd4:	bf14      	ite	ne
 8000fd6:	2300      	movne	r3, #0
 8000fd8:	2309      	moveq	r3, #9
 8000fda:	e7dc      	b.n	8000f96 <get_eit_entry+0x4e>
 8000fdc:	00000000 	.word	0x00000000
 8000fe0:	0800da58 	.word	0x0800da58
 8000fe4:	0800d880 	.word	0x0800d880

08000fe8 <restore_non_core_regs>:
 8000fe8:	6803      	ldr	r3, [r0, #0]
 8000fea:	07da      	lsls	r2, r3, #31
 8000fec:	b510      	push	{r4, lr}
 8000fee:	4604      	mov	r4, r0
 8000ff0:	d406      	bmi.n	8001000 <restore_non_core_regs+0x18>
 8000ff2:	079b      	lsls	r3, r3, #30
 8000ff4:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8000ff8:	d509      	bpl.n	800100e <restore_non_core_regs+0x26>
 8000ffa:	f000 fc51 	bl	80018a0 <__gnu_Unwind_Restore_VFP_D>
 8000ffe:	6823      	ldr	r3, [r4, #0]
 8001000:	0759      	lsls	r1, r3, #29
 8001002:	d509      	bpl.n	8001018 <restore_non_core_regs+0x30>
 8001004:	071a      	lsls	r2, r3, #28
 8001006:	d50e      	bpl.n	8001026 <restore_non_core_regs+0x3e>
 8001008:	06db      	lsls	r3, r3, #27
 800100a:	d513      	bpl.n	8001034 <restore_non_core_regs+0x4c>
 800100c:	bd10      	pop	{r4, pc}
 800100e:	f000 fc3f 	bl	8001890 <__gnu_Unwind_Restore_VFP>
 8001012:	6823      	ldr	r3, [r4, #0]
 8001014:	0759      	lsls	r1, r3, #29
 8001016:	d4f5      	bmi.n	8001004 <restore_non_core_regs+0x1c>
 8001018:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800101c:	f000 fc48 	bl	80018b0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001020:	6823      	ldr	r3, [r4, #0]
 8001022:	071a      	lsls	r2, r3, #28
 8001024:	d4f0      	bmi.n	8001008 <restore_non_core_regs+0x20>
 8001026:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800102a:	f000 fc49 	bl	80018c0 <__gnu_Unwind_Restore_WMMXD>
 800102e:	6823      	ldr	r3, [r4, #0]
 8001030:	06db      	lsls	r3, r3, #27
 8001032:	d4eb      	bmi.n	800100c <restore_non_core_regs+0x24>
 8001034:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800103c:	f000 bc84 	b.w	8001948 <__gnu_Unwind_Restore_WMMXC>

08001040 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8001040:	6803      	ldr	r3, [r0, #0]
 8001042:	b103      	cbz	r3, 8001046 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8001044:	4403      	add	r3, r0
 8001046:	4618      	mov	r0, r3
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop

0800104c <__gnu_unwind_24bit.isra.1>:
 800104c:	2009      	movs	r0, #9
 800104e:	4770      	bx	lr

08001050 <_Unwind_DebugHook>:
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <unwind_phase2>:
 8001054:	b570      	push	{r4, r5, r6, lr}
 8001056:	4604      	mov	r4, r0
 8001058:	460d      	mov	r5, r1
 800105a:	e008      	b.n	800106e <unwind_phase2+0x1a>
 800105c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800105e:	6163      	str	r3, [r4, #20]
 8001060:	462a      	mov	r2, r5
 8001062:	6923      	ldr	r3, [r4, #16]
 8001064:	4621      	mov	r1, r4
 8001066:	2001      	movs	r0, #1
 8001068:	4798      	blx	r3
 800106a:	2808      	cmp	r0, #8
 800106c:	d108      	bne.n	8001080 <unwind_phase2+0x2c>
 800106e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001070:	4620      	mov	r0, r4
 8001072:	f7ff ff69 	bl	8000f48 <get_eit_entry>
 8001076:	4606      	mov	r6, r0
 8001078:	2800      	cmp	r0, #0
 800107a:	d0ef      	beq.n	800105c <unwind_phase2+0x8>
 800107c:	f00c f963 	bl	800d346 <abort>
 8001080:	2807      	cmp	r0, #7
 8001082:	d1fb      	bne.n	800107c <unwind_phase2+0x28>
 8001084:	4630      	mov	r0, r6
 8001086:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001088:	f7ff ffe2 	bl	8001050 <_Unwind_DebugHook>
 800108c:	1d28      	adds	r0, r5, #4
 800108e:	f000 fbf3 	bl	8001878 <__restore_core_regs>
 8001092:	bf00      	nop

08001094 <unwind_phase2_forced>:
 8001094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001098:	1d0c      	adds	r4, r1, #4
 800109a:	4605      	mov	r5, r0
 800109c:	4692      	mov	sl, r2
 800109e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010a0:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80010a4:	ae03      	add	r6, sp, #12
 80010a6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010aa:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ae:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010b0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010b4:	ac02      	add	r4, sp, #8
 80010b6:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80010ba:	f8d5 9018 	ldr.w	r9, [r5, #24]
 80010be:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 80010c2:	2300      	movs	r3, #0
 80010c4:	4628      	mov	r0, r5
 80010c6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80010c8:	6023      	str	r3, [r4, #0]
 80010ca:	f7ff ff3d 	bl	8000f48 <get_eit_entry>
 80010ce:	f1ba 0f00 	cmp.w	sl, #0
 80010d2:	4607      	mov	r7, r0
 80010d4:	bf14      	ite	ne
 80010d6:	260a      	movne	r6, #10
 80010d8:	2609      	moveq	r6, #9
 80010da:	b17f      	cbz	r7, 80010fc <unwind_phase2_forced+0x68>
 80010dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80010de:	f046 0110 	orr.w	r1, r6, #16
 80010e2:	e88d 0210 	stmia.w	sp, {r4, r9}
 80010e6:	462a      	mov	r2, r5
 80010e8:	6463      	str	r3, [r4, #68]	; 0x44
 80010ea:	2001      	movs	r0, #1
 80010ec:	462b      	mov	r3, r5
 80010ee:	47c0      	blx	r8
 80010f0:	bb78      	cbnz	r0, 8001152 <unwind_phase2_forced+0xbe>
 80010f2:	4638      	mov	r0, r7
 80010f4:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80010f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010fe:	616b      	str	r3, [r5, #20]
 8001100:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001104:	4621      	mov	r1, r4
 8001106:	a87a      	add	r0, sp, #488	; 0x1e8
 8001108:	f00b f8a6 	bl	800c258 <memcpy>
 800110c:	692b      	ldr	r3, [r5, #16]
 800110e:	aa7a      	add	r2, sp, #488	; 0x1e8
 8001110:	4629      	mov	r1, r5
 8001112:	4630      	mov	r0, r6
 8001114:	4798      	blx	r3
 8001116:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8001118:	4682      	mov	sl, r0
 800111a:	e88d 0210 	stmia.w	sp, {r4, r9}
 800111e:	4631      	mov	r1, r6
 8001120:	6463      	str	r3, [r4, #68]	; 0x44
 8001122:	462a      	mov	r2, r5
 8001124:	462b      	mov	r3, r5
 8001126:	2001      	movs	r0, #1
 8001128:	47c0      	blx	r8
 800112a:	b990      	cbnz	r0, 8001152 <unwind_phase2_forced+0xbe>
 800112c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001130:	a97a      	add	r1, sp, #488	; 0x1e8
 8001132:	4620      	mov	r0, r4
 8001134:	f00b f890 	bl	800c258 <memcpy>
 8001138:	f1ba 0f08 	cmp.w	sl, #8
 800113c:	d106      	bne.n	800114c <unwind_phase2_forced+0xb8>
 800113e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001140:	4628      	mov	r0, r5
 8001142:	f7ff ff01 	bl	8000f48 <get_eit_entry>
 8001146:	2609      	movs	r6, #9
 8001148:	4607      	mov	r7, r0
 800114a:	e7c6      	b.n	80010da <unwind_phase2_forced+0x46>
 800114c:	f1ba 0f07 	cmp.w	sl, #7
 8001150:	d005      	beq.n	800115e <unwind_phase2_forced+0xca>
 8001152:	2709      	movs	r7, #9
 8001154:	4638      	mov	r0, r7
 8001156:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800115a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800115e:	4638      	mov	r0, r7
 8001160:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001162:	f7ff ff75 	bl	8001050 <_Unwind_DebugHook>
 8001166:	a803      	add	r0, sp, #12
 8001168:	f000 fb86 	bl	8001878 <__restore_core_regs>

0800116c <_Unwind_GetCFA>:
 800116c:	6c40      	ldr	r0, [r0, #68]	; 0x44
 800116e:	4770      	bx	lr

08001170 <__gnu_Unwind_RaiseException>:
 8001170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001172:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8001174:	640b      	str	r3, [r1, #64]	; 0x40
 8001176:	1d0e      	adds	r6, r1, #4
 8001178:	460f      	mov	r7, r1
 800117a:	4604      	mov	r4, r0
 800117c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800117e:	b0f9      	sub	sp, #484	; 0x1e4
 8001180:	ad01      	add	r5, sp, #4
 8001182:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001184:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001186:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001188:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800118a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800118c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001190:	f04f 36ff 	mov.w	r6, #4294967295
 8001194:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001198:	9600      	str	r6, [sp, #0]
 800119a:	e006      	b.n	80011aa <__gnu_Unwind_RaiseException+0x3a>
 800119c:	6923      	ldr	r3, [r4, #16]
 800119e:	466a      	mov	r2, sp
 80011a0:	4621      	mov	r1, r4
 80011a2:	4798      	blx	r3
 80011a4:	2808      	cmp	r0, #8
 80011a6:	4605      	mov	r5, r0
 80011a8:	d108      	bne.n	80011bc <__gnu_Unwind_RaiseException+0x4c>
 80011aa:	9910      	ldr	r1, [sp, #64]	; 0x40
 80011ac:	4620      	mov	r0, r4
 80011ae:	f7ff fecb 	bl	8000f48 <get_eit_entry>
 80011b2:	2800      	cmp	r0, #0
 80011b4:	d0f2      	beq.n	800119c <__gnu_Unwind_RaiseException+0x2c>
 80011b6:	2009      	movs	r0, #9
 80011b8:	b079      	add	sp, #484	; 0x1e4
 80011ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011bc:	4668      	mov	r0, sp
 80011be:	f7ff ff13 	bl	8000fe8 <restore_non_core_regs>
 80011c2:	2d06      	cmp	r5, #6
 80011c4:	d1f7      	bne.n	80011b6 <__gnu_Unwind_RaiseException+0x46>
 80011c6:	4639      	mov	r1, r7
 80011c8:	4620      	mov	r0, r4
 80011ca:	f7ff ff43 	bl	8001054 <unwind_phase2>
 80011ce:	bf00      	nop

080011d0 <__gnu_Unwind_ForcedUnwind>:
 80011d0:	b430      	push	{r4, r5}
 80011d2:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 80011d4:	60c1      	str	r1, [r0, #12]
 80011d6:	6182      	str	r2, [r0, #24]
 80011d8:	4619      	mov	r1, r3
 80011da:	641d      	str	r5, [r3, #64]	; 0x40
 80011dc:	2200      	movs	r2, #0
 80011de:	bc30      	pop	{r4, r5}
 80011e0:	e758      	b.n	8001094 <unwind_phase2_forced>
 80011e2:	bf00      	nop

080011e4 <__gnu_Unwind_Resume>:
 80011e4:	b570      	push	{r4, r5, r6, lr}
 80011e6:	68c6      	ldr	r6, [r0, #12]
 80011e8:	6943      	ldr	r3, [r0, #20]
 80011ea:	640b      	str	r3, [r1, #64]	; 0x40
 80011ec:	b126      	cbz	r6, 80011f8 <__gnu_Unwind_Resume+0x14>
 80011ee:	2201      	movs	r2, #1
 80011f0:	f7ff ff50 	bl	8001094 <unwind_phase2_forced>
 80011f4:	f00c f8a7 	bl	800d346 <abort>
 80011f8:	6903      	ldr	r3, [r0, #16]
 80011fa:	460a      	mov	r2, r1
 80011fc:	4604      	mov	r4, r0
 80011fe:	460d      	mov	r5, r1
 8001200:	4601      	mov	r1, r0
 8001202:	2002      	movs	r0, #2
 8001204:	4798      	blx	r3
 8001206:	2807      	cmp	r0, #7
 8001208:	d007      	beq.n	800121a <__gnu_Unwind_Resume+0x36>
 800120a:	2808      	cmp	r0, #8
 800120c:	d103      	bne.n	8001216 <__gnu_Unwind_Resume+0x32>
 800120e:	4629      	mov	r1, r5
 8001210:	4620      	mov	r0, r4
 8001212:	f7ff ff1f 	bl	8001054 <unwind_phase2>
 8001216:	f00c f896 	bl	800d346 <abort>
 800121a:	4630      	mov	r0, r6
 800121c:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800121e:	f7ff ff17 	bl	8001050 <_Unwind_DebugHook>
 8001222:	1d28      	adds	r0, r5, #4
 8001224:	f000 fb28 	bl	8001878 <__restore_core_regs>

08001228 <__gnu_Unwind_Resume_or_Rethrow>:
 8001228:	68c2      	ldr	r2, [r0, #12]
 800122a:	b11a      	cbz	r2, 8001234 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 800122c:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800122e:	640a      	str	r2, [r1, #64]	; 0x40
 8001230:	2200      	movs	r2, #0
 8001232:	e72f      	b.n	8001094 <unwind_phase2_forced>
 8001234:	e79c      	b.n	8001170 <__gnu_Unwind_RaiseException>
 8001236:	bf00      	nop

08001238 <_Unwind_Complete>:
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop

0800123c <_Unwind_DeleteException>:
 800123c:	6883      	ldr	r3, [r0, #8]
 800123e:	b113      	cbz	r3, 8001246 <_Unwind_DeleteException+0xa>
 8001240:	4601      	mov	r1, r0
 8001242:	2001      	movs	r0, #1
 8001244:	4718      	bx	r3
 8001246:	4770      	bx	lr

08001248 <_Unwind_VRS_Get>:
 8001248:	b500      	push	{lr}
 800124a:	2904      	cmp	r1, #4
 800124c:	d807      	bhi.n	800125e <_Unwind_VRS_Get+0x16>
 800124e:	e8df f001 	tbb	[pc, r1]
 8001252:	0903      	.short	0x0903
 8001254:	0906      	.short	0x0906
 8001256:	09          	.byte	0x09
 8001257:	00          	.byte	0x00
 8001258:	b90b      	cbnz	r3, 800125e <_Unwind_VRS_Get+0x16>
 800125a:	2a0f      	cmp	r2, #15
 800125c:	d905      	bls.n	800126a <_Unwind_VRS_Get+0x22>
 800125e:	2002      	movs	r0, #2
 8001260:	f85d fb04 	ldr.w	pc, [sp], #4
 8001264:	2001      	movs	r0, #1
 8001266:	f85d fb04 	ldr.w	pc, [sp], #4
 800126a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800126e:	4618      	mov	r0, r3
 8001270:	6853      	ldr	r3, [r2, #4]
 8001272:	9a01      	ldr	r2, [sp, #4]
 8001274:	6013      	str	r3, [r2, #0]
 8001276:	f85d fb04 	ldr.w	pc, [sp], #4
 800127a:	bf00      	nop

0800127c <_Unwind_GetGR>:
 800127c:	b510      	push	{r4, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	2300      	movs	r3, #0
 8001282:	ac03      	add	r4, sp, #12
 8001284:	460a      	mov	r2, r1
 8001286:	9400      	str	r4, [sp, #0]
 8001288:	4619      	mov	r1, r3
 800128a:	f7ff ffdd 	bl	8001248 <_Unwind_VRS_Get>
 800128e:	9803      	ldr	r0, [sp, #12]
 8001290:	b004      	add	sp, #16
 8001292:	bd10      	pop	{r4, pc}

08001294 <_Unwind_VRS_Set>:
 8001294:	b500      	push	{lr}
 8001296:	2904      	cmp	r1, #4
 8001298:	d807      	bhi.n	80012aa <_Unwind_VRS_Set+0x16>
 800129a:	e8df f001 	tbb	[pc, r1]
 800129e:	0903      	.short	0x0903
 80012a0:	0906      	.short	0x0906
 80012a2:	09          	.byte	0x09
 80012a3:	00          	.byte	0x00
 80012a4:	b90b      	cbnz	r3, 80012aa <_Unwind_VRS_Set+0x16>
 80012a6:	2a0f      	cmp	r2, #15
 80012a8:	d905      	bls.n	80012b6 <_Unwind_VRS_Set+0x22>
 80012aa:	2002      	movs	r0, #2
 80012ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80012b0:	2001      	movs	r0, #1
 80012b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012b6:	9901      	ldr	r1, [sp, #4]
 80012b8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80012bc:	6809      	ldr	r1, [r1, #0]
 80012be:	6051      	str	r1, [r2, #4]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012c6:	bf00      	nop

080012c8 <_Unwind_SetGR>:
 80012c8:	b510      	push	{r4, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	ac04      	add	r4, sp, #16
 80012ce:	2300      	movs	r3, #0
 80012d0:	f844 2d04 	str.w	r2, [r4, #-4]!
 80012d4:	460a      	mov	r2, r1
 80012d6:	9400      	str	r4, [sp, #0]
 80012d8:	4619      	mov	r1, r3
 80012da:	f7ff ffdb 	bl	8001294 <_Unwind_VRS_Set>
 80012de:	b004      	add	sp, #16
 80012e0:	bd10      	pop	{r4, pc}
 80012e2:	bf00      	nop

080012e4 <__gnu_Unwind_Backtrace>:
 80012e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012e6:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80012e8:	6413      	str	r3, [r2, #64]	; 0x40
 80012ea:	1d15      	adds	r5, r2, #4
 80012ec:	4607      	mov	r7, r0
 80012ee:	460e      	mov	r6, r1
 80012f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012f2:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 80012f6:	ac17      	add	r4, sp, #92	; 0x5c
 80012f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001300:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001302:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001306:	f04f 35ff 	mov.w	r5, #4294967295
 800130a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800130e:	9516      	str	r5, [sp, #88]	; 0x58
 8001310:	e010      	b.n	8001334 <__gnu_Unwind_Backtrace+0x50>
 8001312:	a816      	add	r0, sp, #88	; 0x58
 8001314:	f7ff ffd8 	bl	80012c8 <_Unwind_SetGR>
 8001318:	4631      	mov	r1, r6
 800131a:	a816      	add	r0, sp, #88	; 0x58
 800131c:	47b8      	blx	r7
 800131e:	aa16      	add	r2, sp, #88	; 0x58
 8001320:	4669      	mov	r1, sp
 8001322:	b978      	cbnz	r0, 8001344 <__gnu_Unwind_Backtrace+0x60>
 8001324:	9b04      	ldr	r3, [sp, #16]
 8001326:	2008      	movs	r0, #8
 8001328:	4798      	blx	r3
 800132a:	2805      	cmp	r0, #5
 800132c:	4604      	mov	r4, r0
 800132e:	d00a      	beq.n	8001346 <__gnu_Unwind_Backtrace+0x62>
 8001330:	2809      	cmp	r0, #9
 8001332:	d007      	beq.n	8001344 <__gnu_Unwind_Backtrace+0x60>
 8001334:	9926      	ldr	r1, [sp, #152]	; 0x98
 8001336:	4668      	mov	r0, sp
 8001338:	f7ff fe06 	bl	8000f48 <get_eit_entry>
 800133c:	466a      	mov	r2, sp
 800133e:	210c      	movs	r1, #12
 8001340:	2800      	cmp	r0, #0
 8001342:	d0e6      	beq.n	8001312 <__gnu_Unwind_Backtrace+0x2e>
 8001344:	2409      	movs	r4, #9
 8001346:	a816      	add	r0, sp, #88	; 0x58
 8001348:	f7ff fe4e 	bl	8000fe8 <restore_non_core_regs>
 800134c:	4620      	mov	r0, r4
 800134e:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8001352:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001354 <__gnu_unwind_pr_common>:
 8001354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001358:	460d      	mov	r5, r1
 800135a:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 800135c:	b08b      	sub	sp, #44	; 0x2c
 800135e:	1d0c      	adds	r4, r1, #4
 8001360:	6809      	ldr	r1, [r1, #0]
 8001362:	9107      	str	r1, [sp, #28]
 8001364:	4691      	mov	r9, r2
 8001366:	9408      	str	r4, [sp, #32]
 8001368:	f000 0b03 	and.w	fp, r0, #3
 800136c:	461e      	mov	r6, r3
 800136e:	2b00      	cmp	r3, #0
 8001370:	d160      	bne.n	8001434 <__gnu_unwind_pr_common+0xe0>
 8001372:	0209      	lsls	r1, r1, #8
 8001374:	2303      	movs	r3, #3
 8001376:	9107      	str	r1, [sp, #28]
 8001378:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 800137c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8001380:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8001382:	f1bb 0f02 	cmp.w	fp, #2
 8001386:	bf08      	it	eq
 8001388:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 800138a:	f013 0301 	ands.w	r3, r3, #1
 800138e:	d140      	bne.n	8001412 <__gnu_unwind_pr_common+0xbe>
 8001390:	9301      	str	r3, [sp, #4]
 8001392:	f000 0308 	and.w	r3, r0, #8
 8001396:	9303      	str	r3, [sp, #12]
 8001398:	f8d4 8000 	ldr.w	r8, [r4]
 800139c:	f1b8 0f00 	cmp.w	r8, #0
 80013a0:	d039      	beq.n	8001416 <__gnu_unwind_pr_common+0xc2>
 80013a2:	2e02      	cmp	r6, #2
 80013a4:	d043      	beq.n	800142e <__gnu_unwind_pr_common+0xda>
 80013a6:	f8b4 8000 	ldrh.w	r8, [r4]
 80013aa:	8867      	ldrh	r7, [r4, #2]
 80013ac:	3404      	adds	r4, #4
 80013ae:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80013b0:	f027 0a01 	bic.w	sl, r7, #1
 80013b4:	210f      	movs	r1, #15
 80013b6:	4648      	mov	r0, r9
 80013b8:	449a      	add	sl, r3
 80013ba:	f7ff ff5f 	bl	800127c <_Unwind_GetGR>
 80013be:	4582      	cmp	sl, r0
 80013c0:	d833      	bhi.n	800142a <__gnu_unwind_pr_common+0xd6>
 80013c2:	f028 0301 	bic.w	r3, r8, #1
 80013c6:	449a      	add	sl, r3
 80013c8:	4550      	cmp	r0, sl
 80013ca:	bf2c      	ite	cs
 80013cc:	2000      	movcs	r0, #0
 80013ce:	2001      	movcc	r0, #1
 80013d0:	007f      	lsls	r7, r7, #1
 80013d2:	f007 0702 	and.w	r7, r7, #2
 80013d6:	f008 0801 	and.w	r8, r8, #1
 80013da:	ea47 0708 	orr.w	r7, r7, r8
 80013de:	2f01      	cmp	r7, #1
 80013e0:	d03e      	beq.n	8001460 <__gnu_unwind_pr_common+0x10c>
 80013e2:	d335      	bcc.n	8001450 <__gnu_unwind_pr_common+0xfc>
 80013e4:	2f02      	cmp	r7, #2
 80013e6:	d11c      	bne.n	8001422 <__gnu_unwind_pr_common+0xce>
 80013e8:	6823      	ldr	r3, [r4, #0]
 80013ea:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80013ee:	9202      	str	r2, [sp, #8]
 80013f0:	f1bb 0f00 	cmp.w	fp, #0
 80013f4:	d176      	bne.n	80014e4 <__gnu_unwind_pr_common+0x190>
 80013f6:	b128      	cbz	r0, 8001404 <__gnu_unwind_pr_common+0xb0>
 80013f8:	9903      	ldr	r1, [sp, #12]
 80013fa:	2900      	cmp	r1, #0
 80013fc:	d07e      	beq.n	80014fc <__gnu_unwind_pr_common+0x1a8>
 80013fe:	2a00      	cmp	r2, #0
 8001400:	f000 80a6 	beq.w	8001550 <__gnu_unwind_pr_common+0x1fc>
 8001404:	2b00      	cmp	r3, #0
 8001406:	db77      	blt.n	80014f8 <__gnu_unwind_pr_common+0x1a4>
 8001408:	9b02      	ldr	r3, [sp, #8]
 800140a:	3301      	adds	r3, #1
 800140c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001410:	e7c2      	b.n	8001398 <__gnu_unwind_pr_common+0x44>
 8001412:	2300      	movs	r3, #0
 8001414:	9301      	str	r3, [sp, #4]
 8001416:	2e02      	cmp	r6, #2
 8001418:	dd3e      	ble.n	8001498 <__gnu_unwind_pr_common+0x144>
 800141a:	f7ff fe17 	bl	800104c <__gnu_unwind_24bit.isra.1>
 800141e:	2800      	cmp	r0, #0
 8001420:	d040      	beq.n	80014a4 <__gnu_unwind_pr_common+0x150>
 8001422:	2009      	movs	r0, #9
 8001424:	b00b      	add	sp, #44	; 0x2c
 8001426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800142a:	2000      	movs	r0, #0
 800142c:	e7d0      	b.n	80013d0 <__gnu_unwind_pr_common+0x7c>
 800142e:	6867      	ldr	r7, [r4, #4]
 8001430:	3408      	adds	r4, #8
 8001432:	e7bc      	b.n	80013ae <__gnu_unwind_pr_common+0x5a>
 8001434:	2b02      	cmp	r3, #2
 8001436:	dca3      	bgt.n	8001380 <__gnu_unwind_pr_common+0x2c>
 8001438:	0c0b      	lsrs	r3, r1, #16
 800143a:	b2da      	uxtb	r2, r3
 800143c:	0409      	lsls	r1, r1, #16
 800143e:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8001442:	2302      	movs	r3, #2
 8001444:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8001448:	9107      	str	r1, [sp, #28]
 800144a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800144e:	e797      	b.n	8001380 <__gnu_unwind_pr_common+0x2c>
 8001450:	f1bb 0f00 	cmp.w	fp, #0
 8001454:	d002      	beq.n	800145c <__gnu_unwind_pr_common+0x108>
 8001456:	2800      	cmp	r0, #0
 8001458:	f040 80bd 	bne.w	80015d6 <__gnu_unwind_pr_common+0x282>
 800145c:	3404      	adds	r4, #4
 800145e:	e79b      	b.n	8001398 <__gnu_unwind_pr_common+0x44>
 8001460:	f1bb 0f00 	cmp.w	fp, #0
 8001464:	d125      	bne.n	80014b2 <__gnu_unwind_pr_common+0x15e>
 8001466:	b1a8      	cbz	r0, 8001494 <__gnu_unwind_pr_common+0x140>
 8001468:	e894 000c 	ldmia.w	r4, {r2, r3}
 800146c:	1c99      	adds	r1, r3, #2
 800146e:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8001472:	d0d6      	beq.n	8001422 <__gnu_unwind_pr_common+0xce>
 8001474:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8001478:	3301      	adds	r3, #1
 800147a:	9106      	str	r1, [sp, #24]
 800147c:	f000 80a3 	beq.w	80015c6 <__gnu_unwind_pr_common+0x272>
 8001480:	1d20      	adds	r0, r4, #4
 8001482:	f7ff fddd 	bl	8001040 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001486:	ab06      	add	r3, sp, #24
 8001488:	4601      	mov	r1, r0
 800148a:	4628      	mov	r0, r5
 800148c:	f3af 8000 	nop.w
 8001490:	2800      	cmp	r0, #0
 8001492:	d177      	bne.n	8001584 <__gnu_unwind_pr_common+0x230>
 8001494:	3408      	adds	r4, #8
 8001496:	e77f      	b.n	8001398 <__gnu_unwind_pr_common+0x44>
 8001498:	a907      	add	r1, sp, #28
 800149a:	4648      	mov	r0, r9
 800149c:	f000 faee 	bl	8001a7c <__gnu_unwind_execute>
 80014a0:	2800      	cmp	r0, #0
 80014a2:	d1be      	bne.n	8001422 <__gnu_unwind_pr_common+0xce>
 80014a4:	9b01      	ldr	r3, [sp, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d15c      	bne.n	8001564 <__gnu_unwind_pr_common+0x210>
 80014aa:	2008      	movs	r0, #8
 80014ac:	b00b      	add	sp, #44	; 0x2c
 80014ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80014b2:	210d      	movs	r1, #13
 80014b4:	4648      	mov	r0, r9
 80014b6:	6a2f      	ldr	r7, [r5, #32]
 80014b8:	f7ff fee0 	bl	800127c <_Unwind_GetGR>
 80014bc:	4287      	cmp	r7, r0
 80014be:	d1e9      	bne.n	8001494 <__gnu_unwind_pr_common+0x140>
 80014c0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80014c2:	429c      	cmp	r4, r3
 80014c4:	d1e6      	bne.n	8001494 <__gnu_unwind_pr_common+0x140>
 80014c6:	4620      	mov	r0, r4
 80014c8:	f7ff fcf0 	bl	8000eac <selfrel_offset31>
 80014cc:	210f      	movs	r1, #15
 80014ce:	4602      	mov	r2, r0
 80014d0:	4648      	mov	r0, r9
 80014d2:	f7ff fef9 	bl	80012c8 <_Unwind_SetGR>
 80014d6:	4648      	mov	r0, r9
 80014d8:	462a      	mov	r2, r5
 80014da:	2100      	movs	r1, #0
 80014dc:	f7ff fef4 	bl	80012c8 <_Unwind_SetGR>
 80014e0:	2007      	movs	r0, #7
 80014e2:	e79f      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 80014e4:	210d      	movs	r1, #13
 80014e6:	4648      	mov	r0, r9
 80014e8:	6a2f      	ldr	r7, [r5, #32]
 80014ea:	f7ff fec7 	bl	800127c <_Unwind_GetGR>
 80014ee:	4287      	cmp	r7, r0
 80014f0:	d058      	beq.n	80015a4 <__gnu_unwind_pr_common+0x250>
 80014f2:	6823      	ldr	r3, [r4, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	da87      	bge.n	8001408 <__gnu_unwind_pr_common+0xb4>
 80014f8:	3404      	adds	r4, #4
 80014fa:	e785      	b.n	8001408 <__gnu_unwind_pr_common+0xb4>
 80014fc:	9b02      	ldr	r3, [sp, #8]
 80014fe:	b33b      	cbz	r3, 8001550 <__gnu_unwind_pr_common+0x1fc>
 8001500:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8001504:	1d27      	adds	r7, r4, #4
 8001506:	f8cd b010 	str.w	fp, [sp, #16]
 800150a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800150e:	f8dd a008 	ldr.w	sl, [sp, #8]
 8001512:	9605      	str	r6, [sp, #20]
 8001514:	46a3      	mov	fp, r4
 8001516:	461c      	mov	r4, r3
 8001518:	e002      	b.n	8001520 <__gnu_unwind_pr_common+0x1cc>
 800151a:	45b2      	cmp	sl, r6
 800151c:	46b0      	mov	r8, r6
 800151e:	d016      	beq.n	800154e <__gnu_unwind_pr_common+0x1fa>
 8001520:	4638      	mov	r0, r7
 8001522:	9406      	str	r4, [sp, #24]
 8001524:	f7ff fd8c 	bl	8001040 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001528:	ab06      	add	r3, sp, #24
 800152a:	4601      	mov	r1, r0
 800152c:	2200      	movs	r2, #0
 800152e:	4628      	mov	r0, r5
 8001530:	f3af 8000 	nop.w
 8001534:	f108 0601 	add.w	r6, r8, #1
 8001538:	3704      	adds	r7, #4
 800153a:	2800      	cmp	r0, #0
 800153c:	d0ed      	beq.n	800151a <__gnu_unwind_pr_common+0x1c6>
 800153e:	9b02      	ldr	r3, [sp, #8]
 8001540:	9e05      	ldr	r6, [sp, #20]
 8001542:	4543      	cmp	r3, r8
 8001544:	465c      	mov	r4, fp
 8001546:	f8dd b010 	ldr.w	fp, [sp, #16]
 800154a:	d1d2      	bne.n	80014f2 <__gnu_unwind_pr_common+0x19e>
 800154c:	e000      	b.n	8001550 <__gnu_unwind_pr_common+0x1fc>
 800154e:	465c      	mov	r4, fp
 8001550:	4648      	mov	r0, r9
 8001552:	210d      	movs	r1, #13
 8001554:	f7ff fe92 	bl	800127c <_Unwind_GetGR>
 8001558:	9b06      	ldr	r3, [sp, #24]
 800155a:	6228      	str	r0, [r5, #32]
 800155c:	62ac      	str	r4, [r5, #40]	; 0x28
 800155e:	626b      	str	r3, [r5, #36]	; 0x24
 8001560:	2006      	movs	r0, #6
 8001562:	e75f      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 8001564:	210f      	movs	r1, #15
 8001566:	4648      	mov	r0, r9
 8001568:	f7ff fe88 	bl	800127c <_Unwind_GetGR>
 800156c:	210e      	movs	r1, #14
 800156e:	4602      	mov	r2, r0
 8001570:	4648      	mov	r0, r9
 8001572:	f7ff fea9 	bl	80012c8 <_Unwind_SetGR>
 8001576:	4648      	mov	r0, r9
 8001578:	4a29      	ldr	r2, [pc, #164]	; (8001620 <__gnu_unwind_pr_common+0x2cc>)
 800157a:	210f      	movs	r1, #15
 800157c:	f7ff fea4 	bl	80012c8 <_Unwind_SetGR>
 8001580:	2007      	movs	r0, #7
 8001582:	e74f      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 8001584:	4607      	mov	r7, r0
 8001586:	210d      	movs	r1, #13
 8001588:	4648      	mov	r0, r9
 800158a:	f7ff fe77 	bl	800127c <_Unwind_GetGR>
 800158e:	2f02      	cmp	r7, #2
 8001590:	6228      	str	r0, [r5, #32]
 8001592:	d11d      	bne.n	80015d0 <__gnu_unwind_pr_common+0x27c>
 8001594:	462b      	mov	r3, r5
 8001596:	9a06      	ldr	r2, [sp, #24]
 8001598:	f843 2f2c 	str.w	r2, [r3, #44]!
 800159c:	626b      	str	r3, [r5, #36]	; 0x24
 800159e:	62ac      	str	r4, [r5, #40]	; 0x28
 80015a0:	2006      	movs	r0, #6
 80015a2:	e73f      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 80015a4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80015a6:	429c      	cmp	r4, r3
 80015a8:	d1a3      	bne.n	80014f2 <__gnu_unwind_pr_common+0x19e>
 80015aa:	2204      	movs	r2, #4
 80015ac:	2700      	movs	r7, #0
 80015ae:	18a3      	adds	r3, r4, r2
 80015b0:	9902      	ldr	r1, [sp, #8]
 80015b2:	62a9      	str	r1, [r5, #40]	; 0x28
 80015b4:	62ef      	str	r7, [r5, #44]	; 0x2c
 80015b6:	632a      	str	r2, [r5, #48]	; 0x30
 80015b8:	636b      	str	r3, [r5, #52]	; 0x34
 80015ba:	6823      	ldr	r3, [r4, #0]
 80015bc:	42bb      	cmp	r3, r7
 80015be:	db1d      	blt.n	80015fc <__gnu_unwind_pr_common+0x2a8>
 80015c0:	2301      	movs	r3, #1
 80015c2:	9301      	str	r3, [sp, #4]
 80015c4:	e720      	b.n	8001408 <__gnu_unwind_pr_common+0xb4>
 80015c6:	4648      	mov	r0, r9
 80015c8:	210d      	movs	r1, #13
 80015ca:	f7ff fe57 	bl	800127c <_Unwind_GetGR>
 80015ce:	6228      	str	r0, [r5, #32]
 80015d0:	9b06      	ldr	r3, [sp, #24]
 80015d2:	626b      	str	r3, [r5, #36]	; 0x24
 80015d4:	e7e3      	b.n	800159e <__gnu_unwind_pr_common+0x24a>
 80015d6:	4620      	mov	r0, r4
 80015d8:	f7ff fc68 	bl	8000eac <selfrel_offset31>
 80015dc:	3404      	adds	r4, #4
 80015de:	4606      	mov	r6, r0
 80015e0:	63ac      	str	r4, [r5, #56]	; 0x38
 80015e2:	4628      	mov	r0, r5
 80015e4:	f3af 8000 	nop.w
 80015e8:	2800      	cmp	r0, #0
 80015ea:	f43f af1a 	beq.w	8001422 <__gnu_unwind_pr_common+0xce>
 80015ee:	4648      	mov	r0, r9
 80015f0:	4632      	mov	r2, r6
 80015f2:	210f      	movs	r1, #15
 80015f4:	f7ff fe68 	bl	80012c8 <_Unwind_SetGR>
 80015f8:	2007      	movs	r0, #7
 80015fa:	e713      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 80015fc:	4608      	mov	r0, r1
 80015fe:	3001      	adds	r0, #1
 8001600:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001604:	f7ff fc52 	bl	8000eac <selfrel_offset31>
 8001608:	210f      	movs	r1, #15
 800160a:	4602      	mov	r2, r0
 800160c:	4648      	mov	r0, r9
 800160e:	f7ff fe5b 	bl	80012c8 <_Unwind_SetGR>
 8001612:	4648      	mov	r0, r9
 8001614:	462a      	mov	r2, r5
 8001616:	4639      	mov	r1, r7
 8001618:	f7ff fe56 	bl	80012c8 <_Unwind_SetGR>
 800161c:	2007      	movs	r0, #7
 800161e:	e701      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 8001620:	00000000 	.word	0x00000000

08001624 <__aeabi_unwind_cpp_pr0>:
 8001624:	2300      	movs	r3, #0
 8001626:	e695      	b.n	8001354 <__gnu_unwind_pr_common>

08001628 <__aeabi_unwind_cpp_pr1>:
 8001628:	2301      	movs	r3, #1
 800162a:	e693      	b.n	8001354 <__gnu_unwind_pr_common>

0800162c <__aeabi_unwind_cpp_pr2>:
 800162c:	2302      	movs	r3, #2
 800162e:	e691      	b.n	8001354 <__gnu_unwind_pr_common>

08001630 <_Unwind_VRS_Pop>:
 8001630:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001632:	4604      	mov	r4, r0
 8001634:	b0c5      	sub	sp, #276	; 0x114
 8001636:	2904      	cmp	r1, #4
 8001638:	d80d      	bhi.n	8001656 <_Unwind_VRS_Pop+0x26>
 800163a:	e8df f001 	tbb	[pc, r1]
 800163e:	0353      	.short	0x0353
 8001640:	310c      	.short	0x310c
 8001642:	0f          	.byte	0x0f
 8001643:	00          	.byte	0x00
 8001644:	2b01      	cmp	r3, #1
 8001646:	ea4f 4612 	mov.w	r6, r2, lsr #16
 800164a:	b295      	uxth	r5, r2
 800164c:	d162      	bne.n	8001714 <_Unwind_VRS_Pop+0xe4>
 800164e:	1972      	adds	r2, r6, r5
 8001650:	2a10      	cmp	r2, #16
 8001652:	f240 809b 	bls.w	800178c <_Unwind_VRS_Pop+0x15c>
 8001656:	2002      	movs	r0, #2
 8001658:	b045      	add	sp, #276	; 0x114
 800165a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1fa      	bne.n	8001656 <_Unwind_VRS_Pop+0x26>
 8001660:	2a10      	cmp	r2, #16
 8001662:	d8f8      	bhi.n	8001656 <_Unwind_VRS_Pop+0x26>
 8001664:	6823      	ldr	r3, [r4, #0]
 8001666:	06d8      	lsls	r0, r3, #27
 8001668:	f100 80c6 	bmi.w	80017f8 <_Unwind_VRS_Pop+0x1c8>
 800166c:	ae22      	add	r6, sp, #136	; 0x88
 800166e:	4630      	mov	r0, r6
 8001670:	9201      	str	r2, [sp, #4]
 8001672:	f000 f973 	bl	800195c <__gnu_Unwind_Save_WMMXC>
 8001676:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001678:	9a01      	ldr	r2, [sp, #4]
 800167a:	2300      	movs	r3, #0
 800167c:	2501      	movs	r5, #1
 800167e:	fa05 f103 	lsl.w	r1, r5, r3
 8001682:	4211      	tst	r1, r2
 8001684:	d003      	beq.n	800168e <_Unwind_VRS_Pop+0x5e>
 8001686:	6801      	ldr	r1, [r0, #0]
 8001688:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 800168c:	3004      	adds	r0, #4
 800168e:	3301      	adds	r3, #1
 8001690:	2b04      	cmp	r3, #4
 8001692:	d1f4      	bne.n	800167e <_Unwind_VRS_Pop+0x4e>
 8001694:	63a0      	str	r0, [r4, #56]	; 0x38
 8001696:	4630      	mov	r0, r6
 8001698:	f000 f956 	bl	8001948 <__gnu_Unwind_Restore_WMMXC>
 800169c:	2000      	movs	r0, #0
 800169e:	e7db      	b.n	8001658 <_Unwind_VRS_Pop+0x28>
 80016a0:	2b03      	cmp	r3, #3
 80016a2:	d1d8      	bne.n	8001656 <_Unwind_VRS_Pop+0x26>
 80016a4:	0c15      	lsrs	r5, r2, #16
 80016a6:	b297      	uxth	r7, r2
 80016a8:	19eb      	adds	r3, r5, r7
 80016aa:	2b10      	cmp	r3, #16
 80016ac:	d8d3      	bhi.n	8001656 <_Unwind_VRS_Pop+0x26>
 80016ae:	6823      	ldr	r3, [r4, #0]
 80016b0:	071e      	lsls	r6, r3, #28
 80016b2:	f100 80b5 	bmi.w	8001820 <_Unwind_VRS_Pop+0x1f0>
 80016b6:	ae22      	add	r6, sp, #136	; 0x88
 80016b8:	4630      	mov	r0, r6
 80016ba:	f000 f923 	bl	8001904 <__gnu_Unwind_Save_WMMXD>
 80016be:	00ed      	lsls	r5, r5, #3
 80016c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80016c2:	b14f      	cbz	r7, 80016d8 <_Unwind_VRS_Pop+0xa8>
 80016c4:	3d04      	subs	r5, #4
 80016c6:	1971      	adds	r1, r6, r5
 80016c8:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 80016cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80016d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80016d4:	4283      	cmp	r3, r0
 80016d6:	d1f9      	bne.n	80016cc <_Unwind_VRS_Pop+0x9c>
 80016d8:	4630      	mov	r0, r6
 80016da:	63a3      	str	r3, [r4, #56]	; 0x38
 80016dc:	f000 f8f0 	bl	80018c0 <__gnu_Unwind_Restore_WMMXD>
 80016e0:	2000      	movs	r0, #0
 80016e2:	e7b9      	b.n	8001658 <_Unwind_VRS_Pop+0x28>
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d1b6      	bne.n	8001656 <_Unwind_VRS_Pop+0x26>
 80016e8:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80016ea:	b297      	uxth	r7, r2
 80016ec:	1d20      	adds	r0, r4, #4
 80016ee:	2601      	movs	r6, #1
 80016f0:	fa06 f103 	lsl.w	r1, r6, r3
 80016f4:	4239      	tst	r1, r7
 80016f6:	f103 0301 	add.w	r3, r3, #1
 80016fa:	d002      	beq.n	8001702 <_Unwind_VRS_Pop+0xd2>
 80016fc:	6829      	ldr	r1, [r5, #0]
 80016fe:	6001      	str	r1, [r0, #0]
 8001700:	3504      	adds	r5, #4
 8001702:	2b10      	cmp	r3, #16
 8001704:	f100 0004 	add.w	r0, r0, #4
 8001708:	d1f2      	bne.n	80016f0 <_Unwind_VRS_Pop+0xc0>
 800170a:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 800170e:	d13b      	bne.n	8001788 <_Unwind_VRS_Pop+0x158>
 8001710:	63a5      	str	r5, [r4, #56]	; 0x38
 8001712:	e7a1      	b.n	8001658 <_Unwind_VRS_Pop+0x28>
 8001714:	2b05      	cmp	r3, #5
 8001716:	d19e      	bne.n	8001656 <_Unwind_VRS_Pop+0x26>
 8001718:	1977      	adds	r7, r6, r5
 800171a:	2f20      	cmp	r7, #32
 800171c:	d89b      	bhi.n	8001656 <_Unwind_VRS_Pop+0x26>
 800171e:	2e0f      	cmp	r6, #15
 8001720:	d966      	bls.n	80017f0 <_Unwind_VRS_Pop+0x1c0>
 8001722:	462f      	mov	r7, r5
 8001724:	2d00      	cmp	r5, #0
 8001726:	d13a      	bne.n	800179e <_Unwind_VRS_Pop+0x16e>
 8001728:	462a      	mov	r2, r5
 800172a:	2700      	movs	r7, #0
 800172c:	2a00      	cmp	r2, #0
 800172e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001730:	dd72      	ble.n	8001818 <_Unwind_VRS_Pop+0x1e8>
 8001732:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8001736:	4601      	mov	r1, r0
 8001738:	a844      	add	r0, sp, #272	; 0x110
 800173a:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 800173e:	388c      	subs	r0, #140	; 0x8c
 8001740:	f851 5b04 	ldr.w	r5, [r1], #4
 8001744:	f840 5f04 	str.w	r5, [r0, #4]!
 8001748:	4291      	cmp	r1, r2
 800174a:	d1f9      	bne.n	8001740 <_Unwind_VRS_Pop+0x110>
 800174c:	4608      	mov	r0, r1
 800174e:	b197      	cbz	r7, 8001776 <_Unwind_VRS_Pop+0x146>
 8001750:	2e10      	cmp	r6, #16
 8001752:	4632      	mov	r2, r6
 8001754:	a944      	add	r1, sp, #272	; 0x110
 8001756:	bf38      	it	cc
 8001758:	2210      	movcc	r2, #16
 800175a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800175e:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8001762:	0079      	lsls	r1, r7, #1
 8001764:	3a04      	subs	r2, #4
 8001766:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800176a:	f850 5b04 	ldr.w	r5, [r0], #4
 800176e:	f842 5f04 	str.w	r5, [r2, #4]!
 8001772:	4288      	cmp	r0, r1
 8001774:	d1f9      	bne.n	800176a <_Unwind_VRS_Pop+0x13a>
 8001776:	2b01      	cmp	r3, #1
 8001778:	d048      	beq.n	800180c <_Unwind_VRS_Pop+0x1dc>
 800177a:	2e0f      	cmp	r6, #15
 800177c:	63a1      	str	r1, [r4, #56]	; 0x38
 800177e:	d933      	bls.n	80017e8 <_Unwind_VRS_Pop+0x1b8>
 8001780:	b117      	cbz	r7, 8001788 <_Unwind_VRS_Pop+0x158>
 8001782:	a802      	add	r0, sp, #8
 8001784:	f000 f894 	bl	80018b0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001788:	2000      	movs	r0, #0
 800178a:	e765      	b.n	8001658 <_Unwind_VRS_Pop+0x28>
 800178c:	2e0f      	cmp	r6, #15
 800178e:	f63f af62 	bhi.w	8001656 <_Unwind_VRS_Pop+0x26>
 8001792:	2700      	movs	r7, #0
 8001794:	6822      	ldr	r2, [r4, #0]
 8001796:	07d1      	lsls	r1, r2, #31
 8001798:	d417      	bmi.n	80017ca <_Unwind_VRS_Pop+0x19a>
 800179a:	2f00      	cmp	r7, #0
 800179c:	d060      	beq.n	8001860 <_Unwind_VRS_Pop+0x230>
 800179e:	6822      	ldr	r2, [r4, #0]
 80017a0:	0751      	lsls	r1, r2, #29
 80017a2:	d445      	bmi.n	8001830 <_Unwind_VRS_Pop+0x200>
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d04d      	beq.n	8001844 <_Unwind_VRS_Pop+0x214>
 80017a8:	2e0f      	cmp	r6, #15
 80017aa:	d806      	bhi.n	80017ba <_Unwind_VRS_Pop+0x18a>
 80017ac:	a822      	add	r0, sp, #136	; 0x88
 80017ae:	9301      	str	r3, [sp, #4]
 80017b0:	f000 f87a 	bl	80018a8 <__gnu_Unwind_Save_VFP_D>
 80017b4:	9b01      	ldr	r3, [sp, #4]
 80017b6:	2f00      	cmp	r7, #0
 80017b8:	d0b6      	beq.n	8001728 <_Unwind_VRS_Pop+0xf8>
 80017ba:	a802      	add	r0, sp, #8
 80017bc:	9301      	str	r3, [sp, #4]
 80017be:	f000 f87b 	bl	80018b8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 80017c2:	9b01      	ldr	r3, [sp, #4]
 80017c4:	f1c6 0210 	rsb	r2, r6, #16
 80017c8:	e7b0      	b.n	800172c <_Unwind_VRS_Pop+0xfc>
 80017ca:	f022 0101 	bic.w	r1, r2, #1
 80017ce:	2b05      	cmp	r3, #5
 80017d0:	6021      	str	r1, [r4, #0]
 80017d2:	9301      	str	r3, [sp, #4]
 80017d4:	4620      	mov	r0, r4
 80017d6:	d03b      	beq.n	8001850 <_Unwind_VRS_Pop+0x220>
 80017d8:	f022 0203 	bic.w	r2, r2, #3
 80017dc:	f840 2b48 	str.w	r2, [r0], #72
 80017e0:	f000 f85a 	bl	8001898 <__gnu_Unwind_Save_VFP>
 80017e4:	9b01      	ldr	r3, [sp, #4]
 80017e6:	e7d8      	b.n	800179a <_Unwind_VRS_Pop+0x16a>
 80017e8:	a822      	add	r0, sp, #136	; 0x88
 80017ea:	f000 f859 	bl	80018a0 <__gnu_Unwind_Restore_VFP_D>
 80017ee:	e7c7      	b.n	8001780 <_Unwind_VRS_Pop+0x150>
 80017f0:	2f10      	cmp	r7, #16
 80017f2:	d9ce      	bls.n	8001792 <_Unwind_VRS_Pop+0x162>
 80017f4:	3f10      	subs	r7, #16
 80017f6:	e7cd      	b.n	8001794 <_Unwind_VRS_Pop+0x164>
 80017f8:	f023 0310 	bic.w	r3, r3, #16
 80017fc:	6023      	str	r3, [r4, #0]
 80017fe:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001802:	9201      	str	r2, [sp, #4]
 8001804:	f000 f8aa 	bl	800195c <__gnu_Unwind_Save_WMMXC>
 8001808:	9a01      	ldr	r2, [sp, #4]
 800180a:	e72f      	b.n	800166c <_Unwind_VRS_Pop+0x3c>
 800180c:	3104      	adds	r1, #4
 800180e:	63a1      	str	r1, [r4, #56]	; 0x38
 8001810:	a822      	add	r0, sp, #136	; 0x88
 8001812:	f000 f83d 	bl	8001890 <__gnu_Unwind_Restore_VFP>
 8001816:	e7b7      	b.n	8001788 <_Unwind_VRS_Pop+0x158>
 8001818:	2f00      	cmp	r7, #0
 800181a:	d199      	bne.n	8001750 <_Unwind_VRS_Pop+0x120>
 800181c:	4601      	mov	r1, r0
 800181e:	e7aa      	b.n	8001776 <_Unwind_VRS_Pop+0x146>
 8001820:	f023 0308 	bic.w	r3, r3, #8
 8001824:	6023      	str	r3, [r4, #0]
 8001826:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800182a:	f000 f86b 	bl	8001904 <__gnu_Unwind_Save_WMMXD>
 800182e:	e742      	b.n	80016b6 <_Unwind_VRS_Pop+0x86>
 8001830:	4620      	mov	r0, r4
 8001832:	f022 0204 	bic.w	r2, r2, #4
 8001836:	f840 2bd0 	str.w	r2, [r0], #208
 800183a:	9301      	str	r3, [sp, #4]
 800183c:	f000 f83c 	bl	80018b8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001840:	9b01      	ldr	r3, [sp, #4]
 8001842:	e7af      	b.n	80017a4 <_Unwind_VRS_Pop+0x174>
 8001844:	a822      	add	r0, sp, #136	; 0x88
 8001846:	9301      	str	r3, [sp, #4]
 8001848:	f000 f826 	bl	8001898 <__gnu_Unwind_Save_VFP>
 800184c:	9b01      	ldr	r3, [sp, #4]
 800184e:	e7b9      	b.n	80017c4 <_Unwind_VRS_Pop+0x194>
 8001850:	f041 0102 	orr.w	r1, r1, #2
 8001854:	f840 1b48 	str.w	r1, [r0], #72
 8001858:	f000 f826 	bl	80018a8 <__gnu_Unwind_Save_VFP_D>
 800185c:	9b01      	ldr	r3, [sp, #4]
 800185e:	e79c      	b.n	800179a <_Unwind_VRS_Pop+0x16a>
 8001860:	2b01      	cmp	r3, #1
 8001862:	d003      	beq.n	800186c <_Unwind_VRS_Pop+0x23c>
 8001864:	2e0f      	cmp	r6, #15
 8001866:	f63f af5f 	bhi.w	8001728 <_Unwind_VRS_Pop+0xf8>
 800186a:	e79f      	b.n	80017ac <_Unwind_VRS_Pop+0x17c>
 800186c:	a822      	add	r0, sp, #136	; 0x88
 800186e:	9301      	str	r3, [sp, #4]
 8001870:	f000 f812 	bl	8001898 <__gnu_Unwind_Save_VFP>
 8001874:	9b01      	ldr	r3, [sp, #4]
 8001876:	e757      	b.n	8001728 <_Unwind_VRS_Pop+0xf8>

08001878 <__restore_core_regs>:
 8001878:	f100 0134 	add.w	r1, r0, #52	; 0x34
 800187c:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8001880:	469c      	mov	ip, r3
 8001882:	46a6      	mov	lr, r4
 8001884:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8001888:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800188c:	46e5      	mov	sp, ip
 800188e:	bd00      	pop	{pc}

08001890 <__gnu_Unwind_Restore_VFP>:
 8001890:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop

08001898 <__gnu_Unwind_Save_VFP>:
 8001898:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop

080018a0 <__gnu_Unwind_Restore_VFP_D>:
 80018a0:	ec90 0b20 	vldmia	r0, {d0-d15}
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop

080018a8 <__gnu_Unwind_Save_VFP_D>:
 80018a8:	ec80 0b20 	vstmia	r0, {d0-d15}
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop

080018b0 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 80018b0:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop

080018b8 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 80018b8:	ecc0 0b20 	vstmia	r0, {d16-d31}
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop

080018c0 <__gnu_Unwind_Restore_WMMXD>:
 80018c0:	ecf0 0102 	ldfe	f0, [r0], #8
 80018c4:	ecf0 1102 	ldfe	f1, [r0], #8
 80018c8:	ecf0 2102 	ldfe	f2, [r0], #8
 80018cc:	ecf0 3102 	ldfe	f3, [r0], #8
 80018d0:	ecf0 4102 	ldfe	f4, [r0], #8
 80018d4:	ecf0 5102 	ldfe	f5, [r0], #8
 80018d8:	ecf0 6102 	ldfe	f6, [r0], #8
 80018dc:	ecf0 7102 	ldfe	f7, [r0], #8
 80018e0:	ecf0 8102 	ldfp	f0, [r0], #8
 80018e4:	ecf0 9102 	ldfp	f1, [r0], #8
 80018e8:	ecf0 a102 	ldfp	f2, [r0], #8
 80018ec:	ecf0 b102 	ldfp	f3, [r0], #8
 80018f0:	ecf0 c102 	ldfp	f4, [r0], #8
 80018f4:	ecf0 d102 	ldfp	f5, [r0], #8
 80018f8:	ecf0 e102 	ldfp	f6, [r0], #8
 80018fc:	ecf0 f102 	ldfp	f7, [r0], #8
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop

08001904 <__gnu_Unwind_Save_WMMXD>:
 8001904:	ece0 0102 	stfe	f0, [r0], #8
 8001908:	ece0 1102 	stfe	f1, [r0], #8
 800190c:	ece0 2102 	stfe	f2, [r0], #8
 8001910:	ece0 3102 	stfe	f3, [r0], #8
 8001914:	ece0 4102 	stfe	f4, [r0], #8
 8001918:	ece0 5102 	stfe	f5, [r0], #8
 800191c:	ece0 6102 	stfe	f6, [r0], #8
 8001920:	ece0 7102 	stfe	f7, [r0], #8
 8001924:	ece0 8102 	stfp	f0, [r0], #8
 8001928:	ece0 9102 	stfp	f1, [r0], #8
 800192c:	ece0 a102 	stfp	f2, [r0], #8
 8001930:	ece0 b102 	stfp	f3, [r0], #8
 8001934:	ece0 c102 	stfp	f4, [r0], #8
 8001938:	ece0 d102 	stfp	f5, [r0], #8
 800193c:	ece0 e102 	stfp	f6, [r0], #8
 8001940:	ece0 f102 	stfp	f7, [r0], #8
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop

08001948 <__gnu_Unwind_Restore_WMMXC>:
 8001948:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 800194c:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001950:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001954:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop

0800195c <__gnu_Unwind_Save_WMMXC>:
 800195c:	fca0 8101 	stc2	1, cr8, [r0], #4
 8001960:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001964:	fca0 a101 	stc2	1, cr10, [r0], #4
 8001968:	fca0 b101 	stc2	1, cr11, [r0], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop

08001970 <_Unwind_RaiseException>:
 8001970:	46ec      	mov	ip, sp
 8001972:	b500      	push	{lr}
 8001974:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001978:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800197c:	f04f 0300 	mov.w	r3, #0
 8001980:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001984:	a901      	add	r1, sp, #4
 8001986:	f7ff fbf3 	bl	8001170 <__gnu_Unwind_RaiseException>
 800198a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800198e:	b012      	add	sp, #72	; 0x48
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop

08001994 <_Unwind_Resume>:
 8001994:	46ec      	mov	ip, sp
 8001996:	b500      	push	{lr}
 8001998:	e92d 5000 	stmdb	sp!, {ip, lr}
 800199c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019a0:	f04f 0300 	mov.w	r3, #0
 80019a4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019a8:	a901      	add	r1, sp, #4
 80019aa:	f7ff fc1b 	bl	80011e4 <__gnu_Unwind_Resume>
 80019ae:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019b2:	b012      	add	sp, #72	; 0x48
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop

080019b8 <_Unwind_Resume_or_Rethrow>:
 80019b8:	46ec      	mov	ip, sp
 80019ba:	b500      	push	{lr}
 80019bc:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019c0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019c4:	f04f 0300 	mov.w	r3, #0
 80019c8:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019cc:	a901      	add	r1, sp, #4
 80019ce:	f7ff fc2b 	bl	8001228 <__gnu_Unwind_Resume_or_Rethrow>
 80019d2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019d6:	b012      	add	sp, #72	; 0x48
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop

080019dc <_Unwind_ForcedUnwind>:
 80019dc:	46ec      	mov	ip, sp
 80019de:	b500      	push	{lr}
 80019e0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019e4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019f0:	ab01      	add	r3, sp, #4
 80019f2:	f7ff fbed 	bl	80011d0 <__gnu_Unwind_ForcedUnwind>
 80019f6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019fa:	b012      	add	sp, #72	; 0x48
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop

08001a00 <_Unwind_Backtrace>:
 8001a00:	46ec      	mov	ip, sp
 8001a02:	b500      	push	{lr}
 8001a04:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a08:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a0c:	f04f 0300 	mov.w	r3, #0
 8001a10:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a14:	aa01      	add	r2, sp, #4
 8001a16:	f7ff fc65 	bl	80012e4 <__gnu_Unwind_Backtrace>
 8001a1a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a1e:	b012      	add	sp, #72	; 0x48
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop

08001a24 <next_unwind_byte>:
 8001a24:	7a02      	ldrb	r2, [r0, #8]
 8001a26:	b91a      	cbnz	r2, 8001a30 <next_unwind_byte+0xc>
 8001a28:	7a43      	ldrb	r3, [r0, #9]
 8001a2a:	b943      	cbnz	r3, 8001a3e <next_unwind_byte+0x1a>
 8001a2c:	20b0      	movs	r0, #176	; 0xb0
 8001a2e:	4770      	bx	lr
 8001a30:	6803      	ldr	r3, [r0, #0]
 8001a32:	3a01      	subs	r2, #1
 8001a34:	7202      	strb	r2, [r0, #8]
 8001a36:	021a      	lsls	r2, r3, #8
 8001a38:	6002      	str	r2, [r0, #0]
 8001a3a:	0e18      	lsrs	r0, r3, #24
 8001a3c:	4770      	bx	lr
 8001a3e:	6842      	ldr	r2, [r0, #4]
 8001a40:	3b01      	subs	r3, #1
 8001a42:	b410      	push	{r4}
 8001a44:	7243      	strb	r3, [r0, #9]
 8001a46:	6813      	ldr	r3, [r2, #0]
 8001a48:	2103      	movs	r1, #3
 8001a4a:	1d14      	adds	r4, r2, #4
 8001a4c:	7201      	strb	r1, [r0, #8]
 8001a4e:	021a      	lsls	r2, r3, #8
 8001a50:	6044      	str	r4, [r0, #4]
 8001a52:	6002      	str	r2, [r0, #0]
 8001a54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a58:	0e18      	lsrs	r0, r3, #24
 8001a5a:	4770      	bx	lr

08001a5c <_Unwind_GetGR.constprop.0>:
 8001a5c:	b500      	push	{lr}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	aa03      	add	r2, sp, #12
 8001a62:	2300      	movs	r3, #0
 8001a64:	9200      	str	r2, [sp, #0]
 8001a66:	4619      	mov	r1, r3
 8001a68:	220c      	movs	r2, #12
 8001a6a:	f7ff fbed 	bl	8001248 <_Unwind_VRS_Get>
 8001a6e:	9803      	ldr	r0, [sp, #12]
 8001a70:	b005      	add	sp, #20
 8001a72:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a76:	bf00      	nop

08001a78 <unwind_UCB_from_context>:
 8001a78:	e7f0      	b.n	8001a5c <_Unwind_GetGR.constprop.0>
 8001a7a:	bf00      	nop

08001a7c <__gnu_unwind_execute>:
 8001a7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a80:	4606      	mov	r6, r0
 8001a82:	b085      	sub	sp, #20
 8001a84:	460f      	mov	r7, r1
 8001a86:	f04f 0800 	mov.w	r8, #0
 8001a8a:	4638      	mov	r0, r7
 8001a8c:	f7ff ffca 	bl	8001a24 <next_unwind_byte>
 8001a90:	28b0      	cmp	r0, #176	; 0xb0
 8001a92:	4604      	mov	r4, r0
 8001a94:	d023      	beq.n	8001ade <__gnu_unwind_execute+0x62>
 8001a96:	0605      	lsls	r5, r0, #24
 8001a98:	d427      	bmi.n	8001aea <__gnu_unwind_execute+0x6e>
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	f10d 090c 	add.w	r9, sp, #12
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	0085      	lsls	r5, r0, #2
 8001aa4:	220d      	movs	r2, #13
 8001aa6:	f8cd 9000 	str.w	r9, [sp]
 8001aaa:	4630      	mov	r0, r6
 8001aac:	f7ff fbcc 	bl	8001248 <_Unwind_VRS_Get>
 8001ab0:	b2ed      	uxtb	r5, r5
 8001ab2:	9b03      	ldr	r3, [sp, #12]
 8001ab4:	f8cd 9000 	str.w	r9, [sp]
 8001ab8:	0660      	lsls	r0, r4, #25
 8001aba:	f105 0504 	add.w	r5, r5, #4
 8001abe:	bf4c      	ite	mi
 8001ac0:	1b5d      	submi	r5, r3, r5
 8001ac2:	18ed      	addpl	r5, r5, r3
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	220d      	movs	r2, #13
 8001aca:	4630      	mov	r0, r6
 8001acc:	9503      	str	r5, [sp, #12]
 8001ace:	f7ff fbe1 	bl	8001294 <_Unwind_VRS_Set>
 8001ad2:	4638      	mov	r0, r7
 8001ad4:	f7ff ffa6 	bl	8001a24 <next_unwind_byte>
 8001ad8:	28b0      	cmp	r0, #176	; 0xb0
 8001ada:	4604      	mov	r4, r0
 8001adc:	d1db      	bne.n	8001a96 <__gnu_unwind_execute+0x1a>
 8001ade:	f1b8 0f00 	cmp.w	r8, #0
 8001ae2:	f000 8095 	beq.w	8001c10 <__gnu_unwind_execute+0x194>
 8001ae6:	2000      	movs	r0, #0
 8001ae8:	e01c      	b.n	8001b24 <__gnu_unwind_execute+0xa8>
 8001aea:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001aee:	2b80      	cmp	r3, #128	; 0x80
 8001af0:	d05d      	beq.n	8001bae <__gnu_unwind_execute+0x132>
 8001af2:	2b90      	cmp	r3, #144	; 0x90
 8001af4:	d019      	beq.n	8001b2a <__gnu_unwind_execute+0xae>
 8001af6:	2ba0      	cmp	r3, #160	; 0xa0
 8001af8:	d02c      	beq.n	8001b54 <__gnu_unwind_execute+0xd8>
 8001afa:	2bb0      	cmp	r3, #176	; 0xb0
 8001afc:	d03f      	beq.n	8001b7e <__gnu_unwind_execute+0x102>
 8001afe:	2bc0      	cmp	r3, #192	; 0xc0
 8001b00:	d06c      	beq.n	8001bdc <__gnu_unwind_execute+0x160>
 8001b02:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001b06:	2bd0      	cmp	r3, #208	; 0xd0
 8001b08:	d10b      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001b0a:	f000 0207 	and.w	r2, r0, #7
 8001b0e:	3201      	adds	r2, #1
 8001b10:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001b14:	2305      	movs	r3, #5
 8001b16:	2101      	movs	r1, #1
 8001b18:	4630      	mov	r0, r6
 8001b1a:	f7ff fd89 	bl	8001630 <_Unwind_VRS_Pop>
 8001b1e:	2800      	cmp	r0, #0
 8001b20:	d0b3      	beq.n	8001a8a <__gnu_unwind_execute+0xe>
 8001b22:	2009      	movs	r0, #9
 8001b24:	b005      	add	sp, #20
 8001b26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b2a:	f000 030d 	and.w	r3, r0, #13
 8001b2e:	2b0d      	cmp	r3, #13
 8001b30:	d0f7      	beq.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001b32:	ad03      	add	r5, sp, #12
 8001b34:	2300      	movs	r3, #0
 8001b36:	f000 020f 	and.w	r2, r0, #15
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	9500      	str	r5, [sp, #0]
 8001b3e:	4630      	mov	r0, r6
 8001b40:	f7ff fb82 	bl	8001248 <_Unwind_VRS_Get>
 8001b44:	2300      	movs	r3, #0
 8001b46:	9500      	str	r5, [sp, #0]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	220d      	movs	r2, #13
 8001b4c:	4630      	mov	r0, r6
 8001b4e:	f7ff fba1 	bl	8001294 <_Unwind_VRS_Set>
 8001b52:	e79a      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001b54:	43c2      	mvns	r2, r0
 8001b56:	f002 0307 	and.w	r3, r2, #7
 8001b5a:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001b5e:	411a      	asrs	r2, r3
 8001b60:	0701      	lsls	r1, r0, #28
 8001b62:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001b66:	f04f 0300 	mov.w	r3, #0
 8001b6a:	bf48      	it	mi
 8001b6c:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001b70:	4619      	mov	r1, r3
 8001b72:	4630      	mov	r0, r6
 8001b74:	f7ff fd5c 	bl	8001630 <_Unwind_VRS_Pop>
 8001b78:	2800      	cmp	r0, #0
 8001b7a:	d1d2      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001b7c:	e785      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001b7e:	28b1      	cmp	r0, #177	; 0xb1
 8001b80:	d057      	beq.n	8001c32 <__gnu_unwind_execute+0x1b6>
 8001b82:	28b2      	cmp	r0, #178	; 0xb2
 8001b84:	d068      	beq.n	8001c58 <__gnu_unwind_execute+0x1dc>
 8001b86:	28b3      	cmp	r0, #179	; 0xb3
 8001b88:	f000 8095 	beq.w	8001cb6 <__gnu_unwind_execute+0x23a>
 8001b8c:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001b90:	2bb4      	cmp	r3, #180	; 0xb4
 8001b92:	d0c6      	beq.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001b94:	f000 0207 	and.w	r2, r0, #7
 8001b98:	3201      	adds	r2, #1
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4630      	mov	r0, r6
 8001ba4:	f7ff fd44 	bl	8001630 <_Unwind_VRS_Pop>
 8001ba8:	2800      	cmp	r0, #0
 8001baa:	d1ba      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001bac:	e76d      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001bae:	4638      	mov	r0, r7
 8001bb0:	f7ff ff38 	bl	8001a24 <next_unwind_byte>
 8001bb4:	0224      	lsls	r4, r4, #8
 8001bb6:	4304      	orrs	r4, r0
 8001bb8:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001bbc:	d0b1      	beq.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001bbe:	0124      	lsls	r4, r4, #4
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	b2a2      	uxth	r2, r4
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4630      	mov	r0, r6
 8001bc8:	f7ff fd32 	bl	8001630 <_Unwind_VRS_Pop>
 8001bcc:	2800      	cmp	r0, #0
 8001bce:	d1a8      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001bd0:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001bd4:	bf18      	it	ne
 8001bd6:	f04f 0801 	movne.w	r8, #1
 8001bda:	e756      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001bdc:	28c6      	cmp	r0, #198	; 0xc6
 8001bde:	d07d      	beq.n	8001cdc <__gnu_unwind_execute+0x260>
 8001be0:	28c7      	cmp	r0, #199	; 0xc7
 8001be2:	f000 8086 	beq.w	8001cf2 <__gnu_unwind_execute+0x276>
 8001be6:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001bea:	2bc0      	cmp	r3, #192	; 0xc0
 8001bec:	f000 8094 	beq.w	8001d18 <__gnu_unwind_execute+0x29c>
 8001bf0:	28c8      	cmp	r0, #200	; 0xc8
 8001bf2:	f000 809f 	beq.w	8001d34 <__gnu_unwind_execute+0x2b8>
 8001bf6:	28c9      	cmp	r0, #201	; 0xc9
 8001bf8:	d193      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001bfa:	4638      	mov	r0, r7
 8001bfc:	f7ff ff12 	bl	8001a24 <next_unwind_byte>
 8001c00:	0302      	lsls	r2, r0, #12
 8001c02:	f000 000f 	and.w	r0, r0, #15
 8001c06:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001c0a:	3001      	adds	r0, #1
 8001c0c:	4302      	orrs	r2, r0
 8001c0e:	e781      	b.n	8001b14 <__gnu_unwind_execute+0x98>
 8001c10:	ac03      	add	r4, sp, #12
 8001c12:	4643      	mov	r3, r8
 8001c14:	220e      	movs	r2, #14
 8001c16:	4641      	mov	r1, r8
 8001c18:	9400      	str	r4, [sp, #0]
 8001c1a:	4630      	mov	r0, r6
 8001c1c:	f7ff fb14 	bl	8001248 <_Unwind_VRS_Get>
 8001c20:	9400      	str	r4, [sp, #0]
 8001c22:	4630      	mov	r0, r6
 8001c24:	4643      	mov	r3, r8
 8001c26:	220f      	movs	r2, #15
 8001c28:	4641      	mov	r1, r8
 8001c2a:	f7ff fb33 	bl	8001294 <_Unwind_VRS_Set>
 8001c2e:	4640      	mov	r0, r8
 8001c30:	e778      	b.n	8001b24 <__gnu_unwind_execute+0xa8>
 8001c32:	4638      	mov	r0, r7
 8001c34:	f7ff fef6 	bl	8001a24 <next_unwind_byte>
 8001c38:	2800      	cmp	r0, #0
 8001c3a:	f43f af72 	beq.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001c3e:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001c42:	f47f af6e 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001c46:	4602      	mov	r2, r0
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4630      	mov	r0, r6
 8001c4c:	f7ff fcf0 	bl	8001630 <_Unwind_VRS_Pop>
 8001c50:	2800      	cmp	r0, #0
 8001c52:	f47f af66 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001c56:	e718      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001c58:	2300      	movs	r3, #0
 8001c5a:	f10d 090c 	add.w	r9, sp, #12
 8001c5e:	220d      	movs	r2, #13
 8001c60:	4619      	mov	r1, r3
 8001c62:	f8cd 9000 	str.w	r9, [sp]
 8001c66:	4630      	mov	r0, r6
 8001c68:	f7ff faee 	bl	8001248 <_Unwind_VRS_Get>
 8001c6c:	4638      	mov	r0, r7
 8001c6e:	f7ff fed9 	bl	8001a24 <next_unwind_byte>
 8001c72:	0602      	lsls	r2, r0, #24
 8001c74:	f04f 0402 	mov.w	r4, #2
 8001c78:	d50c      	bpl.n	8001c94 <__gnu_unwind_execute+0x218>
 8001c7a:	9b03      	ldr	r3, [sp, #12]
 8001c7c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001c80:	40a0      	lsls	r0, r4
 8001c82:	4403      	add	r3, r0
 8001c84:	4638      	mov	r0, r7
 8001c86:	9303      	str	r3, [sp, #12]
 8001c88:	f7ff fecc 	bl	8001a24 <next_unwind_byte>
 8001c8c:	0603      	lsls	r3, r0, #24
 8001c8e:	f104 0407 	add.w	r4, r4, #7
 8001c92:	d4f2      	bmi.n	8001c7a <__gnu_unwind_execute+0x1fe>
 8001c94:	9b03      	ldr	r3, [sp, #12]
 8001c96:	f8cd 9000 	str.w	r9, [sp]
 8001c9a:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001c9e:	40a2      	lsls	r2, r4
 8001ca0:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	4414      	add	r4, r2
 8001ca8:	4619      	mov	r1, r3
 8001caa:	220d      	movs	r2, #13
 8001cac:	4630      	mov	r0, r6
 8001cae:	9403      	str	r4, [sp, #12]
 8001cb0:	f7ff faf0 	bl	8001294 <_Unwind_VRS_Set>
 8001cb4:	e6e9      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001cb6:	4638      	mov	r0, r7
 8001cb8:	f7ff feb4 	bl	8001a24 <next_unwind_byte>
 8001cbc:	0301      	lsls	r1, r0, #12
 8001cbe:	f000 000f 	and.w	r0, r0, #15
 8001cc2:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001cc6:	1c42      	adds	r2, r0, #1
 8001cc8:	2301      	movs	r3, #1
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	4630      	mov	r0, r6
 8001cce:	4619      	mov	r1, r3
 8001cd0:	f7ff fcae 	bl	8001630 <_Unwind_VRS_Pop>
 8001cd4:	2800      	cmp	r0, #0
 8001cd6:	f47f af24 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001cda:	e6d6      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001cdc:	4638      	mov	r0, r7
 8001cde:	f7ff fea1 	bl	8001a24 <next_unwind_byte>
 8001ce2:	0301      	lsls	r1, r0, #12
 8001ce4:	f000 000f 	and.w	r0, r0, #15
 8001ce8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001cec:	1c42      	adds	r2, r0, #1
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e7eb      	b.n	8001cca <__gnu_unwind_execute+0x24e>
 8001cf2:	4638      	mov	r0, r7
 8001cf4:	f7ff fe96 	bl	8001a24 <next_unwind_byte>
 8001cf8:	2800      	cmp	r0, #0
 8001cfa:	f43f af12 	beq.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001cfe:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001d02:	f47f af0e 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001d06:	4602      	mov	r2, r0
 8001d08:	2104      	movs	r1, #4
 8001d0a:	4630      	mov	r0, r6
 8001d0c:	f7ff fc90 	bl	8001630 <_Unwind_VRS_Pop>
 8001d10:	2800      	cmp	r0, #0
 8001d12:	f47f af06 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001d16:	e6b8      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001d18:	f000 020f 	and.w	r2, r0, #15
 8001d1c:	3201      	adds	r2, #1
 8001d1e:	2303      	movs	r3, #3
 8001d20:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001d24:	4619      	mov	r1, r3
 8001d26:	4630      	mov	r0, r6
 8001d28:	f7ff fc82 	bl	8001630 <_Unwind_VRS_Pop>
 8001d2c:	2800      	cmp	r0, #0
 8001d2e:	f47f aef8 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001d32:	e6aa      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001d34:	4638      	mov	r0, r7
 8001d36:	f7ff fe75 	bl	8001a24 <next_unwind_byte>
 8001d3a:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001d3e:	f000 030f 	and.w	r3, r0, #15
 8001d42:	3210      	adds	r2, #16
 8001d44:	3301      	adds	r3, #1
 8001d46:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001d4a:	e6e3      	b.n	8001b14 <__gnu_unwind_execute+0x98>

08001d4c <__gnu_unwind_frame>:
 8001d4c:	b510      	push	{r4, lr}
 8001d4e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001d50:	b084      	sub	sp, #16
 8001d52:	685a      	ldr	r2, [r3, #4]
 8001d54:	2003      	movs	r0, #3
 8001d56:	f88d 000c 	strb.w	r0, [sp, #12]
 8001d5a:	79dc      	ldrb	r4, [r3, #7]
 8001d5c:	f88d 400d 	strb.w	r4, [sp, #13]
 8001d60:	0212      	lsls	r2, r2, #8
 8001d62:	3308      	adds	r3, #8
 8001d64:	4608      	mov	r0, r1
 8001d66:	a901      	add	r1, sp, #4
 8001d68:	9201      	str	r2, [sp, #4]
 8001d6a:	9302      	str	r3, [sp, #8]
 8001d6c:	f7ff fe86 	bl	8001a7c <__gnu_unwind_execute>
 8001d70:	b004      	add	sp, #16
 8001d72:	bd10      	pop	{r4, pc}

08001d74 <_Unwind_GetRegionStart>:
 8001d74:	b508      	push	{r3, lr}
 8001d76:	f7ff fe7f 	bl	8001a78 <unwind_UCB_from_context>
 8001d7a:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001d7c:	bd08      	pop	{r3, pc}
 8001d7e:	bf00      	nop

08001d80 <_Unwind_GetLanguageSpecificData>:
 8001d80:	b508      	push	{r3, lr}
 8001d82:	f7ff fe79 	bl	8001a78 <unwind_UCB_from_context>
 8001d86:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001d88:	79c3      	ldrb	r3, [r0, #7]
 8001d8a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001d8e:	3008      	adds	r0, #8
 8001d90:	bd08      	pop	{r3, pc}
 8001d92:	bf00      	nop

08001d94 <_Unwind_GetTextRelBase>:
 8001d94:	b508      	push	{r3, lr}
 8001d96:	f00b fad6 	bl	800d346 <abort>
 8001d9a:	bf00      	nop

08001d9c <_Unwind_GetDataRelBase>:
 8001d9c:	b508      	push	{r3, lr}
 8001d9e:	f7ff fff9 	bl	8001d94 <_Unwind_GetTextRelBase>
 8001da2:	bf00      	nop

08001da4 <__aeabi_idiv0>:
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop

08001da8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dac:	4a08      	ldr	r2, [pc, #32]	; (8001dd0 <HAL_Init+0x28>)
 8001dae:	4b08      	ldr	r3, [pc, #32]	; (8001dd0 <HAL_Init+0x28>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f043 0310 	orr.w	r3, r3, #16
 8001db6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001db8:	2003      	movs	r0, #3
 8001dba:	f001 fdbd 	bl	8003938 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dbe:	2000      	movs	r0, #0
 8001dc0:	f000 f808 	bl	8001dd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dc4:	f007 f9f4 	bl	80091b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dc8:	2300      	movs	r3, #0
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40022000 	.word	0x40022000

08001dd4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ddc:	4b12      	ldr	r3, [pc, #72]	; (8001e28 <HAL_InitTick+0x54>)
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	4b12      	ldr	r3, [pc, #72]	; (8001e2c <HAL_InitTick+0x58>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	4619      	mov	r1, r3
 8001de6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dea:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df2:	4618      	mov	r0, r3
 8001df4:	f001 fdd5 	bl	80039a2 <HAL_SYSTICK_Config>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e00e      	b.n	8001e20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2b0f      	cmp	r3, #15
 8001e06:	d80a      	bhi.n	8001e1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e08:	2200      	movs	r2, #0
 8001e0a:	6879      	ldr	r1, [r7, #4]
 8001e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e10:	f001 fd9d 	bl	800394e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e14:	4a06      	ldr	r2, [pc, #24]	; (8001e30 <HAL_InitTick+0x5c>)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	e000      	b.n	8001e20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3708      	adds	r7, #8
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	20000008 	.word	0x20000008
 8001e2c:	20000004 	.word	0x20000004
 8001e30:	20000000 	.word	0x20000000

08001e34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e38:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <HAL_IncTick+0x20>)
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <HAL_IncTick+0x24>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4413      	add	r3, r2
 8001e44:	4a04      	ldr	r2, [pc, #16]	; (8001e58 <HAL_IncTick+0x24>)
 8001e46:	6013      	str	r3, [r2, #0]
}
 8001e48:	bf00      	nop
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	20000004 	.word	0x20000004
 8001e58:	20000738 	.word	0x20000738

08001e5c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001e60:	4b03      	ldr	r3, [pc, #12]	; (8001e70 <HAL_GetTick+0x14>)
 8001e62:	681b      	ldr	r3, [r3, #0]
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	20000738 	.word	0x20000738

08001e74 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001e90:	bf00      	nop
 8001e92:	370c      	adds	r7, #12
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr

08001e9c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001ea4:	bf00      	nop
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr

08001eb0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b09c      	sub	sp, #112	; 0x70
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	66bb      	str	r3, [r7, #104]	; 0x68
  __IO uint32_t wait_loop_index = 0U;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d101      	bne.n	8001ed0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e170      	b.n	80021b2 <HAL_ADC_Init+0x302>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	691b      	ldr	r3, [r3, #16]
 8001ed4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eda:	f003 0310 	and.w	r3, r3, #16
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d176      	bne.n	8001fd0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d152      	bne.n	8001f90 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	651a      	str	r2, [r3, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      
      /* Init the low level hardware */
      HAL_ADC_MspInit(hadc);
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f006 fbfd 	bl	8008704 <HAL_ADC_MspInit>
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d13b      	bne.n	8001f90 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f000 fe79 	bl	8002c10 <ADC_Disable>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f28:	f003 0310 	and.w	r3, r3, #16
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d12f      	bne.n	8001f90 <HAL_ADC_Init+0xe0>
 8001f30:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d12b      	bne.n	8001f90 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f3c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f40:	f023 0302 	bic.w	r3, r3, #2
 8001f44:	f043 0202 	orr.w	r2, r3, #2
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	645a      	str	r2, [r3, #68]	; 0x44
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	687a      	ldr	r2, [r7, #4]
 8001f52:	6812      	ldr	r2, [r2, #0]
 8001f54:	6892      	ldr	r2, [r2, #8]
 8001f56:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f5a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	6812      	ldr	r2, [r2, #0]
 8001f64:	6892      	ldr	r2, [r2, #8]
 8001f66:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001f6a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f6c:	4b93      	ldr	r3, [pc, #588]	; (80021bc <HAL_ADC_Init+0x30c>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a93      	ldr	r2, [pc, #588]	; (80021c0 <HAL_ADC_Init+0x310>)
 8001f72:	fba2 2303 	umull	r2, r3, r2, r3
 8001f76:	0c9a      	lsrs	r2, r3, #18
 8001f78:	4613      	mov	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	4413      	add	r3, r2
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8001f82:	e002      	b.n	8001f8a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	3b01      	subs	r3, #1
 8001f88:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d1f9      	bne.n	8001f84 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d007      	beq.n	8001fae <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001fa8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001fac:	d110      	bne.n	8001fd0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb2:	f023 0312 	bic.w	r3, r3, #18
 8001fb6:	f043 0210 	orr.w	r2, r3, #16
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fc2:	f043 0201 	orr.w	r2, r3, #1
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	649a      	str	r2, [r3, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd4:	f003 0310 	and.w	r3, r3, #16
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	f040 80dd 	bne.w	8002198 <HAL_ADC_Init+0x2e8>
 8001fde:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	f040 80d8 	bne.w	8002198 <HAL_ADC_Init+0x2e8>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	f040 80d0 	bne.w	8002198 <HAL_ADC_Init+0x2e8>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002000:	f043 0202 	orr.w	r2, r3, #2
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002008:	4b6e      	ldr	r3, [pc, #440]	; (80021c4 <HAL_ADC_Init+0x314>)
 800200a:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002014:	d102      	bne.n	800201c <HAL_ADC_Init+0x16c>
 8002016:	4b6c      	ldr	r3, [pc, #432]	; (80021c8 <HAL_ADC_Init+0x318>)
 8002018:	613b      	str	r3, [r7, #16]
 800201a:	e002      	b.n	8002022 <HAL_ADC_Init+0x172>
 800201c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002020:	613b      	str	r3, [r7, #16]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f003 0303 	and.w	r3, r3, #3
 800202c:	2b01      	cmp	r3, #1
 800202e:	d108      	bne.n	8002042 <HAL_ADC_Init+0x192>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	2b01      	cmp	r3, #1
 800203c:	d101      	bne.n	8002042 <HAL_ADC_Init+0x192>
 800203e:	2301      	movs	r3, #1
 8002040:	e000      	b.n	8002044 <HAL_ADC_Init+0x194>
 8002042:	2300      	movs	r3, #0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d11c      	bne.n	8002082 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002048:	693b      	ldr	r3, [r7, #16]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800204a:	2b00      	cmp	r3, #0
 800204c:	d010      	beq.n	8002070 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f003 0303 	and.w	r3, r3, #3
 8002056:	2b01      	cmp	r3, #1
 8002058:	d107      	bne.n	800206a <HAL_ADC_Init+0x1ba>
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0301 	and.w	r3, r3, #1
 8002062:	2b01      	cmp	r3, #1
 8002064:	d101      	bne.n	800206a <HAL_ADC_Init+0x1ba>
 8002066:	2301      	movs	r3, #1
 8002068:	e000      	b.n	800206c <HAL_ADC_Init+0x1bc>
 800206a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800206c:	2b00      	cmp	r3, #0
 800206e:	d108      	bne.n	8002082 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002070:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	431a      	orrs	r2, r3
 800207e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002080:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	69db      	ldr	r3, [r3, #28]
 8002086:	035a      	lsls	r2, r3, #13
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800208c:	2b01      	cmp	r3, #1
 800208e:	d002      	beq.n	8002096 <HAL_ADC_Init+0x1e6>
 8002090:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002094:	e000      	b.n	8002098 <HAL_ADC_Init+0x1e8>
 8002096:	2300      	movs	r3, #0
 8002098:	431a      	orrs	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	68db      	ldr	r3, [r3, #12]
 800209e:	431a      	orrs	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	4313      	orrs	r3, r2
 80020a6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80020a8:	4313      	orrs	r3, r2
 80020aa:	66bb      	str	r3, [r7, #104]	; 0x68
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d11b      	bne.n	80020ec <HAL_ADC_Init+0x23c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	69db      	ldr	r3, [r3, #28]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d109      	bne.n	80020d0 <HAL_ADC_Init+0x220>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c0:	3b01      	subs	r3, #1
 80020c2:	045a      	lsls	r2, r3, #17
 80020c4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80020c6:	4313      	orrs	r3, r2
 80020c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80020ce:	e00d      	b.n	80020ec <HAL_ADC_Init+0x23c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d4:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80020d8:	f043 0220 	orr.w	r2, r3, #32
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020e4:	f043 0201 	orr.w	r2, r3, #1
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	649a      	str	r2, [r3, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d007      	beq.n	8002104 <HAL_ADC_Init+0x254>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fc:	4313      	orrs	r3, r2
 80020fe:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002100:	4313      	orrs	r3, r2
 8002102:	66bb      	str	r3, [r7, #104]	; 0x68
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f003 030c 	and.w	r3, r3, #12
 800210e:	2b00      	cmp	r3, #0
 8002110:	d113      	bne.n	800213a <HAL_ADC_Init+0x28a>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002120:	f023 0302 	bic.w	r3, r3, #2
 8002124:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	699b      	ldr	r3, [r3, #24]
 800212a:	039a      	lsls	r2, r3, #14
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	4313      	orrs	r3, r2
 8002134:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002136:	4313      	orrs	r3, r2
 8002138:	66bb      	str	r3, [r7, #104]	; 0x68
                       ADC_CFGR_DMACONTREQ(hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68d9      	ldr	r1, [r3, #12]
 8002144:	4b21      	ldr	r3, [pc, #132]	; (80021cc <HAL_ADC_Init+0x31c>)
 8002146:	400b      	ands	r3, r1
 8002148:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800214a:	430b      	orrs	r3, r1
 800214c:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	2b01      	cmp	r3, #1
 8002154:	d10c      	bne.n	8002170 <HAL_ADC_Init+0x2c0>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	6812      	ldr	r2, [r2, #0]
 800215e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002160:	f022 010f 	bic.w	r1, r2, #15
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	6a12      	ldr	r2, [r2, #32]
 8002168:	3a01      	subs	r2, #1
 800216a:	430a      	orrs	r2, r1
 800216c:	631a      	str	r2, [r3, #48]	; 0x30
 800216e:	e007      	b.n	8002180 <HAL_ADC_Init+0x2d0>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	6812      	ldr	r2, [r2, #0]
 8002178:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800217a:	f022 020f 	bic.w	r2, r2, #15
 800217e:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800218a:	f023 0303 	bic.w	r3, r3, #3
 800218e:	f043 0201 	orr.w	r2, r3, #1
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	645a      	str	r2, [r3, #68]	; 0x44
 8002196:	e00a      	b.n	80021ae <HAL_ADC_Init+0x2fe>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800219c:	f023 0312 	bic.w	r3, r3, #18
 80021a0:	f043 0210 	orr.w	r2, r3, #16
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	645a      	str	r2, [r3, #68]	; 0x44
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80021a8:	2301      	movs	r3, #1
 80021aa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80021ae:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3770      	adds	r7, #112	; 0x70
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20000008 	.word	0x20000008
 80021c0:	431bde83 	.word	0x431bde83
 80021c4:	50000300 	.word	0x50000300
 80021c8:	50000100 	.word	0x50000100
 80021cc:	fff0c007 	.word	0xfff0c007

080021d0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021dc:	2300      	movs	r3, #0
 80021de:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f003 0304 	and.w	r3, r3, #4
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	f040 80b9 	bne.w	8002362 <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d101      	bne.n	80021fe <HAL_ADC_Start_DMA+0x2e>
 80021fa:	2302      	movs	r3, #2
 80021fc:	e0b4      	b.n	8002368 <HAL_ADC_Start_DMA+0x198>
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2201      	movs	r2, #1
 8002202:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8002206:	4b5a      	ldr	r3, [pc, #360]	; (8002370 <HAL_ADC_Start_DMA+0x1a0>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f003 031f 	and.w	r3, r3, #31
 800220e:	2b00      	cmp	r3, #0
 8002210:	f040 80a0 	bne.w	8002354 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002214:	68f8      	ldr	r0, [r7, #12]
 8002216:	f000 fc9d 	bl	8002b54 <ADC_Enable>
 800221a:	4603      	mov	r3, r0
 800221c:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800221e:	7dfb      	ldrb	r3, [r7, #23]
 8002220:	2b00      	cmp	r3, #0
 8002222:	f040 8092 	bne.w	800234a <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800222e:	f023 0301 	bic.w	r3, r3, #1
 8002232:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800223a:	4b4d      	ldr	r3, [pc, #308]	; (8002370 <HAL_ADC_Start_DMA+0x1a0>)
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	f003 031f 	and.w	r3, r3, #31
 8002242:	2b00      	cmp	r3, #0
 8002244:	d004      	beq.n	8002250 <HAL_ADC_Start_DMA+0x80>
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800224e:	d115      	bne.n	800227c <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002254:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	645a      	str	r2, [r3, #68]	; 0x44
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d027      	beq.n	80022ba <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002272:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	645a      	str	r2, [r3, #68]	; 0x44
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800227a:	e01e      	b.n	80022ba <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002280:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	645a      	str	r2, [r3, #68]	; 0x44
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002290:	d004      	beq.n	800229c <HAL_ADC_Start_DMA+0xcc>
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a37      	ldr	r2, [pc, #220]	; (8002374 <HAL_ADC_Start_DMA+0x1a4>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d10e      	bne.n	80022ba <HAL_ADC_Start_DMA+0xea>
 800229c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d007      	beq.n	80022ba <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022b2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	645a      	str	r2, [r3, #68]	; 0x44
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022c6:	d106      	bne.n	80022d6 <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022cc:	f023 0206 	bic.w	r2, r3, #6
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	649a      	str	r2, [r3, #72]	; 0x48
 80022d4:	e002      	b.n	80022dc <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2200      	movs	r2, #0
 80022da:	649a      	str	r2, [r3, #72]	; 0x48
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2200      	movs	r2, #0
 80022e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022e8:	4a23      	ldr	r2, [pc, #140]	; (8002378 <HAL_ADC_Start_DMA+0x1a8>)
 80022ea:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022f0:	4a22      	ldr	r2, [pc, #136]	; (800237c <HAL_ADC_Start_DMA+0x1ac>)
 80022f2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022f8:	4a21      	ldr	r2, [pc, #132]	; (8002380 <HAL_ADC_Start_DMA+0x1b0>)
 80022fa:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	221c      	movs	r2, #28
 8002302:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	68fa      	ldr	r2, [r7, #12]
 800230a:	6812      	ldr	r2, [r2, #0]
 800230c:	6852      	ldr	r2, [r2, #4]
 800230e:	f042 0210 	orr.w	r2, r2, #16
 8002312:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	68fa      	ldr	r2, [r7, #12]
 800231a:	6812      	ldr	r2, [r2, #0]
 800231c:	68d2      	ldr	r2, [r2, #12]
 800231e:	f042 0201 	orr.w	r2, r2, #1
 8002322:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	3340      	adds	r3, #64	; 0x40
 800232e:	4619      	mov	r1, r3
 8002330:	68ba      	ldr	r2, [r7, #8]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f001 fb88 	bl	8003a48 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	68fa      	ldr	r2, [r7, #12]
 800233e:	6812      	ldr	r2, [r2, #0]
 8002340:	6892      	ldr	r2, [r2, #8]
 8002342:	f042 0204 	orr.w	r2, r2, #4
 8002346:	609a      	str	r2, [r3, #8]
 8002348:	e00d      	b.n	8002366 <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2200      	movs	r2, #0
 800234e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002352:	e008      	b.n	8002366 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2200      	movs	r2, #0
 800235c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002360:	e001      	b.n	8002366 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002362:	2302      	movs	r3, #2
 8002364:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002366:	7dfb      	ldrb	r3, [r7, #23]
}
 8002368:	4618      	mov	r0, r3
 800236a:	3718      	adds	r7, #24
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	50000300 	.word	0x50000300
 8002374:	50000100 	.word	0x50000100
 8002378:	08002a89 	.word	0x08002a89
 800237c:	08002b03 	.word	0x08002b03
 8002380:	08002b1f 	.word	0x08002b1f

08002384 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002384:	b490      	push	{r4, r7}
 8002386:	b09c      	sub	sp, #112	; 0x70
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800238e:	2300      	movs	r3, #0
 8002390:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002394:	2300      	movs	r3, #0
 8002396:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d101      	bne.n	80023a6 <HAL_ADC_ConfigChannel+0x22>
 80023a2:	2302      	movs	r3, #2
 80023a4:	e2a3      	b.n	80028ee <HAL_ADC_ConfigChannel+0x56a>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2201      	movs	r2, #1
 80023aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	f003 0304 	and.w	r3, r3, #4
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	f040 8287 	bne.w	80028cc <HAL_ADC_ConfigChannel+0x548>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	d81c      	bhi.n	8002400 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6819      	ldr	r1, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685a      	ldr	r2, [r3, #4]
 80023d4:	4613      	mov	r3, r2
 80023d6:	005b      	lsls	r3, r3, #1
 80023d8:	4413      	add	r3, r2
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	461a      	mov	r2, r3
 80023de:	231f      	movs	r3, #31
 80023e0:	4093      	lsls	r3, r2
 80023e2:	43db      	mvns	r3, r3
 80023e4:	4018      	ands	r0, r3
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	681c      	ldr	r4, [r3, #0]
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	685a      	ldr	r2, [r3, #4]
 80023ee:	4613      	mov	r3, r2
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	4413      	add	r3, r2
 80023f4:	005b      	lsls	r3, r3, #1
 80023f6:	fa04 f303 	lsl.w	r3, r4, r3
 80023fa:	4303      	orrs	r3, r0
 80023fc:	630b      	str	r3, [r1, #48]	; 0x30
 80023fe:	e063      	b.n	80024c8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	2b09      	cmp	r3, #9
 8002406:	d81e      	bhi.n	8002446 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6819      	ldr	r1, [r3, #0]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	685a      	ldr	r2, [r3, #4]
 8002416:	4613      	mov	r3, r2
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	4413      	add	r3, r2
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	3b1e      	subs	r3, #30
 8002420:	221f      	movs	r2, #31
 8002422:	fa02 f303 	lsl.w	r3, r2, r3
 8002426:	43db      	mvns	r3, r3
 8002428:	4018      	ands	r0, r3
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	681c      	ldr	r4, [r3, #0]
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685a      	ldr	r2, [r3, #4]
 8002432:	4613      	mov	r3, r2
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	4413      	add	r3, r2
 8002438:	005b      	lsls	r3, r3, #1
 800243a:	3b1e      	subs	r3, #30
 800243c:	fa04 f303 	lsl.w	r3, r4, r3
 8002440:	4303      	orrs	r3, r0
 8002442:	634b      	str	r3, [r1, #52]	; 0x34
 8002444:	e040      	b.n	80024c8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	2b0e      	cmp	r3, #14
 800244c:	d81e      	bhi.n	800248c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6819      	ldr	r1, [r3, #0]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685a      	ldr	r2, [r3, #4]
 800245c:	4613      	mov	r3, r2
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	4413      	add	r3, r2
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	3b3c      	subs	r3, #60	; 0x3c
 8002466:	221f      	movs	r2, #31
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43db      	mvns	r3, r3
 800246e:	4018      	ands	r0, r3
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	681c      	ldr	r4, [r3, #0]
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685a      	ldr	r2, [r3, #4]
 8002478:	4613      	mov	r3, r2
 800247a:	005b      	lsls	r3, r3, #1
 800247c:	4413      	add	r3, r2
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	3b3c      	subs	r3, #60	; 0x3c
 8002482:	fa04 f303 	lsl.w	r3, r4, r3
 8002486:	4303      	orrs	r3, r0
 8002488:	638b      	str	r3, [r1, #56]	; 0x38
 800248a:	e01d      	b.n	80024c8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6819      	ldr	r1, [r3, #0]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685a      	ldr	r2, [r3, #4]
 800249a:	4613      	mov	r3, r2
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	4413      	add	r3, r2
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	3b5a      	subs	r3, #90	; 0x5a
 80024a4:	221f      	movs	r2, #31
 80024a6:	fa02 f303 	lsl.w	r3, r2, r3
 80024aa:	43db      	mvns	r3, r3
 80024ac:	4018      	ands	r0, r3
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	681c      	ldr	r4, [r3, #0]
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	685a      	ldr	r2, [r3, #4]
 80024b6:	4613      	mov	r3, r2
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	4413      	add	r3, r2
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	3b5a      	subs	r3, #90	; 0x5a
 80024c0:	fa04 f303 	lsl.w	r3, r4, r3
 80024c4:	4303      	orrs	r3, r0
 80024c6:	63cb      	str	r3, [r1, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f003 030c 	and.w	r3, r3, #12
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	f040 80e5 	bne.w	80026a2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2b09      	cmp	r3, #9
 80024de:	d91c      	bls.n	800251a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6819      	ldr	r1, [r3, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	6998      	ldr	r0, [r3, #24]
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	4613      	mov	r3, r2
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	4413      	add	r3, r2
 80024f4:	3b1e      	subs	r3, #30
 80024f6:	2207      	movs	r2, #7
 80024f8:	fa02 f303 	lsl.w	r3, r2, r3
 80024fc:	43db      	mvns	r3, r3
 80024fe:	4018      	ands	r0, r3
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	689c      	ldr	r4, [r3, #8]
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	4613      	mov	r3, r2
 800250a:	005b      	lsls	r3, r3, #1
 800250c:	4413      	add	r3, r2
 800250e:	3b1e      	subs	r3, #30
 8002510:	fa04 f303 	lsl.w	r3, r4, r3
 8002514:	4303      	orrs	r3, r0
 8002516:	618b      	str	r3, [r1, #24]
 8002518:	e019      	b.n	800254e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6819      	ldr	r1, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	6958      	ldr	r0, [r3, #20]
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	4613      	mov	r3, r2
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	4413      	add	r3, r2
 800252e:	2207      	movs	r2, #7
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	43db      	mvns	r3, r3
 8002536:	4018      	ands	r0, r3
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	689c      	ldr	r4, [r3, #8]
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	4613      	mov	r3, r2
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	4413      	add	r3, r2
 8002546:	fa04 f303 	lsl.w	r3, r4, r3
 800254a:	4303      	orrs	r3, r0
 800254c:	614b      	str	r3, [r1, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	695a      	ldr	r2, [r3, #20]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	08db      	lsrs	r3, r3, #3
 800255a:	f003 0303 	and.w	r3, r3, #3
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	fa02 f303 	lsl.w	r3, r2, r3
 8002564:	66bb      	str	r3, [r7, #104]	; 0x68
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	3b01      	subs	r3, #1
 800256c:	2b03      	cmp	r3, #3
 800256e:	d84f      	bhi.n	8002610 <HAL_ADC_ConfigChannel+0x28c>
 8002570:	a201      	add	r2, pc, #4	; (adr r2, 8002578 <HAL_ADC_ConfigChannel+0x1f4>)
 8002572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002576:	bf00      	nop
 8002578:	08002589 	.word	0x08002589
 800257c:	080025ab 	.word	0x080025ab
 8002580:	080025cd 	.word	0x080025cd
 8002584:	080025ef 	.word	0x080025ef
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8002592:	4b9c      	ldr	r3, [pc, #624]	; (8002804 <HAL_ADC_ConfigChannel+0x480>)
 8002594:	400b      	ands	r3, r1
 8002596:	6839      	ldr	r1, [r7, #0]
 8002598:	6809      	ldr	r1, [r1, #0]
 800259a:	0688      	lsls	r0, r1, #26
 800259c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800259e:	4301      	orrs	r1, r0
 80025a0:	430b      	orrs	r3, r1
 80025a2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80025a6:	6613      	str	r3, [r2, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80025a8:	e07b      	b.n	80026a2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	6e59      	ldr	r1, [r3, #100]	; 0x64
 80025b4:	4b93      	ldr	r3, [pc, #588]	; (8002804 <HAL_ADC_ConfigChannel+0x480>)
 80025b6:	400b      	ands	r3, r1
 80025b8:	6839      	ldr	r1, [r7, #0]
 80025ba:	6809      	ldr	r1, [r1, #0]
 80025bc:	0688      	lsls	r0, r1, #26
 80025be:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80025c0:	4301      	orrs	r1, r0
 80025c2:	430b      	orrs	r3, r1
 80025c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80025c8:	6653      	str	r3, [r2, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80025ca:	e06a      	b.n	80026a2 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6e99      	ldr	r1, [r3, #104]	; 0x68
 80025d6:	4b8b      	ldr	r3, [pc, #556]	; (8002804 <HAL_ADC_ConfigChannel+0x480>)
 80025d8:	400b      	ands	r3, r1
 80025da:	6839      	ldr	r1, [r7, #0]
 80025dc:	6809      	ldr	r1, [r1, #0]
 80025de:	0688      	lsls	r0, r1, #26
 80025e0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80025e2:	4301      	orrs	r1, r0
 80025e4:	430b      	orrs	r3, r1
 80025e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80025ea:	6693      	str	r3, [r2, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80025ec:	e059      	b.n	80026a2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 80025f8:	4b82      	ldr	r3, [pc, #520]	; (8002804 <HAL_ADC_ConfigChannel+0x480>)
 80025fa:	400b      	ands	r3, r1
 80025fc:	6839      	ldr	r1, [r7, #0]
 80025fe:	6809      	ldr	r1, [r1, #0]
 8002600:	0688      	lsls	r0, r1, #26
 8002602:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002604:	4301      	orrs	r1, r0
 8002606:	430b      	orrs	r3, r1
 8002608:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800260c:	66d3      	str	r3, [r2, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800260e:	e048      	b.n	80026a2 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002616:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	069b      	lsls	r3, r3, #26
 8002620:	429a      	cmp	r2, r3
 8002622:	d107      	bne.n	8002634 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	6812      	ldr	r2, [r2, #0]
 800262c:	6e12      	ldr	r2, [r2, #96]	; 0x60
 800262e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002632:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800263a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	069b      	lsls	r3, r3, #26
 8002644:	429a      	cmp	r2, r3
 8002646:	d107      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	6812      	ldr	r2, [r2, #0]
 8002650:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8002652:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002656:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800265e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	069b      	lsls	r3, r3, #26
 8002668:	429a      	cmp	r2, r3
 800266a:	d107      	bne.n	800267c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	6812      	ldr	r2, [r2, #0]
 8002674:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002676:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800267a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002682:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	069b      	lsls	r3, r3, #26
 800268c:	429a      	cmp	r2, r3
 800268e:	d107      	bne.n	80026a0 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	6812      	ldr	r2, [r2, #0]
 8002698:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800269a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800269e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80026a0:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f003 0303 	and.w	r3, r3, #3
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d108      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x33e>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 0301 	and.w	r3, r3, #1
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d101      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x33e>
 80026be:	2301      	movs	r3, #1
 80026c0:	e000      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x340>
 80026c2:	2300      	movs	r3, #0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	f040 810c 	bne.w	80028e2 <HAL_ADC_ConfigChannel+0x55e>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d00f      	beq.n	80026f2 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	6812      	ldr	r2, [r2, #0]
 80026da:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 80026de:	683a      	ldr	r2, [r7, #0]
 80026e0:	6812      	ldr	r2, [r2, #0]
 80026e2:	2001      	movs	r0, #1
 80026e4:	fa00 f202 	lsl.w	r2, r0, r2
 80026e8:	43d2      	mvns	r2, r2
 80026ea:	400a      	ands	r2, r1
 80026ec:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80026f0:	e04a      	b.n	8002788 <HAL_ADC_ConfigChannel+0x404>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	6812      	ldr	r2, [r2, #0]
 80026fa:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	6812      	ldr	r2, [r2, #0]
 8002702:	2001      	movs	r0, #1
 8002704:	fa00 f202 	lsl.w	r2, r0, r2
 8002708:	430a      	orrs	r2, r1
 800270a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2b09      	cmp	r3, #9
 8002714:	d91c      	bls.n	8002750 <HAL_ADC_ConfigChannel+0x3cc>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6819      	ldr	r1, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	6998      	ldr	r0, [r3, #24]
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	4613      	mov	r3, r2
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	4413      	add	r3, r2
 800272a:	3b1b      	subs	r3, #27
 800272c:	2207      	movs	r2, #7
 800272e:	fa02 f303 	lsl.w	r3, r2, r3
 8002732:	43db      	mvns	r3, r3
 8002734:	4018      	ands	r0, r3
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	689c      	ldr	r4, [r3, #8]
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	4613      	mov	r3, r2
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	4413      	add	r3, r2
 8002744:	3b1b      	subs	r3, #27
 8002746:	fa04 f303 	lsl.w	r3, r4, r3
 800274a:	4303      	orrs	r3, r0
 800274c:	618b      	str	r3, [r1, #24]
 800274e:	e01b      	b.n	8002788 <HAL_ADC_ConfigChannel+0x404>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6819      	ldr	r1, [r3, #0]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	6958      	ldr	r0, [r3, #20]
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	1c5a      	adds	r2, r3, #1
 8002760:	4613      	mov	r3, r2
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	4413      	add	r3, r2
 8002766:	2207      	movs	r2, #7
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	43db      	mvns	r3, r3
 800276e:	4018      	ands	r0, r3
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	689c      	ldr	r4, [r3, #8]
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	1c5a      	adds	r2, r3, #1
 800277a:	4613      	mov	r3, r2
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	4413      	add	r3, r2
 8002780:	fa04 f303 	lsl.w	r3, r4, r3
 8002784:	4303      	orrs	r3, r0
 8002786:	614b      	str	r3, [r1, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002788:	4b1f      	ldr	r3, [pc, #124]	; (8002808 <HAL_ADC_ConfigChannel+0x484>)
 800278a:	667b      	str	r3, [r7, #100]	; 0x64
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2b10      	cmp	r3, #16
 8002792:	d105      	bne.n	80027a0 <HAL_ADC_ConfigChannel+0x41c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002794:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800279c:	2b00      	cmp	r3, #0
 800279e:	d015      	beq.n	80027cc <HAL_ADC_ConfigChannel+0x448>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80027a4:	2b11      	cmp	r3, #17
 80027a6:	d105      	bne.n	80027b4 <HAL_ADC_ConfigChannel+0x430>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80027a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d00b      	beq.n	80027cc <HAL_ADC_ConfigChannel+0x448>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80027b8:	2b12      	cmp	r3, #18
 80027ba:	f040 8092 	bne.w	80028e2 <HAL_ADC_ConfigChannel+0x55e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80027be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	f040 808b 	bne.w	80028e2 <HAL_ADC_ConfigChannel+0x55e>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027d4:	d102      	bne.n	80027dc <HAL_ADC_ConfigChannel+0x458>
 80027d6:	4b0d      	ldr	r3, [pc, #52]	; (800280c <HAL_ADC_ConfigChannel+0x488>)
 80027d8:	613b      	str	r3, [r7, #16]
 80027da:	e002      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x45e>
 80027dc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80027e0:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	f003 0303 	and.w	r3, r3, #3
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d10f      	bne.n	8002810 <HAL_ADC_ConfigChannel+0x48c>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0301 	and.w	r3, r3, #1
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d108      	bne.n	8002810 <HAL_ADC_ConfigChannel+0x48c>
 80027fe:	2301      	movs	r3, #1
 8002800:	e007      	b.n	8002812 <HAL_ADC_ConfigChannel+0x48e>
 8002802:	bf00      	nop
 8002804:	83fff000 	.word	0x83fff000
 8002808:	50000300 	.word	0x50000300
 800280c:	50000100 	.word	0x50000100
 8002810:	2300      	movs	r3, #0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d150      	bne.n	80028b8 <HAL_ADC_ConfigChannel+0x534>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002816:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002818:	2b00      	cmp	r3, #0
 800281a:	d010      	beq.n	800283e <HAL_ADC_ConfigChannel+0x4ba>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	f003 0303 	and.w	r3, r3, #3
 8002824:	2b01      	cmp	r3, #1
 8002826:	d107      	bne.n	8002838 <HAL_ADC_ConfigChannel+0x4b4>
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	2b01      	cmp	r3, #1
 8002832:	d101      	bne.n	8002838 <HAL_ADC_ConfigChannel+0x4b4>
 8002834:	2301      	movs	r3, #1
 8002836:	e000      	b.n	800283a <HAL_ADC_ConfigChannel+0x4b6>
 8002838:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800283a:	2b00      	cmp	r3, #0
 800283c:	d13c      	bne.n	80028b8 <HAL_ADC_ConfigChannel+0x534>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2b10      	cmp	r3, #16
 8002844:	d11d      	bne.n	8002882 <HAL_ADC_ConfigChannel+0x4fe>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800284e:	d118      	bne.n	8002882 <HAL_ADC_ConfigChannel+0x4fe>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002850:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002858:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800285a:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800285c:	4b26      	ldr	r3, [pc, #152]	; (80028f8 <HAL_ADC_ConfigChannel+0x574>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a26      	ldr	r2, [pc, #152]	; (80028fc <HAL_ADC_ConfigChannel+0x578>)
 8002862:	fba2 2303 	umull	r2, r3, r2, r3
 8002866:	0c9a      	lsrs	r2, r3, #18
 8002868:	4613      	mov	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	4413      	add	r3, r2
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8002872:	e002      	b.n	800287a <HAL_ADC_ConfigChannel+0x4f6>
          {
            wait_loop_index--;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	3b01      	subs	r3, #1
 8002878:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1f9      	bne.n	8002874 <HAL_ADC_ConfigChannel+0x4f0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002880:	e02e      	b.n	80028e0 <HAL_ADC_ConfigChannel+0x55c>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2b11      	cmp	r3, #17
 8002888:	d10b      	bne.n	80028a2 <HAL_ADC_ConfigChannel+0x51e>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002892:	d106      	bne.n	80028a2 <HAL_ADC_ConfigChannel+0x51e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002894:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800289c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800289e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028a0:	e01e      	b.n	80028e0 <HAL_ADC_ConfigChannel+0x55c>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	2b12      	cmp	r3, #18
 80028a8:	d11a      	bne.n	80028e0 <HAL_ADC_ConfigChannel+0x55c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80028aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80028b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80028b4:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028b6:	e013      	b.n	80028e0 <HAL_ADC_ConfigChannel+0x55c>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028bc:	f043 0220 	orr.w	r2, r3, #32
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	645a      	str	r2, [r3, #68]	; 0x44
        
        tmp_hal_status = HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 80028ca:	e00a      	b.n	80028e2 <HAL_ADC_ConfigChannel+0x55e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d0:	f043 0220 	orr.w	r2, r3, #32
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 80028de:	e000      	b.n	80028e2 <HAL_ADC_ConfigChannel+0x55e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028e0:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 80028ea:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3770      	adds	r7, #112	; 0x70
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc90      	pop	{r4, r7}
 80028f6:	4770      	bx	lr
 80028f8:	20000008 	.word	0x20000008
 80028fc:	431bde83 	.word	0x431bde83

08002900 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002900:	b480      	push	{r7}
 8002902:	b09b      	sub	sp, #108	; 0x6c
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800290a:	2300      	movs	r3, #0
 800290c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002918:	d102      	bne.n	8002920 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800291a:	4b59      	ldr	r3, [pc, #356]	; (8002a80 <HAL_ADCEx_MultiModeConfigChannel+0x180>)
 800291c:	60fb      	str	r3, [r7, #12]
 800291e:	e002      	b.n	8002926 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002920:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002924:	60fb      	str	r3, [r7, #12]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d101      	bne.n	8002930 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e0a1      	b.n	8002a74 <HAL_ADCEx_MultiModeConfigChannel+0x174>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002936:	2b01      	cmp	r3, #1
 8002938:	d101      	bne.n	800293e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800293a:	2302      	movs	r3, #2
 800293c:	e09a      	b.n	8002a74 <HAL_ADCEx_MultiModeConfigChannel+0x174>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2201      	movs	r2, #1
 8002942:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f003 0304 	and.w	r3, r3, #4
 8002950:	2b00      	cmp	r3, #0
 8002952:	d17e      	bne.n	8002a52 <HAL_ADCEx_MultiModeConfigChannel+0x152>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	f003 0304 	and.w	r3, r3, #4
 800295c:	2b00      	cmp	r3, #0
 800295e:	d178      	bne.n	8002a52 <HAL_ADCEx_MultiModeConfigChannel+0x152>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002960:	4b48      	ldr	r3, [pc, #288]	; (8002a84 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8002962:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d03f      	beq.n	80029ec <HAL_ADCEx_MultiModeConfigChannel+0xec>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800296c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	6859      	ldr	r1, [r3, #4]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800297c:	035b      	lsls	r3, r3, #13
 800297e:	430b      	orrs	r3, r1
 8002980:	431a      	orrs	r2, r3
 8002982:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002984:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f003 0303 	and.w	r3, r3, #3
 8002990:	2b01      	cmp	r3, #1
 8002992:	d108      	bne.n	80029a6 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d101      	bne.n	80029a6 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 80029a2:	2301      	movs	r3, #1
 80029a4:	e000      	b.n	80029a8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80029a6:	2300      	movs	r3, #0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d15c      	bne.n	8002a66 <HAL_ADCEx_MultiModeConfigChannel+0x166>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	f003 0303 	and.w	r3, r3, #3
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d107      	bne.n	80029c8 <HAL_ADCEx_MultiModeConfigChannel+0xc8>
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0301 	and.w	r3, r3, #1
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d101      	bne.n	80029c8 <HAL_ADCEx_MultiModeConfigChannel+0xc8>
 80029c4:	2301      	movs	r3, #1
 80029c6:	e000      	b.n	80029ca <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80029c8:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d14b      	bne.n	8002a66 <HAL_ADCEx_MultiModeConfigChannel+0x166>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80029ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80029d6:	f023 030f 	bic.w	r3, r3, #15
 80029da:	683a      	ldr	r2, [r7, #0]
 80029dc:	6811      	ldr	r1, [r2, #0]
 80029de:	683a      	ldr	r2, [r7, #0]
 80029e0:	6892      	ldr	r2, [r2, #8]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	431a      	orrs	r2, r3
 80029e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029e8:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80029ea:	e03c      	b.n	8002a66 <HAL_ADCEx_MultiModeConfigChannel+0x166>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80029ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029f6:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f003 0303 	and.w	r3, r3, #3
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d108      	bne.n	8002a18 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0301 	and.w	r3, r3, #1
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d101      	bne.n	8002a18 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002a14:	2301      	movs	r3, #1
 8002a16:	e000      	b.n	8002a1a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002a18:	2300      	movs	r3, #0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d123      	bne.n	8002a66 <HAL_ADCEx_MultiModeConfigChannel+0x166>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f003 0303 	and.w	r3, r3, #3
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d107      	bne.n	8002a3a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0301 	and.w	r3, r3, #1
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d101      	bne.n	8002a3a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
 8002a36:	2301      	movs	r3, #1
 8002a38:	e000      	b.n	8002a3c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002a3a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d112      	bne.n	8002a66 <HAL_ADCEx_MultiModeConfigChannel+0x166>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002a40:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002a48:	f023 030f 	bic.w	r3, r3, #15
 8002a4c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002a4e:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a50:	e009      	b.n	8002a66 <HAL_ADCEx_MultiModeConfigChannel+0x166>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a56:	f043 0220 	orr.w	r2, r3, #32
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002a64:	e000      	b.n	8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x168>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a66:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 8002a70:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
} 
 8002a74:	4618      	mov	r0, r3
 8002a76:	376c      	adds	r7, #108	; 0x6c
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr
 8002a80:	50000100 	.word	0x50000100
 8002a84:	50000300 	.word	0x50000300

08002a88 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a94:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d126      	bne.n	8002af0 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aa6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	645a      	str	r2, [r3, #68]	; 0x44
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d115      	bne.n	8002ae8 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	69db      	ldr	r3, [r3, #28]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d111      	bne.n	8002ae8 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	645a      	str	r2, [r3, #68]	; 0x44
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d105      	bne.n	8002ae8 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae0:	f043 0201 	orr.w	r2, r3, #1
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8002ae8:	68f8      	ldr	r0, [r7, #12]
 8002aea:	f7ff f9c3 	bl	8001e74 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002aee:	e004      	b.n	8002afa <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	4798      	blx	r3
}
 8002afa:	bf00      	nop
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	b084      	sub	sp, #16
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8002b10:	68f8      	ldr	r0, [r7, #12]
 8002b12:	f7ff f9b9 	bl	8001e88 <HAL_ADC_ConvHalfCpltCallback>
}
 8002b16:	bf00      	nop
 8002b18:	3710      	adds	r7, #16
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b084      	sub	sp, #16
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b30:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b3c:	f043 0204 	orr.w	r2, r3, #4
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8002b44:	68f8      	ldr	r0, [r7, #12]
 8002b46:	f7ff f9a9 	bl	8001e9c <HAL_ADC_ErrorCallback>
}
 8002b4a:	bf00      	nop
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
	...

08002b54 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 0303 	and.w	r3, r3, #3
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d108      	bne.n	8002b80 <ADC_Enable+0x2c>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d101      	bne.n	8002b80 <ADC_Enable+0x2c>
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e000      	b.n	8002b82 <ADC_Enable+0x2e>
 8002b80:	2300      	movs	r3, #0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d13c      	bne.n	8002c00 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	689a      	ldr	r2, [r3, #8]
 8002b8c:	4b1f      	ldr	r3, [pc, #124]	; (8002c0c <ADC_Enable+0xb8>)
 8002b8e:	4013      	ands	r3, r2
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d00d      	beq.n	8002bb0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b98:	f043 0210 	orr.w	r2, r3, #16
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ba4:	f043 0201 	orr.w	r2, r3, #1
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	649a      	str	r2, [r3, #72]	; 0x48
      
      return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e028      	b.n	8002c02 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	6812      	ldr	r2, [r2, #0]
 8002bb8:	6892      	ldr	r2, [r2, #8]
 8002bba:	f042 0201 	orr.w	r2, r2, #1
 8002bbe:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002bc0:	f7ff f94c 	bl	8001e5c <HAL_GetTick>
 8002bc4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002bc6:	e014      	b.n	8002bf2 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002bc8:	f7ff f948 	bl	8001e5c <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d90d      	bls.n	8002bf2 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bda:	f043 0210 	orr.w	r2, r3, #16
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002be6:	f043 0201 	orr.w	r2, r3, #1
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	649a      	str	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e007      	b.n	8002c02 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0301 	and.w	r3, r3, #1
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d1e3      	bne.n	8002bc8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3710      	adds	r7, #16
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	8000003f 	.word	0x8000003f

08002c10 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	f003 0303 	and.w	r3, r3, #3
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d108      	bne.n	8002c3c <ADC_Disable+0x2c>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d101      	bne.n	8002c3c <ADC_Disable+0x2c>
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e000      	b.n	8002c3e <ADC_Disable+0x2e>
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d040      	beq.n	8002cc4 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	f003 030d 	and.w	r3, r3, #13
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d10f      	bne.n	8002c70 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	6812      	ldr	r2, [r2, #0]
 8002c58:	6892      	ldr	r2, [r2, #8]
 8002c5a:	f042 0202 	orr.w	r2, r2, #2
 8002c5e:	609a      	str	r2, [r3, #8]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2203      	movs	r2, #3
 8002c66:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002c68:	f7ff f8f8 	bl	8001e5c <HAL_GetTick>
 8002c6c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002c6e:	e022      	b.n	8002cb6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c74:	f043 0210 	orr.w	r2, r3, #16
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	645a      	str	r2, [r3, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c80:	f043 0201 	orr.w	r2, r3, #1
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	649a      	str	r2, [r3, #72]	; 0x48
      return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e01c      	b.n	8002cc6 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c8c:	f7ff f8e6 	bl	8001e5c <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	2b02      	cmp	r3, #2
 8002c98:	d90d      	bls.n	8002cb6 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c9e:	f043 0210 	orr.w	r2, r3, #16
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002caa:	f043 0201 	orr.w	r2, r3, #1
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	649a      	str	r2, [r3, #72]	; 0x48
        
        return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e007      	b.n	8002cc6 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	f003 0301 	and.w	r3, r3, #1
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d0e3      	beq.n	8002c8c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002cce:	b580      	push	{r7, lr}
 8002cd0:	b084      	sub	sp, #16
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d101      	bne.n	8002ce0 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e0ec      	b.n	8002eba <HAL_CAN_Init+0x1ec>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d102      	bne.n	8002cf2 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f005 fe15 	bl	800891c <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	6812      	ldr	r2, [r2, #0]
 8002cfa:	6812      	ldr	r2, [r2, #0]
 8002cfc:	f022 0202 	bic.w	r2, r2, #2
 8002d00:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d02:	f7ff f8ab 	bl	8001e5c <HAL_GetTick>
 8002d06:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002d08:	e012      	b.n	8002d30 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d0a:	f7ff f8a7 	bl	8001e5c <HAL_GetTick>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	2b0a      	cmp	r3, #10
 8002d16:	d90b      	bls.n	8002d30 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2205      	movs	r2, #5
 8002d28:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e0c4      	b.n	8002eba <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f003 0302 	and.w	r3, r3, #2
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1e5      	bne.n	8002d0a <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	6812      	ldr	r2, [r2, #0]
 8002d46:	6812      	ldr	r2, [r2, #0]
 8002d48:	f042 0201 	orr.w	r2, r2, #1
 8002d4c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d4e:	f7ff f885 	bl	8001e5c <HAL_GetTick>
 8002d52:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002d54:	e012      	b.n	8002d7c <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d56:	f7ff f881 	bl	8001e5c <HAL_GetTick>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	2b0a      	cmp	r3, #10
 8002d62:	d90b      	bls.n	8002d7c <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d68:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2205      	movs	r2, #5
 8002d74:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e09e      	b.n	8002eba <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d0e5      	beq.n	8002d56 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	7e1b      	ldrb	r3, [r3, #24]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d108      	bne.n	8002da4 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	687a      	ldr	r2, [r7, #4]
 8002d98:	6812      	ldr	r2, [r2, #0]
 8002d9a:	6812      	ldr	r2, [r2, #0]
 8002d9c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002da0:	601a      	str	r2, [r3, #0]
 8002da2:	e007      	b.n	8002db4 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	687a      	ldr	r2, [r7, #4]
 8002daa:	6812      	ldr	r2, [r2, #0]
 8002dac:	6812      	ldr	r2, [r2, #0]
 8002dae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002db2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	7e5b      	ldrb	r3, [r3, #25]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d108      	bne.n	8002dce <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6812      	ldr	r2, [r2, #0]
 8002dc4:	6812      	ldr	r2, [r2, #0]
 8002dc6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002dca:	601a      	str	r2, [r3, #0]
 8002dcc:	e007      	b.n	8002dde <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	6812      	ldr	r2, [r2, #0]
 8002dd6:	6812      	ldr	r2, [r2, #0]
 8002dd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ddc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	7e9b      	ldrb	r3, [r3, #26]
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d108      	bne.n	8002df8 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	6812      	ldr	r2, [r2, #0]
 8002dee:	6812      	ldr	r2, [r2, #0]
 8002df0:	f042 0220 	orr.w	r2, r2, #32
 8002df4:	601a      	str	r2, [r3, #0]
 8002df6:	e007      	b.n	8002e08 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	6812      	ldr	r2, [r2, #0]
 8002e00:	6812      	ldr	r2, [r2, #0]
 8002e02:	f022 0220 	bic.w	r2, r2, #32
 8002e06:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	7edb      	ldrb	r3, [r3, #27]
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d108      	bne.n	8002e22 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6812      	ldr	r2, [r2, #0]
 8002e18:	6812      	ldr	r2, [r2, #0]
 8002e1a:	f022 0210 	bic.w	r2, r2, #16
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	e007      	b.n	8002e32 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	6812      	ldr	r2, [r2, #0]
 8002e2a:	6812      	ldr	r2, [r2, #0]
 8002e2c:	f042 0210 	orr.w	r2, r2, #16
 8002e30:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	7f1b      	ldrb	r3, [r3, #28]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d108      	bne.n	8002e4c <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	6812      	ldr	r2, [r2, #0]
 8002e42:	6812      	ldr	r2, [r2, #0]
 8002e44:	f042 0208 	orr.w	r2, r2, #8
 8002e48:	601a      	str	r2, [r3, #0]
 8002e4a:	e007      	b.n	8002e5c <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	6812      	ldr	r2, [r2, #0]
 8002e54:	6812      	ldr	r2, [r2, #0]
 8002e56:	f022 0208 	bic.w	r2, r2, #8
 8002e5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	7f5b      	ldrb	r3, [r3, #29]
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d108      	bne.n	8002e76 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	6812      	ldr	r2, [r2, #0]
 8002e6c:	6812      	ldr	r2, [r2, #0]
 8002e6e:	f042 0204 	orr.w	r2, r2, #4
 8002e72:	601a      	str	r2, [r3, #0]
 8002e74:	e007      	b.n	8002e86 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	6812      	ldr	r2, [r2, #0]
 8002e7e:	6812      	ldr	r2, [r2, #0]
 8002e80:	f022 0204 	bic.w	r2, r2, #4
 8002e84:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	6891      	ldr	r1, [r2, #8]
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	68d2      	ldr	r2, [r2, #12]
 8002e92:	4311      	orrs	r1, r2
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	6912      	ldr	r2, [r2, #16]
 8002e98:	4311      	orrs	r1, r2
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	6952      	ldr	r2, [r2, #20]
 8002e9e:	4311      	orrs	r1, r2
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	6852      	ldr	r2, [r2, #4]
 8002ea4:	3a01      	subs	r2, #1
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2200      	movs	r2, #0
 8002eae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3710      	adds	r7, #16
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002ec2:	b480      	push	{r7}
 8002ec4:	b087      	sub	sp, #28
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
 8002eca:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ed8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002eda:	7cfb      	ldrb	r3, [r7, #19]
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d003      	beq.n	8002ee8 <HAL_CAN_ConfigFilter+0x26>
 8002ee0:	7cfb      	ldrb	r3, [r7, #19]
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	f040 80aa 	bne.w	800303c <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002eee:	f043 0201 	orr.w	r2, r3, #1
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	695b      	ldr	r3, [r3, #20]
 8002efc:	f003 031f 	and.w	r3, r3, #31
 8002f00:	2201      	movs	r2, #1
 8002f02:	fa02 f303 	lsl.w	r3, r2, r3
 8002f06:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	43db      	mvns	r3, r3
 8002f12:	401a      	ands	r2, r3
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	69db      	ldr	r3, [r3, #28]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d123      	bne.n	8002f6a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	43db      	mvns	r3, r3
 8002f2c:	401a      	ands	r2, r3
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002f44:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	3248      	adds	r2, #72	; 0x48
 8002f4a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002f52:	683a      	ldr	r2, [r7, #0]
 8002f54:	6892      	ldr	r2, [r2, #8]
 8002f56:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002f58:	683a      	ldr	r2, [r7, #0]
 8002f5a:	6812      	ldr	r2, [r2, #0]
 8002f5c:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002f5e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002f60:	6979      	ldr	r1, [r7, #20]
 8002f62:	3348      	adds	r3, #72	; 0x48
 8002f64:	00db      	lsls	r3, r3, #3
 8002f66:	440b      	add	r3, r1
 8002f68:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	69db      	ldr	r3, [r3, #28]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d122      	bne.n	8002fb8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	431a      	orrs	r2, r3
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002f92:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	3248      	adds	r2, #72	; 0x48
 8002f98:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	6892      	ldr	r2, [r2, #8]
 8002fa4:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002fa6:	683a      	ldr	r2, [r7, #0]
 8002fa8:	68d2      	ldr	r2, [r2, #12]
 8002faa:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002fac:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002fae:	6979      	ldr	r1, [r7, #20]
 8002fb0:	3348      	adds	r3, #72	; 0x48
 8002fb2:	00db      	lsls	r3, r3, #3
 8002fb4:	440b      	add	r3, r1
 8002fb6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	699b      	ldr	r3, [r3, #24]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d109      	bne.n	8002fd4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	43db      	mvns	r3, r3
 8002fca:	401a      	ands	r2, r3
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002fd2:	e007      	b.n	8002fe4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	431a      	orrs	r2, r3
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	691b      	ldr	r3, [r3, #16]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d109      	bne.n	8003000 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	43db      	mvns	r3, r3
 8002ff6:	401a      	ands	r2, r3
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002ffe:	e007      	b.n	8003010 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	431a      	orrs	r2, r3
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	6a1b      	ldr	r3, [r3, #32]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d107      	bne.n	8003028 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	431a      	orrs	r2, r3
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800302e:	f023 0201 	bic.w	r2, r3, #1
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003038:	2300      	movs	r3, #0
 800303a:	e006      	b.n	800304a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003040:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
  }
}
 800304a:	4618      	mov	r0, r3
 800304c:	371c      	adds	r7, #28
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr

08003056 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003056:	b580      	push	{r7, lr}
 8003058:	b084      	sub	sp, #16
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003064:	b2db      	uxtb	r3, r3
 8003066:	2b01      	cmp	r3, #1
 8003068:	d12e      	bne.n	80030c8 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2202      	movs	r2, #2
 800306e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	6812      	ldr	r2, [r2, #0]
 800307a:	6812      	ldr	r2, [r2, #0]
 800307c:	f022 0201 	bic.w	r2, r2, #1
 8003080:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003082:	f7fe feeb 	bl	8001e5c <HAL_GetTick>
 8003086:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003088:	e012      	b.n	80030b0 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800308a:	f7fe fee7 	bl	8001e5c <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	2b0a      	cmp	r3, #10
 8003096:	d90b      	bls.n	80030b0 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2205      	movs	r2, #5
 80030a8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e012      	b.n	80030d6 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1e5      	bne.n	800308a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80030c4:	2300      	movs	r3, #0
 80030c6:	e006      	b.n	80030d6 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030cc:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
  }
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3710      	adds	r7, #16
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}

080030de <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80030de:	b480      	push	{r7}
 80030e0:	b087      	sub	sp, #28
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	60f8      	str	r0, [r7, #12]
 80030e6:	60b9      	str	r1, [r7, #8]
 80030e8:	607a      	str	r2, [r7, #4]
 80030ea:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030f2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80030f4:	7dfb      	ldrb	r3, [r7, #23]
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d003      	beq.n	8003102 <HAL_CAN_GetRxMessage+0x24>
 80030fa:	7dfb      	ldrb	r3, [r7, #23]
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	f040 80f4 	bne.w	80032ea <HAL_CAN_GetRxMessage+0x20c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d10e      	bne.n	8003126 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	f003 0303 	and.w	r3, r3, #3
 8003112:	2b00      	cmp	r3, #0
 8003114:	d116      	bne.n	8003144 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e0e8      	b.n	80032f8 <HAL_CAN_GetRxMessage+0x21a>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	691b      	ldr	r3, [r3, #16]
 800312c:	f003 0303 	and.w	r3, r3, #3
 8003130:	2b00      	cmp	r3, #0
 8003132:	d107      	bne.n	8003144 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003138:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e0d9      	b.n	80032f8 <HAL_CAN_GetRxMessage+0x21a>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	331b      	adds	r3, #27
 800314c:	011b      	lsls	r3, r3, #4
 800314e:	4413      	add	r3, r2
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0204 	and.w	r2, r3, #4
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d10c      	bne.n	800317c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	331b      	adds	r3, #27
 800316a:	011b      	lsls	r3, r3, #4
 800316c:	4413      	add	r3, r2
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	0d5b      	lsrs	r3, r3, #21
 8003172:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	601a      	str	r2, [r3, #0]
 800317a:	e00b      	b.n	8003194 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	331b      	adds	r3, #27
 8003184:	011b      	lsls	r3, r3, #4
 8003186:	4413      	add	r3, r2
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	08db      	lsrs	r3, r3, #3
 800318c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	331b      	adds	r3, #27
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	4413      	add	r3, r2
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	085b      	lsrs	r3, r3, #1
 80031a4:	f003 0201 	and.w	r2, r3, #1
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	331b      	adds	r3, #27
 80031b4:	011b      	lsls	r3, r3, #4
 80031b6:	4413      	add	r3, r2
 80031b8:	3304      	adds	r3, #4
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 020f 	and.w	r2, r3, #15
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	331b      	adds	r3, #27
 80031cc:	011b      	lsls	r3, r3, #4
 80031ce:	4413      	add	r3, r2
 80031d0:	3304      	adds	r3, #4
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	0a1b      	lsrs	r3, r3, #8
 80031d6:	b2da      	uxtb	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	331b      	adds	r3, #27
 80031e4:	011b      	lsls	r3, r3, #4
 80031e6:	4413      	add	r3, r2
 80031e8:	3304      	adds	r3, #4
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	0c1b      	lsrs	r3, r3, #16
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	011b      	lsls	r3, r3, #4
 80031fc:	4413      	add	r3, r2
 80031fe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	b2da      	uxtb	r2, r3
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	3301      	adds	r3, #1
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	6811      	ldr	r1, [r2, #0]
 8003212:	68ba      	ldr	r2, [r7, #8]
 8003214:	0112      	lsls	r2, r2, #4
 8003216:	440a      	add	r2, r1
 8003218:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 800321c:	6812      	ldr	r2, [r2, #0]
 800321e:	0a12      	lsrs	r2, r2, #8
 8003220:	b2d2      	uxtb	r2, r2
 8003222:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	3302      	adds	r3, #2
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	6811      	ldr	r1, [r2, #0]
 800322c:	68ba      	ldr	r2, [r7, #8]
 800322e:	0112      	lsls	r2, r2, #4
 8003230:	440a      	add	r2, r1
 8003232:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 8003236:	6812      	ldr	r2, [r2, #0]
 8003238:	0c12      	lsrs	r2, r2, #16
 800323a:	b2d2      	uxtb	r2, r2
 800323c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	3303      	adds	r3, #3
 8003242:	68fa      	ldr	r2, [r7, #12]
 8003244:	6811      	ldr	r1, [r2, #0]
 8003246:	68ba      	ldr	r2, [r7, #8]
 8003248:	0112      	lsls	r2, r2, #4
 800324a:	440a      	add	r2, r1
 800324c:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 8003250:	6812      	ldr	r2, [r2, #0]
 8003252:	0e12      	lsrs	r2, r2, #24
 8003254:	b2d2      	uxtb	r2, r2
 8003256:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	3304      	adds	r3, #4
 800325c:	68fa      	ldr	r2, [r7, #12]
 800325e:	6811      	ldr	r1, [r2, #0]
 8003260:	68ba      	ldr	r2, [r7, #8]
 8003262:	0112      	lsls	r2, r2, #4
 8003264:	440a      	add	r2, r1
 8003266:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 800326a:	6812      	ldr	r2, [r2, #0]
 800326c:	b2d2      	uxtb	r2, r2
 800326e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	3305      	adds	r3, #5
 8003274:	68fa      	ldr	r2, [r7, #12]
 8003276:	6811      	ldr	r1, [r2, #0]
 8003278:	68ba      	ldr	r2, [r7, #8]
 800327a:	0112      	lsls	r2, r2, #4
 800327c:	440a      	add	r2, r1
 800327e:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8003282:	6812      	ldr	r2, [r2, #0]
 8003284:	0a12      	lsrs	r2, r2, #8
 8003286:	b2d2      	uxtb	r2, r2
 8003288:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	3306      	adds	r3, #6
 800328e:	68fa      	ldr	r2, [r7, #12]
 8003290:	6811      	ldr	r1, [r2, #0]
 8003292:	68ba      	ldr	r2, [r7, #8]
 8003294:	0112      	lsls	r2, r2, #4
 8003296:	440a      	add	r2, r1
 8003298:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 800329c:	6812      	ldr	r2, [r2, #0]
 800329e:	0c12      	lsrs	r2, r2, #16
 80032a0:	b2d2      	uxtb	r2, r2
 80032a2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	3307      	adds	r3, #7
 80032a8:	68fa      	ldr	r2, [r7, #12]
 80032aa:	6811      	ldr	r1, [r2, #0]
 80032ac:	68ba      	ldr	r2, [r7, #8]
 80032ae:	0112      	lsls	r2, r2, #4
 80032b0:	440a      	add	r2, r1
 80032b2:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 80032b6:	6812      	ldr	r2, [r2, #0]
 80032b8:	0e12      	lsrs	r2, r2, #24
 80032ba:	b2d2      	uxtb	r2, r2
 80032bc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d108      	bne.n	80032d6 <HAL_CAN_GetRxMessage+0x1f8>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	6812      	ldr	r2, [r2, #0]
 80032cc:	68d2      	ldr	r2, [r2, #12]
 80032ce:	f042 0220 	orr.w	r2, r2, #32
 80032d2:	60da      	str	r2, [r3, #12]
 80032d4:	e007      	b.n	80032e6 <HAL_CAN_GetRxMessage+0x208>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68fa      	ldr	r2, [r7, #12]
 80032dc:	6812      	ldr	r2, [r2, #0]
 80032de:	6912      	ldr	r2, [r2, #16]
 80032e0:	f042 0220 	orr.w	r2, r2, #32
 80032e4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80032e6:	2300      	movs	r3, #0
 80032e8:	e006      	b.n	80032f8 <HAL_CAN_GetRxMessage+0x21a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ee:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
  }
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	371c      	adds	r7, #28
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003314:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003316:	7bfb      	ldrb	r3, [r7, #15]
 8003318:	2b01      	cmp	r3, #1
 800331a:	d002      	beq.n	8003322 <HAL_CAN_ActivateNotification+0x1e>
 800331c:	7bfb      	ldrb	r3, [r7, #15]
 800331e:	2b02      	cmp	r3, #2
 8003320:	d109      	bne.n	8003336 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	6812      	ldr	r2, [r2, #0]
 800332a:	6951      	ldr	r1, [r2, #20]
 800332c:	683a      	ldr	r2, [r7, #0]
 800332e:	430a      	orrs	r2, r1
 8003330:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003332:	2300      	movs	r3, #0
 8003334:	e006      	b.n	8003344 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800333a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
  }
}
 8003344:	4618      	mov	r0, r3
 8003346:	3714      	adds	r7, #20
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b08a      	sub	sp, #40	; 0x28
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003358:	2300      	movs	r3, #0
 800335a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	691b      	ldr	r3, [r3, #16]
 8003382:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800338c:	6a3b      	ldr	r3, [r7, #32]
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b00      	cmp	r3, #0
 8003394:	d07c      	beq.n	8003490 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003396:	69bb      	ldr	r3, [r7, #24]
 8003398:	f003 0301 	and.w	r3, r3, #1
 800339c:	2b00      	cmp	r3, #0
 800339e:	d023      	beq.n	80033e8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2201      	movs	r2, #1
 80033a6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	f003 0302 	and.w	r3, r3, #2
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d003      	beq.n	80033ba <HAL_CAN_IRQHandler+0x6a>
      {
        /* Transmission Mailbox 0 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f000 f97d 	bl	80036b2 <HAL_CAN_TxMailbox0CompleteCallback>
 80033b8:	e016      	b.n	80033e8 <HAL_CAN_IRQHandler+0x98>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	f003 0304 	and.w	r3, r3, #4
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d004      	beq.n	80033ce <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80033c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80033ca:	627b      	str	r3, [r7, #36]	; 0x24
 80033cc:	e00c      	b.n	80033e8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80033ce:	69bb      	ldr	r3, [r7, #24]
 80033d0:	f003 0308 	and.w	r3, r3, #8
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d004      	beq.n	80033e2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80033d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033da:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80033de:	627b      	str	r3, [r7, #36]	; 0x24
 80033e0:	e002      	b.n	80033e8 <HAL_CAN_IRQHandler+0x98>
        }
        else
        {
          /* Transmission Mailbox 0 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f000 f983 	bl	80036ee <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d024      	beq.n	800343c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033fa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80033fc:	69bb      	ldr	r3, [r7, #24]
 80033fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003402:	2b00      	cmp	r3, #0
 8003404:	d003      	beq.n	800340e <HAL_CAN_IRQHandler+0xbe>
      {
        /* Transmission Mailbox 1 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f000 f95d 	bl	80036c6 <HAL_CAN_TxMailbox1CompleteCallback>
 800340c:	e016      	b.n	800343c <HAL_CAN_IRQHandler+0xec>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003414:	2b00      	cmp	r3, #0
 8003416:	d004      	beq.n	8003422 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800341a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800341e:	627b      	str	r3, [r7, #36]	; 0x24
 8003420:	e00c      	b.n	800343c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003422:	69bb      	ldr	r3, [r7, #24]
 8003424:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003428:	2b00      	cmp	r3, #0
 800342a:	d004      	beq.n	8003436 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800342c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003432:	627b      	str	r3, [r7, #36]	; 0x24
 8003434:	e002      	b.n	800343c <HAL_CAN_IRQHandler+0xec>
        }
        else
        {
          /* Transmission Mailbox 1 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f000 f963 	bl	8003702 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800343c:	69bb      	ldr	r3, [r7, #24]
 800343e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d024      	beq.n	8003490 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800344e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d003      	beq.n	8003462 <HAL_CAN_IRQHandler+0x112>
      {
        /* Transmission Mailbox 2 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f000 f93d 	bl	80036da <HAL_CAN_TxMailbox2CompleteCallback>
 8003460:	e016      	b.n	8003490 <HAL_CAN_IRQHandler+0x140>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d004      	beq.n	8003476 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800346c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800346e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003472:	627b      	str	r3, [r7, #36]	; 0x24
 8003474:	e00c      	b.n	8003490 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d004      	beq.n	800348a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003482:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003486:	627b      	str	r3, [r7, #36]	; 0x24
 8003488:	e002      	b.n	8003490 <HAL_CAN_IRQHandler+0x140>
        }
        else
        {
          /* Transmission Mailbox 2 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f000 f943 	bl	8003716 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003490:	6a3b      	ldr	r3, [r7, #32]
 8003492:	f003 0308 	and.w	r3, r3, #8
 8003496:	2b00      	cmp	r3, #0
 8003498:	d00c      	beq.n	80034b4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	f003 0310 	and.w	r3, r3, #16
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d007      	beq.n	80034b4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80034a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034aa:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2210      	movs	r2, #16
 80034b2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80034b4:	6a3b      	ldr	r3, [r7, #32]
 80034b6:	f003 0304 	and.w	r3, r3, #4
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00b      	beq.n	80034d6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	f003 0308 	and.w	r3, r3, #8
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d006      	beq.n	80034d6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2208      	movs	r2, #8
 80034ce:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f000 f92a 	bl	800372a <HAL_CAN_RxFifo0FullCallback>
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80034d6:	6a3b      	ldr	r3, [r7, #32]
 80034d8:	f003 0302 	and.w	r3, r3, #2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d009      	beq.n	80034f4 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	68db      	ldr	r3, [r3, #12]
 80034e6:	f003 0303 	and.w	r3, r3, #3
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d002      	beq.n	80034f4 <HAL_CAN_IRQHandler+0x1a4>
    {
      /* Receive FIFO 0 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f003 fed0 	bl	8007294 <HAL_CAN_RxFifo0MsgPendingCallback>
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80034f4:	6a3b      	ldr	r3, [r7, #32]
 80034f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00c      	beq.n	8003518 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	f003 0310 	and.w	r3, r3, #16
 8003504:	2b00      	cmp	r3, #0
 8003506:	d007      	beq.n	8003518 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800350e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	2210      	movs	r2, #16
 8003516:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003518:	6a3b      	ldr	r3, [r7, #32]
 800351a:	f003 0320 	and.w	r3, r3, #32
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00b      	beq.n	800353a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	f003 0308 	and.w	r3, r3, #8
 8003528:	2b00      	cmp	r3, #0
 800352a:	d006      	beq.n	800353a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2208      	movs	r2, #8
 8003532:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f000 f90c 	bl	8003752 <HAL_CAN_RxFifo1FullCallback>
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800353a:	6a3b      	ldr	r3, [r7, #32]
 800353c:	f003 0310 	and.w	r3, r3, #16
 8003540:	2b00      	cmp	r3, #0
 8003542:	d009      	beq.n	8003558 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	691b      	ldr	r3, [r3, #16]
 800354a:	f003 0303 	and.w	r3, r3, #3
 800354e:	2b00      	cmp	r3, #0
 8003550:	d002      	beq.n	8003558 <HAL_CAN_IRQHandler+0x208>
    {
      /* Receive FIFO 1 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 f8f3 	bl	800373e <HAL_CAN_RxFifo1MsgPendingCallback>
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003558:	6a3b      	ldr	r3, [r7, #32]
 800355a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00b      	beq.n	800357a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	f003 0310 	and.w	r3, r3, #16
 8003568:	2b00      	cmp	r3, #0
 800356a:	d006      	beq.n	800357a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2210      	movs	r2, #16
 8003572:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 f8f6 	bl	8003766 <HAL_CAN_SleepCallback>
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800357a:	6a3b      	ldr	r3, [r7, #32]
 800357c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003580:	2b00      	cmp	r3, #0
 8003582:	d00b      	beq.n	800359c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	f003 0308 	and.w	r3, r3, #8
 800358a:	2b00      	cmp	r3, #0
 800358c:	d006      	beq.n	800359c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2208      	movs	r2, #8
 8003594:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 f8ef 	bl	800377a <HAL_CAN_WakeUpFromRxMsgCallback>
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800359c:	6a3b      	ldr	r3, [r7, #32]
 800359e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d075      	beq.n	8003692 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	f003 0304 	and.w	r3, r3, #4
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d06c      	beq.n	800368a <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80035b0:	6a3b      	ldr	r3, [r7, #32]
 80035b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d008      	beq.n	80035cc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d003      	beq.n	80035cc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80035c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c6:	f043 0301 	orr.w	r3, r3, #1
 80035ca:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80035cc:	6a3b      	ldr	r3, [r7, #32]
 80035ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d008      	beq.n	80035e8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d003      	beq.n	80035e8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80035e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e2:	f043 0302 	orr.w	r3, r3, #2
 80035e6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80035e8:	6a3b      	ldr	r3, [r7, #32]
 80035ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d008      	beq.n	8003604 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d003      	beq.n	8003604 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80035fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035fe:	f043 0304 	orr.w	r3, r3, #4
 8003602:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003604:	6a3b      	ldr	r3, [r7, #32]
 8003606:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800360a:	2b00      	cmp	r3, #0
 800360c:	d03d      	beq.n	800368a <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003614:	2b00      	cmp	r3, #0
 8003616:	d038      	beq.n	800368a <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800361e:	2b30      	cmp	r3, #48	; 0x30
 8003620:	d017      	beq.n	8003652 <HAL_CAN_IRQHandler+0x302>
 8003622:	2b30      	cmp	r3, #48	; 0x30
 8003624:	d804      	bhi.n	8003630 <HAL_CAN_IRQHandler+0x2e0>
 8003626:	2b10      	cmp	r3, #16
 8003628:	d009      	beq.n	800363e <HAL_CAN_IRQHandler+0x2ee>
 800362a:	2b20      	cmp	r3, #32
 800362c:	d00c      	beq.n	8003648 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800362e:	e024      	b.n	800367a <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8003630:	2b50      	cmp	r3, #80	; 0x50
 8003632:	d018      	beq.n	8003666 <HAL_CAN_IRQHandler+0x316>
 8003634:	2b60      	cmp	r3, #96	; 0x60
 8003636:	d01b      	beq.n	8003670 <HAL_CAN_IRQHandler+0x320>
 8003638:	2b40      	cmp	r3, #64	; 0x40
 800363a:	d00f      	beq.n	800365c <HAL_CAN_IRQHandler+0x30c>
            break;
 800363c:	e01d      	b.n	800367a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 800363e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003640:	f043 0308 	orr.w	r3, r3, #8
 8003644:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003646:	e018      	b.n	800367a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364a:	f043 0310 	orr.w	r3, r3, #16
 800364e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003650:	e013      	b.n	800367a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003654:	f043 0320 	orr.w	r3, r3, #32
 8003658:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800365a:	e00e      	b.n	800367a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 800365c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003662:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003664:	e009      	b.n	800367a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8003666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800366c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800366e:	e004      	b.n	800367a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003672:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003676:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003678:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	6812      	ldr	r2, [r2, #0]
 8003682:	6992      	ldr	r2, [r2, #24]
 8003684:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003688:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	2204      	movs	r2, #4
 8003690:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003694:	2b00      	cmp	r3, #0
 8003696:	d008      	beq.n	80036aa <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800369c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369e:	431a      	orrs	r2, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call Error callback function */
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 f872 	bl	800378e <HAL_CAN_ErrorCallback>
  }
}
 80036aa:	bf00      	nop
 80036ac:	3728      	adds	r7, #40	; 0x28
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}

080036b2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80036b2:	b480      	push	{r7}
 80036b4:	b083      	sub	sp, #12
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80036ba:	bf00      	nop
 80036bc:	370c      	adds	r7, #12
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr

080036c6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80036c6:	b480      	push	{r7}
 80036c8:	b083      	sub	sp, #12
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80036ce:	bf00      	nop
 80036d0:	370c      	adds	r7, #12
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr

080036da <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80036da:	b480      	push	{r7}
 80036dc:	b083      	sub	sp, #12
 80036de:	af00      	add	r7, sp, #0
 80036e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80036e2:	bf00      	nop
 80036e4:	370c      	adds	r7, #12
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr

080036ee <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80036ee:	b480      	push	{r7}
 80036f0:	b083      	sub	sp, #12
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80036f6:	bf00      	nop
 80036f8:	370c      	adds	r7, #12
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr

08003702 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003702:	b480      	push	{r7}
 8003704:	b083      	sub	sp, #12
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800370a:	bf00      	nop
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr

08003716 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003716:	b480      	push	{r7}
 8003718:	b083      	sub	sp, #12
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800371e:	bf00      	nop
 8003720:	370c      	adds	r7, #12
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr

0800372a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800372a:	b480      	push	{r7}
 800372c:	b083      	sub	sp, #12
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003732:	bf00      	nop
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr

0800373e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800373e:	b480      	push	{r7}
 8003740:	b083      	sub	sp, #12
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003746:	bf00      	nop
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr

08003752 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003752:	b480      	push	{r7}
 8003754:	b083      	sub	sp, #12
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800375a:	bf00      	nop
 800375c:	370c      	adds	r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr

08003766 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003766:	b480      	push	{r7}
 8003768:	b083      	sub	sp, #12
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800376e:	bf00      	nop
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr

0800377a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800377a:	b480      	push	{r7}
 800377c:	b083      	sub	sp, #12
 800377e:	af00      	add	r7, sp, #0
 8003780:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003782:	bf00      	nop
 8003784:	370c      	adds	r7, #12
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr

0800378e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800378e:	b480      	push	{r7}
 8003790:	b083      	sub	sp, #12
 8003792:	af00      	add	r7, sp, #0
 8003794:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003796:	bf00      	nop
 8003798:	370c      	adds	r7, #12
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
	...

080037a4 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b085      	sub	sp, #20
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f003 0307 	and.w	r3, r3, #7
 80037b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037b4:	4b0c      	ldr	r3, [pc, #48]	; (80037e8 <NVIC_SetPriorityGrouping+0x44>)
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037ba:	68ba      	ldr	r2, [r7, #8]
 80037bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037c0:	4013      	ands	r3, r2
 80037c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037d6:	4a04      	ldr	r2, [pc, #16]	; (80037e8 <NVIC_SetPriorityGrouping+0x44>)
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	60d3      	str	r3, [r2, #12]
}
 80037dc:	bf00      	nop
 80037de:	3714      	adds	r7, #20
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr
 80037e8:	e000ed00 	.word	0xe000ed00

080037ec <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80037ec:	b480      	push	{r7}
 80037ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037f0:	4b04      	ldr	r3, [pc, #16]	; (8003804 <NVIC_GetPriorityGrouping+0x18>)
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	0a1b      	lsrs	r3, r3, #8
 80037f6:	f003 0307 	and.w	r3, r3, #7
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr
 8003804:	e000ed00 	.word	0xe000ed00

08003808 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	4603      	mov	r3, r0
 8003810:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003812:	4909      	ldr	r1, [pc, #36]	; (8003838 <NVIC_EnableIRQ+0x30>)
 8003814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003818:	095b      	lsrs	r3, r3, #5
 800381a:	79fa      	ldrb	r2, [r7, #7]
 800381c:	f002 021f 	and.w	r2, r2, #31
 8003820:	2001      	movs	r0, #1
 8003822:	fa00 f202 	lsl.w	r2, r0, r2
 8003826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800382a:	bf00      	nop
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop
 8003838:	e000e100 	.word	0xe000e100

0800383c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	4603      	mov	r3, r0
 8003844:	6039      	str	r1, [r7, #0]
 8003846:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8003848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800384c:	2b00      	cmp	r3, #0
 800384e:	da0b      	bge.n	8003868 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003850:	490d      	ldr	r1, [pc, #52]	; (8003888 <NVIC_SetPriority+0x4c>)
 8003852:	79fb      	ldrb	r3, [r7, #7]
 8003854:	f003 030f 	and.w	r3, r3, #15
 8003858:	3b04      	subs	r3, #4
 800385a:	683a      	ldr	r2, [r7, #0]
 800385c:	b2d2      	uxtb	r2, r2
 800385e:	0112      	lsls	r2, r2, #4
 8003860:	b2d2      	uxtb	r2, r2
 8003862:	440b      	add	r3, r1
 8003864:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003866:	e009      	b.n	800387c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003868:	4908      	ldr	r1, [pc, #32]	; (800388c <NVIC_SetPriority+0x50>)
 800386a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800386e:	683a      	ldr	r2, [r7, #0]
 8003870:	b2d2      	uxtb	r2, r2
 8003872:	0112      	lsls	r2, r2, #4
 8003874:	b2d2      	uxtb	r2, r2
 8003876:	440b      	add	r3, r1
 8003878:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800387c:	bf00      	nop
 800387e:	370c      	adds	r7, #12
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr
 8003888:	e000ed00 	.word	0xe000ed00
 800388c:	e000e100 	.word	0xe000e100

08003890 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003890:	b480      	push	{r7}
 8003892:	b089      	sub	sp, #36	; 0x24
 8003894:	af00      	add	r7, sp, #0
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f003 0307 	and.w	r3, r3, #7
 80038a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	f1c3 0307 	rsb	r3, r3, #7
 80038aa:	2b04      	cmp	r3, #4
 80038ac:	bf28      	it	cs
 80038ae:	2304      	movcs	r3, #4
 80038b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	3304      	adds	r3, #4
 80038b6:	2b06      	cmp	r3, #6
 80038b8:	d902      	bls.n	80038c0 <NVIC_EncodePriority+0x30>
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	3b03      	subs	r3, #3
 80038be:	e000      	b.n	80038c2 <NVIC_EncodePriority+0x32>
 80038c0:	2300      	movs	r3, #0
 80038c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038c4:	2201      	movs	r2, #1
 80038c6:	69bb      	ldr	r3, [r7, #24]
 80038c8:	fa02 f303 	lsl.w	r3, r2, r3
 80038cc:	1e5a      	subs	r2, r3, #1
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	401a      	ands	r2, r3
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038d6:	2101      	movs	r1, #1
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	fa01 f303 	lsl.w	r3, r1, r3
 80038de:	1e59      	subs	r1, r3, #1
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038e4:	4313      	orrs	r3, r2
         );
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3724      	adds	r7, #36	; 0x24
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
	...

080038f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	3b01      	subs	r3, #1
 8003900:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003904:	d301      	bcc.n	800390a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003906:	2301      	movs	r3, #1
 8003908:	e00f      	b.n	800392a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800390a:	4a0a      	ldr	r2, [pc, #40]	; (8003934 <SysTick_Config+0x40>)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	3b01      	subs	r3, #1
 8003910:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003912:	210f      	movs	r1, #15
 8003914:	f04f 30ff 	mov.w	r0, #4294967295
 8003918:	f7ff ff90 	bl	800383c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800391c:	4b05      	ldr	r3, [pc, #20]	; (8003934 <SysTick_Config+0x40>)
 800391e:	2200      	movs	r2, #0
 8003920:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003922:	4b04      	ldr	r3, [pc, #16]	; (8003934 <SysTick_Config+0x40>)
 8003924:	2207      	movs	r2, #7
 8003926:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3708      	adds	r7, #8
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	e000e010 	.word	0xe000e010

08003938 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f7ff ff2f 	bl	80037a4 <NVIC_SetPriorityGrouping>
}
 8003946:	bf00      	nop
 8003948:	3708      	adds	r7, #8
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}

0800394e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800394e:	b580      	push	{r7, lr}
 8003950:	b086      	sub	sp, #24
 8003952:	af00      	add	r7, sp, #0
 8003954:	4603      	mov	r3, r0
 8003956:	60b9      	str	r1, [r7, #8]
 8003958:	607a      	str	r2, [r7, #4]
 800395a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800395c:	2300      	movs	r3, #0
 800395e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003960:	f7ff ff44 	bl	80037ec <NVIC_GetPriorityGrouping>
 8003964:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	68b9      	ldr	r1, [r7, #8]
 800396a:	6978      	ldr	r0, [r7, #20]
 800396c:	f7ff ff90 	bl	8003890 <NVIC_EncodePriority>
 8003970:	4602      	mov	r2, r0
 8003972:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003976:	4611      	mov	r1, r2
 8003978:	4618      	mov	r0, r3
 800397a:	f7ff ff5f 	bl	800383c <NVIC_SetPriority>
}
 800397e:	bf00      	nop
 8003980:	3718      	adds	r7, #24
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b082      	sub	sp, #8
 800398a:	af00      	add	r7, sp, #0
 800398c:	4603      	mov	r3, r0
 800398e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003994:	4618      	mov	r0, r3
 8003996:	f7ff ff37 	bl	8003808 <NVIC_EnableIRQ>
}
 800399a:	bf00      	nop
 800399c:	3708      	adds	r7, #8
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b082      	sub	sp, #8
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f7ff ffa2 	bl	80038f4 <SysTick_Config>
 80039b0:	4603      	mov	r3, r0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3708      	adds	r7, #8
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}

080039ba <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b084      	sub	sp, #16
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80039c2:	2300      	movs	r3, #0
 80039c4:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d101      	bne.n	80039d0 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e037      	b.n	8003a40 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2202      	movs	r2, #2
 80039d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80039e6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80039ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80039f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	68db      	ldr	r3, [r3, #12]
 80039fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a00:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a0c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	69db      	ldr	r3, [r3, #28]
 8003a12:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 f940 	bl	8003ca8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003a3e:	2300      	movs	r3, #0
}  
 8003a40:	4618      	mov	r0, r3
 8003a42:	3710      	adds	r7, #16
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b086      	sub	sp, #24
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	60f8      	str	r0, [r7, #12]
 8003a50:	60b9      	str	r1, [r7, #8]
 8003a52:	607a      	str	r2, [r7, #4]
 8003a54:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003a56:	2300      	movs	r3, #0
 8003a58:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d101      	bne.n	8003a68 <HAL_DMA_Start_IT+0x20>
 8003a64:	2302      	movs	r3, #2
 8003a66:	e04a      	b.n	8003afe <HAL_DMA_Start_IT+0xb6>
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d13a      	bne.n	8003af0 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2202      	movs	r2, #2
 8003a7e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2200      	movs	r2, #0
 8003a86:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	6812      	ldr	r2, [r2, #0]
 8003a90:	6812      	ldr	r2, [r2, #0]
 8003a92:	f022 0201 	bic.w	r2, r2, #1
 8003a96:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	68b9      	ldr	r1, [r7, #8]
 8003a9e:	68f8      	ldr	r0, [r7, #12]
 8003aa0:	f000 f8d4 	bl	8003c4c <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d008      	beq.n	8003abe <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	68fa      	ldr	r2, [r7, #12]
 8003ab2:	6812      	ldr	r2, [r2, #0]
 8003ab4:	6812      	ldr	r2, [r2, #0]
 8003ab6:	f042 020e 	orr.w	r2, r2, #14
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	e00f      	b.n	8003ade <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	68fa      	ldr	r2, [r7, #12]
 8003ac4:	6812      	ldr	r2, [r2, #0]
 8003ac6:	6812      	ldr	r2, [r2, #0]
 8003ac8:	f042 020a 	orr.w	r2, r2, #10
 8003acc:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	6812      	ldr	r2, [r2, #0]
 8003ad6:	6812      	ldr	r2, [r2, #0]
 8003ad8:	f022 0204 	bic.w	r2, r2, #4
 8003adc:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	68fa      	ldr	r2, [r7, #12]
 8003ae4:	6812      	ldr	r2, [r2, #0]
 8003ae6:	6812      	ldr	r2, [r2, #0]
 8003ae8:	f042 0201 	orr.w	r2, r2, #1
 8003aec:	601a      	str	r2, [r3, #0]
 8003aee:	e005      	b.n	8003afc <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003af8:	2302      	movs	r3, #2
 8003afa:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003afc:	7dfb      	ldrb	r3, [r7, #23]
} 
 8003afe:	4618      	mov	r0, r3
 8003b00:	3718      	adds	r7, #24
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}

08003b06 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b06:	b580      	push	{r7, lr}
 8003b08:	b084      	sub	sp, #16
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b22:	2204      	movs	r2, #4
 8003b24:	409a      	lsls	r2, r3
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	4013      	ands	r3, r2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d024      	beq.n	8003b78 <HAL_DMA_IRQHandler+0x72>
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	f003 0304 	and.w	r3, r3, #4
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d01f      	beq.n	8003b78 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0320 	and.w	r3, r3, #32
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d107      	bne.n	8003b56 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	687a      	ldr	r2, [r7, #4]
 8003b4c:	6812      	ldr	r2, [r2, #0]
 8003b4e:	6812      	ldr	r2, [r2, #0]
 8003b50:	f022 0204 	bic.w	r2, r2, #4
 8003b54:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003b5e:	2104      	movs	r1, #4
 8003b60:	fa01 f202 	lsl.w	r2, r1, r2
 8003b64:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d06a      	beq.n	8003c44 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003b76:	e065      	b.n	8003c44 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7c:	2202      	movs	r2, #2
 8003b7e:	409a      	lsls	r2, r3
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	4013      	ands	r3, r2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d02c      	beq.n	8003be2 <HAL_DMA_IRQHandler+0xdc>
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	f003 0302 	and.w	r3, r3, #2
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d027      	beq.n	8003be2 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0320 	and.w	r3, r3, #32
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d10b      	bne.n	8003bb8 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	6812      	ldr	r2, [r2, #0]
 8003ba8:	6812      	ldr	r2, [r2, #0]
 8003baa:	f022 020a 	bic.w	r2, r2, #10
 8003bae:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003bc0:	2102      	movs	r1, #2
 8003bc2:	fa01 f202 	lsl.w	r2, r1, r2
 8003bc6:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d035      	beq.n	8003c44 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003be0:	e030      	b.n	8003c44 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be6:	2208      	movs	r2, #8
 8003be8:	409a      	lsls	r2, r3
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	4013      	ands	r3, r2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d028      	beq.n	8003c44 <HAL_DMA_IRQHandler+0x13e>
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	f003 0308 	and.w	r3, r3, #8
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d023      	beq.n	8003c44 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	6812      	ldr	r2, [r2, #0]
 8003c04:	6812      	ldr	r2, [r2, #0]
 8003c06:	f022 020e 	bic.w	r2, r2, #14
 8003c0a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c10:	687a      	ldr	r2, [r7, #4]
 8003c12:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003c14:	2101      	movs	r1, #1
 8003c16:	fa01 f202 	lsl.w	r2, r1, r2
 8003c1a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2201      	movs	r2, #1
 8003c26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d004      	beq.n	8003c44 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	4798      	blx	r3
    }
  }
}  
 8003c42:	e7ff      	b.n	8003c44 <HAL_DMA_IRQHandler+0x13e>
 8003c44:	bf00      	nop
 8003c46:	3710      	adds	r7, #16
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b085      	sub	sp, #20
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	60f8      	str	r0, [r7, #12]
 8003c54:	60b9      	str	r1, [r7, #8]
 8003c56:	607a      	str	r2, [r7, #4]
 8003c58:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c5e:	68fa      	ldr	r2, [r7, #12]
 8003c60:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003c62:	2101      	movs	r1, #1
 8003c64:	fa01 f202 	lsl.w	r2, r1, r2
 8003c68:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	683a      	ldr	r2, [r7, #0]
 8003c70:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	2b10      	cmp	r3, #16
 8003c78:	d108      	bne.n	8003c8c <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	68ba      	ldr	r2, [r7, #8]
 8003c88:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c8a:	e007      	b.n	8003c9c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	68ba      	ldr	r2, [r7, #8]
 8003c92:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	60da      	str	r2, [r3, #12]
}
 8003c9c:	bf00      	nop
 8003c9e:	3714      	adds	r7, #20
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	4b09      	ldr	r3, [pc, #36]	; (8003cdc <DMA_CalcBaseAndBitshift+0x34>)
 8003cb8:	4413      	add	r3, r2
 8003cba:	4a09      	ldr	r2, [pc, #36]	; (8003ce0 <DMA_CalcBaseAndBitshift+0x38>)
 8003cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8003cc0:	091b      	lsrs	r3, r3, #4
 8003cc2:	009a      	lsls	r2, r3, #2
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a06      	ldr	r2, [pc, #24]	; (8003ce4 <DMA_CalcBaseAndBitshift+0x3c>)
 8003ccc:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003cce:	bf00      	nop
 8003cd0:	370c      	adds	r7, #12
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	bffdfff8 	.word	0xbffdfff8
 8003ce0:	cccccccd 	.word	0xcccccccd
 8003ce4:	40020000 	.word	0x40020000

08003ce8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b087      	sub	sp, #28
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8003cfe:	e14e      	b.n	8003f9e <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	2101      	movs	r1, #1
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	fa01 f303 	lsl.w	r3, r1, r3
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f000 8140 	beq.w	8003f98 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	2b02      	cmp	r3, #2
 8003d1e:	d003      	beq.n	8003d28 <HAL_GPIO_Init+0x40>
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	2b12      	cmp	r3, #18
 8003d26:	d123      	bne.n	8003d70 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	08da      	lsrs	r2, r3, #3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	3208      	adds	r2, #8
 8003d30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d34:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	f003 0307 	and.w	r3, r3, #7
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	220f      	movs	r2, #15
 8003d40:	fa02 f303 	lsl.w	r3, r2, r3
 8003d44:	43db      	mvns	r3, r3
 8003d46:	693a      	ldr	r2, [r7, #16]
 8003d48:	4013      	ands	r3, r2
 8003d4a:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	691a      	ldr	r2, [r3, #16]
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	f003 0307 	and.w	r3, r3, #7
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5c:	693a      	ldr	r2, [r7, #16]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	08da      	lsrs	r2, r3, #3
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	3208      	adds	r2, #8
 8003d6a:	6939      	ldr	r1, [r7, #16]
 8003d6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	005b      	lsls	r3, r3, #1
 8003d7a:	2203      	movs	r2, #3
 8003d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d80:	43db      	mvns	r3, r3
 8003d82:	693a      	ldr	r2, [r7, #16]
 8003d84:	4013      	ands	r3, r2
 8003d86:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f003 0203 	and.w	r2, r3, #3
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	005b      	lsls	r3, r3, #1
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	693a      	ldr	r2, [r7, #16]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d00b      	beq.n	8003dc4 <HAL_GPIO_Init+0xdc>
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d007      	beq.n	8003dc4 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003db8:	2b11      	cmp	r3, #17
 8003dba:	d003      	beq.n	8003dc4 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	2b12      	cmp	r3, #18
 8003dc2:	d130      	bne.n	8003e26 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	005b      	lsls	r3, r3, #1
 8003dce:	2203      	movs	r2, #3
 8003dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd4:	43db      	mvns	r3, r3
 8003dd6:	693a      	ldr	r2, [r7, #16]
 8003dd8:	4013      	ands	r3, r2
 8003dda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	68da      	ldr	r2, [r3, #12]
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	005b      	lsls	r3, r3, #1
 8003de4:	fa02 f303 	lsl.w	r3, r2, r3
 8003de8:	693a      	ldr	r2, [r7, #16]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	693a      	ldr	r2, [r7, #16]
 8003df2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003e02:	43db      	mvns	r3, r3
 8003e04:	693a      	ldr	r2, [r7, #16]
 8003e06:	4013      	ands	r3, r2
 8003e08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	091b      	lsrs	r3, r3, #4
 8003e10:	f003 0201 	and.w	r2, r3, #1
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1a:	693a      	ldr	r2, [r7, #16]
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	693a      	ldr	r2, [r7, #16]
 8003e24:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	005b      	lsls	r3, r3, #1
 8003e30:	2203      	movs	r2, #3
 8003e32:	fa02 f303 	lsl.w	r3, r2, r3
 8003e36:	43db      	mvns	r3, r3
 8003e38:	693a      	ldr	r2, [r7, #16]
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	689a      	ldr	r2, [r3, #8]
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	005b      	lsls	r3, r3, #1
 8003e46:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	693a      	ldr	r2, [r7, #16]
 8003e54:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	f000 809a 	beq.w	8003f98 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e64:	4a55      	ldr	r2, [pc, #340]	; (8003fbc <HAL_GPIO_Init+0x2d4>)
 8003e66:	4b55      	ldr	r3, [pc, #340]	; (8003fbc <HAL_GPIO_Init+0x2d4>)
 8003e68:	699b      	ldr	r3, [r3, #24]
 8003e6a:	f043 0301 	orr.w	r3, r3, #1
 8003e6e:	6193      	str	r3, [r2, #24]
 8003e70:	4b52      	ldr	r3, [pc, #328]	; (8003fbc <HAL_GPIO_Init+0x2d4>)
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	f003 0301 	and.w	r3, r3, #1
 8003e78:	60bb      	str	r3, [r7, #8]
 8003e7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8003e7c:	4a50      	ldr	r2, [pc, #320]	; (8003fc0 <HAL_GPIO_Init+0x2d8>)
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	089b      	lsrs	r3, r3, #2
 8003e82:	3302      	adds	r3, #2
 8003e84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e88:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	f003 0303 	and.w	r3, r3, #3
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	220f      	movs	r2, #15
 8003e94:	fa02 f303 	lsl.w	r3, r2, r3
 8003e98:	43db      	mvns	r3, r3
 8003e9a:	693a      	ldr	r2, [r7, #16]
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003ea6:	d013      	beq.n	8003ed0 <HAL_GPIO_Init+0x1e8>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	4a46      	ldr	r2, [pc, #280]	; (8003fc4 <HAL_GPIO_Init+0x2dc>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d00d      	beq.n	8003ecc <HAL_GPIO_Init+0x1e4>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a45      	ldr	r2, [pc, #276]	; (8003fc8 <HAL_GPIO_Init+0x2e0>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d007      	beq.n	8003ec8 <HAL_GPIO_Init+0x1e0>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	4a44      	ldr	r2, [pc, #272]	; (8003fcc <HAL_GPIO_Init+0x2e4>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d101      	bne.n	8003ec4 <HAL_GPIO_Init+0x1dc>
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e006      	b.n	8003ed2 <HAL_GPIO_Init+0x1ea>
 8003ec4:	2305      	movs	r3, #5
 8003ec6:	e004      	b.n	8003ed2 <HAL_GPIO_Init+0x1ea>
 8003ec8:	2302      	movs	r3, #2
 8003eca:	e002      	b.n	8003ed2 <HAL_GPIO_Init+0x1ea>
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e000      	b.n	8003ed2 <HAL_GPIO_Init+0x1ea>
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	697a      	ldr	r2, [r7, #20]
 8003ed4:	f002 0203 	and.w	r2, r2, #3
 8003ed8:	0092      	lsls	r2, r2, #2
 8003eda:	4093      	lsls	r3, r2
 8003edc:	693a      	ldr	r2, [r7, #16]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003ee2:	4937      	ldr	r1, [pc, #220]	; (8003fc0 <HAL_GPIO_Init+0x2d8>)
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	089b      	lsrs	r3, r3, #2
 8003ee8:	3302      	adds	r3, #2
 8003eea:	693a      	ldr	r2, [r7, #16]
 8003eec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ef0:	4b37      	ldr	r3, [pc, #220]	; (8003fd0 <HAL_GPIO_Init+0x2e8>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	43db      	mvns	r3, r3
 8003efa:	693a      	ldr	r2, [r7, #16]
 8003efc:	4013      	ands	r3, r2
 8003efe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d003      	beq.n	8003f14 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 8003f0c:	693a      	ldr	r2, [r7, #16]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003f14:	4a2e      	ldr	r2, [pc, #184]	; (8003fd0 <HAL_GPIO_Init+0x2e8>)
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003f1a:	4b2d      	ldr	r3, [pc, #180]	; (8003fd0 <HAL_GPIO_Init+0x2e8>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	43db      	mvns	r3, r3
 8003f24:	693a      	ldr	r2, [r7, #16]
 8003f26:	4013      	ands	r3, r2
 8003f28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d003      	beq.n	8003f3e <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8003f36:	693a      	ldr	r2, [r7, #16]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003f3e:	4a24      	ldr	r2, [pc, #144]	; (8003fd0 <HAL_GPIO_Init+0x2e8>)
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f44:	4b22      	ldr	r3, [pc, #136]	; (8003fd0 <HAL_GPIO_Init+0x2e8>)
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	43db      	mvns	r3, r3
 8003f4e:	693a      	ldr	r2, [r7, #16]
 8003f50:	4013      	ands	r3, r2
 8003f52:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d003      	beq.n	8003f68 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 8003f60:	693a      	ldr	r2, [r7, #16]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003f68:	4a19      	ldr	r2, [pc, #100]	; (8003fd0 <HAL_GPIO_Init+0x2e8>)
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f6e:	4b18      	ldr	r3, [pc, #96]	; (8003fd0 <HAL_GPIO_Init+0x2e8>)
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	43db      	mvns	r3, r3
 8003f78:	693a      	ldr	r2, [r7, #16]
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d003      	beq.n	8003f92 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8003f8a:	693a      	ldr	r2, [r7, #16]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003f92:	4a0f      	ldr	r2, [pc, #60]	; (8003fd0 <HAL_GPIO_Init+0x2e8>)
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	f47f aea9 	bne.w	8003d00 <HAL_GPIO_Init+0x18>
  }
}
 8003fae:	bf00      	nop
 8003fb0:	371c      	adds	r7, #28
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr
 8003fba:	bf00      	nop
 8003fbc:	40021000 	.word	0x40021000
 8003fc0:	40010000 	.word	0x40010000
 8003fc4:	48000400 	.word	0x48000400
 8003fc8:	48000800 	.word	0x48000800
 8003fcc:	48000c00 	.word	0x48000c00
 8003fd0:	40010400 	.word	0x40010400

08003fd4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b085      	sub	sp, #20
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	460b      	mov	r3, r1
 8003fde:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	691a      	ldr	r2, [r3, #16]
 8003fe4:	887b      	ldrh	r3, [r7, #2]
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d002      	beq.n	8003ff2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003fec:	2301      	movs	r3, #1
 8003fee:	73fb      	strb	r3, [r7, #15]
 8003ff0:	e001      	b.n	8003ff6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ff6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3714      	adds	r7, #20
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr

08004004 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	460b      	mov	r3, r1
 800400e:	807b      	strh	r3, [r7, #2]
 8004010:	4613      	mov	r3, r2
 8004012:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004014:	787b      	ldrb	r3, [r7, #1]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800401a:	887a      	ldrh	r2, [r7, #2]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004020:	e002      	b.n	8004028 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004022:	887a      	ldrh	r2, [r7, #2]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	460b      	mov	r3, r1
 800403e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	695a      	ldr	r2, [r3, #20]
 8004044:	887b      	ldrh	r3, [r7, #2]
 8004046:	405a      	eors	r2, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	615a      	str	r2, [r3, #20]
}
 800404c:	bf00      	nop
 800404e:	370c      	adds	r7, #12
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr

08004058 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e080      	b.n	800416c <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2b00      	cmp	r3, #0
 8004074:	d106      	bne.n	8004084 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f004 fd76 	bl	8008b70 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2224      	movs	r2, #36	; 0x24
 8004088:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	6812      	ldr	r2, [r2, #0]
 8004094:	6812      	ldr	r2, [r2, #0]
 8004096:	f022 0201 	bic.w	r2, r2, #1
 800409a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	6852      	ldr	r2, [r2, #4]
 80040a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80040a8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	6812      	ldr	r2, [r2, #0]
 80040b2:	6892      	ldr	r2, [r2, #8]
 80040b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80040b8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d107      	bne.n	80040d2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	6892      	ldr	r2, [r2, #8]
 80040ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040ce:	609a      	str	r2, [r3, #8]
 80040d0:	e006      	b.n	80040e0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	6892      	ldr	r2, [r2, #8]
 80040da:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80040de:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d104      	bne.n	80040f2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040f0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004100:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004104:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	6812      	ldr	r2, [r2, #0]
 800410e:	68d2      	ldr	r2, [r2, #12]
 8004110:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004114:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	6911      	ldr	r1, [r2, #16]
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	6952      	ldr	r2, [r2, #20]
 8004122:	4311      	orrs	r1, r2
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	6992      	ldr	r2, [r2, #24]
 8004128:	0212      	lsls	r2, r2, #8
 800412a:	430a      	orrs	r2, r1
 800412c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	69d1      	ldr	r1, [r2, #28]
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	6a12      	ldr	r2, [r2, #32]
 800413a:	430a      	orrs	r2, r1
 800413c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	6812      	ldr	r2, [r2, #0]
 8004146:	6812      	ldr	r2, [r2, #0]
 8004148:	f042 0201 	orr.w	r2, r2, #1
 800414c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2220      	movs	r2, #32
 8004158:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800416a:	2300      	movs	r3, #0
}
 800416c:	4618      	mov	r0, r3
 800416e:	3708      	adds	r7, #8
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b088      	sub	sp, #32
 8004178:	af02      	add	r7, sp, #8
 800417a:	60f8      	str	r0, [r7, #12]
 800417c:	4608      	mov	r0, r1
 800417e:	4611      	mov	r1, r2
 8004180:	461a      	mov	r2, r3
 8004182:	4603      	mov	r3, r0
 8004184:	817b      	strh	r3, [r7, #10]
 8004186:	460b      	mov	r3, r1
 8004188:	813b      	strh	r3, [r7, #8]
 800418a:	4613      	mov	r3, r2
 800418c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 800418e:	2300      	movs	r3, #0
 8004190:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004198:	b2db      	uxtb	r3, r3
 800419a:	2b20      	cmp	r3, #32
 800419c:	f040 8109 	bne.w	80043b2 <HAL_I2C_Mem_Write+0x23e>
  {
    if ((pData == NULL) || (Size == 0U))
 80041a0:	6a3b      	ldr	r3, [r7, #32]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d002      	beq.n	80041ac <HAL_I2C_Mem_Write+0x38>
 80041a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d101      	bne.n	80041b0 <HAL_I2C_Mem_Write+0x3c>
    {
      return  HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e101      	b.n	80043b4 <HAL_I2C_Mem_Write+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d101      	bne.n	80041be <HAL_I2C_Mem_Write+0x4a>
 80041ba:	2302      	movs	r3, #2
 80041bc:	e0fa      	b.n	80043b4 <HAL_I2C_Mem_Write+0x240>
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2201      	movs	r2, #1
 80041c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80041c6:	f7fd fe49 	bl	8001e5c <HAL_GetTick>
 80041ca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	9300      	str	r3, [sp, #0]
 80041d0:	2319      	movs	r3, #25
 80041d2:	2201      	movs	r2, #1
 80041d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80041d8:	68f8      	ldr	r0, [r7, #12]
 80041da:	f000 fafb 	bl	80047d4 <I2C_WaitOnFlagUntilTimeout>
 80041de:	4603      	mov	r3, r0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d001      	beq.n	80041e8 <HAL_I2C_Mem_Write+0x74>
    {
      return HAL_TIMEOUT;
 80041e4:	2303      	movs	r3, #3
 80041e6:	e0e5      	b.n	80043b4 <HAL_I2C_Mem_Write+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2221      	movs	r2, #33	; 0x21
 80041ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2240      	movs	r2, #64	; 0x40
 80041f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2200      	movs	r2, #0
 80041fc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6a3a      	ldr	r2, [r7, #32]
 8004202:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004208:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2200      	movs	r2, #0
 800420e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004210:	88f8      	ldrh	r0, [r7, #6]
 8004212:	893a      	ldrh	r2, [r7, #8]
 8004214:	8979      	ldrh	r1, [r7, #10]
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	9301      	str	r3, [sp, #4]
 800421a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800421c:	9300      	str	r3, [sp, #0]
 800421e:	4603      	mov	r3, r0
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f000 f9f3 	bl	800460c <I2C_RequestMemoryWrite>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d00f      	beq.n	800424c <HAL_I2C_Mem_Write+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004230:	2b04      	cmp	r3, #4
 8004232:	d105      	bne.n	8004240 <HAL_I2C_Mem_Write+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2200      	movs	r2, #0
 8004238:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e0b9      	b.n	80043b4 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2200      	movs	r2, #0
 8004244:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8004248:	2303      	movs	r3, #3
 800424a:	e0b3      	b.n	80043b4 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004250:	b29b      	uxth	r3, r3
 8004252:	2bff      	cmp	r3, #255	; 0xff
 8004254:	d90e      	bls.n	8004274 <HAL_I2C_Mem_Write+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	22ff      	movs	r2, #255	; 0xff
 800425a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004260:	b2da      	uxtb	r2, r3
 8004262:	8979      	ldrh	r1, [r7, #10]
 8004264:	2300      	movs	r3, #0
 8004266:	9300      	str	r3, [sp, #0]
 8004268:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800426c:	68f8      	ldr	r0, [r7, #12]
 800426e:	f000 fbc5 	bl	80049fc <I2C_TransferConfig>
 8004272:	e00f      	b.n	8004294 <HAL_I2C_Mem_Write+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004278:	b29a      	uxth	r2, r3
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004282:	b2da      	uxtb	r2, r3
 8004284:	8979      	ldrh	r1, [r7, #10]
 8004286:	2300      	movs	r3, #0
 8004288:	9300      	str	r3, [sp, #0]
 800428a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800428e:	68f8      	ldr	r0, [r7, #12]
 8004290:	f000 fbb4 	bl	80049fc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004294:	697a      	ldr	r2, [r7, #20]
 8004296:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004298:	68f8      	ldr	r0, [r7, #12]
 800429a:	f000 fad5 	bl	8004848 <I2C_WaitOnTXISFlagUntilTimeout>
 800429e:	4603      	mov	r3, r0
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d007      	beq.n	80042b4 <HAL_I2C_Mem_Write+0x140>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a8:	2b04      	cmp	r3, #4
 80042aa:	d101      	bne.n	80042b0 <HAL_I2C_Mem_Write+0x13c>
        {
          return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e081      	b.n	80043b4 <HAL_I2C_Mem_Write+0x240>
        }
        else
        {
          return HAL_TIMEOUT;
 80042b0:	2303      	movs	r3, #3
 80042b2:	e07f      	b.n	80043b4 <HAL_I2C_Mem_Write+0x240>
        }
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042bc:	1c58      	adds	r0, r3, #1
 80042be:	68f9      	ldr	r1, [r7, #12]
 80042c0:	6248      	str	r0, [r1, #36]	; 0x24
 80042c2:	781b      	ldrb	r3, [r3, #0]
 80042c4:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	3b01      	subs	r3, #1
 80042ce:	b29a      	uxth	r2, r3
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042d8:	3b01      	subs	r3, #1
 80042da:	b29a      	uxth	r2, r3
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d135      	bne.n	8004354 <HAL_I2C_Mem_Write+0x1e0>
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d030      	beq.n	8004354 <HAL_I2C_Mem_Write+0x1e0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	9300      	str	r3, [sp, #0]
 80042f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f8:	2200      	movs	r2, #0
 80042fa:	2180      	movs	r1, #128	; 0x80
 80042fc:	68f8      	ldr	r0, [r7, #12]
 80042fe:	f000 fa69 	bl	80047d4 <I2C_WaitOnFlagUntilTimeout>
 8004302:	4603      	mov	r3, r0
 8004304:	2b00      	cmp	r3, #0
 8004306:	d001      	beq.n	800430c <HAL_I2C_Mem_Write+0x198>
        {
          return HAL_TIMEOUT;
 8004308:	2303      	movs	r3, #3
 800430a:	e053      	b.n	80043b4 <HAL_I2C_Mem_Write+0x240>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004310:	b29b      	uxth	r3, r3
 8004312:	2bff      	cmp	r3, #255	; 0xff
 8004314:	d90e      	bls.n	8004334 <HAL_I2C_Mem_Write+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	22ff      	movs	r2, #255	; 0xff
 800431a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004320:	b2da      	uxtb	r2, r3
 8004322:	8979      	ldrh	r1, [r7, #10]
 8004324:	2300      	movs	r3, #0
 8004326:	9300      	str	r3, [sp, #0]
 8004328:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f000 fb65 	bl	80049fc <I2C_TransferConfig>
 8004332:	e00f      	b.n	8004354 <HAL_I2C_Mem_Write+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004338:	b29a      	uxth	r2, r3
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004342:	b2da      	uxtb	r2, r3
 8004344:	8979      	ldrh	r1, [r7, #10]
 8004346:	2300      	movs	r3, #0
 8004348:	9300      	str	r3, [sp, #0]
 800434a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800434e:	68f8      	ldr	r0, [r7, #12]
 8004350:	f000 fb54 	bl	80049fc <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004358:	b29b      	uxth	r3, r3
 800435a:	2b00      	cmp	r3, #0
 800435c:	d19a      	bne.n	8004294 <HAL_I2C_Mem_Write+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800435e:	697a      	ldr	r2, [r7, #20]
 8004360:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004362:	68f8      	ldr	r0, [r7, #12]
 8004364:	f000 fab0 	bl	80048c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d007      	beq.n	800437e <HAL_I2C_Mem_Write+0x20a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004372:	2b04      	cmp	r3, #4
 8004374:	d101      	bne.n	800437a <HAL_I2C_Mem_Write+0x206>
      {
        return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e01c      	b.n	80043b4 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 800437a:	2303      	movs	r3, #3
 800437c:	e01a      	b.n	80043b4 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	2220      	movs	r2, #32
 8004384:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	6859      	ldr	r1, [r3, #4]
 8004390:	4b0a      	ldr	r3, [pc, #40]	; (80043bc <HAL_I2C_Mem_Write+0x248>)
 8004392:	400b      	ands	r3, r1
 8004394:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2220      	movs	r2, #32
 800439a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80043ae:	2300      	movs	r3, #0
 80043b0:	e000      	b.n	80043b4 <HAL_I2C_Mem_Write+0x240>
  }
  else
  {
    return HAL_BUSY;
 80043b2:	2302      	movs	r3, #2
  }
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3718      	adds	r7, #24
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	fe00e800 	.word	0xfe00e800

080043c0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b088      	sub	sp, #32
 80043c4:	af02      	add	r7, sp, #8
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	4608      	mov	r0, r1
 80043ca:	4611      	mov	r1, r2
 80043cc:	461a      	mov	r2, r3
 80043ce:	4603      	mov	r3, r0
 80043d0:	817b      	strh	r3, [r7, #10]
 80043d2:	460b      	mov	r3, r1
 80043d4:	813b      	strh	r3, [r7, #8]
 80043d6:	4613      	mov	r3, r2
 80043d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80043da:	2300      	movs	r3, #0
 80043dc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	2b20      	cmp	r3, #32
 80043e8:	f040 8107 	bne.w	80045fa <HAL_I2C_Mem_Read+0x23a>
  {
    if ((pData == NULL) || (Size == 0U))
 80043ec:	6a3b      	ldr	r3, [r7, #32]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d002      	beq.n	80043f8 <HAL_I2C_Mem_Read+0x38>
 80043f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d101      	bne.n	80043fc <HAL_I2C_Mem_Read+0x3c>
    {
      return  HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e0ff      	b.n	80045fc <HAL_I2C_Mem_Read+0x23c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004402:	2b01      	cmp	r3, #1
 8004404:	d101      	bne.n	800440a <HAL_I2C_Mem_Read+0x4a>
 8004406:	2302      	movs	r3, #2
 8004408:	e0f8      	b.n	80045fc <HAL_I2C_Mem_Read+0x23c>
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2201      	movs	r2, #1
 800440e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004412:	f7fd fd23 	bl	8001e5c <HAL_GetTick>
 8004416:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	9300      	str	r3, [sp, #0]
 800441c:	2319      	movs	r3, #25
 800441e:	2201      	movs	r2, #1
 8004420:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004424:	68f8      	ldr	r0, [r7, #12]
 8004426:	f000 f9d5 	bl	80047d4 <I2C_WaitOnFlagUntilTimeout>
 800442a:	4603      	mov	r3, r0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d001      	beq.n	8004434 <HAL_I2C_Mem_Read+0x74>
    {
      return HAL_TIMEOUT;
 8004430:	2303      	movs	r3, #3
 8004432:	e0e3      	b.n	80045fc <HAL_I2C_Mem_Read+0x23c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2222      	movs	r2, #34	; 0x22
 8004438:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2240      	movs	r2, #64	; 0x40
 8004440:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6a3a      	ldr	r2, [r7, #32]
 800444e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004454:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800445c:	88f8      	ldrh	r0, [r7, #6]
 800445e:	893a      	ldrh	r2, [r7, #8]
 8004460:	8979      	ldrh	r1, [r7, #10]
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	9301      	str	r3, [sp, #4]
 8004466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004468:	9300      	str	r3, [sp, #0]
 800446a:	4603      	mov	r3, r0
 800446c:	68f8      	ldr	r0, [r7, #12]
 800446e:	f000 f92d 	bl	80046cc <I2C_RequestMemoryRead>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d00f      	beq.n	8004498 <HAL_I2C_Mem_Read+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800447c:	2b04      	cmp	r3, #4
 800447e:	d105      	bne.n	800448c <HAL_I2C_Mem_Read+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e0b7      	b.n	80045fc <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8004494:	2303      	movs	r3, #3
 8004496:	e0b1      	b.n	80045fc <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800449c:	b29b      	uxth	r3, r3
 800449e:	2bff      	cmp	r3, #255	; 0xff
 80044a0:	d90e      	bls.n	80044c0 <HAL_I2C_Mem_Read+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	22ff      	movs	r2, #255	; 0xff
 80044a6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044ac:	b2da      	uxtb	r2, r3
 80044ae:	8979      	ldrh	r1, [r7, #10]
 80044b0:	4b54      	ldr	r3, [pc, #336]	; (8004604 <HAL_I2C_Mem_Read+0x244>)
 80044b2:	9300      	str	r3, [sp, #0]
 80044b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80044b8:	68f8      	ldr	r0, [r7, #12]
 80044ba:	f000 fa9f 	bl	80049fc <I2C_TransferConfig>
 80044be:	e00f      	b.n	80044e0 <HAL_I2C_Mem_Read+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044c4:	b29a      	uxth	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044ce:	b2da      	uxtb	r2, r3
 80044d0:	8979      	ldrh	r1, [r7, #10]
 80044d2:	4b4c      	ldr	r3, [pc, #304]	; (8004604 <HAL_I2C_Mem_Read+0x244>)
 80044d4:	9300      	str	r3, [sp, #0]
 80044d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80044da:	68f8      	ldr	r0, [r7, #12]
 80044dc:	f000 fa8e 	bl	80049fc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	9300      	str	r3, [sp, #0]
 80044e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e6:	2200      	movs	r2, #0
 80044e8:	2104      	movs	r1, #4
 80044ea:	68f8      	ldr	r0, [r7, #12]
 80044ec:	f000 f972 	bl	80047d4 <I2C_WaitOnFlagUntilTimeout>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d001      	beq.n	80044fa <HAL_I2C_Mem_Read+0x13a>
      {
        return HAL_TIMEOUT;
 80044f6:	2303      	movs	r3, #3
 80044f8:	e080      	b.n	80045fc <HAL_I2C_Mem_Read+0x23c>
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044fe:	1c59      	adds	r1, r3, #1
 8004500:	68fa      	ldr	r2, [r7, #12]
 8004502:	6251      	str	r1, [r2, #36]	; 0x24
 8004504:	68fa      	ldr	r2, [r7, #12]
 8004506:	6812      	ldr	r2, [r2, #0]
 8004508:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800450a:	b2d2      	uxtb	r2, r2
 800450c:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004512:	3b01      	subs	r3, #1
 8004514:	b29a      	uxth	r2, r3
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800451e:	b29b      	uxth	r3, r3
 8004520:	3b01      	subs	r3, #1
 8004522:	b29a      	uxth	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800452c:	2b00      	cmp	r3, #0
 800452e:	d135      	bne.n	800459c <HAL_I2C_Mem_Read+0x1dc>
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004534:	b29b      	uxth	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d030      	beq.n	800459c <HAL_I2C_Mem_Read+0x1dc>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	9300      	str	r3, [sp, #0]
 800453e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004540:	2200      	movs	r2, #0
 8004542:	2180      	movs	r1, #128	; 0x80
 8004544:	68f8      	ldr	r0, [r7, #12]
 8004546:	f000 f945 	bl	80047d4 <I2C_WaitOnFlagUntilTimeout>
 800454a:	4603      	mov	r3, r0
 800454c:	2b00      	cmp	r3, #0
 800454e:	d001      	beq.n	8004554 <HAL_I2C_Mem_Read+0x194>
        {
          return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e053      	b.n	80045fc <HAL_I2C_Mem_Read+0x23c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004558:	b29b      	uxth	r3, r3
 800455a:	2bff      	cmp	r3, #255	; 0xff
 800455c:	d90e      	bls.n	800457c <HAL_I2C_Mem_Read+0x1bc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	22ff      	movs	r2, #255	; 0xff
 8004562:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004568:	b2da      	uxtb	r2, r3
 800456a:	8979      	ldrh	r1, [r7, #10]
 800456c:	2300      	movs	r3, #0
 800456e:	9300      	str	r3, [sp, #0]
 8004570:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f000 fa41 	bl	80049fc <I2C_TransferConfig>
 800457a:	e00f      	b.n	800459c <HAL_I2C_Mem_Read+0x1dc>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004580:	b29a      	uxth	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800458a:	b2da      	uxtb	r2, r3
 800458c:	8979      	ldrh	r1, [r7, #10]
 800458e:	2300      	movs	r3, #0
 8004590:	9300      	str	r3, [sp, #0]
 8004592:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004596:	68f8      	ldr	r0, [r7, #12]
 8004598:	f000 fa30 	bl	80049fc <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d19c      	bne.n	80044e0 <HAL_I2C_Mem_Read+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045a6:	697a      	ldr	r2, [r7, #20]
 80045a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80045aa:	68f8      	ldr	r0, [r7, #12]
 80045ac:	f000 f98c 	bl	80048c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d007      	beq.n	80045c6 <HAL_I2C_Mem_Read+0x206>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ba:	2b04      	cmp	r3, #4
 80045bc:	d101      	bne.n	80045c2 <HAL_I2C_Mem_Read+0x202>
      {
        return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e01c      	b.n	80045fc <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e01a      	b.n	80045fc <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	2220      	movs	r2, #32
 80045cc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	6859      	ldr	r1, [r3, #4]
 80045d8:	4b0b      	ldr	r3, [pc, #44]	; (8004608 <HAL_I2C_Mem_Read+0x248>)
 80045da:	400b      	ands	r3, r1
 80045dc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2220      	movs	r2, #32
 80045e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80045f6:	2300      	movs	r3, #0
 80045f8:	e000      	b.n	80045fc <HAL_I2C_Mem_Read+0x23c>
  }
  else
  {
    return HAL_BUSY;
 80045fa:	2302      	movs	r3, #2
  }
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3718      	adds	r7, #24
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}
 8004604:	80002400 	.word	0x80002400
 8004608:	fe00e800 	.word	0xfe00e800

0800460c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b086      	sub	sp, #24
 8004610:	af02      	add	r7, sp, #8
 8004612:	60f8      	str	r0, [r7, #12]
 8004614:	4608      	mov	r0, r1
 8004616:	4611      	mov	r1, r2
 8004618:	461a      	mov	r2, r3
 800461a:	4603      	mov	r3, r0
 800461c:	817b      	strh	r3, [r7, #10]
 800461e:	460b      	mov	r3, r1
 8004620:	813b      	strh	r3, [r7, #8]
 8004622:	4613      	mov	r3, r2
 8004624:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004626:	88fb      	ldrh	r3, [r7, #6]
 8004628:	b2da      	uxtb	r2, r3
 800462a:	8979      	ldrh	r1, [r7, #10]
 800462c:	4b26      	ldr	r3, [pc, #152]	; (80046c8 <I2C_RequestMemoryWrite+0xbc>)
 800462e:	9300      	str	r3, [sp, #0]
 8004630:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004634:	68f8      	ldr	r0, [r7, #12]
 8004636:	f000 f9e1 	bl	80049fc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800463a:	69fa      	ldr	r2, [r7, #28]
 800463c:	69b9      	ldr	r1, [r7, #24]
 800463e:	68f8      	ldr	r0, [r7, #12]
 8004640:	f000 f902 	bl	8004848 <I2C_WaitOnTXISFlagUntilTimeout>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	d007      	beq.n	800465a <I2C_RequestMemoryWrite+0x4e>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800464e:	2b04      	cmp	r3, #4
 8004650:	d101      	bne.n	8004656 <I2C_RequestMemoryWrite+0x4a>
    {
      return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e034      	b.n	80046c0 <I2C_RequestMemoryWrite+0xb4>
    }
    else
    {
      return HAL_TIMEOUT;
 8004656:	2303      	movs	r3, #3
 8004658:	e032      	b.n	80046c0 <I2C_RequestMemoryWrite+0xb4>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800465a:	88fb      	ldrh	r3, [r7, #6]
 800465c:	2b01      	cmp	r3, #1
 800465e:	d105      	bne.n	800466c <I2C_RequestMemoryWrite+0x60>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	893a      	ldrh	r2, [r7, #8]
 8004666:	b2d2      	uxtb	r2, r2
 8004668:	629a      	str	r2, [r3, #40]	; 0x28
 800466a:	e01b      	b.n	80046a4 <I2C_RequestMemoryWrite+0x98>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	893a      	ldrh	r2, [r7, #8]
 8004672:	0a12      	lsrs	r2, r2, #8
 8004674:	b292      	uxth	r2, r2
 8004676:	b2d2      	uxtb	r2, r2
 8004678:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800467a:	69fa      	ldr	r2, [r7, #28]
 800467c:	69b9      	ldr	r1, [r7, #24]
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f000 f8e2 	bl	8004848 <I2C_WaitOnTXISFlagUntilTimeout>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d007      	beq.n	800469a <I2C_RequestMemoryWrite+0x8e>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800468e:	2b04      	cmp	r3, #4
 8004690:	d101      	bne.n	8004696 <I2C_RequestMemoryWrite+0x8a>
      {
        return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e014      	b.n	80046c0 <I2C_RequestMemoryWrite+0xb4>
      }
      else
      {
        return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e012      	b.n	80046c0 <I2C_RequestMemoryWrite+0xb4>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	893a      	ldrh	r2, [r7, #8]
 80046a0:	b2d2      	uxtb	r2, r2
 80046a2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	9300      	str	r3, [sp, #0]
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	2200      	movs	r2, #0
 80046ac:	2180      	movs	r1, #128	; 0x80
 80046ae:	68f8      	ldr	r0, [r7, #12]
 80046b0:	f000 f890 	bl	80047d4 <I2C_WaitOnFlagUntilTimeout>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d001      	beq.n	80046be <I2C_RequestMemoryWrite+0xb2>
  {
    return HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	e000      	b.n	80046c0 <I2C_RequestMemoryWrite+0xb4>
  }

  return HAL_OK;
 80046be:	2300      	movs	r3, #0
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	3710      	adds	r7, #16
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	80002000 	.word	0x80002000

080046cc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b086      	sub	sp, #24
 80046d0:	af02      	add	r7, sp, #8
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	4608      	mov	r0, r1
 80046d6:	4611      	mov	r1, r2
 80046d8:	461a      	mov	r2, r3
 80046da:	4603      	mov	r3, r0
 80046dc:	817b      	strh	r3, [r7, #10]
 80046de:	460b      	mov	r3, r1
 80046e0:	813b      	strh	r3, [r7, #8]
 80046e2:	4613      	mov	r3, r2
 80046e4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80046e6:	88fb      	ldrh	r3, [r7, #6]
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	8979      	ldrh	r1, [r7, #10]
 80046ec:	4b26      	ldr	r3, [pc, #152]	; (8004788 <I2C_RequestMemoryRead+0xbc>)
 80046ee:	9300      	str	r3, [sp, #0]
 80046f0:	2300      	movs	r3, #0
 80046f2:	68f8      	ldr	r0, [r7, #12]
 80046f4:	f000 f982 	bl	80049fc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046f8:	69fa      	ldr	r2, [r7, #28]
 80046fa:	69b9      	ldr	r1, [r7, #24]
 80046fc:	68f8      	ldr	r0, [r7, #12]
 80046fe:	f000 f8a3 	bl	8004848 <I2C_WaitOnTXISFlagUntilTimeout>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d007      	beq.n	8004718 <I2C_RequestMemoryRead+0x4c>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800470c:	2b04      	cmp	r3, #4
 800470e:	d101      	bne.n	8004714 <I2C_RequestMemoryRead+0x48>
    {
      return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e034      	b.n	800477e <I2C_RequestMemoryRead+0xb2>
    }
    else
    {
      return HAL_TIMEOUT;
 8004714:	2303      	movs	r3, #3
 8004716:	e032      	b.n	800477e <I2C_RequestMemoryRead+0xb2>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004718:	88fb      	ldrh	r3, [r7, #6]
 800471a:	2b01      	cmp	r3, #1
 800471c:	d105      	bne.n	800472a <I2C_RequestMemoryRead+0x5e>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	893a      	ldrh	r2, [r7, #8]
 8004724:	b2d2      	uxtb	r2, r2
 8004726:	629a      	str	r2, [r3, #40]	; 0x28
 8004728:	e01b      	b.n	8004762 <I2C_RequestMemoryRead+0x96>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	893a      	ldrh	r2, [r7, #8]
 8004730:	0a12      	lsrs	r2, r2, #8
 8004732:	b292      	uxth	r2, r2
 8004734:	b2d2      	uxtb	r2, r2
 8004736:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004738:	69fa      	ldr	r2, [r7, #28]
 800473a:	69b9      	ldr	r1, [r7, #24]
 800473c:	68f8      	ldr	r0, [r7, #12]
 800473e:	f000 f883 	bl	8004848 <I2C_WaitOnTXISFlagUntilTimeout>
 8004742:	4603      	mov	r3, r0
 8004744:	2b00      	cmp	r3, #0
 8004746:	d007      	beq.n	8004758 <I2C_RequestMemoryRead+0x8c>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800474c:	2b04      	cmp	r3, #4
 800474e:	d101      	bne.n	8004754 <I2C_RequestMemoryRead+0x88>
      {
        return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e014      	b.n	800477e <I2C_RequestMemoryRead+0xb2>
      }
      else
      {
        return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e012      	b.n	800477e <I2C_RequestMemoryRead+0xb2>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	893a      	ldrh	r2, [r7, #8]
 800475e:	b2d2      	uxtb	r2, r2
 8004760:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004762:	69fb      	ldr	r3, [r7, #28]
 8004764:	9300      	str	r3, [sp, #0]
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	2200      	movs	r2, #0
 800476a:	2140      	movs	r1, #64	; 0x40
 800476c:	68f8      	ldr	r0, [r7, #12]
 800476e:	f000 f831 	bl	80047d4 <I2C_WaitOnFlagUntilTimeout>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d001      	beq.n	800477c <I2C_RequestMemoryRead+0xb0>
  {
    return HAL_TIMEOUT;
 8004778:	2303      	movs	r3, #3
 800477a:	e000      	b.n	800477e <I2C_RequestMemoryRead+0xb2>
  }

  return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3710      	adds	r7, #16
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	80002000 	.word	0x80002000

0800478c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	699b      	ldr	r3, [r3, #24]
 800479a:	f003 0302 	and.w	r3, r3, #2
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d103      	bne.n	80047aa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2200      	movs	r2, #0
 80047a8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	699b      	ldr	r3, [r3, #24]
 80047b0:	f003 0301 	and.w	r3, r3, #1
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d007      	beq.n	80047c8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	6812      	ldr	r2, [r2, #0]
 80047c0:	6992      	ldr	r2, [r2, #24]
 80047c2:	f042 0201 	orr.w	r2, r2, #1
 80047c6:	619a      	str	r2, [r3, #24]
  }
}
 80047c8:	bf00      	nop
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	60f8      	str	r0, [r7, #12]
 80047dc:	60b9      	str	r1, [r7, #8]
 80047de:	603b      	str	r3, [r7, #0]
 80047e0:	4613      	mov	r3, r2
 80047e2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047e4:	e01c      	b.n	8004820 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ec:	d018      	beq.n	8004820 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d007      	beq.n	8004804 <I2C_WaitOnFlagUntilTimeout+0x30>
 80047f4:	f7fd fb32 	bl	8001e5c <HAL_GetTick>
 80047f8:	4602      	mov	r2, r0
 80047fa:	69bb      	ldr	r3, [r7, #24]
 80047fc:	1ad2      	subs	r2, r2, r3
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	429a      	cmp	r2, r3
 8004802:	d90d      	bls.n	8004820 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2220      	movs	r2, #32
 8004808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	e00f      	b.n	8004840 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	699a      	ldr	r2, [r3, #24]
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	401a      	ands	r2, r3
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	429a      	cmp	r2, r3
 800482e:	bf0c      	ite	eq
 8004830:	2301      	moveq	r3, #1
 8004832:	2300      	movne	r3, #0
 8004834:	b2db      	uxtb	r3, r3
 8004836:	461a      	mov	r2, r3
 8004838:	79fb      	ldrb	r3, [r7, #7]
 800483a:	429a      	cmp	r2, r3
 800483c:	d0d3      	beq.n	80047e6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800483e:	2300      	movs	r3, #0
}
 8004840:	4618      	mov	r0, r3
 8004842:	3710      	adds	r7, #16
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}

08004848 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004854:	e02c      	b.n	80048b0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	68b9      	ldr	r1, [r7, #8]
 800485a:	68f8      	ldr	r0, [r7, #12]
 800485c:	f000 f870 	bl	8004940 <I2C_IsAcknowledgeFailed>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d001      	beq.n	800486a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e02a      	b.n	80048c0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004870:	d01e      	beq.n	80048b0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d007      	beq.n	8004888 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004878:	f7fd faf0 	bl	8001e5c <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	1ad2      	subs	r2, r2, r3
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	429a      	cmp	r2, r3
 8004886:	d913      	bls.n	80048b0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800488c:	f043 0220 	orr.w	r2, r3, #32
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2220      	movs	r2, #32
 8004898:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2200      	movs	r2, #0
 80048a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2200      	movs	r2, #0
 80048a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e007      	b.n	80048c0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	699b      	ldr	r3, [r3, #24]
 80048b6:	f003 0302 	and.w	r3, r3, #2
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d1cb      	bne.n	8004856 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80048be:	2300      	movs	r3, #0
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3710      	adds	r7, #16
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}

080048c8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80048d4:	e028      	b.n	8004928 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	68b9      	ldr	r1, [r7, #8]
 80048da:	68f8      	ldr	r0, [r7, #12]
 80048dc:	f000 f830 	bl	8004940 <I2C_IsAcknowledgeFailed>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d001      	beq.n	80048ea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e026      	b.n	8004938 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d007      	beq.n	8004900 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80048f0:	f7fd fab4 	bl	8001e5c <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	1ad2      	subs	r2, r2, r3
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d913      	bls.n	8004928 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004904:	f043 0220 	orr.w	r2, r3, #32
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2220      	movs	r2, #32
 8004910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8004924:	2303      	movs	r3, #3
 8004926:	e007      	b.n	8004938 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	699b      	ldr	r3, [r3, #24]
 800492e:	f003 0320 	and.w	r3, r3, #32
 8004932:	2b20      	cmp	r3, #32
 8004934:	d1cf      	bne.n	80048d6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004936:	2300      	movs	r3, #0
}
 8004938:	4618      	mov	r0, r3
 800493a:	3710      	adds	r7, #16
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}

08004940 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b084      	sub	sp, #16
 8004944:	af00      	add	r7, sp, #0
 8004946:	60f8      	str	r0, [r7, #12]
 8004948:	60b9      	str	r1, [r7, #8]
 800494a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	f003 0310 	and.w	r3, r3, #16
 8004956:	2b10      	cmp	r3, #16
 8004958:	d148      	bne.n	80049ec <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800495a:	e01c      	b.n	8004996 <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004962:	d018      	beq.n	8004996 <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d007      	beq.n	800497a <I2C_IsAcknowledgeFailed+0x3a>
 800496a:	f7fd fa77 	bl	8001e5c <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	1ad2      	subs	r2, r2, r3
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	429a      	cmp	r2, r3
 8004978:	d90d      	bls.n	8004996 <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2220      	movs	r2, #32
 800497e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2200      	movs	r2, #0
 800498e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e02b      	b.n	80049ee <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	699b      	ldr	r3, [r3, #24]
 800499c:	f003 0320 	and.w	r3, r3, #32
 80049a0:	2b20      	cmp	r3, #32
 80049a2:	d1db      	bne.n	800495c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	2210      	movs	r2, #16
 80049aa:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2220      	movs	r2, #32
 80049b2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80049b4:	68f8      	ldr	r0, [r7, #12]
 80049b6:	f7ff fee9 	bl	800478c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	6859      	ldr	r1, [r3, #4]
 80049c4:	4b0c      	ldr	r3, [pc, #48]	; (80049f8 <I2C_IsAcknowledgeFailed+0xb8>)
 80049c6:	400b      	ands	r3, r1
 80049c8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2204      	movs	r2, #4
 80049ce:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2220      	movs	r2, #32
 80049d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2200      	movs	r2, #0
 80049e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e000      	b.n	80049ee <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	fe00e800 	.word	0xfe00e800

080049fc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b085      	sub	sp, #20
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	607b      	str	r3, [r7, #4]
 8004a06:	460b      	mov	r3, r1
 8004a08:	817b      	strh	r3, [r7, #10]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	6859      	ldr	r1, [r3, #4]
 8004a18:	69bb      	ldr	r3, [r7, #24]
 8004a1a:	0d5b      	lsrs	r3, r3, #21
 8004a1c:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8004a20:	4b0b      	ldr	r3, [pc, #44]	; (8004a50 <I2C_TransferConfig+0x54>)
 8004a22:	4303      	orrs	r3, r0
 8004a24:	43db      	mvns	r3, r3
 8004a26:	4019      	ands	r1, r3
 8004a28:	897b      	ldrh	r3, [r7, #10]
 8004a2a:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8004a2e:	7a7b      	ldrb	r3, [r7, #9]
 8004a30:	041b      	lsls	r3, r3, #16
 8004a32:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004a36:	4318      	orrs	r0, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4318      	orrs	r0, r3
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	4303      	orrs	r3, r0
 8004a40:	430b      	orrs	r3, r1
 8004a42:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8004a44:	bf00      	nop
 8004a46:	3714      	adds	r7, #20
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	03ff63ff 	.word	0x03ff63ff

08004a54 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	2b20      	cmp	r3, #32
 8004a68:	d138      	bne.n	8004adc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d101      	bne.n	8004a78 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004a74:	2302      	movs	r3, #2
 8004a76:	e032      	b.n	8004ade <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2224      	movs	r2, #36	; 0x24
 8004a84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	6812      	ldr	r2, [r2, #0]
 8004a90:	6812      	ldr	r2, [r2, #0]
 8004a92:	f022 0201 	bic.w	r2, r2, #1
 8004a96:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	687a      	ldr	r2, [r7, #4]
 8004a9e:	6812      	ldr	r2, [r2, #0]
 8004aa0:	6812      	ldr	r2, [r2, #0]
 8004aa2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004aa6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	687a      	ldr	r2, [r7, #4]
 8004aae:	6812      	ldr	r2, [r2, #0]
 8004ab0:	6811      	ldr	r1, [r2, #0]
 8004ab2:	683a      	ldr	r2, [r7, #0]
 8004ab4:	430a      	orrs	r2, r1
 8004ab6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	687a      	ldr	r2, [r7, #4]
 8004abe:	6812      	ldr	r2, [r2, #0]
 8004ac0:	6812      	ldr	r2, [r2, #0]
 8004ac2:	f042 0201 	orr.w	r2, r2, #1
 8004ac6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2220      	movs	r2, #32
 8004acc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	e000      	b.n	8004ade <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004adc:	2302      	movs	r3, #2
  }
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	370c      	adds	r7, #12
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr

08004aea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004aea:	b480      	push	{r7}
 8004aec:	b085      	sub	sp, #20
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	6078      	str	r0, [r7, #4]
 8004af2:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004af4:	2300      	movs	r3, #0
 8004af6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	2b20      	cmp	r3, #32
 8004b02:	d139      	bne.n	8004b78 <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d101      	bne.n	8004b12 <HAL_I2CEx_ConfigDigitalFilter+0x28>
 8004b0e:	2302      	movs	r3, #2
 8004b10:	e033      	b.n	8004b7a <HAL_I2CEx_ConfigDigitalFilter+0x90>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2201      	movs	r2, #1
 8004b16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2224      	movs	r2, #36	; 0x24
 8004b1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	6812      	ldr	r2, [r2, #0]
 8004b2a:	6812      	ldr	r2, [r2, #0]
 8004b2c:	f022 0201 	bic.w	r2, r2, #1
 8004b30:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004b40:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	021b      	lsls	r3, r3, #8
 8004b46:	68fa      	ldr	r2, [r7, #12]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	6812      	ldr	r2, [r2, #0]
 8004b5c:	6812      	ldr	r2, [r2, #0]
 8004b5e:	f042 0201 	orr.w	r2, r2, #1
 8004b62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2220      	movs	r2, #32
 8004b68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004b74:	2300      	movs	r3, #0
 8004b76:	e000      	b.n	8004b7a <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 8004b78:	2302      	movs	r3, #2
  }
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3714      	adds	r7, #20
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
	...

08004b88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	1d3b      	adds	r3, r7, #4
 8004b92:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b94:	1d3b      	adds	r3, r7, #4
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d102      	bne.n	8004ba2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	f000 beda 	b.w	8005956 <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ba2:	1d3b      	adds	r3, r7, #4
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0301 	and.w	r3, r3, #1
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	f000 816e 	beq.w	8004e8e <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004bb2:	4bb5      	ldr	r3, [pc, #724]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f003 030c 	and.w	r3, r3, #12
 8004bba:	2b04      	cmp	r3, #4
 8004bbc:	d00c      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004bbe:	4bb2      	ldr	r3, [pc, #712]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	f003 030c 	and.w	r3, r3, #12
 8004bc6:	2b08      	cmp	r3, #8
 8004bc8:	d15a      	bne.n	8004c80 <HAL_RCC_OscConfig+0xf8>
 8004bca:	4baf      	ldr	r3, [pc, #700]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bd6:	d153      	bne.n	8004c80 <HAL_RCC_OscConfig+0xf8>
 8004bd8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bdc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004be4:	fa93 f3a3 	rbit	r3, r3
 8004be8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8004bec:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bf0:	fab3 f383 	clz	r3, r3
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	095b      	lsrs	r3, r3, #5
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	f043 0301 	orr.w	r3, r3, #1
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d102      	bne.n	8004c0a <HAL_RCC_OscConfig+0x82>
 8004c04:	4ba0      	ldr	r3, [pc, #640]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	e015      	b.n	8004c36 <HAL_RCC_OscConfig+0xae>
 8004c0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c0e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c12:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8004c16:	fa93 f3a3 	rbit	r3, r3
 8004c1a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8004c1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c22:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004c26:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8004c2a:	fa93 f3a3 	rbit	r3, r3
 8004c2e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004c32:	4b95      	ldr	r3, [pc, #596]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c36:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004c3a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8004c3e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8004c42:	fa92 f2a2 	rbit	r2, r2
 8004c46:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 8004c4a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004c4e:	fab2 f282 	clz	r2, r2
 8004c52:	b252      	sxtb	r2, r2
 8004c54:	f042 0220 	orr.w	r2, r2, #32
 8004c58:	b252      	sxtb	r2, r2
 8004c5a:	b2d2      	uxtb	r2, r2
 8004c5c:	f002 021f 	and.w	r2, r2, #31
 8004c60:	2101      	movs	r1, #1
 8004c62:	fa01 f202 	lsl.w	r2, r1, r2
 8004c66:	4013      	ands	r3, r2
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	f000 810f 	beq.w	8004e8c <HAL_RCC_OscConfig+0x304>
 8004c6e:	1d3b      	adds	r3, r7, #4
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	f040 8109 	bne.w	8004e8c <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	f000 be6b 	b.w	8005956 <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c80:	1d3b      	adds	r3, r7, #4
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c8a:	d106      	bne.n	8004c9a <HAL_RCC_OscConfig+0x112>
 8004c8c:	4a7e      	ldr	r2, [pc, #504]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004c8e:	4b7e      	ldr	r3, [pc, #504]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c96:	6013      	str	r3, [r2, #0]
 8004c98:	e030      	b.n	8004cfc <HAL_RCC_OscConfig+0x174>
 8004c9a:	1d3b      	adds	r3, r7, #4
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d10c      	bne.n	8004cbe <HAL_RCC_OscConfig+0x136>
 8004ca4:	4a78      	ldr	r2, [pc, #480]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004ca6:	4b78      	ldr	r3, [pc, #480]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cae:	6013      	str	r3, [r2, #0]
 8004cb0:	4a75      	ldr	r2, [pc, #468]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004cb2:	4b75      	ldr	r3, [pc, #468]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cba:	6013      	str	r3, [r2, #0]
 8004cbc:	e01e      	b.n	8004cfc <HAL_RCC_OscConfig+0x174>
 8004cbe:	1d3b      	adds	r3, r7, #4
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004cc8:	d10c      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x15c>
 8004cca:	4a6f      	ldr	r2, [pc, #444]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004ccc:	4b6e      	ldr	r3, [pc, #440]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004cd4:	6013      	str	r3, [r2, #0]
 8004cd6:	4a6c      	ldr	r2, [pc, #432]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004cd8:	4b6b      	ldr	r3, [pc, #428]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ce0:	6013      	str	r3, [r2, #0]
 8004ce2:	e00b      	b.n	8004cfc <HAL_RCC_OscConfig+0x174>
 8004ce4:	4a68      	ldr	r2, [pc, #416]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004ce6:	4b68      	ldr	r3, [pc, #416]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cee:	6013      	str	r3, [r2, #0]
 8004cf0:	4a65      	ldr	r2, [pc, #404]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004cf2:	4b65      	ldr	r3, [pc, #404]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cfa:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004cfc:	4962      	ldr	r1, [pc, #392]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004cfe:	4b62      	ldr	r3, [pc, #392]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d02:	f023 020f 	bic.w	r2, r3, #15
 8004d06:	1d3b      	adds	r3, r7, #4
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d10:	1d3b      	adds	r3, r7, #4
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d05a      	beq.n	8004dd0 <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d1a:	f7fd f89f 	bl	8001e5c <HAL_GetTick>
 8004d1e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d22:	e00a      	b.n	8004d3a <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d24:	f7fd f89a 	bl	8001e5c <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	2b64      	cmp	r3, #100	; 0x64
 8004d32:	d902      	bls.n	8004d3a <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	f000 be0e 	b.w	8005956 <HAL_RCC_OscConfig+0xdce>
 8004d3a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d3e:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d42:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8004d46:	fa93 f3a3 	rbit	r3, r3
 8004d4a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 8004d4e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d52:	fab3 f383 	clz	r3, r3
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	095b      	lsrs	r3, r3, #5
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	f043 0301 	orr.w	r3, r3, #1
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d102      	bne.n	8004d6c <HAL_RCC_OscConfig+0x1e4>
 8004d66:	4b48      	ldr	r3, [pc, #288]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	e015      	b.n	8004d98 <HAL_RCC_OscConfig+0x210>
 8004d6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d70:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d74:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8004d78:	fa93 f3a3 	rbit	r3, r3
 8004d7c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8004d80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d84:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004d88:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8004d8c:	fa93 f3a3 	rbit	r3, r3
 8004d90:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004d94:	4b3c      	ldr	r3, [pc, #240]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d98:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004d9c:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8004da0:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8004da4:	fa92 f2a2 	rbit	r2, r2
 8004da8:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8004dac:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004db0:	fab2 f282 	clz	r2, r2
 8004db4:	b252      	sxtb	r2, r2
 8004db6:	f042 0220 	orr.w	r2, r2, #32
 8004dba:	b252      	sxtb	r2, r2
 8004dbc:	b2d2      	uxtb	r2, r2
 8004dbe:	f002 021f 	and.w	r2, r2, #31
 8004dc2:	2101      	movs	r1, #1
 8004dc4:	fa01 f202 	lsl.w	r2, r1, r2
 8004dc8:	4013      	ands	r3, r2
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d0aa      	beq.n	8004d24 <HAL_RCC_OscConfig+0x19c>
 8004dce:	e05e      	b.n	8004e8e <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dd0:	f7fd f844 	bl	8001e5c <HAL_GetTick>
 8004dd4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dd8:	e00a      	b.n	8004df0 <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004dda:	f7fd f83f 	bl	8001e5c <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	2b64      	cmp	r3, #100	; 0x64
 8004de8:	d902      	bls.n	8004df0 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8004dea:	2303      	movs	r3, #3
 8004dec:	f000 bdb3 	b.w	8005956 <HAL_RCC_OscConfig+0xdce>
 8004df0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004df4:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004df8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8004dfc:	fa93 f3a3 	rbit	r3, r3
 8004e00:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8004e04:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e08:	fab3 f383 	clz	r3, r3
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	095b      	lsrs	r3, r3, #5
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	f043 0301 	orr.w	r3, r3, #1
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d102      	bne.n	8004e22 <HAL_RCC_OscConfig+0x29a>
 8004e1c:	4b1a      	ldr	r3, [pc, #104]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	e015      	b.n	8004e4e <HAL_RCC_OscConfig+0x2c6>
 8004e22:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e26:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e2a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8004e2e:	fa93 f3a3 	rbit	r3, r3
 8004e32:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8004e36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e3a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004e3e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8004e42:	fa93 f3a3 	rbit	r3, r3
 8004e46:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004e4a:	4b0f      	ldr	r3, [pc, #60]	; (8004e88 <HAL_RCC_OscConfig+0x300>)
 8004e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e4e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004e52:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8004e56:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8004e5a:	fa92 f2a2 	rbit	r2, r2
 8004e5e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8004e62:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004e66:	fab2 f282 	clz	r2, r2
 8004e6a:	b252      	sxtb	r2, r2
 8004e6c:	f042 0220 	orr.w	r2, r2, #32
 8004e70:	b252      	sxtb	r2, r2
 8004e72:	b2d2      	uxtb	r2, r2
 8004e74:	f002 021f 	and.w	r2, r2, #31
 8004e78:	2101      	movs	r1, #1
 8004e7a:	fa01 f202 	lsl.w	r2, r1, r2
 8004e7e:	4013      	ands	r3, r2
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d1aa      	bne.n	8004dda <HAL_RCC_OscConfig+0x252>
 8004e84:	e003      	b.n	8004e8e <HAL_RCC_OscConfig+0x306>
 8004e86:	bf00      	nop
 8004e88:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e8e:	1d3b      	adds	r3, r7, #4
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0302 	and.w	r3, r3, #2
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	f000 8170 	beq.w	800517e <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004e9e:	4bd0      	ldr	r3, [pc, #832]	; (80051e0 <HAL_RCC_OscConfig+0x658>)
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f003 030c 	and.w	r3, r3, #12
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00b      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004eaa:	4bcd      	ldr	r3, [pc, #820]	; (80051e0 <HAL_RCC_OscConfig+0x658>)
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	f003 030c 	and.w	r3, r3, #12
 8004eb2:	2b08      	cmp	r3, #8
 8004eb4:	d16d      	bne.n	8004f92 <HAL_RCC_OscConfig+0x40a>
 8004eb6:	4bca      	ldr	r3, [pc, #808]	; (80051e0 <HAL_RCC_OscConfig+0x658>)
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d167      	bne.n	8004f92 <HAL_RCC_OscConfig+0x40a>
 8004ec2:	2302      	movs	r3, #2
 8004ec4:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ec8:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8004ecc:	fa93 f3a3 	rbit	r3, r3
 8004ed0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8004ed4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ed8:	fab3 f383 	clz	r3, r3
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	095b      	lsrs	r3, r3, #5
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	f043 0301 	orr.w	r3, r3, #1
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d102      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x36a>
 8004eec:	4bbc      	ldr	r3, [pc, #752]	; (80051e0 <HAL_RCC_OscConfig+0x658>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	e013      	b.n	8004f1a <HAL_RCC_OscConfig+0x392>
 8004ef2:	2302      	movs	r3, #2
 8004ef4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004efc:	fa93 f3a3 	rbit	r3, r3
 8004f00:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8004f04:	2302      	movs	r3, #2
 8004f06:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004f0a:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8004f0e:	fa93 f3a3 	rbit	r3, r3
 8004f12:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004f16:	4bb2      	ldr	r3, [pc, #712]	; (80051e0 <HAL_RCC_OscConfig+0x658>)
 8004f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1a:	2202      	movs	r2, #2
 8004f1c:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8004f20:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8004f24:	fa92 f2a2 	rbit	r2, r2
 8004f28:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8004f2c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004f30:	fab2 f282 	clz	r2, r2
 8004f34:	b252      	sxtb	r2, r2
 8004f36:	f042 0220 	orr.w	r2, r2, #32
 8004f3a:	b252      	sxtb	r2, r2
 8004f3c:	b2d2      	uxtb	r2, r2
 8004f3e:	f002 021f 	and.w	r2, r2, #31
 8004f42:	2101      	movs	r1, #1
 8004f44:	fa01 f202 	lsl.w	r2, r1, r2
 8004f48:	4013      	ands	r3, r2
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d007      	beq.n	8004f5e <HAL_RCC_OscConfig+0x3d6>
 8004f4e:	1d3b      	adds	r3, r7, #4
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	691b      	ldr	r3, [r3, #16]
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d002      	beq.n	8004f5e <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	f000 bcfc 	b.w	8005956 <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f5e:	48a0      	ldr	r0, [pc, #640]	; (80051e0 <HAL_RCC_OscConfig+0x658>)
 8004f60:	4b9f      	ldr	r3, [pc, #636]	; (80051e0 <HAL_RCC_OscConfig+0x658>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f68:	1d3b      	adds	r3, r7, #4
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	6959      	ldr	r1, [r3, #20]
 8004f6e:	23f8      	movs	r3, #248	; 0xf8
 8004f70:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f74:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8004f78:	fa93 f3a3 	rbit	r3, r3
 8004f7c:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8004f80:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8004f84:	fab3 f383 	clz	r3, r3
 8004f88:	fa01 f303 	lsl.w	r3, r1, r3
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f90:	e0f5      	b.n	800517e <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f92:	1d3b      	adds	r3, r7, #4
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	691b      	ldr	r3, [r3, #16]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f000 8085 	beq.w	80050a8 <HAL_RCC_OscConfig+0x520>
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fa4:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8004fa8:	fa93 f3a3 	rbit	r3, r3
 8004fac:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8004fb0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fb4:	fab3 f383 	clz	r3, r3
 8004fb8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004fbc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004fc0:	009b      	lsls	r3, r3, #2
 8004fc2:	461a      	mov	r2, r3
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fc8:	f7fc ff48 	bl	8001e5c <HAL_GetTick>
 8004fcc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fd0:	e00a      	b.n	8004fe8 <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fd2:	f7fc ff43 	bl	8001e5c <HAL_GetTick>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	d902      	bls.n	8004fe8 <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	f000 bcb7 	b.w	8005956 <HAL_RCC_OscConfig+0xdce>
 8004fe8:	2302      	movs	r3, #2
 8004fea:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fee:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8004ff2:	fa93 f3a3 	rbit	r3, r3
 8004ff6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8004ffa:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ffe:	fab3 f383 	clz	r3, r3
 8005002:	b2db      	uxtb	r3, r3
 8005004:	095b      	lsrs	r3, r3, #5
 8005006:	b2db      	uxtb	r3, r3
 8005008:	f043 0301 	orr.w	r3, r3, #1
 800500c:	b2db      	uxtb	r3, r3
 800500e:	2b01      	cmp	r3, #1
 8005010:	d102      	bne.n	8005018 <HAL_RCC_OscConfig+0x490>
 8005012:	4b73      	ldr	r3, [pc, #460]	; (80051e0 <HAL_RCC_OscConfig+0x658>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	e013      	b.n	8005040 <HAL_RCC_OscConfig+0x4b8>
 8005018:	2302      	movs	r3, #2
 800501a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800501e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8005022:	fa93 f3a3 	rbit	r3, r3
 8005026:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800502a:	2302      	movs	r3, #2
 800502c:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8005030:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8005034:	fa93 f3a3 	rbit	r3, r3
 8005038:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800503c:	4b68      	ldr	r3, [pc, #416]	; (80051e0 <HAL_RCC_OscConfig+0x658>)
 800503e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005040:	2202      	movs	r2, #2
 8005042:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8005046:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800504a:	fa92 f2a2 	rbit	r2, r2
 800504e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8005052:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8005056:	fab2 f282 	clz	r2, r2
 800505a:	b252      	sxtb	r2, r2
 800505c:	f042 0220 	orr.w	r2, r2, #32
 8005060:	b252      	sxtb	r2, r2
 8005062:	b2d2      	uxtb	r2, r2
 8005064:	f002 021f 	and.w	r2, r2, #31
 8005068:	2101      	movs	r1, #1
 800506a:	fa01 f202 	lsl.w	r2, r1, r2
 800506e:	4013      	ands	r3, r2
 8005070:	2b00      	cmp	r3, #0
 8005072:	d0ae      	beq.n	8004fd2 <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005074:	485a      	ldr	r0, [pc, #360]	; (80051e0 <HAL_RCC_OscConfig+0x658>)
 8005076:	4b5a      	ldr	r3, [pc, #360]	; (80051e0 <HAL_RCC_OscConfig+0x658>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800507e:	1d3b      	adds	r3, r7, #4
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	6959      	ldr	r1, [r3, #20]
 8005084:	23f8      	movs	r3, #248	; 0xf8
 8005086:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800508a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800508e:	fa93 f3a3 	rbit	r3, r3
 8005092:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8005096:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800509a:	fab3 f383 	clz	r3, r3
 800509e:	fa01 f303 	lsl.w	r3, r1, r3
 80050a2:	4313      	orrs	r3, r2
 80050a4:	6003      	str	r3, [r0, #0]
 80050a6:	e06a      	b.n	800517e <HAL_RCC_OscConfig+0x5f6>
 80050a8:	2301      	movs	r3, #1
 80050aa:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ae:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80050b2:	fa93 f3a3 	rbit	r3, r3
 80050b6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 80050ba:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050be:	fab3 f383 	clz	r3, r3
 80050c2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80050c6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	461a      	mov	r2, r3
 80050ce:	2300      	movs	r3, #0
 80050d0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050d2:	f7fc fec3 	bl	8001e5c <HAL_GetTick>
 80050d6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050da:	e00a      	b.n	80050f2 <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050dc:	f7fc febe 	bl	8001e5c <HAL_GetTick>
 80050e0:	4602      	mov	r2, r0
 80050e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80050e6:	1ad3      	subs	r3, r2, r3
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	d902      	bls.n	80050f2 <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 80050ec:	2303      	movs	r3, #3
 80050ee:	f000 bc32 	b.w	8005956 <HAL_RCC_OscConfig+0xdce>
 80050f2:	2302      	movs	r3, #2
 80050f4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050f8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80050fc:	fa93 f3a3 	rbit	r3, r3
 8005100:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8005104:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005108:	fab3 f383 	clz	r3, r3
 800510c:	b2db      	uxtb	r3, r3
 800510e:	095b      	lsrs	r3, r3, #5
 8005110:	b2db      	uxtb	r3, r3
 8005112:	f043 0301 	orr.w	r3, r3, #1
 8005116:	b2db      	uxtb	r3, r3
 8005118:	2b01      	cmp	r3, #1
 800511a:	d102      	bne.n	8005122 <HAL_RCC_OscConfig+0x59a>
 800511c:	4b30      	ldr	r3, [pc, #192]	; (80051e0 <HAL_RCC_OscConfig+0x658>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	e013      	b.n	800514a <HAL_RCC_OscConfig+0x5c2>
 8005122:	2302      	movs	r3, #2
 8005124:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005128:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800512c:	fa93 f3a3 	rbit	r3, r3
 8005130:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005134:	2302      	movs	r3, #2
 8005136:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800513a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800513e:	fa93 f3a3 	rbit	r3, r3
 8005142:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005146:	4b26      	ldr	r3, [pc, #152]	; (80051e0 <HAL_RCC_OscConfig+0x658>)
 8005148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514a:	2202      	movs	r2, #2
 800514c:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8005150:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8005154:	fa92 f2a2 	rbit	r2, r2
 8005158:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 800515c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005160:	fab2 f282 	clz	r2, r2
 8005164:	b252      	sxtb	r2, r2
 8005166:	f042 0220 	orr.w	r2, r2, #32
 800516a:	b252      	sxtb	r2, r2
 800516c:	b2d2      	uxtb	r2, r2
 800516e:	f002 021f 	and.w	r2, r2, #31
 8005172:	2101      	movs	r1, #1
 8005174:	fa01 f202 	lsl.w	r2, r1, r2
 8005178:	4013      	ands	r3, r2
 800517a:	2b00      	cmp	r3, #0
 800517c:	d1ae      	bne.n	80050dc <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800517e:	1d3b      	adds	r3, r7, #4
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0308 	and.w	r3, r3, #8
 8005188:	2b00      	cmp	r3, #0
 800518a:	f000 80d8 	beq.w	800533e <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800518e:	1d3b      	adds	r3, r7, #4
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	699b      	ldr	r3, [r3, #24]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d067      	beq.n	8005268 <HAL_RCC_OscConfig+0x6e0>
 8005198:	2301      	movs	r3, #1
 800519a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800519e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80051a2:	fa93 f3a3 	rbit	r3, r3
 80051a6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 80051aa:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051ae:	fab3 f383 	clz	r3, r3
 80051b2:	461a      	mov	r2, r3
 80051b4:	4b0b      	ldr	r3, [pc, #44]	; (80051e4 <HAL_RCC_OscConfig+0x65c>)
 80051b6:	4413      	add	r3, r2
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	461a      	mov	r2, r3
 80051bc:	2301      	movs	r3, #1
 80051be:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051c0:	f7fc fe4c 	bl	8001e5c <HAL_GetTick>
 80051c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051c8:	e00e      	b.n	80051e8 <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051ca:	f7fc fe47 	bl	8001e5c <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d906      	bls.n	80051e8 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e3bb      	b.n	8005956 <HAL_RCC_OscConfig+0xdce>
 80051de:	bf00      	nop
 80051e0:	40021000 	.word	0x40021000
 80051e4:	10908120 	.word	0x10908120
 80051e8:	2302      	movs	r3, #2
 80051ea:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80051f2:	fa93 f3a3 	rbit	r3, r3
 80051f6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80051fa:	2302      	movs	r3, #2
 80051fc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005200:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005204:	fa93 f2a3 	rbit	r2, r3
 8005208:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800520c:	601a      	str	r2, [r3, #0]
 800520e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005212:	2202      	movs	r2, #2
 8005214:	601a      	str	r2, [r3, #0]
 8005216:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	fa93 f2a3 	rbit	r2, r3
 8005220:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005224:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005226:	4ba5      	ldr	r3, [pc, #660]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 8005228:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800522a:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800522e:	2102      	movs	r1, #2
 8005230:	6019      	str	r1, [r3, #0]
 8005232:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	fa93 f1a3 	rbit	r1, r3
 800523c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005240:	6019      	str	r1, [r3, #0]
  return(result);
 8005242:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	fab3 f383 	clz	r3, r3
 800524c:	b25b      	sxtb	r3, r3
 800524e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005252:	b25b      	sxtb	r3, r3
 8005254:	b2db      	uxtb	r3, r3
 8005256:	f003 031f 	and.w	r3, r3, #31
 800525a:	2101      	movs	r1, #1
 800525c:	fa01 f303 	lsl.w	r3, r1, r3
 8005260:	4013      	ands	r3, r2
 8005262:	2b00      	cmp	r3, #0
 8005264:	d0b1      	beq.n	80051ca <HAL_RCC_OscConfig+0x642>
 8005266:	e06a      	b.n	800533e <HAL_RCC_OscConfig+0x7b6>
 8005268:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800526c:	2201      	movs	r2, #1
 800526e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005270:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	fa93 f2a3 	rbit	r2, r3
 800527a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800527e:	601a      	str	r2, [r3, #0]
  return(result);
 8005280:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005284:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005286:	fab3 f383 	clz	r3, r3
 800528a:	461a      	mov	r2, r3
 800528c:	4b8c      	ldr	r3, [pc, #560]	; (80054c0 <HAL_RCC_OscConfig+0x938>)
 800528e:	4413      	add	r3, r2
 8005290:	009b      	lsls	r3, r3, #2
 8005292:	461a      	mov	r2, r3
 8005294:	2300      	movs	r3, #0
 8005296:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005298:	f7fc fde0 	bl	8001e5c <HAL_GetTick>
 800529c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052a0:	e009      	b.n	80052b6 <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052a2:	f7fc fddb 	bl	8001e5c <HAL_GetTick>
 80052a6:	4602      	mov	r2, r0
 80052a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	2b02      	cmp	r3, #2
 80052b0:	d901      	bls.n	80052b6 <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 80052b2:	2303      	movs	r3, #3
 80052b4:	e34f      	b.n	8005956 <HAL_RCC_OscConfig+0xdce>
 80052b6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80052ba:	2202      	movs	r2, #2
 80052bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052be:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	fa93 f2a3 	rbit	r2, r3
 80052c8:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80052cc:	601a      	str	r2, [r3, #0]
 80052ce:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80052d2:	2202      	movs	r2, #2
 80052d4:	601a      	str	r2, [r3, #0]
 80052d6:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	fa93 f2a3 	rbit	r2, r3
 80052e0:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80052e4:	601a      	str	r2, [r3, #0]
 80052e6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80052ea:	2202      	movs	r2, #2
 80052ec:	601a      	str	r2, [r3, #0]
 80052ee:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	fa93 f2a3 	rbit	r2, r3
 80052f8:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80052fc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052fe:	4b6f      	ldr	r3, [pc, #444]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 8005300:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005302:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005306:	2102      	movs	r1, #2
 8005308:	6019      	str	r1, [r3, #0]
 800530a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	fa93 f1a3 	rbit	r1, r3
 8005314:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005318:	6019      	str	r1, [r3, #0]
  return(result);
 800531a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	fab3 f383 	clz	r3, r3
 8005324:	b25b      	sxtb	r3, r3
 8005326:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800532a:	b25b      	sxtb	r3, r3
 800532c:	b2db      	uxtb	r3, r3
 800532e:	f003 031f 	and.w	r3, r3, #31
 8005332:	2101      	movs	r1, #1
 8005334:	fa01 f303 	lsl.w	r3, r1, r3
 8005338:	4013      	ands	r3, r2
 800533a:	2b00      	cmp	r3, #0
 800533c:	d1b1      	bne.n	80052a2 <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800533e:	1d3b      	adds	r3, r7, #4
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0304 	and.w	r3, r3, #4
 8005348:	2b00      	cmp	r3, #0
 800534a:	f000 8159 	beq.w	8005600 <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 800534e:	2300      	movs	r3, #0
 8005350:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005354:	4b59      	ldr	r3, [pc, #356]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 8005356:	69db      	ldr	r3, [r3, #28]
 8005358:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800535c:	2b00      	cmp	r3, #0
 800535e:	d112      	bne.n	8005386 <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005360:	4a56      	ldr	r2, [pc, #344]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 8005362:	4b56      	ldr	r3, [pc, #344]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 8005364:	69db      	ldr	r3, [r3, #28]
 8005366:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800536a:	61d3      	str	r3, [r2, #28]
 800536c:	4b53      	ldr	r3, [pc, #332]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 800536e:	69db      	ldr	r3, [r3, #28]
 8005370:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005374:	f107 030c 	add.w	r3, r7, #12
 8005378:	601a      	str	r2, [r3, #0]
 800537a:	f107 030c 	add.w	r3, r7, #12
 800537e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005380:	2301      	movs	r3, #1
 8005382:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005386:	4b4f      	ldr	r3, [pc, #316]	; (80054c4 <HAL_RCC_OscConfig+0x93c>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800538e:	2b00      	cmp	r3, #0
 8005390:	d11a      	bne.n	80053c8 <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005392:	4a4c      	ldr	r2, [pc, #304]	; (80054c4 <HAL_RCC_OscConfig+0x93c>)
 8005394:	4b4b      	ldr	r3, [pc, #300]	; (80054c4 <HAL_RCC_OscConfig+0x93c>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800539c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800539e:	f7fc fd5d 	bl	8001e5c <HAL_GetTick>
 80053a2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053a6:	e009      	b.n	80053bc <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053a8:	f7fc fd58 	bl	8001e5c <HAL_GetTick>
 80053ac:	4602      	mov	r2, r0
 80053ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80053b2:	1ad3      	subs	r3, r2, r3
 80053b4:	2b64      	cmp	r3, #100	; 0x64
 80053b6:	d901      	bls.n	80053bc <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e2cc      	b.n	8005956 <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053bc:	4b41      	ldr	r3, [pc, #260]	; (80054c4 <HAL_RCC_OscConfig+0x93c>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d0ef      	beq.n	80053a8 <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053c8:	1d3b      	adds	r3, r7, #4
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	68db      	ldr	r3, [r3, #12]
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d106      	bne.n	80053e0 <HAL_RCC_OscConfig+0x858>
 80053d2:	4a3a      	ldr	r2, [pc, #232]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 80053d4:	4b39      	ldr	r3, [pc, #228]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 80053d6:	6a1b      	ldr	r3, [r3, #32]
 80053d8:	f043 0301 	orr.w	r3, r3, #1
 80053dc:	6213      	str	r3, [r2, #32]
 80053de:	e02f      	b.n	8005440 <HAL_RCC_OscConfig+0x8b8>
 80053e0:	1d3b      	adds	r3, r7, #4
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10c      	bne.n	8005404 <HAL_RCC_OscConfig+0x87c>
 80053ea:	4a34      	ldr	r2, [pc, #208]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 80053ec:	4b33      	ldr	r3, [pc, #204]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 80053ee:	6a1b      	ldr	r3, [r3, #32]
 80053f0:	f023 0301 	bic.w	r3, r3, #1
 80053f4:	6213      	str	r3, [r2, #32]
 80053f6:	4a31      	ldr	r2, [pc, #196]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 80053f8:	4b30      	ldr	r3, [pc, #192]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 80053fa:	6a1b      	ldr	r3, [r3, #32]
 80053fc:	f023 0304 	bic.w	r3, r3, #4
 8005400:	6213      	str	r3, [r2, #32]
 8005402:	e01d      	b.n	8005440 <HAL_RCC_OscConfig+0x8b8>
 8005404:	1d3b      	adds	r3, r7, #4
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68db      	ldr	r3, [r3, #12]
 800540a:	2b05      	cmp	r3, #5
 800540c:	d10c      	bne.n	8005428 <HAL_RCC_OscConfig+0x8a0>
 800540e:	4a2b      	ldr	r2, [pc, #172]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 8005410:	4b2a      	ldr	r3, [pc, #168]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 8005412:	6a1b      	ldr	r3, [r3, #32]
 8005414:	f043 0304 	orr.w	r3, r3, #4
 8005418:	6213      	str	r3, [r2, #32]
 800541a:	4a28      	ldr	r2, [pc, #160]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 800541c:	4b27      	ldr	r3, [pc, #156]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 800541e:	6a1b      	ldr	r3, [r3, #32]
 8005420:	f043 0301 	orr.w	r3, r3, #1
 8005424:	6213      	str	r3, [r2, #32]
 8005426:	e00b      	b.n	8005440 <HAL_RCC_OscConfig+0x8b8>
 8005428:	4a24      	ldr	r2, [pc, #144]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 800542a:	4b24      	ldr	r3, [pc, #144]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 800542c:	6a1b      	ldr	r3, [r3, #32]
 800542e:	f023 0301 	bic.w	r3, r3, #1
 8005432:	6213      	str	r3, [r2, #32]
 8005434:	4a21      	ldr	r2, [pc, #132]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 8005436:	4b21      	ldr	r3, [pc, #132]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 8005438:	6a1b      	ldr	r3, [r3, #32]
 800543a:	f023 0304 	bic.w	r3, r3, #4
 800543e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005440:	1d3b      	adds	r3, r7, #4
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d06b      	beq.n	8005522 <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800544a:	f7fc fd07 	bl	8001e5c <HAL_GetTick>
 800544e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005452:	e00b      	b.n	800546c <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005454:	f7fc fd02 	bl	8001e5c <HAL_GetTick>
 8005458:	4602      	mov	r2, r0
 800545a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800545e:	1ad3      	subs	r3, r2, r3
 8005460:	f241 3288 	movw	r2, #5000	; 0x1388
 8005464:	4293      	cmp	r3, r2
 8005466:	d901      	bls.n	800546c <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 8005468:	2303      	movs	r3, #3
 800546a:	e274      	b.n	8005956 <HAL_RCC_OscConfig+0xdce>
 800546c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005470:	2202      	movs	r2, #2
 8005472:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005474:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	fa93 f2a3 	rbit	r2, r3
 800547e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005482:	601a      	str	r2, [r3, #0]
 8005484:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005488:	2202      	movs	r2, #2
 800548a:	601a      	str	r2, [r3, #0]
 800548c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	fa93 f2a3 	rbit	r2, r3
 8005496:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800549a:	601a      	str	r2, [r3, #0]
  return(result);
 800549c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80054a0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054a2:	fab3 f383 	clz	r3, r3
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	095b      	lsrs	r3, r3, #5
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	f043 0302 	orr.w	r3, r3, #2
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d108      	bne.n	80054c8 <HAL_RCC_OscConfig+0x940>
 80054b6:	4b01      	ldr	r3, [pc, #4]	; (80054bc <HAL_RCC_OscConfig+0x934>)
 80054b8:	6a1b      	ldr	r3, [r3, #32]
 80054ba:	e013      	b.n	80054e4 <HAL_RCC_OscConfig+0x95c>
 80054bc:	40021000 	.word	0x40021000
 80054c0:	10908120 	.word	0x10908120
 80054c4:	40007000 	.word	0x40007000
 80054c8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80054cc:	2202      	movs	r2, #2
 80054ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054d0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	fa93 f2a3 	rbit	r2, r3
 80054da:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80054de:	601a      	str	r2, [r3, #0]
 80054e0:	4bbb      	ldr	r3, [pc, #748]	; (80057d0 <HAL_RCC_OscConfig+0xc48>)
 80054e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e4:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80054e8:	2102      	movs	r1, #2
 80054ea:	6011      	str	r1, [r2, #0]
 80054ec:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80054f0:	6812      	ldr	r2, [r2, #0]
 80054f2:	fa92 f1a2 	rbit	r1, r2
 80054f6:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80054fa:	6011      	str	r1, [r2, #0]
  return(result);
 80054fc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005500:	6812      	ldr	r2, [r2, #0]
 8005502:	fab2 f282 	clz	r2, r2
 8005506:	b252      	sxtb	r2, r2
 8005508:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800550c:	b252      	sxtb	r2, r2
 800550e:	b2d2      	uxtb	r2, r2
 8005510:	f002 021f 	and.w	r2, r2, #31
 8005514:	2101      	movs	r1, #1
 8005516:	fa01 f202 	lsl.w	r2, r1, r2
 800551a:	4013      	ands	r3, r2
 800551c:	2b00      	cmp	r3, #0
 800551e:	d099      	beq.n	8005454 <HAL_RCC_OscConfig+0x8cc>
 8005520:	e064      	b.n	80055ec <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005522:	f7fc fc9b 	bl	8001e5c <HAL_GetTick>
 8005526:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800552a:	e00b      	b.n	8005544 <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800552c:	f7fc fc96 	bl	8001e5c <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005536:	1ad3      	subs	r3, r2, r3
 8005538:	f241 3288 	movw	r2, #5000	; 0x1388
 800553c:	4293      	cmp	r3, r2
 800553e:	d901      	bls.n	8005544 <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 8005540:	2303      	movs	r3, #3
 8005542:	e208      	b.n	8005956 <HAL_RCC_OscConfig+0xdce>
 8005544:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005548:	2202      	movs	r2, #2
 800554a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800554c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	fa93 f2a3 	rbit	r2, r3
 8005556:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800555a:	601a      	str	r2, [r3, #0]
 800555c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005560:	2202      	movs	r2, #2
 8005562:	601a      	str	r2, [r3, #0]
 8005564:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	fa93 f2a3 	rbit	r2, r3
 800556e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005572:	601a      	str	r2, [r3, #0]
  return(result);
 8005574:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005578:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800557a:	fab3 f383 	clz	r3, r3
 800557e:	b2db      	uxtb	r3, r3
 8005580:	095b      	lsrs	r3, r3, #5
 8005582:	b2db      	uxtb	r3, r3
 8005584:	f043 0302 	orr.w	r3, r3, #2
 8005588:	b2db      	uxtb	r3, r3
 800558a:	2b02      	cmp	r3, #2
 800558c:	d102      	bne.n	8005594 <HAL_RCC_OscConfig+0xa0c>
 800558e:	4b90      	ldr	r3, [pc, #576]	; (80057d0 <HAL_RCC_OscConfig+0xc48>)
 8005590:	6a1b      	ldr	r3, [r3, #32]
 8005592:	e00d      	b.n	80055b0 <HAL_RCC_OscConfig+0xa28>
 8005594:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005598:	2202      	movs	r2, #2
 800559a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800559c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	fa93 f2a3 	rbit	r2, r3
 80055a6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80055aa:	601a      	str	r2, [r3, #0]
 80055ac:	4b88      	ldr	r3, [pc, #544]	; (80057d0 <HAL_RCC_OscConfig+0xc48>)
 80055ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b0:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80055b4:	2102      	movs	r1, #2
 80055b6:	6011      	str	r1, [r2, #0]
 80055b8:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80055bc:	6812      	ldr	r2, [r2, #0]
 80055be:	fa92 f1a2 	rbit	r1, r2
 80055c2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80055c6:	6011      	str	r1, [r2, #0]
  return(result);
 80055c8:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80055cc:	6812      	ldr	r2, [r2, #0]
 80055ce:	fab2 f282 	clz	r2, r2
 80055d2:	b252      	sxtb	r2, r2
 80055d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055d8:	b252      	sxtb	r2, r2
 80055da:	b2d2      	uxtb	r2, r2
 80055dc:	f002 021f 	and.w	r2, r2, #31
 80055e0:	2101      	movs	r1, #1
 80055e2:	fa01 f202 	lsl.w	r2, r1, r2
 80055e6:	4013      	ands	r3, r2
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d19f      	bne.n	800552c <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80055ec:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d105      	bne.n	8005600 <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055f4:	4a76      	ldr	r2, [pc, #472]	; (80057d0 <HAL_RCC_OscConfig+0xc48>)
 80055f6:	4b76      	ldr	r3, [pc, #472]	; (80057d0 <HAL_RCC_OscConfig+0xc48>)
 80055f8:	69db      	ldr	r3, [r3, #28]
 80055fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055fe:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005600:	1d3b      	adds	r3, r7, #4
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	69db      	ldr	r3, [r3, #28]
 8005606:	2b00      	cmp	r3, #0
 8005608:	f000 81a4 	beq.w	8005954 <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800560c:	4b70      	ldr	r3, [pc, #448]	; (80057d0 <HAL_RCC_OscConfig+0xc48>)
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	f003 030c 	and.w	r3, r3, #12
 8005614:	2b08      	cmp	r3, #8
 8005616:	f000 819b 	beq.w	8005950 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800561a:	1d3b      	adds	r3, r7, #4
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	69db      	ldr	r3, [r3, #28]
 8005620:	2b02      	cmp	r3, #2
 8005622:	f040 8113 	bne.w	800584c <HAL_RCC_OscConfig+0xcc4>
 8005626:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800562a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800562e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005630:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	fa93 f2a3 	rbit	r2, r3
 800563a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800563e:	601a      	str	r2, [r3, #0]
  return(result);
 8005640:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005644:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005646:	fab3 f383 	clz	r3, r3
 800564a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800564e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	461a      	mov	r2, r3
 8005656:	2300      	movs	r3, #0
 8005658:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800565a:	f7fc fbff 	bl	8001e5c <HAL_GetTick>
 800565e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005662:	e009      	b.n	8005678 <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005664:	f7fc fbfa 	bl	8001e5c <HAL_GetTick>
 8005668:	4602      	mov	r2, r0
 800566a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800566e:	1ad3      	subs	r3, r2, r3
 8005670:	2b02      	cmp	r3, #2
 8005672:	d901      	bls.n	8005678 <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 8005674:	2303      	movs	r3, #3
 8005676:	e16e      	b.n	8005956 <HAL_RCC_OscConfig+0xdce>
 8005678:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800567c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005680:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005682:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	fa93 f2a3 	rbit	r2, r3
 800568c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005690:	601a      	str	r2, [r3, #0]
  return(result);
 8005692:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005696:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005698:	fab3 f383 	clz	r3, r3
 800569c:	b2db      	uxtb	r3, r3
 800569e:	095b      	lsrs	r3, r3, #5
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	f043 0301 	orr.w	r3, r3, #1
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d102      	bne.n	80056b2 <HAL_RCC_OscConfig+0xb2a>
 80056ac:	4b48      	ldr	r3, [pc, #288]	; (80057d0 <HAL_RCC_OscConfig+0xc48>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	e01b      	b.n	80056ea <HAL_RCC_OscConfig+0xb62>
 80056b2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80056b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80056ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056bc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	fa93 f2a3 	rbit	r2, r3
 80056c6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80056ca:	601a      	str	r2, [r3, #0]
 80056cc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80056d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80056d4:	601a      	str	r2, [r3, #0]
 80056d6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	fa93 f2a3 	rbit	r2, r3
 80056e0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80056e4:	601a      	str	r2, [r3, #0]
 80056e6:	4b3a      	ldr	r3, [pc, #232]	; (80057d0 <HAL_RCC_OscConfig+0xc48>)
 80056e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ea:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80056ee:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80056f2:	6011      	str	r1, [r2, #0]
 80056f4:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80056f8:	6812      	ldr	r2, [r2, #0]
 80056fa:	fa92 f1a2 	rbit	r1, r2
 80056fe:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005702:	6011      	str	r1, [r2, #0]
  return(result);
 8005704:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005708:	6812      	ldr	r2, [r2, #0]
 800570a:	fab2 f282 	clz	r2, r2
 800570e:	b252      	sxtb	r2, r2
 8005710:	f042 0220 	orr.w	r2, r2, #32
 8005714:	b252      	sxtb	r2, r2
 8005716:	b2d2      	uxtb	r2, r2
 8005718:	f002 021f 	and.w	r2, r2, #31
 800571c:	2101      	movs	r1, #1
 800571e:	fa01 f202 	lsl.w	r2, r1, r2
 8005722:	4013      	ands	r3, r2
 8005724:	2b00      	cmp	r3, #0
 8005726:	d19d      	bne.n	8005664 <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005728:	4829      	ldr	r0, [pc, #164]	; (80057d0 <HAL_RCC_OscConfig+0xc48>)
 800572a:	4b29      	ldr	r3, [pc, #164]	; (80057d0 <HAL_RCC_OscConfig+0xc48>)
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005732:	1d3b      	adds	r3, r7, #4
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005738:	1d3b      	adds	r3, r7, #4
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	6a1b      	ldr	r3, [r3, #32]
 800573e:	430b      	orrs	r3, r1
 8005740:	4313      	orrs	r3, r2
 8005742:	6043      	str	r3, [r0, #4]
 8005744:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005748:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800574c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800574e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	fa93 f2a3 	rbit	r2, r3
 8005758:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800575c:	601a      	str	r2, [r3, #0]
  return(result);
 800575e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005762:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005764:	fab3 f383 	clz	r3, r3
 8005768:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800576c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005770:	009b      	lsls	r3, r3, #2
 8005772:	461a      	mov	r2, r3
 8005774:	2301      	movs	r3, #1
 8005776:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005778:	f7fc fb70 	bl	8001e5c <HAL_GetTick>
 800577c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005780:	e009      	b.n	8005796 <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005782:	f7fc fb6b 	bl	8001e5c <HAL_GetTick>
 8005786:	4602      	mov	r2, r0
 8005788:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	2b02      	cmp	r3, #2
 8005790:	d901      	bls.n	8005796 <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 8005792:	2303      	movs	r3, #3
 8005794:	e0df      	b.n	8005956 <HAL_RCC_OscConfig+0xdce>
 8005796:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800579a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800579e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057a0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	fa93 f2a3 	rbit	r2, r3
 80057aa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80057ae:	601a      	str	r2, [r3, #0]
  return(result);
 80057b0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80057b4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80057b6:	fab3 f383 	clz	r3, r3
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	095b      	lsrs	r3, r3, #5
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	f043 0301 	orr.w	r3, r3, #1
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d104      	bne.n	80057d4 <HAL_RCC_OscConfig+0xc4c>
 80057ca:	4b01      	ldr	r3, [pc, #4]	; (80057d0 <HAL_RCC_OscConfig+0xc48>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	e01d      	b.n	800580c <HAL_RCC_OscConfig+0xc84>
 80057d0:	40021000 	.word	0x40021000
 80057d4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80057d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80057dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057de:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	fa93 f2a3 	rbit	r2, r3
 80057e8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80057ec:	601a      	str	r2, [r3, #0]
 80057ee:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80057f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80057f6:	601a      	str	r2, [r3, #0]
 80057f8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	fa93 f2a3 	rbit	r2, r3
 8005802:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005806:	601a      	str	r2, [r3, #0]
 8005808:	4b55      	ldr	r3, [pc, #340]	; (8005960 <HAL_RCC_OscConfig+0xdd8>)
 800580a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8005810:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005814:	6011      	str	r1, [r2, #0]
 8005816:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800581a:	6812      	ldr	r2, [r2, #0]
 800581c:	fa92 f1a2 	rbit	r1, r2
 8005820:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005824:	6011      	str	r1, [r2, #0]
  return(result);
 8005826:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800582a:	6812      	ldr	r2, [r2, #0]
 800582c:	fab2 f282 	clz	r2, r2
 8005830:	b252      	sxtb	r2, r2
 8005832:	f042 0220 	orr.w	r2, r2, #32
 8005836:	b252      	sxtb	r2, r2
 8005838:	b2d2      	uxtb	r2, r2
 800583a:	f002 021f 	and.w	r2, r2, #31
 800583e:	2101      	movs	r1, #1
 8005840:	fa01 f202 	lsl.w	r2, r1, r2
 8005844:	4013      	ands	r3, r2
 8005846:	2b00      	cmp	r3, #0
 8005848:	d09b      	beq.n	8005782 <HAL_RCC_OscConfig+0xbfa>
 800584a:	e083      	b.n	8005954 <HAL_RCC_OscConfig+0xdcc>
 800584c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005850:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005854:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005856:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	fa93 f2a3 	rbit	r2, r3
 8005860:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005864:	601a      	str	r2, [r3, #0]
  return(result);
 8005866:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800586a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800586c:	fab3 f383 	clz	r3, r3
 8005870:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005874:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	461a      	mov	r2, r3
 800587c:	2300      	movs	r3, #0
 800587e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005880:	f7fc faec 	bl	8001e5c <HAL_GetTick>
 8005884:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005888:	e009      	b.n	800589e <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800588a:	f7fc fae7 	bl	8001e5c <HAL_GetTick>
 800588e:	4602      	mov	r2, r0
 8005890:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005894:	1ad3      	subs	r3, r2, r3
 8005896:	2b02      	cmp	r3, #2
 8005898:	d901      	bls.n	800589e <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 800589a:	2303      	movs	r3, #3
 800589c:	e05b      	b.n	8005956 <HAL_RCC_OscConfig+0xdce>
 800589e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80058a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	fa93 f2a3 	rbit	r2, r3
 80058b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80058b6:	601a      	str	r2, [r3, #0]
  return(result);
 80058b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80058bc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058be:	fab3 f383 	clz	r3, r3
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	095b      	lsrs	r3, r3, #5
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	f043 0301 	orr.w	r3, r3, #1
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d102      	bne.n	80058d8 <HAL_RCC_OscConfig+0xd50>
 80058d2:	4b23      	ldr	r3, [pc, #140]	; (8005960 <HAL_RCC_OscConfig+0xdd8>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	e01b      	b.n	8005910 <HAL_RCC_OscConfig+0xd88>
 80058d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	fa93 f2a3 	rbit	r2, r3
 80058ec:	f107 0320 	add.w	r3, r7, #32
 80058f0:	601a      	str	r2, [r3, #0]
 80058f2:	f107 031c 	add.w	r3, r7, #28
 80058f6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058fa:	601a      	str	r2, [r3, #0]
 80058fc:	f107 031c 	add.w	r3, r7, #28
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	fa93 f2a3 	rbit	r2, r3
 8005906:	f107 0318 	add.w	r3, r7, #24
 800590a:	601a      	str	r2, [r3, #0]
 800590c:	4b14      	ldr	r3, [pc, #80]	; (8005960 <HAL_RCC_OscConfig+0xdd8>)
 800590e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005910:	f107 0214 	add.w	r2, r7, #20
 8005914:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005918:	6011      	str	r1, [r2, #0]
 800591a:	f107 0214 	add.w	r2, r7, #20
 800591e:	6812      	ldr	r2, [r2, #0]
 8005920:	fa92 f1a2 	rbit	r1, r2
 8005924:	f107 0210 	add.w	r2, r7, #16
 8005928:	6011      	str	r1, [r2, #0]
  return(result);
 800592a:	f107 0210 	add.w	r2, r7, #16
 800592e:	6812      	ldr	r2, [r2, #0]
 8005930:	fab2 f282 	clz	r2, r2
 8005934:	b252      	sxtb	r2, r2
 8005936:	f042 0220 	orr.w	r2, r2, #32
 800593a:	b252      	sxtb	r2, r2
 800593c:	b2d2      	uxtb	r2, r2
 800593e:	f002 021f 	and.w	r2, r2, #31
 8005942:	2101      	movs	r1, #1
 8005944:	fa01 f202 	lsl.w	r2, r1, r2
 8005948:	4013      	ands	r3, r2
 800594a:	2b00      	cmp	r3, #0
 800594c:	d19d      	bne.n	800588a <HAL_RCC_OscConfig+0xd02>
 800594e:	e001      	b.n	8005954 <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	e000      	b.n	8005956 <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 8005954:	2300      	movs	r3, #0
}
 8005956:	4618      	mov	r0, r3
 8005958:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}
 8005960:	40021000 	.word	0x40021000

08005964 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b09e      	sub	sp, #120	; 0x78
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800596e:	2300      	movs	r3, #0
 8005970:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d101      	bne.n	800597c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e164      	b.n	8005c46 <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800597c:	4b92      	ldr	r3, [pc, #584]	; (8005bc8 <HAL_RCC_ClockConfig+0x264>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f003 0207 	and.w	r2, r3, #7
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	429a      	cmp	r2, r3
 8005988:	d210      	bcs.n	80059ac <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800598a:	498f      	ldr	r1, [pc, #572]	; (8005bc8 <HAL_RCC_ClockConfig+0x264>)
 800598c:	4b8e      	ldr	r3, [pc, #568]	; (8005bc8 <HAL_RCC_ClockConfig+0x264>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f023 0207 	bic.w	r2, r3, #7
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	4313      	orrs	r3, r2
 8005998:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800599a:	4b8b      	ldr	r3, [pc, #556]	; (8005bc8 <HAL_RCC_ClockConfig+0x264>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 0207 	and.w	r2, r3, #7
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d001      	beq.n	80059ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e14c      	b.n	8005c46 <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0302 	and.w	r3, r3, #2
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d008      	beq.n	80059ca <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059b8:	4984      	ldr	r1, [pc, #528]	; (8005bcc <HAL_RCC_ClockConfig+0x268>)
 80059ba:	4b84      	ldr	r3, [pc, #528]	; (8005bcc <HAL_RCC_ClockConfig+0x268>)
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 0301 	and.w	r3, r3, #1
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	f000 80df 	beq.w	8005b96 <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d13d      	bne.n	8005a5c <HAL_RCC_ClockConfig+0xf8>
 80059e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80059e4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80059e8:	fa93 f3a3 	rbit	r3, r3
 80059ec:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 80059ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059f0:	fab3 f383 	clz	r3, r3
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	095b      	lsrs	r3, r3, #5
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	f043 0301 	orr.w	r3, r3, #1
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d102      	bne.n	8005a0a <HAL_RCC_ClockConfig+0xa6>
 8005a04:	4b71      	ldr	r3, [pc, #452]	; (8005bcc <HAL_RCC_ClockConfig+0x268>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	e00f      	b.n	8005a2a <HAL_RCC_ClockConfig+0xc6>
 8005a0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a0e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a10:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005a12:	fa93 f3a3 	rbit	r3, r3
 8005a16:	667b      	str	r3, [r7, #100]	; 0x64
 8005a18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a1c:	663b      	str	r3, [r7, #96]	; 0x60
 8005a1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a20:	fa93 f3a3 	rbit	r3, r3
 8005a24:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a26:	4b69      	ldr	r3, [pc, #420]	; (8005bcc <HAL_RCC_ClockConfig+0x268>)
 8005a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a2a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005a2e:	65ba      	str	r2, [r7, #88]	; 0x58
 8005a30:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005a32:	fa92 f2a2 	rbit	r2, r2
 8005a36:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8005a38:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005a3a:	fab2 f282 	clz	r2, r2
 8005a3e:	b252      	sxtb	r2, r2
 8005a40:	f042 0220 	orr.w	r2, r2, #32
 8005a44:	b252      	sxtb	r2, r2
 8005a46:	b2d2      	uxtb	r2, r2
 8005a48:	f002 021f 	and.w	r2, r2, #31
 8005a4c:	2101      	movs	r1, #1
 8005a4e:	fa01 f202 	lsl.w	r2, r1, r2
 8005a52:	4013      	ands	r3, r2
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d17d      	bne.n	8005b54 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e0f4      	b.n	8005c46 <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d13d      	bne.n	8005ae0 <HAL_RCC_ClockConfig+0x17c>
 8005a64:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a68:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a6c:	fa93 f3a3 	rbit	r3, r3
 8005a70:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 8005a72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a74:	fab3 f383 	clz	r3, r3
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	095b      	lsrs	r3, r3, #5
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	f043 0301 	orr.w	r3, r3, #1
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d102      	bne.n	8005a8e <HAL_RCC_ClockConfig+0x12a>
 8005a88:	4b50      	ldr	r3, [pc, #320]	; (8005bcc <HAL_RCC_ClockConfig+0x268>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	e00f      	b.n	8005aae <HAL_RCC_ClockConfig+0x14a>
 8005a8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a92:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a96:	fa93 f3a3 	rbit	r3, r3
 8005a9a:	647b      	str	r3, [r7, #68]	; 0x44
 8005a9c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005aa0:	643b      	str	r3, [r7, #64]	; 0x40
 8005aa2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005aa4:	fa93 f3a3 	rbit	r3, r3
 8005aa8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005aaa:	4b48      	ldr	r3, [pc, #288]	; (8005bcc <HAL_RCC_ClockConfig+0x268>)
 8005aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ab2:	63ba      	str	r2, [r7, #56]	; 0x38
 8005ab4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ab6:	fa92 f2a2 	rbit	r2, r2
 8005aba:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 8005abc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005abe:	fab2 f282 	clz	r2, r2
 8005ac2:	b252      	sxtb	r2, r2
 8005ac4:	f042 0220 	orr.w	r2, r2, #32
 8005ac8:	b252      	sxtb	r2, r2
 8005aca:	b2d2      	uxtb	r2, r2
 8005acc:	f002 021f 	and.w	r2, r2, #31
 8005ad0:	2101      	movs	r1, #1
 8005ad2:	fa01 f202 	lsl.w	r2, r1, r2
 8005ad6:	4013      	ands	r3, r2
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d13b      	bne.n	8005b54 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	e0b2      	b.n	8005c46 <HAL_RCC_ClockConfig+0x2e2>
 8005ae0:	2302      	movs	r3, #2
 8005ae2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ae6:	fa93 f3a3 	rbit	r3, r3
 8005aea:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8005aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005aee:	fab3 f383 	clz	r3, r3
 8005af2:	b2db      	uxtb	r3, r3
 8005af4:	095b      	lsrs	r3, r3, #5
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	f043 0301 	orr.w	r3, r3, #1
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d102      	bne.n	8005b08 <HAL_RCC_ClockConfig+0x1a4>
 8005b02:	4b32      	ldr	r3, [pc, #200]	; (8005bcc <HAL_RCC_ClockConfig+0x268>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	e00d      	b.n	8005b24 <HAL_RCC_ClockConfig+0x1c0>
 8005b08:	2302      	movs	r3, #2
 8005b0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b0e:	fa93 f3a3 	rbit	r3, r3
 8005b12:	627b      	str	r3, [r7, #36]	; 0x24
 8005b14:	2302      	movs	r3, #2
 8005b16:	623b      	str	r3, [r7, #32]
 8005b18:	6a3b      	ldr	r3, [r7, #32]
 8005b1a:	fa93 f3a3 	rbit	r3, r3
 8005b1e:	61fb      	str	r3, [r7, #28]
 8005b20:	4b2a      	ldr	r3, [pc, #168]	; (8005bcc <HAL_RCC_ClockConfig+0x268>)
 8005b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b24:	2202      	movs	r2, #2
 8005b26:	61ba      	str	r2, [r7, #24]
 8005b28:	69ba      	ldr	r2, [r7, #24]
 8005b2a:	fa92 f2a2 	rbit	r2, r2
 8005b2e:	617a      	str	r2, [r7, #20]
  return(result);
 8005b30:	697a      	ldr	r2, [r7, #20]
 8005b32:	fab2 f282 	clz	r2, r2
 8005b36:	b252      	sxtb	r2, r2
 8005b38:	f042 0220 	orr.w	r2, r2, #32
 8005b3c:	b252      	sxtb	r2, r2
 8005b3e:	b2d2      	uxtb	r2, r2
 8005b40:	f002 021f 	and.w	r2, r2, #31
 8005b44:	2101      	movs	r1, #1
 8005b46:	fa01 f202 	lsl.w	r2, r1, r2
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d101      	bne.n	8005b54 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e078      	b.n	8005c46 <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b54:	491d      	ldr	r1, [pc, #116]	; (8005bcc <HAL_RCC_ClockConfig+0x268>)
 8005b56:	4b1d      	ldr	r3, [pc, #116]	; (8005bcc <HAL_RCC_ClockConfig+0x268>)
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	f023 0203 	bic.w	r2, r3, #3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b66:	f7fc f979 	bl	8001e5c <HAL_GetTick>
 8005b6a:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b6c:	e00a      	b.n	8005b84 <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b6e:	f7fc f975 	bl	8001e5c <HAL_GetTick>
 8005b72:	4602      	mov	r2, r0
 8005b74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b76:	1ad3      	subs	r3, r2, r3
 8005b78:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d901      	bls.n	8005b84 <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 8005b80:	2303      	movs	r3, #3
 8005b82:	e060      	b.n	8005c46 <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b84:	4b11      	ldr	r3, [pc, #68]	; (8005bcc <HAL_RCC_ClockConfig+0x268>)
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	f003 020c 	and.w	r2, r3, #12
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d1eb      	bne.n	8005b6e <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b96:	4b0c      	ldr	r3, [pc, #48]	; (8005bc8 <HAL_RCC_ClockConfig+0x264>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 0207 	and.w	r2, r3, #7
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d915      	bls.n	8005bd0 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ba4:	4908      	ldr	r1, [pc, #32]	; (8005bc8 <HAL_RCC_ClockConfig+0x264>)
 8005ba6:	4b08      	ldr	r3, [pc, #32]	; (8005bc8 <HAL_RCC_ClockConfig+0x264>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f023 0207 	bic.w	r2, r3, #7
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bb4:	4b04      	ldr	r3, [pc, #16]	; (8005bc8 <HAL_RCC_ClockConfig+0x264>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0207 	and.w	r2, r3, #7
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d006      	beq.n	8005bd0 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e03f      	b.n	8005c46 <HAL_RCC_ClockConfig+0x2e2>
 8005bc6:	bf00      	nop
 8005bc8:	40022000 	.word	0x40022000
 8005bcc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f003 0304 	and.w	r3, r3, #4
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d008      	beq.n	8005bee <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005bdc:	491c      	ldr	r1, [pc, #112]	; (8005c50 <HAL_RCC_ClockConfig+0x2ec>)
 8005bde:	4b1c      	ldr	r3, [pc, #112]	; (8005c50 <HAL_RCC_ClockConfig+0x2ec>)
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	68db      	ldr	r3, [r3, #12]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0308 	and.w	r3, r3, #8
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d009      	beq.n	8005c0e <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bfa:	4915      	ldr	r1, [pc, #84]	; (8005c50 <HAL_RCC_ClockConfig+0x2ec>)
 8005bfc:	4b14      	ldr	r3, [pc, #80]	; (8005c50 <HAL_RCC_ClockConfig+0x2ec>)
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	691b      	ldr	r3, [r3, #16]
 8005c08:	00db      	lsls	r3, r3, #3
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005c0e:	f000 f825 	bl	8005c5c <HAL_RCC_GetSysClockFreq>
 8005c12:	4601      	mov	r1, r0
 8005c14:	4b0e      	ldr	r3, [pc, #56]	; (8005c50 <HAL_RCC_ClockConfig+0x2ec>)
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005c1c:	23f0      	movs	r3, #240	; 0xf0
 8005c1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	fa93 f3a3 	rbit	r3, r3
 8005c26:	60fb      	str	r3, [r7, #12]
  return(result);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	fab3 f383 	clz	r3, r3
 8005c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8005c32:	4a08      	ldr	r2, [pc, #32]	; (8005c54 <HAL_RCC_ClockConfig+0x2f0>)
 8005c34:	5cd3      	ldrb	r3, [r2, r3]
 8005c36:	fa21 f303 	lsr.w	r3, r1, r3
 8005c3a:	4a07      	ldr	r2, [pc, #28]	; (8005c58 <HAL_RCC_ClockConfig+0x2f4>)
 8005c3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005c3e:	2000      	movs	r0, #0
 8005c40:	f7fc f8c8 	bl	8001dd4 <HAL_InitTick>
  
  return HAL_OK;
 8005c44:	2300      	movs	r3, #0
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3778      	adds	r7, #120	; 0x78
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	40021000 	.word	0x40021000
 8005c54:	0800d430 	.word	0x0800d430
 8005c58:	20000008 	.word	0x20000008

08005c5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b08b      	sub	sp, #44	; 0x2c
 8005c60:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005c62:	2300      	movs	r3, #0
 8005c64:	61fb      	str	r3, [r7, #28]
 8005c66:	2300      	movs	r3, #0
 8005c68:	61bb      	str	r3, [r7, #24]
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c6e:	2300      	movs	r3, #0
 8005c70:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005c72:	2300      	movs	r3, #0
 8005c74:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005c76:	4b29      	ldr	r3, [pc, #164]	; (8005d1c <HAL_RCC_GetSysClockFreq+0xc0>)
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	f003 030c 	and.w	r3, r3, #12
 8005c82:	2b04      	cmp	r3, #4
 8005c84:	d002      	beq.n	8005c8c <HAL_RCC_GetSysClockFreq+0x30>
 8005c86:	2b08      	cmp	r3, #8
 8005c88:	d003      	beq.n	8005c92 <HAL_RCC_GetSysClockFreq+0x36>
 8005c8a:	e03c      	b.n	8005d06 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005c8c:	4b24      	ldr	r3, [pc, #144]	; (8005d20 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005c8e:	623b      	str	r3, [r7, #32]
      break;
 8005c90:	e03c      	b.n	8005d0c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005c98:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8005c9c:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	fa93 f3a3 	rbit	r3, r3
 8005ca4:	607b      	str	r3, [r7, #4]
  return(result);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	fab3 f383 	clz	r3, r3
 8005cac:	fa22 f303 	lsr.w	r3, r2, r3
 8005cb0:	4a1c      	ldr	r2, [pc, #112]	; (8005d24 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005cb2:	5cd3      	ldrb	r3, [r2, r3]
 8005cb4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005cb6:	4b19      	ldr	r3, [pc, #100]	; (8005d1c <HAL_RCC_GetSysClockFreq+0xc0>)
 8005cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cba:	f003 020f 	and.w	r2, r3, #15
 8005cbe:	230f      	movs	r3, #15
 8005cc0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	fa93 f3a3 	rbit	r3, r3
 8005cc8:	60fb      	str	r3, [r7, #12]
  return(result);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	fab3 f383 	clz	r3, r3
 8005cd0:	fa22 f303 	lsr.w	r3, r2, r3
 8005cd4:	4a14      	ldr	r2, [pc, #80]	; (8005d28 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005cd6:	5cd3      	ldrb	r3, [r2, r3]
 8005cd8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005cda:	69fb      	ldr	r3, [r7, #28]
 8005cdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d008      	beq.n	8005cf6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8005ce4:	4a0e      	ldr	r2, [pc, #56]	; (8005d20 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005ce6:	69bb      	ldr	r3, [r7, #24]
 8005ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cec:	697a      	ldr	r2, [r7, #20]
 8005cee:	fb02 f303 	mul.w	r3, r2, r3
 8005cf2:	627b      	str	r3, [r7, #36]	; 0x24
 8005cf4:	e004      	b.n	8005d00 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	4a0c      	ldr	r2, [pc, #48]	; (8005d2c <HAL_RCC_GetSysClockFreq+0xd0>)
 8005cfa:	fb02 f303 	mul.w	r3, r2, r3
 8005cfe:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d02:	623b      	str	r3, [r7, #32]
      break;
 8005d04:	e002      	b.n	8005d0c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005d06:	4b06      	ldr	r3, [pc, #24]	; (8005d20 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005d08:	623b      	str	r3, [r7, #32]
      break;
 8005d0a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d0c:	6a3b      	ldr	r3, [r7, #32]
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	372c      	adds	r7, #44	; 0x2c
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop
 8005d1c:	40021000 	.word	0x40021000
 8005d20:	007a1200 	.word	0x007a1200
 8005d24:	0800d410 	.word	0x0800d410
 8005d28:	0800d420 	.word	0x0800d420
 8005d2c:	003d0900 	.word	0x003d0900

08005d30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d30:	b480      	push	{r7}
 8005d32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d34:	4b03      	ldr	r3, [pc, #12]	; (8005d44 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d36:	681b      	ldr	r3, [r3, #0]
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr
 8005d42:	bf00      	nop
 8005d44:	20000008 	.word	0x20000008

08005d48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b082      	sub	sp, #8
 8005d4c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005d4e:	f7ff ffef 	bl	8005d30 <HAL_RCC_GetHCLKFreq>
 8005d52:	4601      	mov	r1, r0
 8005d54:	4b0b      	ldr	r3, [pc, #44]	; (8005d84 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005d5c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8005d60:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	fa93 f3a3 	rbit	r3, r3
 8005d68:	603b      	str	r3, [r7, #0]
  return(result);
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	fab3 f383 	clz	r3, r3
 8005d70:	fa22 f303 	lsr.w	r3, r2, r3
 8005d74:	4a04      	ldr	r2, [pc, #16]	; (8005d88 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005d76:	5cd3      	ldrb	r3, [r2, r3]
 8005d78:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	3708      	adds	r7, #8
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}
 8005d84:	40021000 	.word	0x40021000
 8005d88:	0800d440 	.word	0x0800d440

08005d8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b082      	sub	sp, #8
 8005d90:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005d92:	f7ff ffcd 	bl	8005d30 <HAL_RCC_GetHCLKFreq>
 8005d96:	4601      	mov	r1, r0
 8005d98:	4b0b      	ldr	r3, [pc, #44]	; (8005dc8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8005da0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8005da4:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	fa93 f3a3 	rbit	r3, r3
 8005dac:	603b      	str	r3, [r7, #0]
  return(result);
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	fab3 f383 	clz	r3, r3
 8005db4:	fa22 f303 	lsr.w	r3, r2, r3
 8005db8:	4a04      	ldr	r2, [pc, #16]	; (8005dcc <HAL_RCC_GetPCLK2Freq+0x40>)
 8005dba:	5cd3      	ldrb	r3, [r2, r3]
 8005dbc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3708      	adds	r7, #8
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}
 8005dc8:	40021000 	.word	0x40021000
 8005dcc:	0800d440 	.word	0x0800d440

08005dd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b092      	sub	sp, #72	; 0x48
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	f000 80cf 	beq.w	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8005dee:	2300      	movs	r3, #0
 8005df0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005df4:	4b86      	ldr	r3, [pc, #536]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005df6:	69db      	ldr	r3, [r3, #28]
 8005df8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d10e      	bne.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e00:	4a83      	ldr	r2, [pc, #524]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005e02:	4b83      	ldr	r3, [pc, #524]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005e04:	69db      	ldr	r3, [r3, #28]
 8005e06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e0a:	61d3      	str	r3, [r2, #28]
 8005e0c:	4b80      	ldr	r3, [pc, #512]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005e0e:	69db      	ldr	r3, [r3, #28]
 8005e10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e14:	60bb      	str	r3, [r7, #8]
 8005e16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e1e:	4b7d      	ldr	r3, [pc, #500]	; (8006014 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d118      	bne.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e2a:	4a7a      	ldr	r2, [pc, #488]	; (8006014 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005e2c:	4b79      	ldr	r3, [pc, #484]	; (8006014 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e34:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e36:	f7fc f811 	bl	8001e5c <HAL_GetTick>
 8005e3a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e3c:	e008      	b.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e3e:	f7fc f80d 	bl	8001e5c <HAL_GetTick>
 8005e42:	4602      	mov	r2, r0
 8005e44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	2b64      	cmp	r3, #100	; 0x64
 8005e4a:	d901      	bls.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005e4c:	2303      	movs	r3, #3
 8005e4e:	e0da      	b.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x236>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e50:	4b70      	ldr	r3, [pc, #448]	; (8006014 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d0f0      	beq.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005e5c:	4b6c      	ldr	r3, [pc, #432]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005e5e:	6a1b      	ldr	r3, [r3, #32]
 8005e60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e64:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005e66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d07c      	beq.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8005e74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d075      	beq.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005e7a:	4b65      	ldr	r3, [pc, #404]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005e7c:	6a1b      	ldr	r3, [r3, #32]
 8005e7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005e88:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e8c:	fa93 f3a3 	rbit	r3, r3
 8005e90:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8005e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005e94:	fab3 f383 	clz	r3, r3
 8005e98:	461a      	mov	r2, r3
 8005e9a:	4b5f      	ldr	r3, [pc, #380]	; (8006018 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005e9c:	4413      	add	r3, r2
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	6013      	str	r3, [r2, #0]
 8005ea6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005eaa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eae:	fa93 f3a3 	rbit	r3, r3
 8005eb2:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005eb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005eb6:	fab3 f383 	clz	r3, r3
 8005eba:	461a      	mov	r2, r3
 8005ebc:	4b56      	ldr	r3, [pc, #344]	; (8006018 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005ebe:	4413      	add	r3, r2
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005ec8:	4a51      	ldr	r2, [pc, #324]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005eca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ecc:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005ece:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ed0:	f003 0301 	and.w	r3, r3, #1
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d046      	beq.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ed8:	f7fb ffc0 	bl	8001e5c <HAL_GetTick>
 8005edc:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ede:	e00a      	b.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x126>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ee0:	f7fb ffbc 	bl	8001e5c <HAL_GetTick>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ee8:	1ad3      	subs	r3, r2, r3
 8005eea:	f241 3288 	movw	r2, #5000	; 0x1388
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d901      	bls.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x126>
          {
            return HAL_TIMEOUT;
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	e087      	b.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x236>
 8005ef6:	2302      	movs	r3, #2
 8005ef8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005efc:	fa93 f3a3 	rbit	r3, r3
 8005f00:	627b      	str	r3, [r7, #36]	; 0x24
 8005f02:	2302      	movs	r3, #2
 8005f04:	623b      	str	r3, [r7, #32]
 8005f06:	6a3b      	ldr	r3, [r7, #32]
 8005f08:	fa93 f3a3 	rbit	r3, r3
 8005f0c:	61fb      	str	r3, [r7, #28]
  return(result);
 8005f0e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f10:	fab3 f383 	clz	r3, r3
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	095b      	lsrs	r3, r3, #5
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	f043 0302 	orr.w	r3, r3, #2
 8005f1e:	b2db      	uxtb	r3, r3
 8005f20:	2b02      	cmp	r3, #2
 8005f22:	d102      	bne.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8005f24:	4b3a      	ldr	r3, [pc, #232]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005f26:	6a1b      	ldr	r3, [r3, #32]
 8005f28:	e007      	b.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8005f2a:	2302      	movs	r3, #2
 8005f2c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	fa93 f3a3 	rbit	r3, r3
 8005f34:	617b      	str	r3, [r7, #20]
 8005f36:	4b36      	ldr	r3, [pc, #216]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f3a:	2202      	movs	r2, #2
 8005f3c:	613a      	str	r2, [r7, #16]
 8005f3e:	693a      	ldr	r2, [r7, #16]
 8005f40:	fa92 f2a2 	rbit	r2, r2
 8005f44:	60fa      	str	r2, [r7, #12]
  return(result);
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	fab2 f282 	clz	r2, r2
 8005f4c:	b252      	sxtb	r2, r2
 8005f4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f52:	b252      	sxtb	r2, r2
 8005f54:	b2d2      	uxtb	r2, r2
 8005f56:	f002 021f 	and.w	r2, r2, #31
 8005f5a:	2101      	movs	r1, #1
 8005f5c:	fa01 f202 	lsl.w	r2, r1, r2
 8005f60:	4013      	ands	r3, r2
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d0bc      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x110>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005f66:	492a      	ldr	r1, [pc, #168]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005f68:	4b29      	ldr	r3, [pc, #164]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005f6a:	6a1b      	ldr	r3, [r3, #32]
 8005f6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005f78:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d105      	bne.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f80:	4a23      	ldr	r2, [pc, #140]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005f82:	4b23      	ldr	r3, [pc, #140]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005f84:	69db      	ldr	r3, [r3, #28]
 8005f86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f8a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 0301 	and.w	r3, r3, #1
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d008      	beq.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f98:	491d      	ldr	r1, [pc, #116]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005f9a:	4b1d      	ldr	r3, [pc, #116]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f9e:	f023 0203 	bic.w	r2, r3, #3
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 0320 	and.w	r3, r3, #32
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d008      	beq.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005fb6:	4916      	ldr	r1, [pc, #88]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005fb8:	4b15      	ldr	r3, [pc, #84]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fbc:	f023 0210 	bic.w	r2, r3, #16
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d008      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005fd4:	490e      	ldr	r1, [pc, #56]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005fd6:	4b0e      	ldr	r3, [pc, #56]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fda:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	691b      	ldr	r3, [r3, #16]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d008      	beq.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005ff2:	4907      	ldr	r1, [pc, #28]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005ff4:	4b06      	ldr	r3, [pc, #24]	; (8006010 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ff8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	695b      	ldr	r3, [r3, #20]
 8006000:	4313      	orrs	r3, r2
 8006002:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006004:	2300      	movs	r3, #0
}
 8006006:	4618      	mov	r0, r3
 8006008:	3748      	adds	r7, #72	; 0x48
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	40021000 	.word	0x40021000
 8006014:	40007000 	.word	0x40007000
 8006018:	10908100 	.word	0x10908100

0800601c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 800601c:	b580      	push	{r7, lr}
 800601e:	b082      	sub	sp, #8
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d101      	bne.n	800602e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	e01d      	b.n	800606a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006034:	b2db      	uxtb	r3, r3
 8006036:	2b00      	cmp	r3, #0
 8006038:	d106      	bne.n	8006048 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f003 fa74 	bl	8009530 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2202      	movs	r2, #2
 800604c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	3304      	adds	r3, #4
 8006058:	4619      	mov	r1, r3
 800605a:	4610      	mov	r0, r2
 800605c:	f000 f96c 	bl	8006338 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3708      	adds	r7, #8
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}

08006072 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006072:	b480      	push	{r7}
 8006074:	b083      	sub	sp, #12
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	6812      	ldr	r2, [r2, #0]
 8006082:	68d2      	ldr	r2, [r2, #12]
 8006084:	f042 0201 	orr.w	r2, r2, #1
 8006088:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	687a      	ldr	r2, [r7, #4]
 8006090:	6812      	ldr	r2, [r2, #0]
 8006092:	6812      	ldr	r2, [r2, #0]
 8006094:	f042 0201 	orr.w	r2, r2, #1
 8006098:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b082      	sub	sp, #8
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	691b      	ldr	r3, [r3, #16]
 80060b6:	f003 0302 	and.w	r3, r3, #2
 80060ba:	2b02      	cmp	r3, #2
 80060bc:	d122      	bne.n	8006104 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	68db      	ldr	r3, [r3, #12]
 80060c4:	f003 0302 	and.w	r3, r3, #2
 80060c8:	2b02      	cmp	r3, #2
 80060ca:	d11b      	bne.n	8006104 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f06f 0202 	mvn.w	r2, #2
 80060d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2201      	movs	r2, #1
 80060da:	771a      	strb	r2, [r3, #28]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	699b      	ldr	r3, [r3, #24]
 80060e2:	f003 0303 	and.w	r3, r3, #3
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d003      	beq.n	80060f2 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 f905 	bl	80062fa <HAL_TIM_IC_CaptureCallback>
 80060f0:	e005      	b.n	80060fe <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f000 f8f7 	bl	80062e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f000 f908 	bl	800630e <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	691b      	ldr	r3, [r3, #16]
 800610a:	f003 0304 	and.w	r3, r3, #4
 800610e:	2b04      	cmp	r3, #4
 8006110:	d122      	bne.n	8006158 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	f003 0304 	and.w	r3, r3, #4
 800611c:	2b04      	cmp	r3, #4
 800611e:	d11b      	bne.n	8006158 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f06f 0204 	mvn.w	r2, #4
 8006128:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2202      	movs	r2, #2
 800612e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	699b      	ldr	r3, [r3, #24]
 8006136:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800613a:	2b00      	cmp	r3, #0
 800613c:	d003      	beq.n	8006146 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f000 f8db 	bl	80062fa <HAL_TIM_IC_CaptureCallback>
 8006144:	e005      	b.n	8006152 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f000 f8cd 	bl	80062e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f000 f8de 	bl	800630e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	691b      	ldr	r3, [r3, #16]
 800615e:	f003 0308 	and.w	r3, r3, #8
 8006162:	2b08      	cmp	r3, #8
 8006164:	d122      	bne.n	80061ac <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	f003 0308 	and.w	r3, r3, #8
 8006170:	2b08      	cmp	r3, #8
 8006172:	d11b      	bne.n	80061ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f06f 0208 	mvn.w	r2, #8
 800617c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2204      	movs	r2, #4
 8006182:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	69db      	ldr	r3, [r3, #28]
 800618a:	f003 0303 	and.w	r3, r3, #3
 800618e:	2b00      	cmp	r3, #0
 8006190:	d003      	beq.n	800619a <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f000 f8b1 	bl	80062fa <HAL_TIM_IC_CaptureCallback>
 8006198:	e005      	b.n	80061a6 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f000 f8a3 	bl	80062e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f000 f8b4 	bl	800630e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	691b      	ldr	r3, [r3, #16]
 80061b2:	f003 0310 	and.w	r3, r3, #16
 80061b6:	2b10      	cmp	r3, #16
 80061b8:	d122      	bne.n	8006200 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	f003 0310 	and.w	r3, r3, #16
 80061c4:	2b10      	cmp	r3, #16
 80061c6:	d11b      	bne.n	8006200 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f06f 0210 	mvn.w	r2, #16
 80061d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2208      	movs	r2, #8
 80061d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	69db      	ldr	r3, [r3, #28]
 80061de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d003      	beq.n	80061ee <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f000 f887 	bl	80062fa <HAL_TIM_IC_CaptureCallback>
 80061ec:	e005      	b.n	80061fa <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f000 f879 	bl	80062e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	f000 f88a 	bl	800630e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2200      	movs	r2, #0
 80061fe:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	691b      	ldr	r3, [r3, #16]
 8006206:	f003 0301 	and.w	r3, r3, #1
 800620a:	2b01      	cmp	r3, #1
 800620c:	d10e      	bne.n	800622c <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	f003 0301 	and.w	r3, r3, #1
 8006218:	2b01      	cmp	r3, #1
 800621a:	d107      	bne.n	800622c <HAL_TIM_IRQHandler+0x184>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f06f 0201 	mvn.w	r2, #1
 8006224:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f001 f944 	bl	80074b4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	691b      	ldr	r3, [r3, #16]
 8006232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006236:	2b80      	cmp	r3, #128	; 0x80
 8006238:	d10e      	bne.n	8006258 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68db      	ldr	r3, [r3, #12]
 8006240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006244:	2b80      	cmp	r3, #128	; 0x80
 8006246:	d107      	bne.n	8006258 <HAL_TIM_IRQHandler+0x1b0>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006250:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f000 f942 	bl	80064dc <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	691b      	ldr	r3, [r3, #16]
 800625e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006262:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006266:	d10e      	bne.n	8006286 <HAL_TIM_IRQHandler+0x1de>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	68db      	ldr	r3, [r3, #12]
 800626e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006272:	2b80      	cmp	r3, #128	; 0x80
 8006274:	d107      	bne.n	8006286 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800627e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f000 f935 	bl	80064f0 <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	691b      	ldr	r3, [r3, #16]
 800628c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006290:	2b40      	cmp	r3, #64	; 0x40
 8006292:	d10e      	bne.n	80062b2 <HAL_TIM_IRQHandler+0x20a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	68db      	ldr	r3, [r3, #12]
 800629a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800629e:	2b40      	cmp	r3, #64	; 0x40
 80062a0:	d107      	bne.n	80062b2 <HAL_TIM_IRQHandler+0x20a>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80062aa:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f000 f838 	bl	8006322 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	691b      	ldr	r3, [r3, #16]
 80062b8:	f003 0320 	and.w	r3, r3, #32
 80062bc:	2b20      	cmp	r3, #32
 80062be:	d10e      	bne.n	80062de <HAL_TIM_IRQHandler+0x236>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	f003 0320 	and.w	r3, r3, #32
 80062ca:	2b20      	cmp	r3, #32
 80062cc:	d107      	bne.n	80062de <HAL_TIM_IRQHandler+0x236>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f06f 0220 	mvn.w	r2, #32
 80062d6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f000 f8f5 	bl	80064c8 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80062de:	bf00      	nop
 80062e0:	3708      	adds	r7, #8
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}

080062e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062e6:	b480      	push	{r7}
 80062e8:	b083      	sub	sp, #12
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062ee:	bf00      	nop
 80062f0:	370c      	adds	r7, #12
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr

080062fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80062fa:	b480      	push	{r7}
 80062fc:	b083      	sub	sp, #12
 80062fe:	af00      	add	r7, sp, #0
 8006300:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006302:	bf00      	nop
 8006304:	370c      	adds	r7, #12
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr

0800630e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800630e:	b480      	push	{r7}
 8006310:	b083      	sub	sp, #12
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006316:	bf00      	nop
 8006318:	370c      	adds	r7, #12
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr

08006322 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006322:	b480      	push	{r7}
 8006324:	b083      	sub	sp, #12
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800632a:	bf00      	nop
 800632c:	370c      	adds	r7, #12
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr
	...

08006338 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006338:	b480      	push	{r7}
 800633a:	b085      	sub	sp, #20
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
 8006340:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8006342:	2300      	movs	r3, #0
 8006344:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	4a32      	ldr	r2, [pc, #200]	; (8006418 <TIM_Base_SetConfig+0xe0>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d007      	beq.n	8006364 <TIM_Base_SetConfig+0x2c>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800635a:	d003      	beq.n	8006364 <TIM_Base_SetConfig+0x2c>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	4a2f      	ldr	r2, [pc, #188]	; (800641c <TIM_Base_SetConfig+0xe4>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d108      	bne.n	8006376 <TIM_Base_SetConfig+0x3e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800636a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	68fa      	ldr	r2, [r7, #12]
 8006372:	4313      	orrs	r3, r2
 8006374:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a27      	ldr	r2, [pc, #156]	; (8006418 <TIM_Base_SetConfig+0xe0>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d013      	beq.n	80063a6 <TIM_Base_SetConfig+0x6e>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006384:	d00f      	beq.n	80063a6 <TIM_Base_SetConfig+0x6e>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a24      	ldr	r2, [pc, #144]	; (800641c <TIM_Base_SetConfig+0xe4>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d00b      	beq.n	80063a6 <TIM_Base_SetConfig+0x6e>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a23      	ldr	r2, [pc, #140]	; (8006420 <TIM_Base_SetConfig+0xe8>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d007      	beq.n	80063a6 <TIM_Base_SetConfig+0x6e>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a22      	ldr	r2, [pc, #136]	; (8006424 <TIM_Base_SetConfig+0xec>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d003      	beq.n	80063a6 <TIM_Base_SetConfig+0x6e>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a21      	ldr	r2, [pc, #132]	; (8006428 <TIM_Base_SetConfig+0xf0>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d108      	bne.n	80063b8 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	4313      	orrs	r3, r2
 80063b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	695b      	ldr	r3, [r3, #20]
 80063c2:	4313      	orrs	r3, r2
 80063c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	689a      	ldr	r2, [r3, #8]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a0e      	ldr	r2, [pc, #56]	; (8006418 <TIM_Base_SetConfig+0xe0>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d00b      	beq.n	80063fc <TIM_Base_SetConfig+0xc4>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a0e      	ldr	r2, [pc, #56]	; (8006420 <TIM_Base_SetConfig+0xe8>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d007      	beq.n	80063fc <TIM_Base_SetConfig+0xc4>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	4a0d      	ldr	r2, [pc, #52]	; (8006424 <TIM_Base_SetConfig+0xec>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d003      	beq.n	80063fc <TIM_Base_SetConfig+0xc4>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	4a0c      	ldr	r2, [pc, #48]	; (8006428 <TIM_Base_SetConfig+0xf0>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d103      	bne.n	8006404 <TIM_Base_SetConfig+0xcc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	691a      	ldr	r2, [r3, #16]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2201      	movs	r2, #1
 8006408:	615a      	str	r2, [r3, #20]
}
 800640a:	bf00      	nop
 800640c:	3714      	adds	r7, #20
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr
 8006416:	bf00      	nop
 8006418:	40012c00 	.word	0x40012c00
 800641c:	40000400 	.word	0x40000400
 8006420:	40014000 	.word	0x40014000
 8006424:	40014400 	.word	0x40014400
 8006428:	40014800 	.word	0x40014800

0800642c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 800642c:	b480      	push	{r7}
 800642e:	b085      	sub	sp, #20
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800643c:	2b01      	cmp	r3, #1
 800643e:	d101      	bne.n	8006444 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006440:	2302      	movs	r3, #2
 8006442:	e038      	b.n	80064b6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a18      	ldr	r2, [pc, #96]	; (80064c4 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d108      	bne.n	8006478 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800646c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	68fa      	ldr	r2, [r7, #12]
 8006474:	4313      	orrs	r3, r2
 8006476:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800647e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	68fa      	ldr	r2, [r7, #12]
 8006486:	4313      	orrs	r3, r2
 8006488:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006490:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	68ba      	ldr	r2, [r7, #8]
 8006498:	4313      	orrs	r3, r2
 800649a:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	68fa      	ldr	r2, [r7, #12]
 80064a2:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	68ba      	ldr	r2, [r7, #8]
 80064aa:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 80064b4:	2300      	movs	r3, #0
} 
 80064b6:	4618      	mov	r0, r3
 80064b8:	3714      	adds	r7, #20
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	40012c00 	.word	0x40012c00

080064c8 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b083      	sub	sp, #12
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80064d0:	bf00      	nop
 80064d2:	370c      	adds	r7, #12
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064e4:	bf00      	nop
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80064f8:	bf00      	nop
 80064fa:	370c      	adds	r7, #12
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr

08006504 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b082      	sub	sp, #8
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d101      	bne.n	8006516 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	e043      	b.n	800659e <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800651c:	b2db      	uxtb	r3, r3
 800651e:	2b00      	cmp	r3, #0
 8006520:	d106      	bne.n	8006530 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f003 f856 	bl	80095dc <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2224      	movs	r2, #36	; 0x24
 8006534:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	6812      	ldr	r2, [r2, #0]
 8006540:	6812      	ldr	r2, [r2, #0]
 8006542:	f022 0201 	bic.w	r2, r2, #1
 8006546:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f000 f97d 	bl	8006848 <UART_SetConfig>
 800654e:	4603      	mov	r3, r0
 8006550:	2b01      	cmp	r3, #1
 8006552:	d101      	bne.n	8006558 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	e022      	b.n	800659e <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800655c:	2b00      	cmp	r3, #0
 800655e:	d002      	beq.n	8006566 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f000 fad7 	bl	8006b14 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	6812      	ldr	r2, [r2, #0]
 800656e:	6852      	ldr	r2, [r2, #4]
 8006570:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006574:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	6812      	ldr	r2, [r2, #0]
 800657e:	6892      	ldr	r2, [r2, #8]
 8006580:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006584:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	687a      	ldr	r2, [r7, #4]
 800658c:	6812      	ldr	r2, [r2, #0]
 800658e:	6812      	ldr	r2, [r2, #0]
 8006590:	f042 0201 	orr.w	r2, r2, #1
 8006594:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 fb5e 	bl	8006c58 <UART_CheckIdleState>
 800659c:	4603      	mov	r3, r0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3708      	adds	r7, #8
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}

080065a6 <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b088      	sub	sp, #32
 80065aa:	af02      	add	r7, sp, #8
 80065ac:	60f8      	str	r0, [r7, #12]
 80065ae:	60b9      	str	r1, [r7, #8]
 80065b0:	603b      	str	r3, [r7, #0]
 80065b2:	4613      	mov	r3, r2
 80065b4:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 80065b6:	2300      	movs	r3, #0
 80065b8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	2b20      	cmp	r3, #32
 80065c4:	d177      	bne.n	80066b6 <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0U))
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d002      	beq.n	80065d2 <HAL_UART_Transmit+0x2c>
 80065cc:	88fb      	ldrh	r3, [r7, #6]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d101      	bne.n	80065d6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e070      	b.n	80066b8 <HAL_UART_Transmit+0x112>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d101      	bne.n	80065e4 <HAL_UART_Transmit+0x3e>
 80065e0:	2302      	movs	r3, #2
 80065e2:	e069      	b.n	80066b8 <HAL_UART_Transmit+0x112>
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2221      	movs	r2, #33	; 0x21
 80065f6:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80065fa:	f7fb fc2f 	bl	8001e5c <HAL_GetTick>
 80065fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	88fa      	ldrh	r2, [r7, #6]
 8006604:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	88fa      	ldrh	r2, [r7, #6]
 800660c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8006610:	e034      	b.n	800667c <HAL_UART_Transmit+0xd6>
    {
      huart->TxXferCount--;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006618:	b29b      	uxth	r3, r3
 800661a:	3b01      	subs	r3, #1
 800661c:	b29a      	uxth	r2, r3
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	9300      	str	r3, [sp, #0]
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	2200      	movs	r2, #0
 800662c:	2180      	movs	r1, #128	; 0x80
 800662e:	68f8      	ldr	r0, [r7, #12]
 8006630:	f000 fb5b 	bl	8006cea <UART_WaitOnFlagUntilTimeout>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d001      	beq.n	800663e <HAL_UART_Transmit+0x98>
      {
        return HAL_TIMEOUT;
 800663a:	2303      	movs	r3, #3
 800663c:	e03c      	b.n	80066b8 <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006646:	d111      	bne.n	800666c <HAL_UART_Transmit+0xc6>
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	691b      	ldr	r3, [r3, #16]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d10d      	bne.n	800666c <HAL_UART_Transmit+0xc6>
      {
        tmp = (uint16_t*) pData;
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	693a      	ldr	r2, [r7, #16]
 800665a:	8812      	ldrh	r2, [r2, #0]
 800665c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006660:	b292      	uxth	r2, r2
 8006662:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	3302      	adds	r3, #2
 8006668:	60bb      	str	r3, [r7, #8]
 800666a:	e007      	b.n	800667c <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	1c59      	adds	r1, r3, #1
 8006674:	60b9      	str	r1, [r7, #8]
 8006676:	781b      	ldrb	r3, [r3, #0]
 8006678:	b29b      	uxth	r3, r3
 800667a:	8513      	strh	r3, [r2, #40]	; 0x28
    while(huart->TxXferCount > 0U)
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006682:	b29b      	uxth	r3, r3
 8006684:	2b00      	cmp	r3, #0
 8006686:	d1c4      	bne.n	8006612 <HAL_UART_Transmit+0x6c>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	9300      	str	r3, [sp, #0]
 800668c:	697b      	ldr	r3, [r7, #20]
 800668e:	2200      	movs	r2, #0
 8006690:	2140      	movs	r1, #64	; 0x40
 8006692:	68f8      	ldr	r0, [r7, #12]
 8006694:	f000 fb29 	bl	8006cea <UART_WaitOnFlagUntilTimeout>
 8006698:	4603      	mov	r3, r0
 800669a:	2b00      	cmp	r3, #0
 800669c:	d001      	beq.n	80066a2 <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 800669e:	2303      	movs	r3, #3
 80066a0:	e00a      	b.n	80066b8 <HAL_UART_Transmit+0x112>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2220      	movs	r2, #32
 80066a6:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 80066b2:	2300      	movs	r3, #0
 80066b4:	e000      	b.n	80066b8 <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 80066b6:	2302      	movs	r3, #2
  }
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3718      	adds	r7, #24
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}

080066c0 <HAL_UART_Receive>:
  * @param Size amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b08a      	sub	sp, #40	; 0x28
 80066c4:	af02      	add	r7, sp, #8
 80066c6:	60f8      	str	r0, [r7, #12]
 80066c8:	60b9      	str	r1, [r7, #8]
 80066ca:	603b      	str	r3, [r7, #0]
 80066cc:	4613      	mov	r3, r2
 80066ce:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0U;
 80066d0:	2300      	movs	r3, #0
 80066d2:	61fb      	str	r3, [r7, #28]

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 80066da:	b2db      	uxtb	r3, r3
 80066dc:	2b20      	cmp	r3, #32
 80066de:	f040 80ad 	bne.w	800683c <HAL_UART_Receive+0x17c>
  {
    if((pData == NULL ) || (Size == 0U))
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d002      	beq.n	80066ee <HAL_UART_Receive+0x2e>
 80066e8:	88fb      	ldrh	r3, [r7, #6]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d101      	bne.n	80066f2 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80066ee:	2301      	movs	r3, #1
 80066f0:	e0a5      	b.n	800683e <HAL_UART_Receive+0x17e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d101      	bne.n	8006700 <HAL_UART_Receive+0x40>
 80066fc:	2302      	movs	r3, #2
 80066fe:	e09e      	b.n	800683e <HAL_UART_Receive+0x17e>
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2201      	movs	r2, #1
 8006704:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2200      	movs	r2, #0
 800670c:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2222      	movs	r2, #34	; 0x22
 8006712:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8006716:	f7fb fba1 	bl	8001e5c <HAL_GetTick>
 800671a:	61f8      	str	r0, [r7, #28]

    huart->RxXferSize = Size;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	88fa      	ldrh	r2, [r7, #6]
 8006720:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	88fa      	ldrh	r2, [r7, #6]
 8006728:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006734:	d10e      	bne.n	8006754 <HAL_UART_Receive+0x94>
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	691b      	ldr	r3, [r3, #16]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d105      	bne.n	800674a <HAL_UART_Receive+0x8a>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006744:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006748:	e028      	b.n	800679c <HAL_UART_Receive+0xdc>
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	22ff      	movs	r2, #255	; 0xff
 800674e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006752:	e023      	b.n	800679c <HAL_UART_Receive+0xdc>
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d10d      	bne.n	8006778 <HAL_UART_Receive+0xb8>
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	691b      	ldr	r3, [r3, #16]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d104      	bne.n	800676e <HAL_UART_Receive+0xae>
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	22ff      	movs	r2, #255	; 0xff
 8006768:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800676c:	e016      	b.n	800679c <HAL_UART_Receive+0xdc>
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	227f      	movs	r2, #127	; 0x7f
 8006772:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006776:	e011      	b.n	800679c <HAL_UART_Receive+0xdc>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006780:	d10c      	bne.n	800679c <HAL_UART_Receive+0xdc>
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	691b      	ldr	r3, [r3, #16]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d104      	bne.n	8006794 <HAL_UART_Receive+0xd4>
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	227f      	movs	r2, #127	; 0x7f
 800678e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006792:	e003      	b.n	800679c <HAL_UART_Receive+0xdc>
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	223f      	movs	r2, #63	; 0x3f
 8006798:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80067a2:	837b      	strh	r3, [r7, #26]

    /* as long as data have to be received */
    while(huart->RxXferCount > 0U)
 80067a4:	e03a      	b.n	800681c <HAL_UART_Receive+0x15c>
    {
      huart->RxXferCount--;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	3b01      	subs	r3, #1
 80067b0:	b29a      	uxth	r2, r3
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	9300      	str	r3, [sp, #0]
 80067bc:	69fb      	ldr	r3, [r7, #28]
 80067be:	2200      	movs	r2, #0
 80067c0:	2120      	movs	r1, #32
 80067c2:	68f8      	ldr	r0, [r7, #12]
 80067c4:	f000 fa91 	bl	8006cea <UART_WaitOnFlagUntilTimeout>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d001      	beq.n	80067d2 <HAL_UART_Receive+0x112>
      {
        return HAL_TIMEOUT;
 80067ce:	2303      	movs	r3, #3
 80067d0:	e035      	b.n	800683e <HAL_UART_Receive+0x17e>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067da:	d112      	bne.n	8006802 <HAL_UART_Receive+0x142>
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	691b      	ldr	r3, [r3, #16]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d10e      	bne.n	8006802 <HAL_UART_Receive+0x142>
      {
        tmp = (uint16_t*) pData ;
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	617b      	str	r3, [r7, #20]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80067ee:	b29a      	uxth	r2, r3
 80067f0:	8b7b      	ldrh	r3, [r7, #26]
 80067f2:	4013      	ands	r3, r2
 80067f4:	b29a      	uxth	r2, r3
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	801a      	strh	r2, [r3, #0]
        pData +=2U;
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	3302      	adds	r3, #2
 80067fe:	60bb      	str	r3, [r7, #8]
 8006800:	e00c      	b.n	800681c <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	1c5a      	adds	r2, r3, #1
 8006806:	60ba      	str	r2, [r7, #8]
 8006808:	68fa      	ldr	r2, [r7, #12]
 800680a:	6812      	ldr	r2, [r2, #0]
 800680c:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800680e:	b292      	uxth	r2, r2
 8006810:	b2d1      	uxtb	r1, r2
 8006812:	8b7a      	ldrh	r2, [r7, #26]
 8006814:	b2d2      	uxtb	r2, r2
 8006816:	400a      	ands	r2, r1
 8006818:	b2d2      	uxtb	r2, r2
 800681a:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006822:	b29b      	uxth	r3, r3
 8006824:	2b00      	cmp	r3, #0
 8006826:	d1be      	bne.n	80067a6 <HAL_UART_Receive+0xe6>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2220      	movs	r2, #32
 800682c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2200      	movs	r2, #0
 8006834:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 8006838:	2300      	movs	r3, #0
 800683a:	e000      	b.n	800683e <HAL_UART_Receive+0x17e>
  }
  else
  {
    return HAL_BUSY;
 800683c:	2302      	movs	r3, #2
  }
}
 800683e:	4618      	mov	r0, r3
 8006840:	3720      	adds	r7, #32
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
	...

08006848 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006848:	b590      	push	{r4, r7, lr}
 800684a:	b087      	sub	sp, #28
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8006850:	2300      	movs	r3, #0
 8006852:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8006854:	2310      	movs	r3, #16
 8006856:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8006858:	2300      	movs	r3, #0
 800685a:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 800685c:	2300      	movs	r3, #0
 800685e:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006860:	2300      	movs	r3, #0
 8006862:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	689a      	ldr	r2, [r3, #8]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	691b      	ldr	r3, [r3, #16]
 800686c:	431a      	orrs	r2, r3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	695b      	ldr	r3, [r3, #20]
 8006872:	431a      	orrs	r2, r3
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	69db      	ldr	r3, [r3, #28]
 8006878:	4313      	orrs	r3, r2
 800687a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681a      	ldr	r2, [r3, #0]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	6819      	ldr	r1, [r3, #0]
 8006886:	4b9e      	ldr	r3, [pc, #632]	; (8006b00 <UART_SetConfig+0x2b8>)
 8006888:	400b      	ands	r3, r1
 800688a:	68f9      	ldr	r1, [r7, #12]
 800688c:	430b      	orrs	r3, r1
 800688e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	6812      	ldr	r2, [r2, #0]
 8006898:	6852      	ldr	r2, [r2, #4]
 800689a:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800689e:	687a      	ldr	r2, [r7, #4]
 80068a0:	68d2      	ldr	r2, [r2, #12]
 80068a2:	430a      	orrs	r2, r1
 80068a4:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	699a      	ldr	r2, [r3, #24]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6a1b      	ldr	r3, [r3, #32]
 80068ae:	4313      	orrs	r3, r2
 80068b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	6812      	ldr	r2, [r2, #0]
 80068ba:	6892      	ldr	r2, [r2, #8]
 80068bc:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	430a      	orrs	r2, r1
 80068c4:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a8e      	ldr	r2, [pc, #568]	; (8006b04 <UART_SetConfig+0x2bc>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d121      	bne.n	8006914 <UART_SetConfig+0xcc>
 80068d0:	4b8d      	ldr	r3, [pc, #564]	; (8006b08 <UART_SetConfig+0x2c0>)
 80068d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068d4:	f003 0303 	and.w	r3, r3, #3
 80068d8:	2b03      	cmp	r3, #3
 80068da:	d817      	bhi.n	800690c <UART_SetConfig+0xc4>
 80068dc:	a201      	add	r2, pc, #4	; (adr r2, 80068e4 <UART_SetConfig+0x9c>)
 80068de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068e2:	bf00      	nop
 80068e4:	080068f5 	.word	0x080068f5
 80068e8:	08006901 	.word	0x08006901
 80068ec:	08006907 	.word	0x08006907
 80068f0:	080068fb 	.word	0x080068fb
 80068f4:	2300      	movs	r3, #0
 80068f6:	75fb      	strb	r3, [r7, #23]
 80068f8:	e01e      	b.n	8006938 <UART_SetConfig+0xf0>
 80068fa:	2302      	movs	r3, #2
 80068fc:	75fb      	strb	r3, [r7, #23]
 80068fe:	e01b      	b.n	8006938 <UART_SetConfig+0xf0>
 8006900:	2304      	movs	r3, #4
 8006902:	75fb      	strb	r3, [r7, #23]
 8006904:	e018      	b.n	8006938 <UART_SetConfig+0xf0>
 8006906:	2308      	movs	r3, #8
 8006908:	75fb      	strb	r3, [r7, #23]
 800690a:	e015      	b.n	8006938 <UART_SetConfig+0xf0>
 800690c:	2310      	movs	r3, #16
 800690e:	75fb      	strb	r3, [r7, #23]
 8006910:	bf00      	nop
 8006912:	e011      	b.n	8006938 <UART_SetConfig+0xf0>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a7c      	ldr	r2, [pc, #496]	; (8006b0c <UART_SetConfig+0x2c4>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d102      	bne.n	8006924 <UART_SetConfig+0xdc>
 800691e:	2300      	movs	r3, #0
 8006920:	75fb      	strb	r3, [r7, #23]
 8006922:	e009      	b.n	8006938 <UART_SetConfig+0xf0>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a79      	ldr	r2, [pc, #484]	; (8006b10 <UART_SetConfig+0x2c8>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d102      	bne.n	8006934 <UART_SetConfig+0xec>
 800692e:	2300      	movs	r3, #0
 8006930:	75fb      	strb	r3, [r7, #23]
 8006932:	e001      	b.n	8006938 <UART_SetConfig+0xf0>
 8006934:	2310      	movs	r3, #16
 8006936:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	69db      	ldr	r3, [r3, #28]
 800693c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006940:	d16f      	bne.n	8006a22 <UART_SetConfig+0x1da>
  {
    switch (clocksource)
 8006942:	7dfb      	ldrb	r3, [r7, #23]
 8006944:	2b08      	cmp	r3, #8
 8006946:	d857      	bhi.n	80069f8 <UART_SetConfig+0x1b0>
 8006948:	a201      	add	r2, pc, #4	; (adr r2, 8006950 <UART_SetConfig+0x108>)
 800694a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800694e:	bf00      	nop
 8006950:	08006975 	.word	0x08006975
 8006954:	08006991 	.word	0x08006991
 8006958:	080069ad 	.word	0x080069ad
 800695c:	080069f9 	.word	0x080069f9
 8006960:	080069c7 	.word	0x080069c7
 8006964:	080069f9 	.word	0x080069f9
 8006968:	080069f9 	.word	0x080069f9
 800696c:	080069f9 	.word	0x080069f9
 8006970:	080069e3 	.word	0x080069e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8006974:	f7ff f9e8 	bl	8005d48 <HAL_RCC_GetPCLK1Freq>
 8006978:	4603      	mov	r3, r0
 800697a:	005a      	lsls	r2, r3, #1
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	085b      	lsrs	r3, r3, #1
 8006982:	441a      	add	r2, r3
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	fbb2 f3f3 	udiv	r3, r2, r3
 800698c:	82bb      	strh	r3, [r7, #20]
        break;
 800698e:	e036      	b.n	80069fe <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8006990:	f7ff f9fc 	bl	8005d8c <HAL_RCC_GetPCLK2Freq>
 8006994:	4603      	mov	r3, r0
 8006996:	005a      	lsls	r2, r3, #1
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	085b      	lsrs	r3, r3, #1
 800699e:	441a      	add	r2, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a8:	82bb      	strh	r3, [r7, #20]
        break;
 80069aa:	e028      	b.n	80069fe <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	085b      	lsrs	r3, r3, #1
 80069b2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80069b6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	6852      	ldr	r2, [r2, #4]
 80069be:	fbb3 f3f2 	udiv	r3, r3, r2
 80069c2:	82bb      	strh	r3, [r7, #20]
        break;
 80069c4:	e01b      	b.n	80069fe <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80069c6:	f7ff f949 	bl	8005c5c <HAL_RCC_GetSysClockFreq>
 80069ca:	4603      	mov	r3, r0
 80069cc:	005a      	lsls	r2, r3, #1
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	085b      	lsrs	r3, r3, #1
 80069d4:	441a      	add	r2, r3
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	fbb2 f3f3 	udiv	r3, r2, r3
 80069de:	82bb      	strh	r3, [r7, #20]
        break;
 80069e0:	e00d      	b.n	80069fe <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	085b      	lsrs	r3, r3, #1
 80069e8:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80069f4:	82bb      	strh	r3, [r7, #20]
        break;
 80069f6:	e002      	b.n	80069fe <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	74fb      	strb	r3, [r7, #19]
        break;
 80069fc:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 80069fe:	8abb      	ldrh	r3, [r7, #20]
 8006a00:	f023 030f 	bic.w	r3, r3, #15
 8006a04:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006a06:	8abb      	ldrh	r3, [r7, #20]
 8006a08:	105b      	asrs	r3, r3, #1
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	f003 0307 	and.w	r3, r3, #7
 8006a10:	b29a      	uxth	r2, r3
 8006a12:	897b      	ldrh	r3, [r7, #10]
 8006a14:	4313      	orrs	r3, r2
 8006a16:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	897a      	ldrh	r2, [r7, #10]
 8006a1e:	60da      	str	r2, [r3, #12]
 8006a20:	e069      	b.n	8006af6 <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 8006a22:	7dfb      	ldrb	r3, [r7, #23]
 8006a24:	2b08      	cmp	r3, #8
 8006a26:	d863      	bhi.n	8006af0 <UART_SetConfig+0x2a8>
 8006a28:	a201      	add	r2, pc, #4	; (adr r2, 8006a30 <UART_SetConfig+0x1e8>)
 8006a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a2e:	bf00      	nop
 8006a30:	08006a55 	.word	0x08006a55
 8006a34:	08006a75 	.word	0x08006a75
 8006a38:	08006a95 	.word	0x08006a95
 8006a3c:	08006af1 	.word	0x08006af1
 8006a40:	08006ab5 	.word	0x08006ab5
 8006a44:	08006af1 	.word	0x08006af1
 8006a48:	08006af1 	.word	0x08006af1
 8006a4c:	08006af1 	.word	0x08006af1
 8006a50:	08006ad5 	.word	0x08006ad5
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681c      	ldr	r4, [r3, #0]
 8006a58:	f7ff f976 	bl	8005d48 <HAL_RCC_GetPCLK1Freq>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	085b      	lsrs	r3, r3, #1
 8006a64:	441a      	add	r2, r3
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	60e3      	str	r3, [r4, #12]
        break;
 8006a72:	e040      	b.n	8006af6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681c      	ldr	r4, [r3, #0]
 8006a78:	f7ff f988 	bl	8005d8c <HAL_RCC_GetPCLK2Freq>
 8006a7c:	4602      	mov	r2, r0
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	085b      	lsrs	r3, r3, #1
 8006a84:	441a      	add	r2, r3
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a8e:	b29b      	uxth	r3, r3
 8006a90:	60e3      	str	r3, [r4, #12]
        break;
 8006a92:	e030      	b.n	8006af6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	085b      	lsrs	r3, r3, #1
 8006a9e:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8006aa2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8006aa6:	6879      	ldr	r1, [r7, #4]
 8006aa8:	6849      	ldr	r1, [r1, #4]
 8006aaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	60d3      	str	r3, [r2, #12]
        break;
 8006ab2:	e020      	b.n	8006af6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681c      	ldr	r4, [r3, #0]
 8006ab8:	f7ff f8d0 	bl	8005c5c <HAL_RCC_GetSysClockFreq>
 8006abc:	4602      	mov	r2, r0
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	085b      	lsrs	r3, r3, #1
 8006ac4:	441a      	add	r2, r3
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	60e3      	str	r3, [r4, #12]
        break;
 8006ad2:	e010      	b.n	8006af6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	6852      	ldr	r2, [r2, #4]
 8006adc:	0852      	lsrs	r2, r2, #1
 8006ade:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 8006ae2:	687a      	ldr	r2, [r7, #4]
 8006ae4:	6852      	ldr	r2, [r2, #4]
 8006ae6:	fbb1 f2f2 	udiv	r2, r1, r2
 8006aea:	b292      	uxth	r2, r2
 8006aec:	60da      	str	r2, [r3, #12]
        break;
 8006aee:	e002      	b.n	8006af6 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	74fb      	strb	r3, [r7, #19]
        break;
 8006af4:	bf00      	nop
    }
  }

  return ret;
 8006af6:	7cfb      	ldrb	r3, [r7, #19]

}
 8006af8:	4618      	mov	r0, r3
 8006afa:	371c      	adds	r7, #28
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd90      	pop	{r4, r7, pc}
 8006b00:	efff69f3 	.word	0xefff69f3
 8006b04:	40013800 	.word	0x40013800
 8006b08:	40021000 	.word	0x40021000
 8006b0c:	40004400 	.word	0x40004400
 8006b10:	40004800 	.word	0x40004800

08006b14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b083      	sub	sp, #12
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b20:	f003 0301 	and.w	r3, r3, #1
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d00a      	beq.n	8006b3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	6812      	ldr	r2, [r2, #0]
 8006b30:	6852      	ldr	r2, [r2, #4]
 8006b32:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8006b36:	687a      	ldr	r2, [r7, #4]
 8006b38:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006b3a:	430a      	orrs	r2, r1
 8006b3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b42:	f003 0302 	and.w	r3, r3, #2
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d00a      	beq.n	8006b60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	6812      	ldr	r2, [r2, #0]
 8006b52:	6852      	ldr	r2, [r2, #4]
 8006b54:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006b5c:	430a      	orrs	r2, r1
 8006b5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b64:	f003 0304 	and.w	r3, r3, #4
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d00a      	beq.n	8006b82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	687a      	ldr	r2, [r7, #4]
 8006b72:	6812      	ldr	r2, [r2, #0]
 8006b74:	6852      	ldr	r2, [r2, #4]
 8006b76:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8006b7a:	687a      	ldr	r2, [r7, #4]
 8006b7c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006b7e:	430a      	orrs	r2, r1
 8006b80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b86:	f003 0308 	and.w	r3, r3, #8
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d00a      	beq.n	8006ba4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	6812      	ldr	r2, [r2, #0]
 8006b96:	6852      	ldr	r2, [r2, #4]
 8006b98:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006ba0:	430a      	orrs	r2, r1
 8006ba2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba8:	f003 0310 	and.w	r3, r3, #16
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d00a      	beq.n	8006bc6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	6812      	ldr	r2, [r2, #0]
 8006bb8:	6892      	ldr	r2, [r2, #8]
 8006bba:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006bc2:	430a      	orrs	r2, r1
 8006bc4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bca:	f003 0320 	and.w	r3, r3, #32
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d00a      	beq.n	8006be8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	687a      	ldr	r2, [r7, #4]
 8006bd8:	6812      	ldr	r2, [r2, #0]
 8006bda:	6892      	ldr	r2, [r2, #8]
 8006bdc:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006be4:	430a      	orrs	r2, r1
 8006be6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d01a      	beq.n	8006c2a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	687a      	ldr	r2, [r7, #4]
 8006bfa:	6812      	ldr	r2, [r2, #0]
 8006bfc:	6852      	ldr	r2, [r2, #4]
 8006bfe:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006c06:	430a      	orrs	r2, r1
 8006c08:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c12:	d10a      	bne.n	8006c2a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	687a      	ldr	r2, [r7, #4]
 8006c1a:	6812      	ldr	r2, [r2, #0]
 8006c1c:	6852      	ldr	r2, [r2, #4]
 8006c1e:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006c26:	430a      	orrs	r2, r1
 8006c28:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d00a      	beq.n	8006c4c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	687a      	ldr	r2, [r7, #4]
 8006c3c:	6812      	ldr	r2, [r2, #0]
 8006c3e:	6852      	ldr	r2, [r2, #4]
 8006c40:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006c48:	430a      	orrs	r2, r1
 8006c4a:	605a      	str	r2, [r3, #4]
  }
}
 8006c4c:	bf00      	nop
 8006c4e:	370c      	adds	r7, #12
 8006c50:	46bd      	mov	sp, r7
 8006c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c56:	4770      	bx	lr

08006c58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b086      	sub	sp, #24
 8006c5c:	af02      	add	r7, sp, #8
 8006c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006c60:	2300      	movs	r3, #0
 8006c62:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006c6a:	f7fb f8f7 	bl	8001e5c <HAL_GetTick>
 8006c6e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f003 0308 	and.w	r3, r3, #8
 8006c7a:	2b08      	cmp	r3, #8
 8006c7c:	d10e      	bne.n	8006c9c <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c7e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c82:	9300      	str	r3, [sp, #0]
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2200      	movs	r2, #0
 8006c88:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f000 f82c 	bl	8006cea <UART_WaitOnFlagUntilTimeout>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d001      	beq.n	8006c9c <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8006c98:	2303      	movs	r3, #3
 8006c9a:	e022      	b.n	8006ce2 <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 0304 	and.w	r3, r3, #4
 8006ca6:	2b04      	cmp	r3, #4
 8006ca8:	d10e      	bne.n	8006cc8 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006caa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006cae:	9300      	str	r3, [sp, #0]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f000 f816 	bl	8006cea <UART_WaitOnFlagUntilTimeout>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d001      	beq.n	8006cc8 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8006cc4:	2303      	movs	r3, #3
 8006cc6:	e00c      	b.n	8006ce2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2220      	movs	r2, #32
 8006ccc:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2220      	movs	r2, #32
 8006cd4:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8006ce0:	2300      	movs	r3, #0
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3710      	adds	r7, #16
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}

08006cea <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006cea:	b580      	push	{r7, lr}
 8006cec:	b084      	sub	sp, #16
 8006cee:	af00      	add	r7, sp, #0
 8006cf0:	60f8      	str	r0, [r7, #12]
 8006cf2:	60b9      	str	r1, [r7, #8]
 8006cf4:	603b      	str	r3, [r7, #0]
 8006cf6:	4613      	mov	r3, r2
 8006cf8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cfa:	e02c      	b.n	8006d56 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8006cfc:	69bb      	ldr	r3, [r7, #24]
 8006cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d02:	d028      	beq.n	8006d56 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8006d04:	69bb      	ldr	r3, [r7, #24]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d007      	beq.n	8006d1a <UART_WaitOnFlagUntilTimeout+0x30>
 8006d0a:	f7fb f8a7 	bl	8001e5c <HAL_GetTick>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	1ad2      	subs	r2, r2, r3
 8006d14:	69bb      	ldr	r3, [r7, #24]
 8006d16:	429a      	cmp	r2, r3
 8006d18:	d91d      	bls.n	8006d56 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	6812      	ldr	r2, [r2, #0]
 8006d22:	6812      	ldr	r2, [r2, #0]
 8006d24:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006d28:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	68fa      	ldr	r2, [r7, #12]
 8006d30:	6812      	ldr	r2, [r2, #0]
 8006d32:	6892      	ldr	r2, [r2, #8]
 8006d34:	f022 0201 	bic.w	r2, r2, #1
 8006d38:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2220      	movs	r2, #32
 8006d3e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2220      	movs	r2, #32
 8006d46:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 8006d52:	2303      	movs	r3, #3
 8006d54:	e00f      	b.n	8006d76 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	69da      	ldr	r2, [r3, #28]
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	401a      	ands	r2, r3
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	429a      	cmp	r2, r3
 8006d64:	bf0c      	ite	eq
 8006d66:	2301      	moveq	r3, #1
 8006d68:	2300      	movne	r3, #0
 8006d6a:	b2db      	uxtb	r3, r3
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	79fb      	ldrb	r3, [r7, #7]
 8006d70:	429a      	cmp	r2, r3
 8006d72:	d0c3      	beq.n	8006cfc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006d74:	2300      	movs	r3, #0
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3710      	adds	r7, #16
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
	...

08006d80 <_ZN3ADC5StartEv>:
uint16_t adcValue2[6]={0,};
uint16_t ADCValue[3][3]={0,};


void ADC::Start()
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcValue1, 3);
 8006d84:	2203      	movs	r2, #3
 8006d86:	4905      	ldr	r1, [pc, #20]	; (8006d9c <_ZN3ADC5StartEv+0x1c>)
 8006d88:	4805      	ldr	r0, [pc, #20]	; (8006da0 <_ZN3ADC5StartEv+0x20>)
 8006d8a:	f7fb fa21 	bl	80021d0 <HAL_ADC_Start_DMA>
	//HAL_ADCEx_MultiModeStart_DMA(&hadc1,ADCValue,datasize/2)
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *)adcValue2, 3);
 8006d8e:	2203      	movs	r2, #3
 8006d90:	4904      	ldr	r1, [pc, #16]	; (8006da4 <_ZN3ADC5StartEv+0x24>)
 8006d92:	4805      	ldr	r0, [pc, #20]	; (8006da8 <_ZN3ADC5StartEv+0x28>)
 8006d94:	f7fb fa1c 	bl	80021d0 <HAL_ADC_Start_DMA>
}
 8006d98:	bf00      	nop
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	20000698 	.word	0x20000698
 8006da0:	20000790 	.word	0x20000790
 8006da4:	200006a4 	.word	0x200006a4
 8006da8:	2000073c 	.word	0x2000073c

08006dac <_ZN3ADC8GetValueEv>:

unsigned short ADC::GetValue()
{
 8006dac:	b480      	push	{r7}
 8006dae:	b083      	sub	sp, #12
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
	if(adc_x==1)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006dba:	2b01      	cmp	r3, #1
 8006dbc:	d111      	bne.n	8006de2 <_ZN3ADC8GetValueEv+0x36>
	{
		switch(channel)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006dc4:	2b02      	cmp	r3, #2
 8006dc6:	d006      	beq.n	8006dd6 <_ZN3ADC8GetValueEv+0x2a>
 8006dc8:	2b04      	cmp	r3, #4
 8006dca:	d007      	beq.n	8006ddc <_ZN3ADC8GetValueEv+0x30>
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	d115      	bne.n	8006dfc <_ZN3ADC8GetValueEv+0x50>
		{
		case 1:
			return adcValue1[0];
 8006dd0:	4b0e      	ldr	r3, [pc, #56]	; (8006e0c <_ZN3ADC8GetValueEv+0x60>)
 8006dd2:	881b      	ldrh	r3, [r3, #0]
 8006dd4:	e013      	b.n	8006dfe <_ZN3ADC8GetValueEv+0x52>
			break;
		case 2:
			return adcValue1[1];
 8006dd6:	4b0d      	ldr	r3, [pc, #52]	; (8006e0c <_ZN3ADC8GetValueEv+0x60>)
 8006dd8:	885b      	ldrh	r3, [r3, #2]
 8006dda:	e010      	b.n	8006dfe <_ZN3ADC8GetValueEv+0x52>
			break;
		case 4:
			return adcValue1[2];
 8006ddc:	4b0b      	ldr	r3, [pc, #44]	; (8006e0c <_ZN3ADC8GetValueEv+0x60>)
 8006dde:	889b      	ldrh	r3, [r3, #4]
 8006de0:	e00d      	b.n	8006dfe <_ZN3ADC8GetValueEv+0x52>
			break;
		}
	}
	else if(adc_x==2)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006de8:	2b02      	cmp	r3, #2
 8006dea:	d107      	bne.n	8006dfc <_ZN3ADC8GetValueEv+0x50>
	{
		return adcValue2[this->channel-1];
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006df2:	3b01      	subs	r3, #1
 8006df4:	4a06      	ldr	r2, [pc, #24]	; (8006e10 <_ZN3ADC8GetValueEv+0x64>)
 8006df6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006dfa:	e000      	b.n	8006dfe <_ZN3ADC8GetValueEv+0x52>
	}
	return 0;
 8006dfc:	2300      	movs	r3, #0
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	370c      	adds	r7, #12
 8006e02:	46bd      	mov	sp, r7
 8006e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e08:	4770      	bx	lr
 8006e0a:	bf00      	nop
 8006e0c:	20000698 	.word	0x20000698
 8006e10:	200006a4 	.word	0x200006a4

08006e14 <_ZN3App10DivideDataEv>:
extern CAN_RxHeaderTypeDef RXmsg;
extern bool CanRxFlag;
extern bool IntFlag;
int tx_led=0;
void App::DivideData()
{
 8006e14:	b590      	push	{r4, r7, lr}
 8006e16:	b089      	sub	sp, #36	; 0x24
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
	unsigned short tempdata[9]={0,};
 8006e1c:	f107 030c 	add.w	r3, r7, #12
 8006e20:	2200      	movs	r2, #0
 8006e22:	601a      	str	r2, [r3, #0]
 8006e24:	605a      	str	r2, [r3, #4]
 8006e26:	609a      	str	r2, [r3, #8]
 8006e28:	60da      	str	r2, [r3, #12]
 8006e2a:	821a      	strh	r2, [r3, #16]
	tempdata[0]=plow->ad1.GetValue();
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	3364      	adds	r3, #100	; 0x64
 8006e32:	4618      	mov	r0, r3
 8006e34:	f7ff ffba 	bl	8006dac <_ZN3ADC8GetValueEv>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	81bb      	strh	r3, [r7, #12]
	tempdata[1]=plow->ad2.GetValue();
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	3368      	adds	r3, #104	; 0x68
 8006e42:	4618      	mov	r0, r3
 8006e44:	f7ff ffb2 	bl	8006dac <_ZN3ADC8GetValueEv>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	81fb      	strh	r3, [r7, #14]
	tempdata[2]=plow->ad3.GetValue();
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	336c      	adds	r3, #108	; 0x6c
 8006e52:	4618      	mov	r0, r3
 8006e54:	f7ff ffaa 	bl	8006dac <_ZN3ADC8GetValueEv>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	823b      	strh	r3, [r7, #16]
	tempdata[3]=plow->ad4.GetValue();
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	3370      	adds	r3, #112	; 0x70
 8006e62:	4618      	mov	r0, r3
 8006e64:	f7ff ffa2 	bl	8006dac <_ZN3ADC8GetValueEv>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	827b      	strh	r3, [r7, #18]
	tempdata[4]=plow->ad5.GetValue();
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	3374      	adds	r3, #116	; 0x74
 8006e72:	4618      	mov	r0, r3
 8006e74:	f7ff ff9a 	bl	8006dac <_ZN3ADC8GetValueEv>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	82bb      	strh	r3, [r7, #20]
	tempdata[5]=plow->ad6.GetValue();
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	3378      	adds	r3, #120	; 0x78
 8006e82:	4618      	mov	r0, r3
 8006e84:	f7ff ff92 	bl	8006dac <_ZN3ADC8GetValueEv>
 8006e88:	4603      	mov	r3, r0
 8006e8a:	82fb      	strh	r3, [r7, #22]
	tempdata[6]=plow->vl53l0x_0.readRangeContinuousMillimeters();
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	337c      	adds	r3, #124	; 0x7c
 8006e92:	4618      	mov	r0, r3
 8006e94:	f001 f8d0 	bl	8008038 <_ZN7VL53L0X30readRangeContinuousMillimetersEv>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	833b      	strh	r3, [r7, #24]
	tempdata[7]=plow->vl53l0x_1.readRangeContinuousMillimeters();
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	338c      	adds	r3, #140	; 0x8c
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f001 f8c8 	bl	8008038 <_ZN7VL53L0X30readRangeContinuousMillimetersEv>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	837b      	strh	r3, [r7, #26]
	tempdata[8]=plow->vl53l0x_2.readRangeContinuousMillimeters();
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	339c      	adds	r3, #156	; 0x9c
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f001 f8c0 	bl	8008038 <_ZN7VL53L0X30readRangeContinuousMillimetersEv>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	83bb      	strh	r3, [r7, #28]
	//distance[0]=19501.14 * pow(tempdata[0] ,-1.256676);
		this->txbuf3[0]	=plow->sw6.GetPush();
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	335c      	adds	r3, #92	; 0x5c
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f000 fb0c 	bl	80074e0 <_ZN7MicroSw7GetPushEv>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	b2da      	uxtb	r2, r3
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	759a      	strb	r2, [r3, #22]
		this->txbuf3[0]	=(txbuf3[0]<<1)+plow->sw5.GetPush();
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	7d9b      	ldrb	r3, [r3, #22]
 8006ed4:	005b      	lsls	r3, r3, #1
 8006ed6:	b2dc      	uxtb	r4, r3
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	3354      	adds	r3, #84	; 0x54
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f000 fafe 	bl	80074e0 <_ZN7MicroSw7GetPushEv>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	4423      	add	r3, r4
 8006eea:	b2da      	uxtb	r2, r3
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	759a      	strb	r2, [r3, #22]
		this->txbuf3[0]	=(txbuf3[0]<<1)+plow->sw4.GetPush();
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	7d9b      	ldrb	r3, [r3, #22]
 8006ef4:	005b      	lsls	r3, r3, #1
 8006ef6:	b2dc      	uxtb	r4, r3
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	334c      	adds	r3, #76	; 0x4c
 8006efe:	4618      	mov	r0, r3
 8006f00:	f000 faee 	bl	80074e0 <_ZN7MicroSw7GetPushEv>
 8006f04:	4603      	mov	r3, r0
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	4423      	add	r3, r4
 8006f0a:	b2da      	uxtb	r2, r3
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	759a      	strb	r2, [r3, #22]
		this->txbuf3[0]	=(txbuf3[0]<<1)+plow->sw3.GetPush();
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	7d9b      	ldrb	r3, [r3, #22]
 8006f14:	005b      	lsls	r3, r3, #1
 8006f16:	b2dc      	uxtb	r4, r3
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	3344      	adds	r3, #68	; 0x44
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f000 fade 	bl	80074e0 <_ZN7MicroSw7GetPushEv>
 8006f24:	4603      	mov	r3, r0
 8006f26:	b2db      	uxtb	r3, r3
 8006f28:	4423      	add	r3, r4
 8006f2a:	b2da      	uxtb	r2, r3
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	759a      	strb	r2, [r3, #22]
		this->txbuf3[0]	=(txbuf3[0]<<1)+plow->sw2.GetPush();
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	7d9b      	ldrb	r3, [r3, #22]
 8006f34:	005b      	lsls	r3, r3, #1
 8006f36:	b2dc      	uxtb	r4, r3
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	333c      	adds	r3, #60	; 0x3c
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f000 face 	bl	80074e0 <_ZN7MicroSw7GetPushEv>
 8006f44:	4603      	mov	r3, r0
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	4423      	add	r3, r4
 8006f4a:	b2da      	uxtb	r2, r3
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	759a      	strb	r2, [r3, #22]
		this->txbuf3[0]	=(txbuf3[0]<<1)+plow->sw1.GetPush();
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	7d9b      	ldrb	r3, [r3, #22]
 8006f54:	005b      	lsls	r3, r3, #1
 8006f56:	b2dc      	uxtb	r4, r3
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	3334      	adds	r3, #52	; 0x34
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f000 fabe 	bl	80074e0 <_ZN7MicroSw7GetPushEv>
 8006f64:	4603      	mov	r3, r0
 8006f66:	b2db      	uxtb	r3, r3
 8006f68:	4423      	add	r3, r4
 8006f6a:	b2da      	uxtb	r2, r3
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	759a      	strb	r2, [r3, #22]
		//txbuf3[0]=~txbuf3[0]; //1X

	this->txbuf1[0]=((unsigned char *)&tempdata[0])[0];
 8006f70:	f107 030c 	add.w	r3, r7, #12
 8006f74:	781a      	ldrb	r2, [r3, #0]
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	719a      	strb	r2, [r3, #6]
	this->txbuf1[1]=((unsigned char *)&tempdata[0])[1];
 8006f7a:	f107 030c 	add.w	r3, r7, #12
 8006f7e:	3301      	adds	r3, #1
 8006f80:	781a      	ldrb	r2, [r3, #0]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	71da      	strb	r2, [r3, #7]
	this->txbuf1[2]=((unsigned char *)&tempdata[1])[0];
 8006f86:	f107 030c 	add.w	r3, r7, #12
 8006f8a:	3302      	adds	r3, #2
 8006f8c:	781a      	ldrb	r2, [r3, #0]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	721a      	strb	r2, [r3, #8]
	this->txbuf1[3]=((unsigned char *)&tempdata[1])[1];
 8006f92:	f107 030c 	add.w	r3, r7, #12
 8006f96:	3302      	adds	r3, #2
 8006f98:	3301      	adds	r3, #1
 8006f9a:	781a      	ldrb	r2, [r3, #0]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	725a      	strb	r2, [r3, #9]
	this->txbuf1[4]=((unsigned char *)&tempdata[2])[0];
 8006fa0:	f107 030c 	add.w	r3, r7, #12
 8006fa4:	3304      	adds	r3, #4
 8006fa6:	781a      	ldrb	r2, [r3, #0]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	729a      	strb	r2, [r3, #10]
	this->txbuf1[5]=((unsigned char *)&tempdata[2])[1];
 8006fac:	f107 030c 	add.w	r3, r7, #12
 8006fb0:	3304      	adds	r3, #4
 8006fb2:	3301      	adds	r3, #1
 8006fb4:	781a      	ldrb	r2, [r3, #0]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	72da      	strb	r2, [r3, #11]
	this->txbuf1[6]=((unsigned char *)&tempdata[3])[0];
 8006fba:	f107 030c 	add.w	r3, r7, #12
 8006fbe:	3306      	adds	r3, #6
 8006fc0:	781a      	ldrb	r2, [r3, #0]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	731a      	strb	r2, [r3, #12]
	this->txbuf1[7]=((unsigned char *)&tempdata[3])[1];
 8006fc6:	f107 030c 	add.w	r3, r7, #12
 8006fca:	3306      	adds	r3, #6
 8006fcc:	3301      	adds	r3, #1
 8006fce:	781a      	ldrb	r2, [r3, #0]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	735a      	strb	r2, [r3, #13]
	this->txbuf2[0]=((unsigned char *)&tempdata[4])[0];
 8006fd4:	f107 030c 	add.w	r3, r7, #12
 8006fd8:	3308      	adds	r3, #8
 8006fda:	781a      	ldrb	r2, [r3, #0]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	739a      	strb	r2, [r3, #14]
	this->txbuf2[1]=((unsigned char *)&tempdata[4])[1];
 8006fe0:	f107 030c 	add.w	r3, r7, #12
 8006fe4:	3308      	adds	r3, #8
 8006fe6:	3301      	adds	r3, #1
 8006fe8:	781a      	ldrb	r2, [r3, #0]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	73da      	strb	r2, [r3, #15]
	this->txbuf2[2]=((unsigned char *)&tempdata[5])[0];
 8006fee:	f107 030c 	add.w	r3, r7, #12
 8006ff2:	330a      	adds	r3, #10
 8006ff4:	781a      	ldrb	r2, [r3, #0]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	741a      	strb	r2, [r3, #16]
	this->txbuf2[3]=((unsigned char *)&tempdata[5])[1];
 8006ffa:	f107 030c 	add.w	r3, r7, #12
 8006ffe:	330a      	adds	r3, #10
 8007000:	3301      	adds	r3, #1
 8007002:	781a      	ldrb	r2, [r3, #0]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	745a      	strb	r2, [r3, #17]

	this->txbuf4[0]=((unsigned char *)&tempdata[6])[0];
 8007008:	f107 030c 	add.w	r3, r7, #12
 800700c:	330c      	adds	r3, #12
 800700e:	781a      	ldrb	r2, [r3, #0]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	75da      	strb	r2, [r3, #23]
	this->txbuf4[1]=((unsigned char *)&tempdata[6])[1];
 8007014:	f107 030c 	add.w	r3, r7, #12
 8007018:	330c      	adds	r3, #12
 800701a:	3301      	adds	r3, #1
 800701c:	781a      	ldrb	r2, [r3, #0]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	761a      	strb	r2, [r3, #24]
	this->txbuf4[2]=((unsigned char *)&tempdata[7])[0];
 8007022:	f107 030c 	add.w	r3, r7, #12
 8007026:	330e      	adds	r3, #14
 8007028:	781a      	ldrb	r2, [r3, #0]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	765a      	strb	r2, [r3, #25]
	this->txbuf4[3]=((unsigned char *)&tempdata[7])[1];
 800702e:	f107 030c 	add.w	r3, r7, #12
 8007032:	330e      	adds	r3, #14
 8007034:	3301      	adds	r3, #1
 8007036:	781a      	ldrb	r2, [r3, #0]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	769a      	strb	r2, [r3, #26]
	this->txbuf4[4]=((unsigned char *)&tempdata[8])[0];
 800703c:	f107 030c 	add.w	r3, r7, #12
 8007040:	3310      	adds	r3, #16
 8007042:	781a      	ldrb	r2, [r3, #0]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	76da      	strb	r2, [r3, #27]
	this->txbuf4[5]=((unsigned char *)&tempdata[8])[1];
 8007048:	f107 030c 	add.w	r3, r7, #12
 800704c:	3310      	adds	r3, #16
 800704e:	3301      	adds	r3, #1
 8007050:	781a      	ldrb	r2, [r3, #0]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	771a      	strb	r2, [r3, #28]

}
 8007056:	bf00      	nop
 8007058:	3724      	adds	r7, #36	; 0x24
 800705a:	46bd      	mov	sp, r7
 800705c:	bd90      	pop	{r4, r7, pc}
	...

08007060 <_ZN3App9TaskShiftEv>:

void App::TaskShift()
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b082      	sub	sp, #8
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
	if(IntFlag)
 8007068:	4b68      	ldr	r3, [pc, #416]	; (800720c <_ZN3App9TaskShiftEv+0x1ac>)
 800706a:	781b      	ldrb	r3, [r3, #0]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d002      	beq.n	8007076 <_ZN3App9TaskShiftEv+0x16>
	{
		this->DivideData();
 8007070:	6878      	ldr	r0, [r7, #4]
 8007072:	f7ff fecf 	bl	8006e14 <_ZN3App10DivideDataEv>
	}
	if(CanRxFlag)
 8007076:	4b66      	ldr	r3, [pc, #408]	; (8007210 <_ZN3App9TaskShiftEv+0x1b0>)
 8007078:	781b      	ldrb	r3, [r3, #0]
 800707a:	2b00      	cmp	r3, #0
 800707c:	f000 80c1 	beq.w	8007202 <_ZN3App9TaskShiftEv+0x1a2>
	{
		if(RXmsg.ExtId>>ORDER_BIT_Pos==Get_SENSOR)//Mv12oCgM
 8007080:	4b64      	ldr	r3, [pc, #400]	; (8007214 <_ZN3App9TaskShiftEv+0x1b4>)
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	0a1b      	lsrs	r3, r3, #8
 8007086:	2b31      	cmp	r3, #49	; 0x31
 8007088:	d150      	bne.n	800712c <_ZN3App9TaskShiftEv+0xcc>
		{
		  while(TXok==false)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007090:	2b00      	cmp	r3, #0
 8007092:	d116      	bne.n	80070c2 <_ZN3App9TaskShiftEv+0x62>
		  {
			 if(plow->extcan.Send(Get_SENSOR<<ORDER_BIT_Pos|0x1<<NODE_ID_Pos,8,txbuf1)!=0)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4618      	mov	r0, r3
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	3306      	adds	r3, #6
 800709e:	2208      	movs	r2, #8
 80070a0:	f243 1110 	movw	r1, #12560	; 0x3110
 80070a4:	f000 f930 	bl	8007308 <_ZN6CanBus4SendEmhPh>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	bf14      	ite	ne
 80070ae:	2301      	movne	r3, #1
 80070b0:	2300      	moveq	r3, #0
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d1e8      	bne.n	800708a <_ZN3App9TaskShiftEv+0x2a>
			 {

			 }
			 else
			 {
				 TXok=true;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		  while(TXok==false)
 80070c0:	e7e3      	b.n	800708a <_ZN3App9TaskShiftEv+0x2a>
			 }
		  }
		  TXok=false;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2200      	movs	r2, #0
 80070c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		  while(TXok==false)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d127      	bne.n	8007124 <_ZN3App9TaskShiftEv+0xc4>
		  {
			if(plow->extcan.Send(Get_SENSOR<<ORDER_BIT_Pos|0x2<<NODE_ID_Pos,4,txbuf2)!=0)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4618      	mov	r0, r3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	330e      	adds	r3, #14
 80070de:	2204      	movs	r2, #4
 80070e0:	f243 1120 	movw	r1, #12576	; 0x3120
 80070e4:	f000 f910 	bl	8007308 <_ZN6CanBus4SendEmhPh>
 80070e8:	4603      	mov	r3, r0
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	bf14      	ite	ne
 80070ee:	2301      	movne	r3, #1
 80070f0:	2300      	moveq	r3, #0
 80070f2:	b2db      	uxtb	r3, r3
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d1e8      	bne.n	80070ca <_ZN3App9TaskShiftEv+0x6a>
			{

			}
			else
			{
				if(tx_led>7)
 80070f8:	4b47      	ldr	r3, [pc, #284]	; (8007218 <_ZN3App9TaskShiftEv+0x1b8>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	2b07      	cmp	r3, #7
 80070fe:	dd07      	ble.n	8007110 <_ZN3App9TaskShiftEv+0xb0>
				{
					TOGGLE_TX_LED;
 8007100:	2108      	movs	r1, #8
 8007102:	4846      	ldr	r0, [pc, #280]	; (800721c <_ZN3App9TaskShiftEv+0x1bc>)
 8007104:	f7fc ff96 	bl	8004034 <HAL_GPIO_TogglePin>
					tx_led=0;
 8007108:	4b43      	ldr	r3, [pc, #268]	; (8007218 <_ZN3App9TaskShiftEv+0x1b8>)
 800710a:	2200      	movs	r2, #0
 800710c:	601a      	str	r2, [r3, #0]
 800710e:	e004      	b.n	800711a <_ZN3App9TaskShiftEv+0xba>
				}
				else
				{
					tx_led++;
 8007110:	4b41      	ldr	r3, [pc, #260]	; (8007218 <_ZN3App9TaskShiftEv+0x1b8>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	3301      	adds	r3, #1
 8007116:	4a40      	ldr	r2, [pc, #256]	; (8007218 <_ZN3App9TaskShiftEv+0x1b8>)
 8007118:	6013      	str	r3, [r2, #0]
				}
				TXok=true;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2201      	movs	r2, #1
 800711e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		  while(TXok==false)
 8007122:	e7d2      	b.n	80070ca <_ZN3App9TaskShiftEv+0x6a>
			}
		  }
		  TXok=false;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2200      	movs	r2, #0
 8007128:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		}

		if(RXmsg.ExtId>>ORDER_BIT_Pos==GET_MICROSWITCH)
 800712c:	4b39      	ldr	r3, [pc, #228]	; (8007214 <_ZN3App9TaskShiftEv+0x1b4>)
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	0a1b      	lsrs	r3, r3, #8
 8007132:	2b32      	cmp	r3, #50	; 0x32
 8007134:	d130      	bne.n	8007198 <_ZN3App9TaskShiftEv+0x138>
		{
		  while(TXok==false)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800713c:	2b00      	cmp	r3, #0
 800713e:	d127      	bne.n	8007190 <_ZN3App9TaskShiftEv+0x130>
		  {
			if(plow->extcan.Send(GET_MICROSWITCH<<ORDER_BIT_Pos|1,1,txbuf3)!=0)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4618      	mov	r0, r3
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	3316      	adds	r3, #22
 800714a:	2201      	movs	r2, #1
 800714c:	f243 2101 	movw	r1, #12801	; 0x3201
 8007150:	f000 f8da 	bl	8007308 <_ZN6CanBus4SendEmhPh>
 8007154:	4603      	mov	r3, r0
 8007156:	2b00      	cmp	r3, #0
 8007158:	bf14      	ite	ne
 800715a:	2301      	movne	r3, #1
 800715c:	2300      	moveq	r3, #0
 800715e:	b2db      	uxtb	r3, r3
 8007160:	2b00      	cmp	r3, #0
 8007162:	d1e8      	bne.n	8007136 <_ZN3App9TaskShiftEv+0xd6>
			{

			}
			else
			{
				if(tx_led>7)
 8007164:	4b2c      	ldr	r3, [pc, #176]	; (8007218 <_ZN3App9TaskShiftEv+0x1b8>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	2b07      	cmp	r3, #7
 800716a:	dd07      	ble.n	800717c <_ZN3App9TaskShiftEv+0x11c>
				{
					TOGGLE_TX_LED;
 800716c:	2108      	movs	r1, #8
 800716e:	482b      	ldr	r0, [pc, #172]	; (800721c <_ZN3App9TaskShiftEv+0x1bc>)
 8007170:	f7fc ff60 	bl	8004034 <HAL_GPIO_TogglePin>
					tx_led=0;
 8007174:	4b28      	ldr	r3, [pc, #160]	; (8007218 <_ZN3App9TaskShiftEv+0x1b8>)
 8007176:	2200      	movs	r2, #0
 8007178:	601a      	str	r2, [r3, #0]
 800717a:	e004      	b.n	8007186 <_ZN3App9TaskShiftEv+0x126>
				}
				else{
				tx_led++;
 800717c:	4b26      	ldr	r3, [pc, #152]	; (8007218 <_ZN3App9TaskShiftEv+0x1b8>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	3301      	adds	r3, #1
 8007182:	4a25      	ldr	r2, [pc, #148]	; (8007218 <_ZN3App9TaskShiftEv+0x1b8>)
 8007184:	6013      	str	r3, [r2, #0]
				}
				TXok=true;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2201      	movs	r2, #1
 800718a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		  while(TXok==false)
 800718e:	e7d2      	b.n	8007136 <_ZN3App9TaskShiftEv+0xd6>
			}
		  }
		  TXok=false;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2200      	movs	r2, #0
 8007194:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		}

		if(RXmsg.ExtId>>ORDER_BIT_Pos==GET_I2C_SENSER)
 8007198:	4b1e      	ldr	r3, [pc, #120]	; (8007214 <_ZN3App9TaskShiftEv+0x1b4>)
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	0a1b      	lsrs	r3, r3, #8
 800719e:	2b33      	cmp	r3, #51	; 0x33
 80071a0:	d12c      	bne.n	80071fc <_ZN3App9TaskShiftEv+0x19c>
		{
			while(TXok==false)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d127      	bne.n	80071fc <_ZN3App9TaskShiftEv+0x19c>
			{
				if(plow->extcan.Send(GET_I2C_SENSER<<ORDER_BIT_Pos|1,3,txbuf4)!=0)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4618      	mov	r0, r3
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	3317      	adds	r3, #23
 80071b6:	2203      	movs	r2, #3
 80071b8:	f243 3101 	movw	r1, #13057	; 0x3301
 80071bc:	f000 f8a4 	bl	8007308 <_ZN6CanBus4SendEmhPh>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	bf14      	ite	ne
 80071c6:	2301      	movne	r3, #1
 80071c8:	2300      	moveq	r3, #0
 80071ca:	b2db      	uxtb	r3, r3
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d1e8      	bne.n	80071a2 <_ZN3App9TaskShiftEv+0x142>
				{

				}
				else
				{
					if(tx_led>9)
 80071d0:	4b11      	ldr	r3, [pc, #68]	; (8007218 <_ZN3App9TaskShiftEv+0x1b8>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	2b09      	cmp	r3, #9
 80071d6:	dd07      	ble.n	80071e8 <_ZN3App9TaskShiftEv+0x188>
					{
						TOGGLE_TX_LED;
 80071d8:	2108      	movs	r1, #8
 80071da:	4810      	ldr	r0, [pc, #64]	; (800721c <_ZN3App9TaskShiftEv+0x1bc>)
 80071dc:	f7fc ff2a 	bl	8004034 <HAL_GPIO_TogglePin>
						tx_led=0;
 80071e0:	4b0d      	ldr	r3, [pc, #52]	; (8007218 <_ZN3App9TaskShiftEv+0x1b8>)
 80071e2:	2200      	movs	r2, #0
 80071e4:	601a      	str	r2, [r3, #0]
 80071e6:	e004      	b.n	80071f2 <_ZN3App9TaskShiftEv+0x192>
					}
					else
					{
						tx_led++;
 80071e8:	4b0b      	ldr	r3, [pc, #44]	; (8007218 <_ZN3App9TaskShiftEv+0x1b8>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	3301      	adds	r3, #1
 80071ee:	4a0a      	ldr	r2, [pc, #40]	; (8007218 <_ZN3App9TaskShiftEv+0x1b8>)
 80071f0:	6013      	str	r3, [r2, #0]
					}
						TXok=true;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2201      	movs	r2, #1
 80071f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			while(TXok==false)
 80071fa:	e7d2      	b.n	80071a2 <_ZN3App9TaskShiftEv+0x142>
				}
			}
		}

		CanRxFlag=false;
 80071fc:	4b04      	ldr	r3, [pc, #16]	; (8007210 <_ZN3App9TaskShiftEv+0x1b0>)
 80071fe:	2200      	movs	r2, #0
 8007200:	701a      	strb	r2, [r3, #0]
	}
}
 8007202:	bf00      	nop
 8007204:	3708      	adds	r7, #8
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}
 800720a:	bf00      	nop
 800720c:	200006f4 	.word	0x200006f4
 8007210:	200006f0 	.word	0x200006f0
 8007214:	200006d0 	.word	0x200006d0
 8007218:	200006c4 	.word	0x200006c4
 800721c:	48000400 	.word	0x48000400

08007220 <_Z12FilterConfigv>:



bool CanRxFlag=false;
void FilterConfig()
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b08a      	sub	sp, #40	; 0x28
 8007224:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterIdHigh=0x0000;
 8007226:	2300      	movs	r3, #0
 8007228:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow=FILTERID_L;
 800722a:	4b16      	ldr	r3, [pc, #88]	; (8007284 <_Z12FilterConfigv+0x64>)
 800722c:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh=0x0000;
 800722e:	2300      	movs	r3, #0
 8007230:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow=MASKID_L;
 8007232:	4b15      	ldr	r3, [pc, #84]	; (8007288 <_Z12FilterConfigv+0x68>)
 8007234:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;//MtB^FIFO0
 8007236:	2300      	movs	r3, #0
 8007238:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterBank=0; //tB^oN 0-13
 800723a:	2300      	movs	r3, #0
 800723c:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //tB^XP[ExtId
 800723e:	2301      	movs	r3, #1
 8007240:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterMode=CAN_FILTERMODE_IDMASK; //}XN[h
 8007242:	2300      	movs	r3, #0
 8007244:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterActivation=ENABLE; //tB^L
 8007246:	2301      	movs	r3, #1
 8007248:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank=14;
 800724a:	230e      	movs	r3, #14
 800724c:	627b      	str	r3, [r7, #36]	; 0x24

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig)!=HAL_OK)
 800724e:	463b      	mov	r3, r7
 8007250:	4619      	mov	r1, r3
 8007252:	480e      	ldr	r0, [pc, #56]	; (800728c <_Z12FilterConfigv+0x6c>)
 8007254:	f7fb fe35 	bl	8002ec2 <HAL_CAN_ConfigFilter>
 8007258:	4603      	mov	r3, r0
 800725a:	2b00      	cmp	r3, #0
 800725c:	bf14      	ite	ne
 800725e:	2301      	movne	r3, #1
 8007260:	2300      	moveq	r3, #0
 8007262:	b2db      	uxtb	r3, r3
 8007264:	2b00      	cmp	r3, #0
 8007266:	d002      	beq.n	800726e <_Z12FilterConfigv+0x4e>
		{
			printf("filter config error!");
 8007268:	4809      	ldr	r0, [pc, #36]	; (8007290 <_Z12FilterConfigv+0x70>)
 800726a:	f002 fa57 	bl	800971c <printf>
		}
	HAL_CAN_Start(&hcan);
 800726e:	4807      	ldr	r0, [pc, #28]	; (800728c <_Z12FilterConfigv+0x6c>)
 8007270:	f7fb fef1 	bl	8003056 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8007274:	2102      	movs	r1, #2
 8007276:	4805      	ldr	r0, [pc, #20]	; (800728c <_Z12FilterConfigv+0x6c>)
 8007278:	f7fc f844 	bl	8003304 <HAL_CAN_ActivateNotification>
}
 800727c:	bf00      	nop
 800727e:	3728      	adds	r7, #40	; 0x28
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}
 8007284:	00018010 	.word	0x00018010
 8007288:	00078010 	.word	0x00078010
 800728c:	2000086c 	.word	0x2000086c
 8007290:	0800d3f8 	.word	0x0800d3f8

08007294 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
 {
 8007294:	b580      	push	{r7, lr}
 8007296:	b082      	sub	sp, #8
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
	   HAL_CAN_GetRxMessage(hcan,CAN_RX_FIFO0,&RXmsg,RxFIFO_Data);
 800729c:	4b0c      	ldr	r3, [pc, #48]	; (80072d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 800729e:	4a0d      	ldr	r2, [pc, #52]	; (80072d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80072a0:	2100      	movs	r1, #0
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f7fb ff1b 	bl	80030de <HAL_CAN_GetRxMessage>
	   CanRxFlag=true;
 80072a8:	4b0b      	ldr	r3, [pc, #44]	; (80072d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 80072aa:	2201      	movs	r2, #1
 80072ac:	701a      	strb	r2, [r3, #0]
	   if(rx_led>5)
 80072ae:	4b0b      	ldr	r3, [pc, #44]	; (80072dc <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	2b05      	cmp	r3, #5
 80072b4:	dd03      	ble.n	80072be <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
	   {
		   //TOGGLE_RX_LED;
		   //TOGGLE_TX_LED
		   rx_led=0;
 80072b6:	4b09      	ldr	r3, [pc, #36]	; (80072dc <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80072b8:	2200      	movs	r2, #0
 80072ba:	601a      	str	r2, [r3, #0]
	   else{
		   rx_led++;
	   }


 }
 80072bc:	e004      	b.n	80072c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
		   rx_led++;
 80072be:	4b07      	ldr	r3, [pc, #28]	; (80072dc <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	3301      	adds	r3, #1
 80072c4:	4a05      	ldr	r2, [pc, #20]	; (80072dc <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80072c6:	6013      	str	r3, [r2, #0]
 }
 80072c8:	bf00      	nop
 80072ca:	3708      	adds	r7, #8
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}
 80072d0:	200006c8 	.word	0x200006c8
 80072d4:	200006d0 	.word	0x200006d0
 80072d8:	200006f0 	.word	0x200006f0
 80072dc:	200006ec 	.word	0x200006ec

080072e0 <_ZN6CanBus8SetErrorEv>:
void CanBus::SetError()
{
 80072e0:	b480      	push	{r7}
 80072e2:	b083      	sub	sp, #12
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
	error_code=(hcan.Instance->ESR>>4)&0b111;
 80072e8:	4b06      	ldr	r3, [pc, #24]	; (8007304 <_ZN6CanBus8SetErrorEv+0x24>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	699b      	ldr	r3, [r3, #24]
 80072ee:	091b      	lsrs	r3, r3, #4
 80072f0:	f003 0207 	and.w	r2, r3, #7
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80072f8:	bf00      	nop
 80072fa:	370c      	adds	r7, #12
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr
 8007304:	2000086c 	.word	0x2000086c

08007308 <_ZN6CanBus4SendEmhPh>:


short CanBus::Send(unsigned long ID,unsigned char DLC,unsigned char *data)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b088      	sub	sp, #32
 800730c:	af00      	add	r7, sp, #0
 800730e:	60f8      	str	r0, [r7, #12]
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	603b      	str	r3, [r7, #0]
 8007314:	4613      	mov	r3, r2
 8007316:	71fb      	strb	r3, [r7, #7]
	uint32_t mailbox_num;
		 HAL_CAN_StateTypeDef state = hcan.State;
 8007318:	4b65      	ldr	r3, [pc, #404]	; (80074b0 <_ZN6CanBus4SendEmhPh+0x1a8>)
 800731a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800731e:	77fb      	strb	r3, [r7, #31]
		 uint32_t TSR = hcan.Instance->TSR;
 8007320:	4b63      	ldr	r3, [pc, #396]	; (80074b0 <_ZN6CanBus4SendEmhPh+0x1a8>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	61bb      	str	r3, [r7, #24]
		 if ((state == HAL_CAN_STATE_READY) ||(state == HAL_CAN_STATE_LISTENING))
 8007328:	7ffb      	ldrb	r3, [r7, #31]
 800732a:	2b01      	cmp	r3, #1
 800732c:	d003      	beq.n	8007336 <_ZN6CanBus4SendEmhPh+0x2e>
 800732e:	7ffb      	ldrb	r3, [r7, #31]
 8007330:	2b02      	cmp	r3, #2
 8007332:	f040 80aa 	bne.w	800748a <_ZN6CanBus4SendEmhPh+0x182>
		   {
			  if (((TSR & CAN_TSR_TME0) != 0U) || ((TSR & CAN_TSR_TME1) != 0U) ||((TSR & CAN_TSR_TME2) != 0U))//[{bNX
 8007336:	69bb      	ldr	r3, [r7, #24]
 8007338:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800733c:	2b00      	cmp	r3, #0
 800733e:	d10a      	bne.n	8007356 <_ZN6CanBus4SendEmhPh+0x4e>
 8007340:	69bb      	ldr	r3, [r7, #24]
 8007342:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007346:	2b00      	cmp	r3, #0
 8007348:	d105      	bne.n	8007356 <_ZN6CanBus4SendEmhPh+0x4e>
 800734a:	69bb      	ldr	r3, [r7, #24]
 800734c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007350:	2b00      	cmp	r3, #0
 8007352:	f000 808a 	beq.w	800746a <_ZN6CanBus4SendEmhPh+0x162>
			  {
				  mailbox_num = (TSR & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos; //[{bNX
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	0e1b      	lsrs	r3, r3, #24
 800735a:	f003 0303 	and.w	r3, r3, #3
 800735e:	617b      	str	r3, [r7, #20]
				  if (mailbox_num > 2)
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	2b02      	cmp	r3, #2
 8007364:	d90f      	bls.n	8007386 <_ZN6CanBus4SendEmhPh+0x7e>
				  {
				         /* Update error code */
				         hcan.ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8007366:	4b52      	ldr	r3, [pc, #328]	; (80074b0 <_ZN6CanBus4SendEmhPh+0x1a8>)
 8007368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800736a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800736e:	4a50      	ldr	r2, [pc, #320]	; (80074b0 <_ZN6CanBus4SendEmhPh+0x1a8>)
 8007370:	6253      	str	r3, [r2, #36]	; 0x24
				         error_flag=true;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2201      	movs	r2, #1
 8007376:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				         this->SetError();
 800737a:	68f8      	ldr	r0, [r7, #12]
 800737c:	f7ff ffb0 	bl	80072e0 <_ZN6CanBus8SetErrorEv>
				         return -1;
 8007380:	f04f 33ff 	mov.w	r3, #4294967295
 8007384:	e090      	b.n	80074a8 <_ZN6CanBus4SendEmhPh+0x1a0>
				   }

				  if(this->IDE==CAN_ID_STD)
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800738a:	2b00      	cmp	r3, #0
 800738c:	d10c      	bne.n	80073a8 <_ZN6CanBus4SendEmhPh+0xa0>
				  {
					  	  hcan.Instance->sTxMailBox[mailbox_num].TIR=ID<<21|this->RTR;
 800738e:	4b48      	ldr	r3, [pc, #288]	; (80074b0 <_ZN6CanBus4SendEmhPh+0x1a8>)
 8007390:	6819      	ldr	r1, [r3, #0]
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	055a      	lsls	r2, r3, #21
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800739a:	431a      	orrs	r2, r3
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	3318      	adds	r3, #24
 80073a0:	011b      	lsls	r3, r3, #4
 80073a2:	440b      	add	r3, r1
 80073a4:	601a      	str	r2, [r3, #0]
 80073a6:	e00e      	b.n	80073c6 <_ZN6CanBus4SendEmhPh+0xbe>
				  }
				  else//ext id
				  {
					  hcan.Instance->sTxMailBox[mailbox_num].TIR=ID<<3U|IDE|RTR;
 80073a8:	4b41      	ldr	r3, [pc, #260]	; (80074b0 <_ZN6CanBus4SendEmhPh+0x1a8>)
 80073aa:	6819      	ldr	r1, [r3, #0]
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	00da      	lsls	r2, r3, #3
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073b4:	431a      	orrs	r2, r3
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073ba:	431a      	orrs	r2, r3
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	3318      	adds	r3, #24
 80073c0:	011b      	lsls	r3, r3, #4
 80073c2:	440b      	add	r3, r1
 80073c4:	601a      	str	r2, [r3, #0]
				  }
				  hcan.Instance->sTxMailBox[mailbox_num].TDTR = DLC;
 80073c6:	4b3a      	ldr	r3, [pc, #232]	; (80074b0 <_ZN6CanBus4SendEmhPh+0x1a8>)
 80073c8:	6819      	ldr	r1, [r3, #0]
 80073ca:	79fa      	ldrb	r2, [r7, #7]
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	3318      	adds	r3, #24
 80073d0:	011b      	lsls	r3, r3, #4
 80073d2:	440b      	add	r3, r1
 80073d4:	3304      	adds	r3, #4
 80073d6:	601a      	str	r2, [r3, #0]
				  hcan.Instance->sTxMailBox[mailbox_num].TDHR=(uint32_t)data[7]<<24|(uint32_t)data[6]<<16|(uint32_t)data[5]<<8|(uint32_t)data[4];//[{bNXWX^Zbg
 80073d8:	4b35      	ldr	r3, [pc, #212]	; (80074b0 <_ZN6CanBus4SendEmhPh+0x1a8>)
 80073da:	6819      	ldr	r1, [r3, #0]
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	3307      	adds	r3, #7
 80073e0:	781b      	ldrb	r3, [r3, #0]
 80073e2:	061a      	lsls	r2, r3, #24
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	3306      	adds	r3, #6
 80073e8:	781b      	ldrb	r3, [r3, #0]
 80073ea:	041b      	lsls	r3, r3, #16
 80073ec:	431a      	orrs	r2, r3
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	3305      	adds	r3, #5
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	021b      	lsls	r3, r3, #8
 80073f6:	4313      	orrs	r3, r2
 80073f8:	683a      	ldr	r2, [r7, #0]
 80073fa:	3204      	adds	r2, #4
 80073fc:	7812      	ldrb	r2, [r2, #0]
 80073fe:	431a      	orrs	r2, r3
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	011b      	lsls	r3, r3, #4
 8007404:	440b      	add	r3, r1
 8007406:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800740a:	601a      	str	r2, [r3, #0]
				  hcan.Instance->sTxMailBox[mailbox_num].TDLR=(uint32_t)data[3]<<24|(uint32_t)data[2]<<16|(uint32_t)data[1]<<8|(uint32_t)data[0];
 800740c:	4b28      	ldr	r3, [pc, #160]	; (80074b0 <_ZN6CanBus4SendEmhPh+0x1a8>)
 800740e:	6819      	ldr	r1, [r3, #0]
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	3303      	adds	r3, #3
 8007414:	781b      	ldrb	r3, [r3, #0]
 8007416:	061a      	lsls	r2, r3, #24
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	3302      	adds	r3, #2
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	041b      	lsls	r3, r3, #16
 8007420:	431a      	orrs	r2, r3
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	3301      	adds	r3, #1
 8007426:	781b      	ldrb	r3, [r3, #0]
 8007428:	021b      	lsls	r3, r3, #8
 800742a:	4313      	orrs	r3, r2
 800742c:	683a      	ldr	r2, [r7, #0]
 800742e:	7812      	ldrb	r2, [r2, #0]
 8007430:	431a      	orrs	r2, r3
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	011b      	lsls	r3, r3, #4
 8007436:	440b      	add	r3, r1
 8007438:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800743c:	601a      	str	r2, [r3, #0]
				  hcan.Instance->sTxMailBox[mailbox_num].TIR|=1;//MrbgZbg
 800743e:	4b1c      	ldr	r3, [pc, #112]	; (80074b0 <_ZN6CanBus4SendEmhPh+0x1a8>)
 8007440:	6819      	ldr	r1, [r3, #0]
 8007442:	4b1b      	ldr	r3, [pc, #108]	; (80074b0 <_ZN6CanBus4SendEmhPh+0x1a8>)
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	3318      	adds	r3, #24
 800744a:	011b      	lsls	r3, r3, #4
 800744c:	4413      	add	r3, r2
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f043 0201 	orr.w	r2, r3, #1
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	3318      	adds	r3, #24
 8007458:	011b      	lsls	r3, r3, #4
 800745a:	440b      	add	r3, r1
 800745c:	601a      	str	r2, [r3, #0]



				  error_flag=false;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2200      	movs	r2, #0
 8007462:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				  return 0;
 8007466:	2300      	movs	r3, #0
 8007468:	e01e      	b.n	80074a8 <_ZN6CanBus4SendEmhPh+0x1a0>
			  }
			  else
			  {
				  hcan.ErrorCode |= HAL_CAN_ERROR_PARAM;
 800746a:	4b11      	ldr	r3, [pc, #68]	; (80074b0 <_ZN6CanBus4SendEmhPh+0x1a8>)
 800746c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800746e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007472:	4a0f      	ldr	r2, [pc, #60]	; (80074b0 <_ZN6CanBus4SendEmhPh+0x1a8>)
 8007474:	6253      	str	r3, [r2, #36]	; 0x24
				  error_flag=true;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2201      	movs	r2, #1
 800747a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				  this->SetError();
 800747e:	68f8      	ldr	r0, [r7, #12]
 8007480:	f7ff ff2e 	bl	80072e0 <_ZN6CanBus8SetErrorEv>
				  return -1;
 8007484:	f04f 33ff 	mov.w	r3, #4294967295
 8007488:	e00e      	b.n	80074a8 <_ZN6CanBus4SendEmhPh+0x1a0>
			  }

		   }
		 else
		 {
			 hcan.ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800748a:	4b09      	ldr	r3, [pc, #36]	; (80074b0 <_ZN6CanBus4SendEmhPh+0x1a8>)
 800748c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800748e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007492:	4a07      	ldr	r2, [pc, #28]	; (80074b0 <_ZN6CanBus4SendEmhPh+0x1a8>)
 8007494:	6253      	str	r3, [r2, #36]	; 0x24
			 error_flag=true;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2201      	movs	r2, #1
 800749a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			 this->SetError();
 800749e:	68f8      	ldr	r0, [r7, #12]
 80074a0:	f7ff ff1e 	bl	80072e0 <_ZN6CanBus8SetErrorEv>
			    return -1;
 80074a4:	f04f 33ff 	mov.w	r3, #4294967295
		 }

}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3720      	adds	r7, #32
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}
 80074b0:	2000086c 	.word	0x2000086c

080074b4 <HAL_TIM_PeriodElapsedCallback>:
#include "LowlayerHandel.hpp"
extern LowlayerHandelTypedef *plow;
bool IntFlag=false;
int warikan=0;
 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 			{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
	 	 	 	if(htim->Instance==TIM6)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a05      	ldr	r2, [pc, #20]	; (80074d8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d102      	bne.n	80074cc <HAL_TIM_PeriodElapsedCallback+0x18>
	 	 	 		{
 					IntFlag=true;
 80074c6:	4b05      	ldr	r3, [pc, #20]	; (80074dc <HAL_TIM_PeriodElapsedCallback+0x28>)
 80074c8:	2201      	movs	r2, #1
 80074ca:	701a      	strb	r2, [r3, #0]

 					}

 			}
 80074cc:	bf00      	nop
 80074ce:	370c      	adds	r7, #12
 80074d0:	46bd      	mov	sp, r7
 80074d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d6:	4770      	bx	lr
 80074d8:	40001000 	.word	0x40001000
 80074dc:	200006f4 	.word	0x200006f4

080074e0 <_ZN7MicroSw7GetPushEv>:


#include "MicroSW.hpp"

short MicroSw::GetPush()
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b082      	sub	sp, #8
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
	return HAL_GPIO_ReadPin(GPIOx,pin);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	889b      	ldrh	r3, [r3, #4]
 80074f0:	4619      	mov	r1, r3
 80074f2:	4610      	mov	r0, r2
 80074f4:	f7fc fd6e 	bl	8003fd4 <HAL_GPIO_ReadPin>
 80074f8:	4603      	mov	r3, r0
 80074fa:	b21b      	sxth	r3, r3
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3708      	adds	r7, #8
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}

08007504 <_ZN7VL53L0XC1Et>:
// PLL_period_ps = 1655; macro_period_vclks = 2304
#define calcMacroPeriod(vcsel_period_pclks) ((((uint32_t)2304 * (vcsel_period_pclks) * 1655) + 500) / 1000)

// Constructors ////////////////////////////////////////////////////////////////

VL53L0X::VL53L0X(unsigned short _address): address(_address)
 8007504:	b480      	push	{r7}
 8007506:	b083      	sub	sp, #12
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	460b      	mov	r3, r1
 800750e:	807b      	strh	r3, [r7, #2]
  , io_timeout(0) // no timeout
  , did_timeout(false)
 8007510:	887b      	ldrh	r3, [r7, #2]
 8007512:	b2da      	uxtb	r2, r3
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	705a      	strb	r2, [r3, #1]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2200      	movs	r2, #0
 800751c:	805a      	strh	r2, [r3, #2]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2200      	movs	r2, #0
 8007522:	711a      	strb	r2, [r3, #4]
{
}
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	4618      	mov	r0, r3
 8007528:	370c      	adds	r7, #12
 800752a:	46bd      	mov	sp, r7
 800752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007530:	4770      	bx	lr

08007532 <_ZN7VL53L0X4initEb>:
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
bool VL53L0X::init(bool io_2v8)
{
 8007532:	b580      	push	{r7, lr}
 8007534:	b086      	sub	sp, #24
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
 800753a:	460b      	mov	r3, r1
 800753c:	70fb      	strb	r3, [r7, #3]
  // VL53L0X_DataInit() begin

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 800753e:	78fb      	ldrb	r3, [r7, #3]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d00c      	beq.n	800755e <_ZN7VL53L0X4initEb+0x2c>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8007544:	2189      	movs	r1, #137	; 0x89
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f000 fb38 	bl	8007bbc <_ZN7VL53L0X7readRegEh>
 800754c:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 800754e:	f043 0301 	orr.w	r3, r3, #1
 8007552:	b2db      	uxtb	r3, r3
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8007554:	461a      	mov	r2, r3
 8007556:	2189      	movs	r1, #137	; 0x89
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f000 faa9 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 800755e:	2200      	movs	r2, #0
 8007560:	2188      	movs	r1, #136	; 0x88
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f000 faa4 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0x80, 0x01);
 8007568:	2201      	movs	r2, #1
 800756a:	2180      	movs	r1, #128	; 0x80
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f000 fa9f 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x01);
 8007572:	2201      	movs	r2, #1
 8007574:	21ff      	movs	r1, #255	; 0xff
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 fa9a 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x00, 0x00);
 800757c:	2200      	movs	r2, #0
 800757e:	2100      	movs	r1, #0
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f000 fa95 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  stop_variable = readReg(0x91);
 8007586:	2191      	movs	r1, #145	; 0x91
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f000 fb17 	bl	8007bbc <_ZN7VL53L0X7readRegEh>
 800758e:	4603      	mov	r3, r0
 8007590:	461a      	mov	r2, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	721a      	strb	r2, [r3, #8]
  writeReg(0x00, 0x01);
 8007596:	2201      	movs	r2, #1
 8007598:	2100      	movs	r1, #0
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 fa88 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x00);
 80075a0:	2200      	movs	r2, #0
 80075a2:	21ff      	movs	r1, #255	; 0xff
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f000 fa83 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x80, 0x00);
 80075aa:	2200      	movs	r2, #0
 80075ac:	2180      	movs	r1, #128	; 0x80
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f000 fa7e 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 80075b4:	2160      	movs	r1, #96	; 0x60
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f000 fb00 	bl	8007bbc <_ZN7VL53L0X7readRegEh>
 80075bc:	4603      	mov	r3, r0
 80075be:	f043 0312 	orr.w	r3, r3, #18
 80075c2:	b2db      	uxtb	r3, r3
 80075c4:	461a      	mov	r2, r3
 80075c6:	2160      	movs	r1, #96	; 0x60
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 fa71 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 80075ce:	eeb5 0a00 	vmov.f32	s0, #80	; 0x3e800000  0.250
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 fb88 	bl	8007ce8 <_ZN7VL53L0X18setSignalRateLimitEf>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 80075d8:	22ff      	movs	r2, #255	; 0xff
 80075da:	2101      	movs	r1, #1
 80075dc:	6878      	ldr	r0, [r7, #4]
 80075de:	f000 fa67 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 80075e2:	f107 0213 	add.w	r2, r7, #19
 80075e6:	f107 0314 	add.w	r3, r7, #20
 80075ea:	4619      	mov	r1, r3
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f000 fd60 	bl	80080b2 <_ZN7VL53L0X11getSpadInfoEPhPb>
 80075f2:	4603      	mov	r3, r0
 80075f4:	f083 0301 	eor.w	r3, r3, #1
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d001      	beq.n	8007602 <_ZN7VL53L0X4initEb+0xd0>
 80075fe:	2300      	movs	r3, #0
 8007600:	e251      	b.n	8007aa6 <_ZN7VL53L0X4initEb+0x574>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8007602:	f107 020c 	add.w	r2, r7, #12
 8007606:	2306      	movs	r3, #6
 8007608:	21b0      	movs	r1, #176	; 0xb0
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f000 fb48 	bl	8007ca0 <_ZN7VL53L0X9readMultiEhPhh>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 8007610:	2201      	movs	r2, #1
 8007612:	21ff      	movs	r1, #255	; 0xff
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f000 fa4b 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 800761a:	2200      	movs	r2, #0
 800761c:	214f      	movs	r1, #79	; 0x4f
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f000 fa46 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8007624:	222c      	movs	r2, #44	; 0x2c
 8007626:	214e      	movs	r1, #78	; 0x4e
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f000 fa41 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x00);
 800762e:	2200      	movs	r2, #0
 8007630:	21ff      	movs	r1, #255	; 0xff
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f000 fa3c 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8007638:	22b4      	movs	r2, #180	; 0xb4
 800763a:	21b6      	movs	r1, #182	; 0xb6
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 fa37 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8007642:	7cfb      	ldrb	r3, [r7, #19]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d001      	beq.n	800764c <_ZN7VL53L0X4initEb+0x11a>
 8007648:	230c      	movs	r3, #12
 800764a:	e000      	b.n	800764e <_ZN7VL53L0X4initEb+0x11c>
 800764c:	2300      	movs	r3, #0
 800764e:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 8007650:	2300      	movs	r3, #0
 8007652:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 8007654:	2300      	movs	r3, #0
 8007656:	75bb      	strb	r3, [r7, #22]
 8007658:	7dbb      	ldrb	r3, [r7, #22]
 800765a:	2b2f      	cmp	r3, #47	; 0x2f
 800765c:	dc3c      	bgt.n	80076d8 <_ZN7VL53L0X4initEb+0x1a6>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 800765e:	7dba      	ldrb	r2, [r7, #22]
 8007660:	7d7b      	ldrb	r3, [r7, #21]
 8007662:	429a      	cmp	r2, r3
 8007664:	db03      	blt.n	800766e <_ZN7VL53L0X4initEb+0x13c>
 8007666:	7d3b      	ldrb	r3, [r7, #20]
 8007668:	7dfa      	ldrb	r2, [r7, #23]
 800766a:	429a      	cmp	r2, r3
 800766c:	d11b      	bne.n	80076a6 <_ZN7VL53L0X4initEb+0x174>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 800766e:	7dbb      	ldrb	r3, [r7, #22]
 8007670:	08db      	lsrs	r3, r3, #3
 8007672:	b2db      	uxtb	r3, r3
 8007674:	4618      	mov	r0, r3
 8007676:	f107 0218 	add.w	r2, r7, #24
 800767a:	4413      	add	r3, r2
 800767c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8007680:	b25a      	sxtb	r2, r3
 8007682:	7dbb      	ldrb	r3, [r7, #22]
 8007684:	f003 0307 	and.w	r3, r3, #7
 8007688:	2101      	movs	r1, #1
 800768a:	fa01 f303 	lsl.w	r3, r1, r3
 800768e:	b25b      	sxtb	r3, r3
 8007690:	43db      	mvns	r3, r3
 8007692:	b25b      	sxtb	r3, r3
 8007694:	4013      	ands	r3, r2
 8007696:	b25b      	sxtb	r3, r3
 8007698:	b2da      	uxtb	r2, r3
 800769a:	f107 0318 	add.w	r3, r7, #24
 800769e:	4403      	add	r3, r0
 80076a0:	f803 2c0c 	strb.w	r2, [r3, #-12]
 80076a4:	e014      	b.n	80076d0 <_ZN7VL53L0X4initEb+0x19e>
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 80076a6:	7dbb      	ldrb	r3, [r7, #22]
 80076a8:	08db      	lsrs	r3, r3, #3
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	f107 0218 	add.w	r2, r7, #24
 80076b0:	4413      	add	r3, r2
 80076b2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80076b6:	461a      	mov	r2, r3
 80076b8:	7dbb      	ldrb	r3, [r7, #22]
 80076ba:	f003 0307 	and.w	r3, r3, #7
 80076be:	fa42 f303 	asr.w	r3, r2, r3
 80076c2:	f003 0301 	and.w	r3, r3, #1
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d002      	beq.n	80076d0 <_ZN7VL53L0X4initEb+0x19e>
    {
      spads_enabled++;
 80076ca:	7dfb      	ldrb	r3, [r7, #23]
 80076cc:	3301      	adds	r3, #1
 80076ce:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 80076d0:	7dbb      	ldrb	r3, [r7, #22]
 80076d2:	3301      	adds	r3, #1
 80076d4:	75bb      	strb	r3, [r7, #22]
 80076d6:	e7bf      	b.n	8007658 <_ZN7VL53L0X4initEb+0x126>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 80076d8:	f107 020c 	add.w	r2, r7, #12
 80076dc:	2306      	movs	r3, #6
 80076de:	21b0      	movs	r1, #176	; 0xb0
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	f000 fab5 	bl	8007c50 <_ZN7VL53L0X10writeMultiEhPKhh>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 80076e6:	2201      	movs	r2, #1
 80076e8:	21ff      	movs	r1, #255	; 0xff
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 f9e0 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x00, 0x00);
 80076f0:	2200      	movs	r2, #0
 80076f2:	2100      	movs	r1, #0
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f000 f9db 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x00);
 80076fa:	2200      	movs	r2, #0
 80076fc:	21ff      	movs	r1, #255	; 0xff
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f000 f9d6 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x09, 0x00);
 8007704:	2200      	movs	r2, #0
 8007706:	2109      	movs	r1, #9
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f000 f9d1 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x10, 0x00);
 800770e:	2200      	movs	r2, #0
 8007710:	2110      	movs	r1, #16
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 f9cc 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x11, 0x00);
 8007718:	2200      	movs	r2, #0
 800771a:	2111      	movs	r1, #17
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	f000 f9c7 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0x24, 0x01);
 8007722:	2201      	movs	r2, #1
 8007724:	2124      	movs	r1, #36	; 0x24
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 f9c2 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x25, 0xFF);
 800772c:	22ff      	movs	r2, #255	; 0xff
 800772e:	2125      	movs	r1, #37	; 0x25
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	f000 f9bd 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x75, 0x00);
 8007736:	2200      	movs	r2, #0
 8007738:	2175      	movs	r1, #117	; 0x75
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 f9b8 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x01);
 8007740:	2201      	movs	r2, #1
 8007742:	21ff      	movs	r1, #255	; 0xff
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f000 f9b3 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x4E, 0x2C);
 800774a:	222c      	movs	r2, #44	; 0x2c
 800774c:	214e      	movs	r1, #78	; 0x4e
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f000 f9ae 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x48, 0x00);
 8007754:	2200      	movs	r2, #0
 8007756:	2148      	movs	r1, #72	; 0x48
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	f000 f9a9 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x30, 0x20);
 800775e:	2220      	movs	r2, #32
 8007760:	2130      	movs	r1, #48	; 0x30
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 f9a4 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x00);
 8007768:	2200      	movs	r2, #0
 800776a:	21ff      	movs	r1, #255	; 0xff
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f000 f99f 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x30, 0x09);
 8007772:	2209      	movs	r2, #9
 8007774:	2130      	movs	r1, #48	; 0x30
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f000 f99a 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x54, 0x00);
 800777c:	2200      	movs	r2, #0
 800777e:	2154      	movs	r1, #84	; 0x54
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f000 f995 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x31, 0x04);
 8007786:	2204      	movs	r2, #4
 8007788:	2131      	movs	r1, #49	; 0x31
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f000 f990 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x32, 0x03);
 8007790:	2203      	movs	r2, #3
 8007792:	2132      	movs	r1, #50	; 0x32
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f000 f98b 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x40, 0x83);
 800779a:	2283      	movs	r2, #131	; 0x83
 800779c:	2140      	movs	r1, #64	; 0x40
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f000 f986 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x46, 0x25);
 80077a4:	2225      	movs	r2, #37	; 0x25
 80077a6:	2146      	movs	r1, #70	; 0x46
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f000 f981 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x60, 0x00);
 80077ae:	2200      	movs	r2, #0
 80077b0:	2160      	movs	r1, #96	; 0x60
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f000 f97c 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x27, 0x00);
 80077b8:	2200      	movs	r2, #0
 80077ba:	2127      	movs	r1, #39	; 0x27
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	f000 f977 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x50, 0x06);
 80077c2:	2206      	movs	r2, #6
 80077c4:	2150      	movs	r1, #80	; 0x50
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 f972 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x51, 0x00);
 80077cc:	2200      	movs	r2, #0
 80077ce:	2151      	movs	r1, #81	; 0x51
 80077d0:	6878      	ldr	r0, [r7, #4]
 80077d2:	f000 f96d 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x52, 0x96);
 80077d6:	2296      	movs	r2, #150	; 0x96
 80077d8:	2152      	movs	r1, #82	; 0x52
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f000 f968 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x56, 0x08);
 80077e0:	2208      	movs	r2, #8
 80077e2:	2156      	movs	r1, #86	; 0x56
 80077e4:	6878      	ldr	r0, [r7, #4]
 80077e6:	f000 f963 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x57, 0x30);
 80077ea:	2230      	movs	r2, #48	; 0x30
 80077ec:	2157      	movs	r1, #87	; 0x57
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f000 f95e 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x61, 0x00);
 80077f4:	2200      	movs	r2, #0
 80077f6:	2161      	movs	r1, #97	; 0x61
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f000 f959 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x62, 0x00);
 80077fe:	2200      	movs	r2, #0
 8007800:	2162      	movs	r1, #98	; 0x62
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 f954 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x64, 0x00);
 8007808:	2200      	movs	r2, #0
 800780a:	2164      	movs	r1, #100	; 0x64
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f000 f94f 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x65, 0x00);
 8007812:	2200      	movs	r2, #0
 8007814:	2165      	movs	r1, #101	; 0x65
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f000 f94a 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x66, 0xA0);
 800781c:	22a0      	movs	r2, #160	; 0xa0
 800781e:	2166      	movs	r1, #102	; 0x66
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f000 f945 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x01);
 8007826:	2201      	movs	r2, #1
 8007828:	21ff      	movs	r1, #255	; 0xff
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 f940 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x22, 0x32);
 8007830:	2232      	movs	r2, #50	; 0x32
 8007832:	2122      	movs	r1, #34	; 0x22
 8007834:	6878      	ldr	r0, [r7, #4]
 8007836:	f000 f93b 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x47, 0x14);
 800783a:	2214      	movs	r2, #20
 800783c:	2147      	movs	r1, #71	; 0x47
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f000 f936 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x49, 0xFF);
 8007844:	22ff      	movs	r2, #255	; 0xff
 8007846:	2149      	movs	r1, #73	; 0x49
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f000 f931 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x4A, 0x00);
 800784e:	2200      	movs	r2, #0
 8007850:	214a      	movs	r1, #74	; 0x4a
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f000 f92c 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x00);
 8007858:	2200      	movs	r2, #0
 800785a:	21ff      	movs	r1, #255	; 0xff
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f000 f927 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x7A, 0x0A);
 8007862:	220a      	movs	r2, #10
 8007864:	217a      	movs	r1, #122	; 0x7a
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f000 f922 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x7B, 0x00);
 800786c:	2200      	movs	r2, #0
 800786e:	217b      	movs	r1, #123	; 0x7b
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f000 f91d 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x78, 0x21);
 8007876:	2221      	movs	r2, #33	; 0x21
 8007878:	2178      	movs	r1, #120	; 0x78
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f000 f918 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x01);
 8007880:	2201      	movs	r2, #1
 8007882:	21ff      	movs	r1, #255	; 0xff
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f000 f913 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x23, 0x34);
 800788a:	2234      	movs	r2, #52	; 0x34
 800788c:	2123      	movs	r1, #35	; 0x23
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f000 f90e 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x42, 0x00);
 8007894:	2200      	movs	r2, #0
 8007896:	2142      	movs	r1, #66	; 0x42
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f000 f909 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x44, 0xFF);
 800789e:	22ff      	movs	r2, #255	; 0xff
 80078a0:	2144      	movs	r1, #68	; 0x44
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 f904 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x45, 0x26);
 80078a8:	2226      	movs	r2, #38	; 0x26
 80078aa:	2145      	movs	r1, #69	; 0x45
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f000 f8ff 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x46, 0x05);
 80078b2:	2205      	movs	r2, #5
 80078b4:	2146      	movs	r1, #70	; 0x46
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f000 f8fa 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x40, 0x40);
 80078bc:	2240      	movs	r2, #64	; 0x40
 80078be:	2140      	movs	r1, #64	; 0x40
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f000 f8f5 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x0E, 0x06);
 80078c6:	2206      	movs	r2, #6
 80078c8:	210e      	movs	r1, #14
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f8f0 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x20, 0x1A);
 80078d0:	221a      	movs	r2, #26
 80078d2:	2120      	movs	r1, #32
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 f8eb 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x43, 0x40);
 80078da:	2240      	movs	r2, #64	; 0x40
 80078dc:	2143      	movs	r1, #67	; 0x43
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 f8e6 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x00);
 80078e4:	2200      	movs	r2, #0
 80078e6:	21ff      	movs	r1, #255	; 0xff
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f000 f8e1 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x34, 0x03);
 80078ee:	2203      	movs	r2, #3
 80078f0:	2134      	movs	r1, #52	; 0x34
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f000 f8dc 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x35, 0x44);
 80078f8:	2244      	movs	r2, #68	; 0x44
 80078fa:	2135      	movs	r1, #53	; 0x35
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f000 f8d7 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x01);
 8007902:	2201      	movs	r2, #1
 8007904:	21ff      	movs	r1, #255	; 0xff
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f000 f8d2 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x31, 0x04);
 800790c:	2204      	movs	r2, #4
 800790e:	2131      	movs	r1, #49	; 0x31
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f000 f8cd 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x4B, 0x09);
 8007916:	2209      	movs	r2, #9
 8007918:	214b      	movs	r1, #75	; 0x4b
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f000 f8c8 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x4C, 0x05);
 8007920:	2205      	movs	r2, #5
 8007922:	214c      	movs	r1, #76	; 0x4c
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f000 f8c3 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x4D, 0x04);
 800792a:	2204      	movs	r2, #4
 800792c:	214d      	movs	r1, #77	; 0x4d
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f000 f8be 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x00);
 8007934:	2200      	movs	r2, #0
 8007936:	21ff      	movs	r1, #255	; 0xff
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f000 f8b9 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x44, 0x00);
 800793e:	2200      	movs	r2, #0
 8007940:	2144      	movs	r1, #68	; 0x44
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f000 f8b4 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x45, 0x20);
 8007948:	2220      	movs	r2, #32
 800794a:	2145      	movs	r1, #69	; 0x45
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f000 f8af 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x47, 0x08);
 8007952:	2208      	movs	r2, #8
 8007954:	2147      	movs	r1, #71	; 0x47
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	f000 f8aa 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x48, 0x28);
 800795c:	2228      	movs	r2, #40	; 0x28
 800795e:	2148      	movs	r1, #72	; 0x48
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f000 f8a5 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x67, 0x00);
 8007966:	2200      	movs	r2, #0
 8007968:	2167      	movs	r1, #103	; 0x67
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f000 f8a0 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x70, 0x04);
 8007970:	2204      	movs	r2, #4
 8007972:	2170      	movs	r1, #112	; 0x70
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f000 f89b 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x71, 0x01);
 800797a:	2201      	movs	r2, #1
 800797c:	2171      	movs	r1, #113	; 0x71
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f000 f896 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x72, 0xFE);
 8007984:	22fe      	movs	r2, #254	; 0xfe
 8007986:	2172      	movs	r1, #114	; 0x72
 8007988:	6878      	ldr	r0, [r7, #4]
 800798a:	f000 f891 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x76, 0x00);
 800798e:	2200      	movs	r2, #0
 8007990:	2176      	movs	r1, #118	; 0x76
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	f000 f88c 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x77, 0x00);
 8007998:	2200      	movs	r2, #0
 800799a:	2177      	movs	r1, #119	; 0x77
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f000 f887 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x01);
 80079a2:	2201      	movs	r2, #1
 80079a4:	21ff      	movs	r1, #255	; 0xff
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f000 f882 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x0D, 0x01);
 80079ac:	2201      	movs	r2, #1
 80079ae:	210d      	movs	r1, #13
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f000 f87d 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x00);
 80079b6:	2200      	movs	r2, #0
 80079b8:	21ff      	movs	r1, #255	; 0xff
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f000 f878 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x80, 0x01);
 80079c0:	2201      	movs	r2, #1
 80079c2:	2180      	movs	r1, #128	; 0x80
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f000 f873 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x01, 0xF8);
 80079ca:	22f8      	movs	r2, #248	; 0xf8
 80079cc:	2101      	movs	r1, #1
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f000 f86e 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x01);
 80079d4:	2201      	movs	r2, #1
 80079d6:	21ff      	movs	r1, #255	; 0xff
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f000 f869 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x8E, 0x01);
 80079de:	2201      	movs	r2, #1
 80079e0:	218e      	movs	r1, #142	; 0x8e
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 f864 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x00, 0x01);
 80079e8:	2201      	movs	r2, #1
 80079ea:	2100      	movs	r1, #0
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f000 f85f 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x00);
 80079f2:	2200      	movs	r2, #0
 80079f4:	21ff      	movs	r1, #255	; 0xff
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 f85a 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x80, 0x00);
 80079fc:	2200      	movs	r2, #0
 80079fe:	2180      	movs	r1, #128	; 0x80
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f000 f855 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8007a06:	2204      	movs	r2, #4
 8007a08:	210a      	movs	r1, #10
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f000 f850 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8007a10:	2184      	movs	r1, #132	; 0x84
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f000 f8d2 	bl	8007bbc <_ZN7VL53L0X7readRegEh>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	f023 0310 	bic.w	r3, r3, #16
 8007a1e:	b2db      	uxtb	r3, r3
 8007a20:	461a      	mov	r2, r3
 8007a22:	2184      	movs	r1, #132	; 0x84
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f000 f843 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	210b      	movs	r1, #11
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f000 f83e 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  // -- VL53L0X_SetGpioConfig() end

  measurement_timing_budget_us = getMeasurementTimingBudget();
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f000 fa25 	bl	8007e84 <_ZN7VL53L0X26getMeasurementTimingBudgetEv>
 8007a3a:	4602      	mov	r2, r0
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	60da      	str	r2, [r3, #12]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8007a40:	22e8      	movs	r2, #232	; 0xe8
 8007a42:	2101      	movs	r1, #1
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f000 f833 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(measurement_timing_budget_us);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	68db      	ldr	r3, [r3, #12]
 8007a4e:	4619      	mov	r1, r3
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f000 f97f 	bl	8007d54 <_ZN7VL53L0X26setMeasurementTimingBudgetEm>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8007a56:	2201      	movs	r2, #1
 8007a58:	2101      	movs	r1, #1
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f000 f828 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  if (!performSingleRefCalibration(0x40)) { return false; }
 8007a60:	2140      	movs	r1, #64	; 0x40
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 fd08 	bl	8008478 <_ZN7VL53L0X27performSingleRefCalibrationEh>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	f083 0301 	eor.w	r3, r3, #1
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d001      	beq.n	8007a78 <_ZN7VL53L0X4initEb+0x546>
 8007a74:	2300      	movs	r3, #0
 8007a76:	e016      	b.n	8007aa6 <_ZN7VL53L0X4initEb+0x574>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8007a78:	2202      	movs	r2, #2
 8007a7a:	2101      	movs	r1, #1
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f000 f817 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  if (!performSingleRefCalibration(0x00)) { return false; }
 8007a82:	2100      	movs	r1, #0
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f000 fcf7 	bl	8008478 <_ZN7VL53L0X27performSingleRefCalibrationEh>
 8007a8a:	4603      	mov	r3, r0
 8007a8c:	f083 0301 	eor.w	r3, r3, #1
 8007a90:	b2db      	uxtb	r3, r3
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d001      	beq.n	8007a9a <_ZN7VL53L0X4initEb+0x568>
 8007a96:	2300      	movs	r3, #0
 8007a98:	e005      	b.n	8007aa6 <_ZN7VL53L0X4initEb+0x574>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8007a9a:	22e8      	movs	r2, #232	; 0xe8
 8007a9c:	2101      	movs	r1, #1
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f000 f806 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  // VL53L0X_PerformRefCalibration() end

  return true;
 8007aa4:	2301      	movs	r3, #1
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3718      	adds	r7, #24
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
	...

08007ab0 <_ZN7VL53L0X8writeRegEhh>:

// Write an 8-bit register
void VL53L0X::writeReg(uint8_t reg, uint8_t value)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b086      	sub	sp, #24
 8007ab4:	af04      	add	r7, sp, #16
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	460b      	mov	r3, r1
 8007aba:	70fb      	strb	r3, [r7, #3]
 8007abc:	4613      	mov	r3, r2
 8007abe:	70bb      	strb	r3, [r7, #2]
  last_status=HAL_I2C_Mem_Write(&hi2c1,(uint16_t)address<<1,(uint16_t) reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 33);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	785b      	ldrb	r3, [r3, #1]
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	005b      	lsls	r3, r3, #1
 8007ac8:	b299      	uxth	r1, r3
 8007aca:	78fb      	ldrb	r3, [r7, #3]
 8007acc:	b29a      	uxth	r2, r3
 8007ace:	2321      	movs	r3, #33	; 0x21
 8007ad0:	9302      	str	r3, [sp, #8]
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	9301      	str	r3, [sp, #4]
 8007ad6:	1cbb      	adds	r3, r7, #2
 8007ad8:	9300      	str	r3, [sp, #0]
 8007ada:	2301      	movs	r3, #1
 8007adc:	4805      	ldr	r0, [pc, #20]	; (8007af4 <_ZN7VL53L0X8writeRegEhh+0x44>)
 8007ade:	f7fc fb49 	bl	8004174 <HAL_I2C_Mem_Write>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	461a      	mov	r2, r3
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	701a      	strb	r2, [r3, #0]
}
 8007aea:	bf00      	nop
 8007aec:	3708      	adds	r7, #8
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}
 8007af2:	bf00      	nop
 8007af4:	20000894 	.word	0x20000894

08007af8 <_ZN7VL53L0X13writeReg16BitEht>:

// Write a 16-bit register
void VL53L0X::writeReg16Bit(uint8_t reg, uint16_t value)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b088      	sub	sp, #32
 8007afc:	af04      	add	r7, sp, #16
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	460b      	mov	r3, r1
 8007b02:	70fb      	strb	r3, [r7, #3]
 8007b04:	4613      	mov	r3, r2
 8007b06:	803b      	strh	r3, [r7, #0]
  uint8_t txbuf[2]={0,};
 8007b08:	2300      	movs	r3, #0
 8007b0a:	81bb      	strh	r3, [r7, #12]
  txbuf[0]=(value >> 8) & 0xFF;
 8007b0c:	883b      	ldrh	r3, [r7, #0]
 8007b0e:	0a1b      	lsrs	r3, r3, #8
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	733b      	strb	r3, [r7, #12]
  txbuf[1]= value       & 0xFF;
 8007b16:	883b      	ldrh	r3, [r7, #0]
 8007b18:	b2db      	uxtb	r3, r3
 8007b1a:	737b      	strb	r3, [r7, #13]
  last_status = HAL_I2C_Mem_Write(&hi2c1,(uint16_t)address<<1,(uint16_t) reg, I2C_MEMADD_SIZE_8BIT, txbuf, 2, 33);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	785b      	ldrb	r3, [r3, #1]
 8007b20:	b29b      	uxth	r3, r3
 8007b22:	005b      	lsls	r3, r3, #1
 8007b24:	b299      	uxth	r1, r3
 8007b26:	78fb      	ldrb	r3, [r7, #3]
 8007b28:	b29a      	uxth	r2, r3
 8007b2a:	2321      	movs	r3, #33	; 0x21
 8007b2c:	9302      	str	r3, [sp, #8]
 8007b2e:	2302      	movs	r3, #2
 8007b30:	9301      	str	r3, [sp, #4]
 8007b32:	f107 030c 	add.w	r3, r7, #12
 8007b36:	9300      	str	r3, [sp, #0]
 8007b38:	2301      	movs	r3, #1
 8007b3a:	4805      	ldr	r0, [pc, #20]	; (8007b50 <_ZN7VL53L0X13writeReg16BitEht+0x58>)
 8007b3c:	f7fc fb1a 	bl	8004174 <HAL_I2C_Mem_Write>
 8007b40:	4603      	mov	r3, r0
 8007b42:	461a      	mov	r2, r3
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	701a      	strb	r2, [r3, #0]
}
 8007b48:	bf00      	nop
 8007b4a:	3710      	adds	r7, #16
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}
 8007b50:	20000894 	.word	0x20000894

08007b54 <_ZN7VL53L0X13writeReg32BitEhm>:

// Write a 32-bit register
void VL53L0X::writeReg32Bit(uint8_t reg, uint32_t value)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b08a      	sub	sp, #40	; 0x28
 8007b58:	af04      	add	r7, sp, #16
 8007b5a:	60f8      	str	r0, [r7, #12]
 8007b5c:	460b      	mov	r3, r1
 8007b5e:	607a      	str	r2, [r7, #4]
 8007b60:	72fb      	strb	r3, [r7, #11]
	uint8_t txbuf[4]={0,};
 8007b62:	2300      	movs	r3, #0
 8007b64:	617b      	str	r3, [r7, #20]
  txbuf[0]=(value >> 24) & 0xFF;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	0e1b      	lsrs	r3, r3, #24
 8007b6a:	b2db      	uxtb	r3, r3
 8007b6c:	753b      	strb	r3, [r7, #20]
  txbuf[1]=(value >> 16) & 0xFF;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	0c1b      	lsrs	r3, r3, #16
 8007b72:	b2db      	uxtb	r3, r3
 8007b74:	757b      	strb	r3, [r7, #21]
  txbuf[2]=(value >>  8) & 0xFF;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	0a1b      	lsrs	r3, r3, #8
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	75bb      	strb	r3, [r7, #22]
  txbuf[3]=value        & 0xFF;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	b2db      	uxtb	r3, r3
 8007b82:	75fb      	strb	r3, [r7, #23]
  last_status =  HAL_I2C_Mem_Write(&hi2c1,(uint16_t)address<<1,(uint16_t) reg, I2C_MEMADD_SIZE_8BIT, txbuf, 4, 10);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	785b      	ldrb	r3, [r3, #1]
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	005b      	lsls	r3, r3, #1
 8007b8c:	b299      	uxth	r1, r3
 8007b8e:	7afb      	ldrb	r3, [r7, #11]
 8007b90:	b29a      	uxth	r2, r3
 8007b92:	230a      	movs	r3, #10
 8007b94:	9302      	str	r3, [sp, #8]
 8007b96:	2304      	movs	r3, #4
 8007b98:	9301      	str	r3, [sp, #4]
 8007b9a:	f107 0314 	add.w	r3, r7, #20
 8007b9e:	9300      	str	r3, [sp, #0]
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	4805      	ldr	r0, [pc, #20]	; (8007bb8 <_ZN7VL53L0X13writeReg32BitEhm+0x64>)
 8007ba4:	f7fc fae6 	bl	8004174 <HAL_I2C_Mem_Write>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	461a      	mov	r2, r3
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	701a      	strb	r2, [r3, #0]
}
 8007bb0:	bf00      	nop
 8007bb2:	3718      	adds	r7, #24
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}
 8007bb8:	20000894 	.word	0x20000894

08007bbc <_ZN7VL53L0X7readRegEh>:

// Read an 8-bit register
uint8_t VL53L0X::readReg(uint8_t reg)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b088      	sub	sp, #32
 8007bc0:	af04      	add	r7, sp, #16
 8007bc2:	6078      	str	r0, [r7, #4]
 8007bc4:	460b      	mov	r3, r1
 8007bc6:	70fb      	strb	r3, [r7, #3]
  uint8_t value;
  HAL_I2C_Mem_Read(&hi2c1, (uint16_t)address<<1,( uint16_t) reg,I2C_MEMADD_SIZE_8BIT , &value, 1,200);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	785b      	ldrb	r3, [r3, #1]
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	005b      	lsls	r3, r3, #1
 8007bd0:	b299      	uxth	r1, r3
 8007bd2:	78fb      	ldrb	r3, [r7, #3]
 8007bd4:	b29a      	uxth	r2, r3
 8007bd6:	23c8      	movs	r3, #200	; 0xc8
 8007bd8:	9302      	str	r3, [sp, #8]
 8007bda:	2301      	movs	r3, #1
 8007bdc:	9301      	str	r3, [sp, #4]
 8007bde:	f107 030f 	add.w	r3, r7, #15
 8007be2:	9300      	str	r3, [sp, #0]
 8007be4:	2301      	movs	r3, #1
 8007be6:	4804      	ldr	r0, [pc, #16]	; (8007bf8 <_ZN7VL53L0X7readRegEh+0x3c>)
 8007be8:	f7fc fbea 	bl	80043c0 <HAL_I2C_Mem_Read>
  return value;
 8007bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bee:	4618      	mov	r0, r3
 8007bf0:	3710      	adds	r7, #16
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bd80      	pop	{r7, pc}
 8007bf6:	bf00      	nop
 8007bf8:	20000894 	.word	0x20000894

08007bfc <_ZN7VL53L0X12readReg16BitEh>:

// Read a 16-bit register
uint16_t VL53L0X::readReg16Bit(uint8_t reg)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b088      	sub	sp, #32
 8007c00:	af04      	add	r7, sp, #16
 8007c02:	6078      	str	r0, [r7, #4]
 8007c04:	460b      	mov	r3, r1
 8007c06:	70fb      	strb	r3, [r7, #3]
  uint16_t value;
  uint8_t rxbuf[2]={0,};
 8007c08:	2300      	movs	r3, #0
 8007c0a:	81bb      	strh	r3, [r7, #12]
  HAL_I2C_Mem_Read(&hi2c1, (uint16_t)address<<1,( uint16_t) reg,I2C_MEMADD_SIZE_8BIT , rxbuf, 2,200);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	785b      	ldrb	r3, [r3, #1]
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	005b      	lsls	r3, r3, #1
 8007c14:	b299      	uxth	r1, r3
 8007c16:	78fb      	ldrb	r3, [r7, #3]
 8007c18:	b29a      	uxth	r2, r3
 8007c1a:	23c8      	movs	r3, #200	; 0xc8
 8007c1c:	9302      	str	r3, [sp, #8]
 8007c1e:	2302      	movs	r3, #2
 8007c20:	9301      	str	r3, [sp, #4]
 8007c22:	f107 030c 	add.w	r3, r7, #12
 8007c26:	9300      	str	r3, [sp, #0]
 8007c28:	2301      	movs	r3, #1
 8007c2a:	4808      	ldr	r0, [pc, #32]	; (8007c4c <_ZN7VL53L0X12readReg16BitEh+0x50>)
 8007c2c:	f7fc fbc8 	bl	80043c0 <HAL_I2C_Mem_Read>
  value  = (uint16_t)rxbuf[0] << 8; // value high byte
 8007c30:	7b3b      	ldrb	r3, [r7, #12]
 8007c32:	b29b      	uxth	r3, r3
 8007c34:	021b      	lsls	r3, r3, #8
 8007c36:	81fb      	strh	r3, [r7, #14]
   value |=          rxbuf[1];      // value low byte
 8007c38:	7b7b      	ldrb	r3, [r7, #13]
 8007c3a:	b29a      	uxth	r2, r3
 8007c3c:	89fb      	ldrh	r3, [r7, #14]
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	81fb      	strh	r3, [r7, #14]
  return value;
 8007c42:	89fb      	ldrh	r3, [r7, #14]
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	3710      	adds	r7, #16
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}
 8007c4c:	20000894 	.word	0x20000894

08007c50 <_ZN7VL53L0X10writeMultiEhPKhh>:
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void VL53L0X::writeMulti(uint8_t reg, uint8_t const * src, uint8_t count)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b088      	sub	sp, #32
 8007c54:	af04      	add	r7, sp, #16
 8007c56:	60f8      	str	r0, [r7, #12]
 8007c58:	607a      	str	r2, [r7, #4]
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	460b      	mov	r3, r1
 8007c5e:	72fb      	strb	r3, [r7, #11]
 8007c60:	4613      	mov	r3, r2
 8007c62:	72bb      	strb	r3, [r7, #10]
  last_status = HAL_I2C_Mem_Write(&hi2c1,(uint16_t)address<<1,(uint16_t) reg, I2C_MEMADD_SIZE_8BIT,(uint8_t *)src, count, 33);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	785b      	ldrb	r3, [r3, #1]
 8007c68:	b29b      	uxth	r3, r3
 8007c6a:	005b      	lsls	r3, r3, #1
 8007c6c:	b299      	uxth	r1, r3
 8007c6e:	7afb      	ldrb	r3, [r7, #11]
 8007c70:	b298      	uxth	r0, r3
 8007c72:	7abb      	ldrb	r3, [r7, #10]
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	2221      	movs	r2, #33	; 0x21
 8007c78:	9202      	str	r2, [sp, #8]
 8007c7a:	9301      	str	r3, [sp, #4]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	9300      	str	r3, [sp, #0]
 8007c80:	2301      	movs	r3, #1
 8007c82:	4602      	mov	r2, r0
 8007c84:	4805      	ldr	r0, [pc, #20]	; (8007c9c <_ZN7VL53L0X10writeMultiEhPKhh+0x4c>)
 8007c86:	f7fc fa75 	bl	8004174 <HAL_I2C_Mem_Write>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	461a      	mov	r2, r3
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	701a      	strb	r2, [r3, #0]
}
 8007c92:	bf00      	nop
 8007c94:	3710      	adds	r7, #16
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}
 8007c9a:	bf00      	nop
 8007c9c:	20000894 	.word	0x20000894

08007ca0 <_ZN7VL53L0X9readMultiEhPhh>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void VL53L0X::readMulti(uint8_t reg, uint8_t * dst, uint8_t count)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b088      	sub	sp, #32
 8007ca4:	af04      	add	r7, sp, #16
 8007ca6:	60f8      	str	r0, [r7, #12]
 8007ca8:	607a      	str	r2, [r7, #4]
 8007caa:	461a      	mov	r2, r3
 8007cac:	460b      	mov	r3, r1
 8007cae:	72fb      	strb	r3, [r7, #11]
 8007cb0:	4613      	mov	r3, r2
 8007cb2:	72bb      	strb	r3, [r7, #10]
	 HAL_I2C_Mem_Read(&hi2c1, (uint16_t)address<<1,( uint16_t) reg,I2C_MEMADD_SIZE_8BIT , dst,count,200);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	785b      	ldrb	r3, [r3, #1]
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	005b      	lsls	r3, r3, #1
 8007cbc:	b299      	uxth	r1, r3
 8007cbe:	7afb      	ldrb	r3, [r7, #11]
 8007cc0:	b298      	uxth	r0, r3
 8007cc2:	7abb      	ldrb	r3, [r7, #10]
 8007cc4:	b29b      	uxth	r3, r3
 8007cc6:	22c8      	movs	r2, #200	; 0xc8
 8007cc8:	9202      	str	r2, [sp, #8]
 8007cca:	9301      	str	r3, [sp, #4]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	9300      	str	r3, [sp, #0]
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	4803      	ldr	r0, [pc, #12]	; (8007ce4 <_ZN7VL53L0X9readMultiEhPhh+0x44>)
 8007cd6:	f7fc fb73 	bl	80043c0 <HAL_I2C_Mem_Read>
}
 8007cda:	bf00      	nop
 8007cdc:	3710      	adds	r7, #16
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	20000894 	.word	0x20000894

08007ce8 <_ZN7VL53L0X18setSignalRateLimitEf>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
bool VL53L0X::setSignalRateLimit(float limit_Mcps)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b084      	sub	sp, #16
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	ed87 0a02 	vstr	s0, [r7, #8]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 8007cf4:	edd7 7a02 	vldr	s15, [r7, #8]
 8007cf8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d00:	d40a      	bmi.n	8007d18 <_ZN7VL53L0X18setSignalRateLimitEf+0x30>
 8007d02:	68b8      	ldr	r0, [r7, #8]
 8007d04:	f7f8 fc20 	bl	8000548 <__aeabi_f2d>
 8007d08:	a310      	add	r3, pc, #64	; (adr r3, 8007d4c <_ZN7VL53L0X18setSignalRateLimitEf+0x64>)
 8007d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d0e:	f7f8 feff 	bl	8000b10 <__aeabi_dcmpgt>
 8007d12:	4603      	mov	r3, r0
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d001      	beq.n	8007d1c <_ZN7VL53L0X18setSignalRateLimitEf+0x34>
 8007d18:	2300      	movs	r3, #0
 8007d1a:	e011      	b.n	8007d40 <_ZN7VL53L0X18setSignalRateLimitEf+0x58>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8007d1c:	edd7 7a02 	vldr	s15, [r7, #8]
 8007d20:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8007d48 <_ZN7VL53L0X18setSignalRateLimitEf+0x60>
 8007d24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007d28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d2c:	edc7 7a01 	vstr	s15, [r7, #4]
 8007d30:	88bb      	ldrh	r3, [r7, #4]
 8007d32:	b29b      	uxth	r3, r3
 8007d34:	461a      	mov	r2, r3
 8007d36:	2144      	movs	r1, #68	; 0x44
 8007d38:	68f8      	ldr	r0, [r7, #12]
 8007d3a:	f7ff fedd 	bl	8007af8 <_ZN7VL53L0X13writeReg16BitEht>
  return true;
 8007d3e:	2301      	movs	r3, #1
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	3710      	adds	r7, #16
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}
 8007d48:	43000000 	.word	0x43000000
 8007d4c:	0a3d70a4 	.word	0x0a3d70a4
 8007d50:	407fffd7 	.word	0x407fffd7

08007d54 <_ZN7VL53L0X26setMeasurementTimingBudgetEm>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool VL53L0X::setMeasurementTimingBudget(uint32_t budget_us)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b092      	sub	sp, #72	; 0x48
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	6039      	str	r1, [r7, #0]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 8007d5e:	f44f 63a5 	mov.w	r3, #1320	; 0x528
 8007d62:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  uint16_t const EndOverhead        = 960;
 8007d66:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8007d6a:	87fb      	strh	r3, [r7, #62]	; 0x3e
  uint16_t const MsrcOverhead       = 660;
 8007d6c:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007d70:	87bb      	strh	r3, [r7, #60]	; 0x3c
  uint16_t const TccOverhead        = 590;
 8007d72:	f240 234e 	movw	r3, #590	; 0x24e
 8007d76:	877b      	strh	r3, [r7, #58]	; 0x3a
  uint16_t const DssOverhead        = 690;
 8007d78:	f240 23b2 	movw	r3, #690	; 0x2b2
 8007d7c:	873b      	strh	r3, [r7, #56]	; 0x38
  uint16_t const PreRangeOverhead   = 660;
 8007d7e:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007d82:	86fb      	strh	r3, [r7, #54]	; 0x36
  uint16_t const FinalRangeOverhead = 550;
 8007d84:	f240 2326 	movw	r3, #550	; 0x226
 8007d88:	86bb      	strh	r3, [r7, #52]	; 0x34

  uint32_t const MinTimingBudget = 20000;
 8007d8a:	f644 6320 	movw	r3, #20000	; 0x4e20
 8007d8e:	633b      	str	r3, [r7, #48]	; 0x30

  if (budget_us < MinTimingBudget) { return false; }
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d801      	bhi.n	8007d9e <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0x4a>
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	e06e      	b.n	8007e7c <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0x128>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 8007d9e:	f640 03e8 	movw	r3, #2280	; 0x8e8
 8007da2:	647b      	str	r3, [r7, #68]	; 0x44

  getSequenceStepEnables(&enables);
 8007da4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007da8:	4619      	mov	r1, r3
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f000 fa2c 	bl	8008208 <_ZN7VL53L0X22getSequenceStepEnablesEPNS_19SequenceStepEnablesE>
  getSequenceStepTimeouts(&enables, &timeouts);
 8007db0:	f107 020c 	add.w	r2, r7, #12
 8007db4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007db8:	4619      	mov	r1, r3
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f000 fa62 	bl	8008284 <_ZN7VL53L0X23getSequenceStepTimeoutsEPKNS_19SequenceStepEnablesEPNS_20SequenceStepTimeoutsE>

  if (enables.tcc)
 8007dc0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d005      	beq.n	8007dd4 <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0x80>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8007dc8:	69ba      	ldr	r2, [r7, #24]
 8007dca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007dcc:	4413      	add	r3, r2
 8007dce:	f203 234e 	addw	r3, r3, #590	; 0x24e
 8007dd2:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if (enables.dss)
 8007dd4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d007      	beq.n	8007dec <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0x98>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8007ddc:	69bb      	ldr	r3, [r7, #24]
 8007dde:	f203 23b2 	addw	r3, r3, #690	; 0x2b2
 8007de2:	005b      	lsls	r3, r3, #1
 8007de4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007de6:	4413      	add	r3, r2
 8007de8:	647b      	str	r3, [r7, #68]	; 0x44
 8007dea:	e009      	b.n	8007e00 <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0xac>
  }
  else if (enables.msrc)
 8007dec:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d005      	beq.n	8007e00 <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0xac>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8007df4:	69ba      	ldr	r2, [r7, #24]
 8007df6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007df8:	4413      	add	r3, r2
 8007dfa:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007dfe:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if (enables.pre_range)
 8007e00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d005      	beq.n	8007e14 <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0xc0>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8007e08:	69fa      	ldr	r2, [r7, #28]
 8007e0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e0c:	4413      	add	r3, r2
 8007e0e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007e12:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if (enables.final_range)
 8007e14:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d02e      	beq.n	8007e7a <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0x126>
  {
    used_budget_us += FinalRangeOverhead;
 8007e1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e1e:	f203 2326 	addw	r3, r3, #550	; 0x226
 8007e22:	647b      	str	r3, [r7, #68]	; 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 8007e24:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	d901      	bls.n	8007e30 <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0xdc>
    {
      // "Requested timeout too big."
      return false;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	e025      	b.n	8007e7c <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0x128>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8007e30:	683a      	ldr	r2, [r7, #0]
 8007e32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e34:	1ad3      	subs	r3, r2, r3
 8007e36:	62fb      	str	r3, [r7, #44]	; 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 8007e38:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8007e3a:	b2db      	uxtb	r3, r3
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007e40:	f000 faf4 	bl	800842c <_ZN7VL53L0X26timeoutMicrosecondsToMclksEmh>
 8007e44:	4603      	mov	r3, r0
                                 timeouts.final_range_vcsel_period_pclks);
 8007e46:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

    if (enables.pre_range)
 8007e4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d005      	beq.n	8007e5e <_ZN7VL53L0X26setMeasurementTimingBudgetEm+0x10a>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 8007e52:	8a7a      	ldrh	r2, [r7, #18]
 8007e54:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007e58:	4413      	add	r3, r2
 8007e5a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8007e5e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007e62:	4618      	mov	r0, r3
 8007e64:	f000 fa8e 	bl	8008384 <_ZN7VL53L0X13encodeTimeoutEt>
 8007e68:	4603      	mov	r3, r0
      encodeTimeout(final_range_timeout_mclks));
 8007e6a:	461a      	mov	r2, r3
 8007e6c:	2171      	movs	r1, #113	; 0x71
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f7ff fe42 	bl	8007af8 <_ZN7VL53L0X13writeReg16BitEht>

    // set_sequence_step_timeout() end

    measurement_timing_budget_us = budget_us; // store for internal reuse
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	683a      	ldr	r2, [r7, #0]
 8007e78:	60da      	str	r2, [r3, #12]
  }
  return true;
 8007e7a:	2301      	movs	r3, #1
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3748      	adds	r7, #72	; 0x48
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <_ZN7VL53L0X26getMeasurementTimingBudgetEv>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t VL53L0X::getMeasurementTimingBudget(void)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b08e      	sub	sp, #56	; 0x38
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 8007e8c:	f240 7376 	movw	r3, #1910	; 0x776
 8007e90:	867b      	strh	r3, [r7, #50]	; 0x32
  uint16_t const EndOverhead        = 960;
 8007e92:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8007e96:	863b      	strh	r3, [r7, #48]	; 0x30
  uint16_t const MsrcOverhead       = 660;
 8007e98:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007e9c:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint16_t const TccOverhead        = 590;
 8007e9e:	f240 234e 	movw	r3, #590	; 0x24e
 8007ea2:	85bb      	strh	r3, [r7, #44]	; 0x2c
  uint16_t const DssOverhead        = 690;
 8007ea4:	f240 23b2 	movw	r3, #690	; 0x2b2
 8007ea8:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t const PreRangeOverhead   = 660;
 8007eaa:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007eae:	853b      	strh	r3, [r7, #40]	; 0x28
  uint16_t const FinalRangeOverhead = 550;
 8007eb0:	f240 2326 	movw	r3, #550	; 0x226
 8007eb4:	84fb      	strh	r3, [r7, #38]	; 0x26

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 8007eb6:	f640 3336 	movw	r3, #2870	; 0xb36
 8007eba:	637b      	str	r3, [r7, #52]	; 0x34

  getSequenceStepEnables(&enables);
 8007ebc:	f107 0320 	add.w	r3, r7, #32
 8007ec0:	4619      	mov	r1, r3
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f000 f9a0 	bl	8008208 <_ZN7VL53L0X22getSequenceStepEnablesEPNS_19SequenceStepEnablesE>
  getSequenceStepTimeouts(&enables, &timeouts);
 8007ec8:	f107 0208 	add.w	r2, r7, #8
 8007ecc:	f107 0320 	add.w	r3, r7, #32
 8007ed0:	4619      	mov	r1, r3
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f000 f9d6 	bl	8008284 <_ZN7VL53L0X23getSequenceStepTimeoutsEPKNS_19SequenceStepEnablesEPNS_20SequenceStepTimeoutsE>

  if (enables.tcc)
 8007ed8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d005      	beq.n	8007eec <_ZN7VL53L0X26getMeasurementTimingBudgetEv+0x68>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8007ee0:	697a      	ldr	r2, [r7, #20]
 8007ee2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ee4:	4413      	add	r3, r2
 8007ee6:	f203 234e 	addw	r3, r3, #590	; 0x24e
 8007eea:	637b      	str	r3, [r7, #52]	; 0x34
  }

  if (enables.dss)
 8007eec:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d007      	beq.n	8007f04 <_ZN7VL53L0X26getMeasurementTimingBudgetEv+0x80>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8007ef4:	697b      	ldr	r3, [r7, #20]
 8007ef6:	f203 23b2 	addw	r3, r3, #690	; 0x2b2
 8007efa:	005b      	lsls	r3, r3, #1
 8007efc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007efe:	4413      	add	r3, r2
 8007f00:	637b      	str	r3, [r7, #52]	; 0x34
 8007f02:	e009      	b.n	8007f18 <_ZN7VL53L0X26getMeasurementTimingBudgetEv+0x94>
  }
  else if (enables.msrc)
 8007f04:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d005      	beq.n	8007f18 <_ZN7VL53L0X26getMeasurementTimingBudgetEv+0x94>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8007f0c:	697a      	ldr	r2, [r7, #20]
 8007f0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f10:	4413      	add	r3, r2
 8007f12:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007f16:	637b      	str	r3, [r7, #52]	; 0x34
  }

  if (enables.pre_range)
 8007f18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d005      	beq.n	8007f2c <_ZN7VL53L0X26getMeasurementTimingBudgetEv+0xa8>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8007f20:	69ba      	ldr	r2, [r7, #24]
 8007f22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f24:	4413      	add	r3, r2
 8007f26:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007f2a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  if (enables.final_range)
 8007f2c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d005      	beq.n	8007f40 <_ZN7VL53L0X26getMeasurementTimingBudgetEv+0xbc>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 8007f34:	69fa      	ldr	r2, [r7, #28]
 8007f36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f38:	4413      	add	r3, r2
 8007f3a:	f203 2326 	addw	r3, r3, #550	; 0x226
 8007f3e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  measurement_timing_budget_us = budget_us; // store for internal reuse
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f44:	60da      	str	r2, [r3, #12]
  return budget_us;
 8007f46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007f48:	4618      	mov	r0, r3
 8007f4a:	3738      	adds	r7, #56	; 0x38
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}

08007f50 <_ZN7VL53L0X19getVcselPulsePeriodENS_15vcselPeriodTypeE>:
}

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t VL53L0X::getVcselPulsePeriod(vcselPeriodType type)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b082      	sub	sp, #8
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
 8007f58:	460b      	mov	r3, r1
 8007f5a:	70fb      	strb	r3, [r7, #3]
  if (type == VcselPeriodPreRange)
 8007f5c:	78fb      	ldrb	r3, [r7, #3]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d109      	bne.n	8007f76 <_ZN7VL53L0X19getVcselPulsePeriodENS_15vcselPeriodTypeE+0x26>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 8007f62:	2150      	movs	r1, #80	; 0x50
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f7ff fe29 	bl	8007bbc <_ZN7VL53L0X7readRegEh>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	3301      	adds	r3, #1
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	005b      	lsls	r3, r3, #1
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	e00d      	b.n	8007f92 <_ZN7VL53L0X19getVcselPulsePeriodENS_15vcselPeriodTypeE+0x42>
  }
  else if (type == VcselPeriodFinalRange)
 8007f76:	78fb      	ldrb	r3, [r7, #3]
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d109      	bne.n	8007f90 <_ZN7VL53L0X19getVcselPulsePeriodENS_15vcselPeriodTypeE+0x40>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 8007f7c:	2170      	movs	r1, #112	; 0x70
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f7ff fe1c 	bl	8007bbc <_ZN7VL53L0X7readRegEh>
 8007f84:	4603      	mov	r3, r0
 8007f86:	3301      	adds	r3, #1
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	005b      	lsls	r3, r3, #1
 8007f8c:	b2db      	uxtb	r3, r3
 8007f8e:	e000      	b.n	8007f92 <_ZN7VL53L0X19getVcselPulsePeriodENS_15vcselPeriodTypeE+0x42>
  }
  else { return 255; }
 8007f90:	23ff      	movs	r3, #255	; 0xff
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3708      	adds	r7, #8
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}

08007f9a <_ZN7VL53L0X15startContinuousEm>:
// often as possible); otherwise, continuous timed mode is used, with the given
// inter-measurement period in milliseconds determining how often the sensor
// takes a measurement.
// based on VL53L0X_StartMeasurement()
void VL53L0X::startContinuous(uint32_t period_ms)
{
 8007f9a:	b580      	push	{r7, lr}
 8007f9c:	b084      	sub	sp, #16
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
 8007fa2:	6039      	str	r1, [r7, #0]
  writeReg(0x80, 0x01);
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	2180      	movs	r1, #128	; 0x80
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f7ff fd81 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x01);
 8007fae:	2201      	movs	r2, #1
 8007fb0:	21ff      	movs	r1, #255	; 0xff
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f7ff fd7c 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x00, 0x00);
 8007fb8:	2200      	movs	r2, #0
 8007fba:	2100      	movs	r1, #0
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f7ff fd77 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x91, stop_variable);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	7a1b      	ldrb	r3, [r3, #8]
 8007fc6:	461a      	mov	r2, r3
 8007fc8:	2191      	movs	r1, #145	; 0x91
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f7ff fd70 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x00, 0x01);
 8007fd0:	2201      	movs	r2, #1
 8007fd2:	2100      	movs	r1, #0
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f7ff fd6b 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x00);
 8007fda:	2200      	movs	r2, #0
 8007fdc:	21ff      	movs	r1, #255	; 0xff
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f7ff fd66 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x80, 0x00);
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	2180      	movs	r1, #128	; 0x80
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f7ff fd61 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  if (period_ms != 0)
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d018      	beq.n	8008026 <_ZN7VL53L0X15startContinuousEm+0x8c>
  {
    // continuous timed mode

    // VL53L0X_SetInterMeasurementPeriodMilliSeconds() begin

    uint16_t osc_calibrate_val = readReg16Bit(OSC_CALIBRATE_VAL);
 8007ff4:	21f8      	movs	r1, #248	; 0xf8
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f7ff fe00 	bl	8007bfc <_ZN7VL53L0X12readReg16BitEh>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	81fb      	strh	r3, [r7, #14]

    if (osc_calibrate_val != 0)
 8008000:	89fb      	ldrh	r3, [r7, #14]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d004      	beq.n	8008010 <_ZN7VL53L0X15startContinuousEm+0x76>
    {
      period_ms *= osc_calibrate_val;
 8008006:	89fa      	ldrh	r2, [r7, #14]
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	fb02 f303 	mul.w	r3, r2, r3
 800800e:	603b      	str	r3, [r7, #0]
    }

    writeReg32Bit(SYSTEM_INTERMEASUREMENT_PERIOD, period_ms);
 8008010:	683a      	ldr	r2, [r7, #0]
 8008012:	2104      	movs	r1, #4
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f7ff fd9d 	bl	8007b54 <_ZN7VL53L0X13writeReg32BitEhm>

    // VL53L0X_SetInterMeasurementPeriodMilliSeconds() end

    writeReg(SYSRANGE_START, 0x04); // VL53L0X_REG_SYSRANGE_MODE_TIMED
 800801a:	2204      	movs	r2, #4
 800801c:	2100      	movs	r1, #0
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f7ff fd46 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  else
  {
    // continuous back-to-back mode
    writeReg(SYSRANGE_START, 0x02); // VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK
  }
}
 8008024:	e004      	b.n	8008030 <_ZN7VL53L0X15startContinuousEm+0x96>
    writeReg(SYSRANGE_START, 0x02); // VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK
 8008026:	2202      	movs	r2, #2
 8008028:	2100      	movs	r1, #0
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f7ff fd40 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
}
 8008030:	bf00      	nop
 8008032:	3710      	adds	r7, #16
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <_ZN7VL53L0X30readRangeContinuousMillimetersEv>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
uint16_t VL53L0X::readRangeContinuousMillimeters(void)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  //startTimeout();
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8008040:	2113      	movs	r1, #19
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	f7ff fdba 	bl	8007bbc <_ZN7VL53L0X7readRegEh>
 8008048:	4603      	mov	r3, r0
 800804a:	f003 0307 	and.w	r3, r3, #7
 800804e:	2b00      	cmp	r3, #0
 8008050:	bf0c      	ite	eq
 8008052:	2301      	moveq	r3, #1
 8008054:	2300      	movne	r3, #0
 8008056:	b2db      	uxtb	r3, r3
 8008058:	2b00      	cmp	r3, #0
 800805a:	d01a      	beq.n	8008092 <_ZN7VL53L0X30readRangeContinuousMillimetersEv+0x5a>
  {
    if (checkTimeoutExpired())
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	885b      	ldrh	r3, [r3, #2]
 8008060:	2b00      	cmp	r3, #0
 8008062:	dd0d      	ble.n	8008080 <_ZN7VL53L0X30readRangeContinuousMillimetersEv+0x48>
 8008064:	f7f9 fefa 	bl	8001e5c <HAL_GetTick>
 8008068:	4603      	mov	r3, r0
 800806a:	b29b      	uxth	r3, r3
 800806c:	461a      	mov	r2, r3
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	88db      	ldrh	r3, [r3, #6]
 8008072:	1ad3      	subs	r3, r2, r3
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	8852      	ldrh	r2, [r2, #2]
 8008078:	4293      	cmp	r3, r2
 800807a:	dd01      	ble.n	8008080 <_ZN7VL53L0X30readRangeContinuousMillimetersEv+0x48>
 800807c:	2301      	movs	r3, #1
 800807e:	e000      	b.n	8008082 <_ZN7VL53L0X30readRangeContinuousMillimetersEv+0x4a>
 8008080:	2300      	movs	r3, #0
 8008082:	2b00      	cmp	r3, #0
 8008084:	d0dc      	beq.n	8008040 <_ZN7VL53L0X30readRangeContinuousMillimetersEv+0x8>
    {
      did_timeout = true;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2201      	movs	r2, #1
 800808a:	711a      	strb	r2, [r3, #4]
      return 65535;
 800808c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008090:	e00b      	b.n	80080aa <_ZN7VL53L0X30readRangeContinuousMillimetersEv+0x72>
    }
  }

  // assumptions: Linearity Corrective Gain is 1000 (default);
  // fractional ranging is not enabled
  uint16_t range = readReg16Bit(RESULT_RANGE_STATUS + 10);
 8008092:	211e      	movs	r1, #30
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f7ff fdb1 	bl	8007bfc <_ZN7VL53L0X12readReg16BitEh>
 800809a:	4603      	mov	r3, r0
 800809c:	81fb      	strh	r3, [r7, #14]

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 800809e:	2201      	movs	r2, #1
 80080a0:	210b      	movs	r1, #11
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f7ff fd04 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  return range;
 80080a8:	89fb      	ldrh	r3, [r7, #14]
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3710      	adds	r7, #16
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}

080080b2 <_ZN7VL53L0X11getSpadInfoEPhPb>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool VL53L0X::getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
 80080b2:	b580      	push	{r7, lr}
 80080b4:	b086      	sub	sp, #24
 80080b6:	af00      	add	r7, sp, #0
 80080b8:	60f8      	str	r0, [r7, #12]
 80080ba:	60b9      	str	r1, [r7, #8]
 80080bc:	607a      	str	r2, [r7, #4]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 80080be:	2201      	movs	r2, #1
 80080c0:	2180      	movs	r1, #128	; 0x80
 80080c2:	68f8      	ldr	r0, [r7, #12]
 80080c4:	f7ff fcf4 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x01);
 80080c8:	2201      	movs	r2, #1
 80080ca:	21ff      	movs	r1, #255	; 0xff
 80080cc:	68f8      	ldr	r0, [r7, #12]
 80080ce:	f7ff fcef 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x00, 0x00);
 80080d2:	2200      	movs	r2, #0
 80080d4:	2100      	movs	r1, #0
 80080d6:	68f8      	ldr	r0, [r7, #12]
 80080d8:	f7ff fcea 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x06);
 80080dc:	2206      	movs	r2, #6
 80080de:	21ff      	movs	r1, #255	; 0xff
 80080e0:	68f8      	ldr	r0, [r7, #12]
 80080e2:	f7ff fce5 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x83, readReg(0x83) | 0x04);
 80080e6:	2183      	movs	r1, #131	; 0x83
 80080e8:	68f8      	ldr	r0, [r7, #12]
 80080ea:	f7ff fd67 	bl	8007bbc <_ZN7VL53L0X7readRegEh>
 80080ee:	4603      	mov	r3, r0
 80080f0:	f043 0304 	orr.w	r3, r3, #4
 80080f4:	b2db      	uxtb	r3, r3
 80080f6:	461a      	mov	r2, r3
 80080f8:	2183      	movs	r1, #131	; 0x83
 80080fa:	68f8      	ldr	r0, [r7, #12]
 80080fc:	f7ff fcd8 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x07);
 8008100:	2207      	movs	r2, #7
 8008102:	21ff      	movs	r1, #255	; 0xff
 8008104:	68f8      	ldr	r0, [r7, #12]
 8008106:	f7ff fcd3 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x81, 0x01);
 800810a:	2201      	movs	r2, #1
 800810c:	2181      	movs	r1, #129	; 0x81
 800810e:	68f8      	ldr	r0, [r7, #12]
 8008110:	f7ff fcce 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0x80, 0x01);
 8008114:	2201      	movs	r2, #1
 8008116:	2180      	movs	r1, #128	; 0x80
 8008118:	68f8      	ldr	r0, [r7, #12]
 800811a:	f7ff fcc9 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0x94, 0x6b);
 800811e:	226b      	movs	r2, #107	; 0x6b
 8008120:	2194      	movs	r1, #148	; 0x94
 8008122:	68f8      	ldr	r0, [r7, #12]
 8008124:	f7ff fcc4 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x83, 0x00);
 8008128:	2200      	movs	r2, #0
 800812a:	2183      	movs	r1, #131	; 0x83
 800812c:	68f8      	ldr	r0, [r7, #12]
 800812e:	f7ff fcbf 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  //startTimeout();
  while (readReg(0x83) == 0x00)
 8008132:	2183      	movs	r1, #131	; 0x83
 8008134:	68f8      	ldr	r0, [r7, #12]
 8008136:	f7ff fd41 	bl	8007bbc <_ZN7VL53L0X7readRegEh>
 800813a:	4603      	mov	r3, r0
 800813c:	2b00      	cmp	r3, #0
 800813e:	bf0c      	ite	eq
 8008140:	2301      	moveq	r3, #1
 8008142:	2300      	movne	r3, #0
 8008144:	b2db      	uxtb	r3, r3
 8008146:	2b00      	cmp	r3, #0
 8008148:	d016      	beq.n	8008178 <_ZN7VL53L0X11getSpadInfoEPhPb+0xc6>
  {
    if (checkTimeoutExpired()) { return false; }
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	885b      	ldrh	r3, [r3, #2]
 800814e:	2b00      	cmp	r3, #0
 8008150:	dd0d      	ble.n	800816e <_ZN7VL53L0X11getSpadInfoEPhPb+0xbc>
 8008152:	f7f9 fe83 	bl	8001e5c <HAL_GetTick>
 8008156:	4603      	mov	r3, r0
 8008158:	b29b      	uxth	r3, r3
 800815a:	461a      	mov	r2, r3
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	88db      	ldrh	r3, [r3, #6]
 8008160:	1ad3      	subs	r3, r2, r3
 8008162:	68fa      	ldr	r2, [r7, #12]
 8008164:	8852      	ldrh	r2, [r2, #2]
 8008166:	4293      	cmp	r3, r2
 8008168:	dd01      	ble.n	800816e <_ZN7VL53L0X11getSpadInfoEPhPb+0xbc>
 800816a:	2301      	movs	r3, #1
 800816c:	e000      	b.n	8008170 <_ZN7VL53L0X11getSpadInfoEPhPb+0xbe>
 800816e:	2300      	movs	r3, #0
 8008170:	2b00      	cmp	r3, #0
 8008172:	d0de      	beq.n	8008132 <_ZN7VL53L0X11getSpadInfoEPhPb+0x80>
 8008174:	2300      	movs	r3, #0
 8008176:	e043      	b.n	8008200 <_ZN7VL53L0X11getSpadInfoEPhPb+0x14e>
  }
  writeReg(0x83, 0x01);
 8008178:	2201      	movs	r2, #1
 800817a:	2183      	movs	r1, #131	; 0x83
 800817c:	68f8      	ldr	r0, [r7, #12]
 800817e:	f7ff fc97 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  tmp = readReg(0x92);
 8008182:	2192      	movs	r1, #146	; 0x92
 8008184:	68f8      	ldr	r0, [r7, #12]
 8008186:	f7ff fd19 	bl	8007bbc <_ZN7VL53L0X7readRegEh>
 800818a:	4603      	mov	r3, r0
 800818c:	75fb      	strb	r3, [r7, #23]

  *count = tmp & 0x7f;
 800818e:	7dfb      	ldrb	r3, [r7, #23]
 8008190:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008194:	b2da      	uxtb	r2, r3
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 800819a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800819e:	b2db      	uxtb	r3, r3
 80081a0:	09db      	lsrs	r3, r3, #7
 80081a2:	b2da      	uxtb	r2, r3
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 80081a8:	2200      	movs	r2, #0
 80081aa:	2181      	movs	r1, #129	; 0x81
 80081ac:	68f8      	ldr	r0, [r7, #12]
 80081ae:	f7ff fc7f 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x06);
 80081b2:	2206      	movs	r2, #6
 80081b4:	21ff      	movs	r1, #255	; 0xff
 80081b6:	68f8      	ldr	r0, [r7, #12]
 80081b8:	f7ff fc7a 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 80081bc:	2183      	movs	r1, #131	; 0x83
 80081be:	68f8      	ldr	r0, [r7, #12]
 80081c0:	f7ff fcfc 	bl	8007bbc <_ZN7VL53L0X7readRegEh>
 80081c4:	4603      	mov	r3, r0
 80081c6:	f023 0304 	bic.w	r3, r3, #4
 80081ca:	b2db      	uxtb	r3, r3
 80081cc:	461a      	mov	r2, r3
 80081ce:	2183      	movs	r1, #131	; 0x83
 80081d0:	68f8      	ldr	r0, [r7, #12]
 80081d2:	f7ff fc6d 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0xFF, 0x01);
 80081d6:	2201      	movs	r2, #1
 80081d8:	21ff      	movs	r1, #255	; 0xff
 80081da:	68f8      	ldr	r0, [r7, #12]
 80081dc:	f7ff fc68 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x00, 0x01);
 80081e0:	2201      	movs	r2, #1
 80081e2:	2100      	movs	r1, #0
 80081e4:	68f8      	ldr	r0, [r7, #12]
 80081e6:	f7ff fc63 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(0xFF, 0x00);
 80081ea:	2200      	movs	r2, #0
 80081ec:	21ff      	movs	r1, #255	; 0xff
 80081ee:	68f8      	ldr	r0, [r7, #12]
 80081f0:	f7ff fc5e 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>
  writeReg(0x80, 0x00);
 80081f4:	2200      	movs	r2, #0
 80081f6:	2180      	movs	r1, #128	; 0x80
 80081f8:	68f8      	ldr	r0, [r7, #12]
 80081fa:	f7ff fc59 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  return true;
 80081fe:	2301      	movs	r3, #1
}
 8008200:	4618      	mov	r0, r3
 8008202:	3718      	adds	r7, #24
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}

08008208 <_ZN7VL53L0X22getSequenceStepEnablesEPNS_19SequenceStepEnablesE>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void VL53L0X::getSequenceStepEnables(SequenceStepEnables * enables)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b084      	sub	sp, #16
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
 8008210:	6039      	str	r1, [r7, #0]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8008212:	2101      	movs	r1, #1
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f7ff fcd1 	bl	8007bbc <_ZN7VL53L0X7readRegEh>
 800821a:	4603      	mov	r3, r0
 800821c:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 800821e:	7bfb      	ldrb	r3, [r7, #15]
 8008220:	f003 0310 	and.w	r3, r3, #16
 8008224:	2b00      	cmp	r3, #0
 8008226:	bf14      	ite	ne
 8008228:	2301      	movne	r3, #1
 800822a:	2300      	moveq	r3, #0
 800822c:	b2da      	uxtb	r2, r3
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8008232:	7bfb      	ldrb	r3, [r7, #15]
 8008234:	f003 0308 	and.w	r3, r3, #8
 8008238:	2b00      	cmp	r3, #0
 800823a:	bf14      	ite	ne
 800823c:	2301      	movne	r3, #1
 800823e:	2300      	moveq	r3, #0
 8008240:	b2da      	uxtb	r2, r3
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8008246:	7bfb      	ldrb	r3, [r7, #15]
 8008248:	f003 0304 	and.w	r3, r3, #4
 800824c:	2b00      	cmp	r3, #0
 800824e:	bf14      	ite	ne
 8008250:	2301      	movne	r3, #1
 8008252:	2300      	moveq	r3, #0
 8008254:	b2da      	uxtb	r2, r3
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 800825a:	7bfb      	ldrb	r3, [r7, #15]
 800825c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008260:	2b00      	cmp	r3, #0
 8008262:	bf14      	ite	ne
 8008264:	2301      	movne	r3, #1
 8008266:	2300      	moveq	r3, #0
 8008268:	b2da      	uxtb	r2, r3
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 800826e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008272:	b2db      	uxtb	r3, r3
 8008274:	09db      	lsrs	r3, r3, #7
 8008276:	b2da      	uxtb	r2, r3
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	711a      	strb	r2, [r3, #4]
}
 800827c:	bf00      	nop
 800827e:	3710      	adds	r7, #16
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <_ZN7VL53L0X23getSequenceStepTimeoutsEPKNS_19SequenceStepEnablesEPNS_20SequenceStepTimeoutsE>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void VL53L0X::getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b084      	sub	sp, #16
 8008288:	af00      	add	r7, sp, #0
 800828a:	60f8      	str	r0, [r7, #12]
 800828c:	60b9      	str	r1, [r7, #8]
 800828e:	607a      	str	r2, [r7, #4]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 8008290:	2100      	movs	r1, #0
 8008292:	68f8      	ldr	r0, [r7, #12]
 8008294:	f7ff fe5c 	bl	8007f50 <_ZN7VL53L0X19getVcselPulsePeriodENS_15vcselPeriodTypeE>
 8008298:	4603      	mov	r3, r0
 800829a:	b29a      	uxth	r2, r3
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 80082a0:	2146      	movs	r1, #70	; 0x46
 80082a2:	68f8      	ldr	r0, [r7, #12]
 80082a4:	f7ff fc8a 	bl	8007bbc <_ZN7VL53L0X7readRegEh>
 80082a8:	4603      	mov	r3, r0
 80082aa:	b29b      	uxth	r3, r3
 80082ac:	3301      	adds	r3, #1
 80082ae:	b29a      	uxth	r2, r3
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80082bc:	b2db      	uxtb	r3, r3
 80082be:	4619      	mov	r1, r3
 80082c0:	4610      	mov	r0, r2
 80082c2:	f000 f88b 	bl	80083dc <_ZN7VL53L0X26timeoutMclksToMicrosecondsEth>
 80082c6:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 80082cc:	2151      	movs	r1, #81	; 0x51
 80082ce:	68f8      	ldr	r0, [r7, #12]
 80082d0:	f7ff fc94 	bl	8007bfc <_ZN7VL53L0X12readReg16BitEh>
 80082d4:	4603      	mov	r3, r0
 80082d6:	4618      	mov	r0, r3
 80082d8:	f000 f840 	bl	800835c <_ZN7VL53L0X13decodeTimeoutEt>
 80082dc:	4603      	mov	r3, r0
 80082de:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 80082ec:	b2db      	uxtb	r3, r3
 80082ee:	4619      	mov	r1, r3
 80082f0:	4610      	mov	r0, r2
 80082f2:	f000 f873 	bl	80083dc <_ZN7VL53L0X26timeoutMclksToMicrosecondsEth>
 80082f6:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 80082fc:	2101      	movs	r1, #1
 80082fe:	68f8      	ldr	r0, [r7, #12]
 8008300:	f7ff fe26 	bl	8007f50 <_ZN7VL53L0X19getVcselPulsePeriodENS_15vcselPeriodTypeE>
 8008304:	4603      	mov	r3, r0
 8008306:	b29a      	uxth	r2, r3
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 800830c:	2171      	movs	r1, #113	; 0x71
 800830e:	68f8      	ldr	r0, [r7, #12]
 8008310:	f7ff fc74 	bl	8007bfc <_ZN7VL53L0X12readReg16BitEh>
 8008314:	4603      	mov	r3, r0
 8008316:	4618      	mov	r0, r3
 8008318:	f000 f820 	bl	800835c <_ZN7VL53L0X13decodeTimeoutEt>
 800831c:	4603      	mov	r3, r0
 800831e:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	78db      	ldrb	r3, [r3, #3]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d007      	beq.n	800833c <_ZN7VL53L0X23getSequenceStepTimeoutsEPKNS_19SequenceStepEnablesEPNS_20SequenceStepTimeoutsE+0xb8>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	891a      	ldrh	r2, [r3, #8]
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	88db      	ldrh	r3, [r3, #6]
 8008334:	1ad3      	subs	r3, r2, r3
 8008336:	b29a      	uxth	r2, r3
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8008344:	b2db      	uxtb	r3, r3
 8008346:	4619      	mov	r1, r3
 8008348:	4610      	mov	r0, r2
 800834a:	f000 f847 	bl	80083dc <_ZN7VL53L0X26timeoutMclksToMicrosecondsEth>
 800834e:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	615a      	str	r2, [r3, #20]
}
 8008354:	bf00      	nop
 8008356:	3710      	adds	r7, #16
 8008358:	46bd      	mov	sp, r7
 800835a:	bd80      	pop	{r7, pc}

0800835c <_ZN7VL53L0X13decodeTimeoutEt>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t VL53L0X::decodeTimeout(uint16_t reg_val)
{
 800835c:	b480      	push	{r7}
 800835e:	b083      	sub	sp, #12
 8008360:	af00      	add	r7, sp, #0
 8008362:	4603      	mov	r3, r0
 8008364:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8008366:	88fb      	ldrh	r3, [r7, #6]
 8008368:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 800836a:	88fa      	ldrh	r2, [r7, #6]
 800836c:	0a12      	lsrs	r2, r2, #8
 800836e:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8008370:	4093      	lsls	r3, r2
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8008372:	b29b      	uxth	r3, r3
 8008374:	3301      	adds	r3, #1
 8008376:	b29b      	uxth	r3, r3
}
 8008378:	4618      	mov	r0, r3
 800837a:	370c      	adds	r7, #12
 800837c:	46bd      	mov	sp, r7
 800837e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008382:	4770      	bx	lr

08008384 <_ZN7VL53L0X13encodeTimeoutEt>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t VL53L0X::encodeTimeout(uint16_t timeout_mclks)
{
 8008384:	b480      	push	{r7}
 8008386:	b085      	sub	sp, #20
 8008388:	af00      	add	r7, sp, #0
 800838a:	4603      	mov	r3, r0
 800838c:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 800838e:	2300      	movs	r3, #0
 8008390:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 8008392:	2300      	movs	r3, #0
 8008394:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 8008396:	88fb      	ldrh	r3, [r7, #6]
 8008398:	2b00      	cmp	r3, #0
 800839a:	dd18      	ble.n	80083ce <_ZN7VL53L0X13encodeTimeoutEt+0x4a>
  {
    ls_byte = timeout_mclks - 1;
 800839c:	88fb      	ldrh	r3, [r7, #6]
 800839e:	3b01      	subs	r3, #1
 80083a0:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d006      	beq.n	80083ba <_ZN7VL53L0X13encodeTimeoutEt+0x36>
    {
      ls_byte >>= 1;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	085b      	lsrs	r3, r3, #1
 80083b0:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 80083b2:	897b      	ldrh	r3, [r7, #10]
 80083b4:	3301      	adds	r3, #1
 80083b6:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 80083b8:	e7f3      	b.n	80083a2 <_ZN7VL53L0X13encodeTimeoutEt+0x1e>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 80083ba:	897b      	ldrh	r3, [r7, #10]
 80083bc:	021b      	lsls	r3, r3, #8
 80083be:	b29a      	uxth	r2, r3
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	b2db      	uxtb	r3, r3
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	4313      	orrs	r3, r2
 80083ca:	b29b      	uxth	r3, r3
 80083cc:	e000      	b.n	80083d0 <_ZN7VL53L0X13encodeTimeoutEt+0x4c>
  }
  else { return 0; }
 80083ce:	2300      	movs	r3, #0
}
 80083d0:	4618      	mov	r0, r3
 80083d2:	3714      	adds	r7, #20
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr

080083dc <_ZN7VL53L0X26timeoutMclksToMicrosecondsEth>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t VL53L0X::timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 80083dc:	b480      	push	{r7}
 80083de:	b085      	sub	sp, #20
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	4603      	mov	r3, r0
 80083e4:	460a      	mov	r2, r1
 80083e6:	80fb      	strh	r3, [r7, #6]
 80083e8:	4613      	mov	r3, r2
 80083ea:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 80083ec:	797b      	ldrb	r3, [r7, #5]
 80083ee:	4a0d      	ldr	r2, [pc, #52]	; (8008424 <_ZN7VL53L0X26timeoutMclksToMicrosecondsEth+0x48>)
 80083f0:	fb02 f303 	mul.w	r3, r2, r3
 80083f4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80083f8:	4a0b      	ldr	r2, [pc, #44]	; (8008428 <_ZN7VL53L0X26timeoutMclksToMicrosecondsEth+0x4c>)
 80083fa:	fba2 2303 	umull	r2, r3, r2, r3
 80083fe:	099b      	lsrs	r3, r3, #6
 8008400:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8008402:	88fb      	ldrh	r3, [r7, #6]
 8008404:	68fa      	ldr	r2, [r7, #12]
 8008406:	fb02 f203 	mul.w	r2, r2, r3
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	085b      	lsrs	r3, r3, #1
 800840e:	4413      	add	r3, r2
 8008410:	4a05      	ldr	r2, [pc, #20]	; (8008428 <_ZN7VL53L0X26timeoutMclksToMicrosecondsEth+0x4c>)
 8008412:	fba2 2303 	umull	r2, r3, r2, r3
 8008416:	099b      	lsrs	r3, r3, #6
}
 8008418:	4618      	mov	r0, r3
 800841a:	3714      	adds	r7, #20
 800841c:	46bd      	mov	sp, r7
 800841e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008422:	4770      	bx	lr
 8008424:	003a2f00 	.word	0x003a2f00
 8008428:	10624dd3 	.word	0x10624dd3

0800842c <_ZN7VL53L0X26timeoutMicrosecondsToMclksEmh>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t VL53L0X::timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 800842c:	b480      	push	{r7}
 800842e:	b085      	sub	sp, #20
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
 8008434:	460b      	mov	r3, r1
 8008436:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8008438:	78fb      	ldrb	r3, [r7, #3]
 800843a:	4a0d      	ldr	r2, [pc, #52]	; (8008470 <_ZN7VL53L0X26timeoutMicrosecondsToMclksEmh+0x44>)
 800843c:	fb02 f303 	mul.w	r3, r2, r3
 8008440:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008444:	4a0b      	ldr	r2, [pc, #44]	; (8008474 <_ZN7VL53L0X26timeoutMicrosecondsToMclksEmh+0x48>)
 8008446:	fba2 2303 	umull	r2, r3, r2, r3
 800844a:	099b      	lsrs	r3, r3, #6
 800844c:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008454:	fb02 f203 	mul.w	r2, r2, r3
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	085b      	lsrs	r3, r3, #1
 800845c:	441a      	add	r2, r3
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8008464:	4618      	mov	r0, r3
 8008466:	3714      	adds	r7, #20
 8008468:	46bd      	mov	sp, r7
 800846a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846e:	4770      	bx	lr
 8008470:	003a2f00 	.word	0x003a2f00
 8008474:	10624dd3 	.word	0x10624dd3

08008478 <_ZN7VL53L0X27performSingleRefCalibrationEh>:


// based on VL53L0X_perform_single_ref_calibration()
bool VL53L0X::performSingleRefCalibration(uint8_t vhv_init_byte)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b082      	sub	sp, #8
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
 8008480:	460b      	mov	r3, r1
 8008482:	70fb      	strb	r3, [r7, #3]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8008484:	78fb      	ldrb	r3, [r7, #3]
 8008486:	f043 0301 	orr.w	r3, r3, #1
 800848a:	b2db      	uxtb	r3, r3
 800848c:	461a      	mov	r2, r3
 800848e:	2100      	movs	r1, #0
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f7ff fb0d 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  //startTimeout();
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8008496:	2113      	movs	r1, #19
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f7ff fb8f 	bl	8007bbc <_ZN7VL53L0X7readRegEh>
 800849e:	4603      	mov	r3, r0
 80084a0:	f003 0307 	and.w	r3, r3, #7
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	bf0c      	ite	eq
 80084a8:	2301      	moveq	r3, #1
 80084aa:	2300      	movne	r3, #0
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d016      	beq.n	80084e0 <_ZN7VL53L0X27performSingleRefCalibrationEh+0x68>
  {
    if (checkTimeoutExpired()) { return false; }
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	885b      	ldrh	r3, [r3, #2]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	dd0d      	ble.n	80084d6 <_ZN7VL53L0X27performSingleRefCalibrationEh+0x5e>
 80084ba:	f7f9 fccf 	bl	8001e5c <HAL_GetTick>
 80084be:	4603      	mov	r3, r0
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	461a      	mov	r2, r3
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	88db      	ldrh	r3, [r3, #6]
 80084c8:	1ad3      	subs	r3, r2, r3
 80084ca:	687a      	ldr	r2, [r7, #4]
 80084cc:	8852      	ldrh	r2, [r2, #2]
 80084ce:	4293      	cmp	r3, r2
 80084d0:	dd01      	ble.n	80084d6 <_ZN7VL53L0X27performSingleRefCalibrationEh+0x5e>
 80084d2:	2301      	movs	r3, #1
 80084d4:	e000      	b.n	80084d8 <_ZN7VL53L0X27performSingleRefCalibrationEh+0x60>
 80084d6:	2300      	movs	r3, #0
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d0dc      	beq.n	8008496 <_ZN7VL53L0X27performSingleRefCalibrationEh+0x1e>
 80084dc:	2300      	movs	r3, #0
 80084de:	e00a      	b.n	80084f6 <_ZN7VL53L0X27performSingleRefCalibrationEh+0x7e>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 80084e0:	2201      	movs	r2, #1
 80084e2:	210b      	movs	r1, #11
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f7ff fae3 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  writeReg(SYSRANGE_START, 0x00);
 80084ea:	2200      	movs	r2, #0
 80084ec:	2100      	movs	r1, #0
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f7ff fade 	bl	8007ab0 <_ZN7VL53L0X8writeRegEhh>

  return true;
 80084f4:	2301      	movs	r3, #1
}
 80084f6:	4618      	mov	r0, r3
 80084f8:	3708      	adds	r7, #8
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}
	...

08008500 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b08a      	sub	sp, #40	; 0x28
 8008504:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8008506:	f107 031c 	add.w	r3, r7, #28
 800850a:	2200      	movs	r2, #0
 800850c:	601a      	str	r2, [r3, #0]
 800850e:	605a      	str	r2, [r3, #4]
 8008510:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8008512:	1d3b      	adds	r3, r7, #4
 8008514:	2200      	movs	r2, #0
 8008516:	601a      	str	r2, [r3, #0]
 8008518:	605a      	str	r2, [r3, #4]
 800851a:	609a      	str	r2, [r3, #8]
 800851c:	60da      	str	r2, [r3, #12]
 800851e:	611a      	str	r2, [r3, #16]
 8008520:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8008522:	4b3b      	ldr	r3, [pc, #236]	; (8008610 <MX_ADC1_Init+0x110>)
 8008524:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008528:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800852a:	4b39      	ldr	r3, [pc, #228]	; (8008610 <MX_ADC1_Init+0x110>)
 800852c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8008530:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8008532:	4b37      	ldr	r3, [pc, #220]	; (8008610 <MX_ADC1_Init+0x110>)
 8008534:	2200      	movs	r2, #0
 8008536:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8008538:	4b35      	ldr	r3, [pc, #212]	; (8008610 <MX_ADC1_Init+0x110>)
 800853a:	2201      	movs	r2, #1
 800853c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800853e:	4b34      	ldr	r3, [pc, #208]	; (8008610 <MX_ADC1_Init+0x110>)
 8008540:	2201      	movs	r2, #1
 8008542:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8008544:	4b32      	ldr	r3, [pc, #200]	; (8008610 <MX_ADC1_Init+0x110>)
 8008546:	2200      	movs	r2, #0
 8008548:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800854a:	4b31      	ldr	r3, [pc, #196]	; (8008610 <MX_ADC1_Init+0x110>)
 800854c:	2200      	movs	r2, #0
 800854e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8008550:	4b2f      	ldr	r3, [pc, #188]	; (8008610 <MX_ADC1_Init+0x110>)
 8008552:	2201      	movs	r2, #1
 8008554:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8008556:	4b2e      	ldr	r3, [pc, #184]	; (8008610 <MX_ADC1_Init+0x110>)
 8008558:	2200      	movs	r2, #0
 800855a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800855c:	4b2c      	ldr	r3, [pc, #176]	; (8008610 <MX_ADC1_Init+0x110>)
 800855e:	2203      	movs	r2, #3
 8008560:	621a      	str	r2, [r3, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8008562:	4b2b      	ldr	r3, [pc, #172]	; (8008610 <MX_ADC1_Init+0x110>)
 8008564:	2201      	movs	r2, #1
 8008566:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8008568:	4b29      	ldr	r3, [pc, #164]	; (8008610 <MX_ADC1_Init+0x110>)
 800856a:	2204      	movs	r2, #4
 800856c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800856e:	4b28      	ldr	r3, [pc, #160]	; (8008610 <MX_ADC1_Init+0x110>)
 8008570:	2200      	movs	r2, #0
 8008572:	619a      	str	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8008574:	4b26      	ldr	r3, [pc, #152]	; (8008610 <MX_ADC1_Init+0x110>)
 8008576:	2200      	movs	r2, #0
 8008578:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800857a:	4825      	ldr	r0, [pc, #148]	; (8008610 <MX_ADC1_Init+0x110>)
 800857c:	f7f9 fc98 	bl	8001eb0 <HAL_ADC_Init>
 8008580:	4603      	mov	r3, r0
 8008582:	2b00      	cmp	r3, #0
 8008584:	d001      	beq.n	800858a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8008586:	f000 fdd8 	bl	800913a <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800858a:	2300      	movs	r3, #0
 800858c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800858e:	f107 031c 	add.w	r3, r7, #28
 8008592:	4619      	mov	r1, r3
 8008594:	481e      	ldr	r0, [pc, #120]	; (8008610 <MX_ADC1_Init+0x110>)
 8008596:	f7fa f9b3 	bl	8002900 <HAL_ADCEx_MultiModeConfigChannel>
 800859a:	4603      	mov	r3, r0
 800859c:	2b00      	cmp	r3, #0
 800859e:	d001      	beq.n	80085a4 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 80085a0:	f000 fdcb 	bl	800913a <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80085a4:	2301      	movs	r3, #1
 80085a6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80085a8:	2301      	movs	r3, #1
 80085aa:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80085ac:	2300      	movs	r3, #0
 80085ae:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 80085b0:	2306      	movs	r3, #6
 80085b2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80085b4:	2300      	movs	r3, #0
 80085b6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80085b8:	2300      	movs	r3, #0
 80085ba:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80085bc:	1d3b      	adds	r3, r7, #4
 80085be:	4619      	mov	r1, r3
 80085c0:	4813      	ldr	r0, [pc, #76]	; (8008610 <MX_ADC1_Init+0x110>)
 80085c2:	f7f9 fedf 	bl	8002384 <HAL_ADC_ConfigChannel>
 80085c6:	4603      	mov	r3, r0
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d001      	beq.n	80085d0 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 80085cc:	f000 fdb5 	bl	800913a <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80085d0:	2302      	movs	r3, #2
 80085d2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80085d4:	2302      	movs	r3, #2
 80085d6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80085d8:	1d3b      	adds	r3, r7, #4
 80085da:	4619      	mov	r1, r3
 80085dc:	480c      	ldr	r0, [pc, #48]	; (8008610 <MX_ADC1_Init+0x110>)
 80085de:	f7f9 fed1 	bl	8002384 <HAL_ADC_ConfigChannel>
 80085e2:	4603      	mov	r3, r0
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d001      	beq.n	80085ec <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 80085e8:	f000 fda7 	bl	800913a <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80085ec:	2304      	movs	r3, #4
 80085ee:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80085f0:	2303      	movs	r3, #3
 80085f2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80085f4:	1d3b      	adds	r3, r7, #4
 80085f6:	4619      	mov	r1, r3
 80085f8:	4805      	ldr	r0, [pc, #20]	; (8008610 <MX_ADC1_Init+0x110>)
 80085fa:	f7f9 fec3 	bl	8002384 <HAL_ADC_ConfigChannel>
 80085fe:	4603      	mov	r3, r0
 8008600:	2b00      	cmp	r3, #0
 8008602:	d001      	beq.n	8008608 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8008604:	f000 fd99 	bl	800913a <Error_Handler>
  }

}
 8008608:	bf00      	nop
 800860a:	3728      	adds	r7, #40	; 0x28
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}
 8008610:	20000790 	.word	0x20000790

08008614 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b086      	sub	sp, #24
 8008618:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800861a:	463b      	mov	r3, r7
 800861c:	2200      	movs	r2, #0
 800861e:	601a      	str	r2, [r3, #0]
 8008620:	605a      	str	r2, [r3, #4]
 8008622:	609a      	str	r2, [r3, #8]
 8008624:	60da      	str	r2, [r3, #12]
 8008626:	611a      	str	r2, [r3, #16]
 8008628:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc2.Instance = ADC2;
 800862a:	4b34      	ldr	r3, [pc, #208]	; (80086fc <MX_ADC2_Init+0xe8>)
 800862c:	4a34      	ldr	r2, [pc, #208]	; (8008700 <MX_ADC2_Init+0xec>)
 800862e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8008630:	4b32      	ldr	r3, [pc, #200]	; (80086fc <MX_ADC2_Init+0xe8>)
 8008632:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8008636:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8008638:	4b30      	ldr	r3, [pc, #192]	; (80086fc <MX_ADC2_Init+0xe8>)
 800863a:	2200      	movs	r2, #0
 800863c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800863e:	4b2f      	ldr	r3, [pc, #188]	; (80086fc <MX_ADC2_Init+0xe8>)
 8008640:	2201      	movs	r2, #1
 8008642:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8008644:	4b2d      	ldr	r3, [pc, #180]	; (80086fc <MX_ADC2_Init+0xe8>)
 8008646:	2201      	movs	r2, #1
 8008648:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800864a:	4b2c      	ldr	r3, [pc, #176]	; (80086fc <MX_ADC2_Init+0xe8>)
 800864c:	2200      	movs	r2, #0
 800864e:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8008650:	4b2a      	ldr	r3, [pc, #168]	; (80086fc <MX_ADC2_Init+0xe8>)
 8008652:	2200      	movs	r2, #0
 8008654:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8008656:	4b29      	ldr	r3, [pc, #164]	; (80086fc <MX_ADC2_Init+0xe8>)
 8008658:	2201      	movs	r2, #1
 800865a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800865c:	4b27      	ldr	r3, [pc, #156]	; (80086fc <MX_ADC2_Init+0xe8>)
 800865e:	2200      	movs	r2, #0
 8008660:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 3;
 8008662:	4b26      	ldr	r3, [pc, #152]	; (80086fc <MX_ADC2_Init+0xe8>)
 8008664:	2203      	movs	r2, #3
 8008666:	621a      	str	r2, [r3, #32]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8008668:	4b24      	ldr	r3, [pc, #144]	; (80086fc <MX_ADC2_Init+0xe8>)
 800866a:	2201      	movs	r2, #1
 800866c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800866e:	4b23      	ldr	r3, [pc, #140]	; (80086fc <MX_ADC2_Init+0xe8>)
 8008670:	2204      	movs	r2, #4
 8008672:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8008674:	4b21      	ldr	r3, [pc, #132]	; (80086fc <MX_ADC2_Init+0xe8>)
 8008676:	2200      	movs	r2, #0
 8008678:	619a      	str	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800867a:	4b20      	ldr	r3, [pc, #128]	; (80086fc <MX_ADC2_Init+0xe8>)
 800867c:	2200      	movs	r2, #0
 800867e:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8008680:	481e      	ldr	r0, [pc, #120]	; (80086fc <MX_ADC2_Init+0xe8>)
 8008682:	f7f9 fc15 	bl	8001eb0 <HAL_ADC_Init>
 8008686:	4603      	mov	r3, r0
 8008688:	2b00      	cmp	r3, #0
 800868a:	d001      	beq.n	8008690 <MX_ADC2_Init+0x7c>
  {
    Error_Handler();
 800868c:	f000 fd55 	bl	800913a <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8008690:	2301      	movs	r3, #1
 8008692:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8008694:	2301      	movs	r3, #1
 8008696:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8008698:	2300      	movs	r3, #0
 800869a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 800869c:	2306      	movs	r3, #6
 800869e:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80086a0:	2300      	movs	r3, #0
 80086a2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80086a4:	2300      	movs	r3, #0
 80086a6:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80086a8:	463b      	mov	r3, r7
 80086aa:	4619      	mov	r1, r3
 80086ac:	4813      	ldr	r0, [pc, #76]	; (80086fc <MX_ADC2_Init+0xe8>)
 80086ae:	f7f9 fe69 	bl	8002384 <HAL_ADC_ConfigChannel>
 80086b2:	4603      	mov	r3, r0
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d001      	beq.n	80086bc <MX_ADC2_Init+0xa8>
  {
    Error_Handler();
 80086b8:	f000 fd3f 	bl	800913a <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80086bc:	2302      	movs	r3, #2
 80086be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80086c0:	2302      	movs	r3, #2
 80086c2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80086c4:	463b      	mov	r3, r7
 80086c6:	4619      	mov	r1, r3
 80086c8:	480c      	ldr	r0, [pc, #48]	; (80086fc <MX_ADC2_Init+0xe8>)
 80086ca:	f7f9 fe5b 	bl	8002384 <HAL_ADC_ConfigChannel>
 80086ce:	4603      	mov	r3, r0
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d001      	beq.n	80086d8 <MX_ADC2_Init+0xc4>
  {
    Error_Handler();
 80086d4:	f000 fd31 	bl	800913a <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80086d8:	2303      	movs	r3, #3
 80086da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80086dc:	2303      	movs	r3, #3
 80086de:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80086e0:	463b      	mov	r3, r7
 80086e2:	4619      	mov	r1, r3
 80086e4:	4805      	ldr	r0, [pc, #20]	; (80086fc <MX_ADC2_Init+0xe8>)
 80086e6:	f7f9 fe4d 	bl	8002384 <HAL_ADC_ConfigChannel>
 80086ea:	4603      	mov	r3, r0
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d001      	beq.n	80086f4 <MX_ADC2_Init+0xe0>
  {
    Error_Handler();
 80086f0:	f000 fd23 	bl	800913a <Error_Handler>
  }

}
 80086f4:	bf00      	nop
 80086f6:	3718      	adds	r7, #24
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}
 80086fc:	2000073c 	.word	0x2000073c
 8008700:	50000100 	.word	0x50000100

08008704 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b08c      	sub	sp, #48	; 0x30
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800870c:	f107 031c 	add.w	r3, r7, #28
 8008710:	2200      	movs	r2, #0
 8008712:	601a      	str	r2, [r3, #0]
 8008714:	605a      	str	r2, [r3, #4]
 8008716:	609a      	str	r2, [r3, #8]
 8008718:	60da      	str	r2, [r3, #12]
 800871a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008724:	d156      	bne.n	80087d4 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8008726:	4b5b      	ldr	r3, [pc, #364]	; (8008894 <HAL_ADC_MspInit+0x190>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	3301      	adds	r3, #1
 800872c:	4a59      	ldr	r2, [pc, #356]	; (8008894 <HAL_ADC_MspInit+0x190>)
 800872e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8008730:	4b58      	ldr	r3, [pc, #352]	; (8008894 <HAL_ADC_MspInit+0x190>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	2b01      	cmp	r3, #1
 8008736:	d10b      	bne.n	8008750 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8008738:	4a57      	ldr	r2, [pc, #348]	; (8008898 <HAL_ADC_MspInit+0x194>)
 800873a:	4b57      	ldr	r3, [pc, #348]	; (8008898 <HAL_ADC_MspInit+0x194>)
 800873c:	695b      	ldr	r3, [r3, #20]
 800873e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008742:	6153      	str	r3, [r2, #20]
 8008744:	4b54      	ldr	r3, [pc, #336]	; (8008898 <HAL_ADC_MspInit+0x194>)
 8008746:	695b      	ldr	r3, [r3, #20]
 8008748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800874c:	61bb      	str	r3, [r7, #24]
 800874e:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008750:	4a51      	ldr	r2, [pc, #324]	; (8008898 <HAL_ADC_MspInit+0x194>)
 8008752:	4b51      	ldr	r3, [pc, #324]	; (8008898 <HAL_ADC_MspInit+0x194>)
 8008754:	695b      	ldr	r3, [r3, #20]
 8008756:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800875a:	6153      	str	r3, [r2, #20]
 800875c:	4b4e      	ldr	r3, [pc, #312]	; (8008898 <HAL_ADC_MspInit+0x194>)
 800875e:	695b      	ldr	r3, [r3, #20]
 8008760:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008764:	617b      	str	r3, [r7, #20]
 8008766:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA3     ------> ADC1_IN4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8008768:	230b      	movs	r3, #11
 800876a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800876c:	2303      	movs	r3, #3
 800876e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008770:	2300      	movs	r3, #0
 8008772:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008774:	f107 031c 	add.w	r3, r7, #28
 8008778:	4619      	mov	r1, r3
 800877a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800877e:	f7fb fab3 	bl	8003ce8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8008782:	4b46      	ldr	r3, [pc, #280]	; (800889c <HAL_ADC_MspInit+0x198>)
 8008784:	4a46      	ldr	r2, [pc, #280]	; (80088a0 <HAL_ADC_MspInit+0x19c>)
 8008786:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008788:	4b44      	ldr	r3, [pc, #272]	; (800889c <HAL_ADC_MspInit+0x198>)
 800878a:	2200      	movs	r2, #0
 800878c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800878e:	4b43      	ldr	r3, [pc, #268]	; (800889c <HAL_ADC_MspInit+0x198>)
 8008790:	2200      	movs	r2, #0
 8008792:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8008794:	4b41      	ldr	r3, [pc, #260]	; (800889c <HAL_ADC_MspInit+0x198>)
 8008796:	2280      	movs	r2, #128	; 0x80
 8008798:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800879a:	4b40      	ldr	r3, [pc, #256]	; (800889c <HAL_ADC_MspInit+0x198>)
 800879c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80087a0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80087a2:	4b3e      	ldr	r3, [pc, #248]	; (800889c <HAL_ADC_MspInit+0x198>)
 80087a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80087a8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80087aa:	4b3c      	ldr	r3, [pc, #240]	; (800889c <HAL_ADC_MspInit+0x198>)
 80087ac:	2220      	movs	r2, #32
 80087ae:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80087b0:	4b3a      	ldr	r3, [pc, #232]	; (800889c <HAL_ADC_MspInit+0x198>)
 80087b2:	2200      	movs	r2, #0
 80087b4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80087b6:	4839      	ldr	r0, [pc, #228]	; (800889c <HAL_ADC_MspInit+0x198>)
 80087b8:	f7fb f8ff 	bl	80039ba <HAL_DMA_Init>
 80087bc:	4603      	mov	r3, r0
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d001      	beq.n	80087c6 <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 80087c2:	f000 fcba 	bl	800913a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	4a34      	ldr	r2, [pc, #208]	; (800889c <HAL_ADC_MspInit+0x198>)
 80087ca:	63da      	str	r2, [r3, #60]	; 0x3c
 80087cc:	4a33      	ldr	r2, [pc, #204]	; (800889c <HAL_ADC_MspInit+0x198>)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80087d2:	e05a      	b.n	800888a <HAL_ADC_MspInit+0x186>
  else if(adcHandle->Instance==ADC2)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a32      	ldr	r2, [pc, #200]	; (80088a4 <HAL_ADC_MspInit+0x1a0>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d155      	bne.n	800888a <HAL_ADC_MspInit+0x186>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80087de:	4b2d      	ldr	r3, [pc, #180]	; (8008894 <HAL_ADC_MspInit+0x190>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	3301      	adds	r3, #1
 80087e4:	4a2b      	ldr	r2, [pc, #172]	; (8008894 <HAL_ADC_MspInit+0x190>)
 80087e6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80087e8:	4b2a      	ldr	r3, [pc, #168]	; (8008894 <HAL_ADC_MspInit+0x190>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	d10b      	bne.n	8008808 <HAL_ADC_MspInit+0x104>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80087f0:	4a29      	ldr	r2, [pc, #164]	; (8008898 <HAL_ADC_MspInit+0x194>)
 80087f2:	4b29      	ldr	r3, [pc, #164]	; (8008898 <HAL_ADC_MspInit+0x194>)
 80087f4:	695b      	ldr	r3, [r3, #20]
 80087f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80087fa:	6153      	str	r3, [r2, #20]
 80087fc:	4b26      	ldr	r3, [pc, #152]	; (8008898 <HAL_ADC_MspInit+0x194>)
 80087fe:	695b      	ldr	r3, [r3, #20]
 8008800:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008804:	613b      	str	r3, [r7, #16]
 8008806:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008808:	4a23      	ldr	r2, [pc, #140]	; (8008898 <HAL_ADC_MspInit+0x194>)
 800880a:	4b23      	ldr	r3, [pc, #140]	; (8008898 <HAL_ADC_MspInit+0x194>)
 800880c:	695b      	ldr	r3, [r3, #20]
 800880e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008812:	6153      	str	r3, [r2, #20]
 8008814:	4b20      	ldr	r3, [pc, #128]	; (8008898 <HAL_ADC_MspInit+0x194>)
 8008816:	695b      	ldr	r3, [r3, #20]
 8008818:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800881c:	60fb      	str	r3, [r7, #12]
 800881e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8008820:	2370      	movs	r3, #112	; 0x70
 8008822:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008824:	2303      	movs	r3, #3
 8008826:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008828:	2300      	movs	r3, #0
 800882a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800882c:	f107 031c 	add.w	r3, r7, #28
 8008830:	4619      	mov	r1, r3
 8008832:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008836:	f7fb fa57 	bl	8003ce8 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 800883a:	4b1b      	ldr	r3, [pc, #108]	; (80088a8 <HAL_ADC_MspInit+0x1a4>)
 800883c:	4a1b      	ldr	r2, [pc, #108]	; (80088ac <HAL_ADC_MspInit+0x1a8>)
 800883e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008840:	4b19      	ldr	r3, [pc, #100]	; (80088a8 <HAL_ADC_MspInit+0x1a4>)
 8008842:	2200      	movs	r2, #0
 8008844:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8008846:	4b18      	ldr	r3, [pc, #96]	; (80088a8 <HAL_ADC_MspInit+0x1a4>)
 8008848:	2200      	movs	r2, #0
 800884a:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800884c:	4b16      	ldr	r3, [pc, #88]	; (80088a8 <HAL_ADC_MspInit+0x1a4>)
 800884e:	2280      	movs	r2, #128	; 0x80
 8008850:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8008852:	4b15      	ldr	r3, [pc, #84]	; (80088a8 <HAL_ADC_MspInit+0x1a4>)
 8008854:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008858:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800885a:	4b13      	ldr	r3, [pc, #76]	; (80088a8 <HAL_ADC_MspInit+0x1a4>)
 800885c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008860:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8008862:	4b11      	ldr	r3, [pc, #68]	; (80088a8 <HAL_ADC_MspInit+0x1a4>)
 8008864:	2220      	movs	r2, #32
 8008866:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8008868:	4b0f      	ldr	r3, [pc, #60]	; (80088a8 <HAL_ADC_MspInit+0x1a4>)
 800886a:	2200      	movs	r2, #0
 800886c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800886e:	480e      	ldr	r0, [pc, #56]	; (80088a8 <HAL_ADC_MspInit+0x1a4>)
 8008870:	f7fb f8a3 	bl	80039ba <HAL_DMA_Init>
 8008874:	4603      	mov	r3, r0
 8008876:	2b00      	cmp	r3, #0
 8008878:	d001      	beq.n	800887e <HAL_ADC_MspInit+0x17a>
      Error_Handler();
 800887a:	f000 fc5e 	bl	800913a <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	4a09      	ldr	r2, [pc, #36]	; (80088a8 <HAL_ADC_MspInit+0x1a4>)
 8008882:	63da      	str	r2, [r3, #60]	; 0x3c
 8008884:	4a08      	ldr	r2, [pc, #32]	; (80088a8 <HAL_ADC_MspInit+0x1a4>)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6253      	str	r3, [r2, #36]	; 0x24
}
 800888a:	bf00      	nop
 800888c:	3730      	adds	r7, #48	; 0x30
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}
 8008892:	bf00      	nop
 8008894:	200006fc 	.word	0x200006fc
 8008898:	40021000 	.word	0x40021000
 800889c:	200007e4 	.word	0x200007e4
 80088a0:	40020008 	.word	0x40020008
 80088a4:	50000100 	.word	0x50000100
 80088a8:	20000828 	.word	0x20000828
 80088ac:	4002001c 	.word	0x4002001c

080088b0 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	af00      	add	r7, sp, #0

  hcan.Instance = CAN;
 80088b4:	4b17      	ldr	r3, [pc, #92]	; (8008914 <MX_CAN_Init+0x64>)
 80088b6:	4a18      	ldr	r2, [pc, #96]	; (8008918 <MX_CAN_Init+0x68>)
 80088b8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 80088ba:	4b16      	ldr	r3, [pc, #88]	; (8008914 <MX_CAN_Init+0x64>)
 80088bc:	2204      	movs	r2, #4
 80088be:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80088c0:	4b14      	ldr	r3, [pc, #80]	; (8008914 <MX_CAN_Init+0x64>)
 80088c2:	2200      	movs	r2, #0
 80088c4:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80088c6:	4b13      	ldr	r3, [pc, #76]	; (8008914 <MX_CAN_Init+0x64>)
 80088c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80088cc:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 80088ce:	4b11      	ldr	r3, [pc, #68]	; (8008914 <MX_CAN_Init+0x64>)
 80088d0:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80088d4:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80088d6:	4b0f      	ldr	r3, [pc, #60]	; (8008914 <MX_CAN_Init+0x64>)
 80088d8:	2200      	movs	r2, #0
 80088da:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80088dc:	4b0d      	ldr	r3, [pc, #52]	; (8008914 <MX_CAN_Init+0x64>)
 80088de:	2200      	movs	r2, #0
 80088e0:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 80088e2:	4b0c      	ldr	r3, [pc, #48]	; (8008914 <MX_CAN_Init+0x64>)
 80088e4:	2201      	movs	r2, #1
 80088e6:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80088e8:	4b0a      	ldr	r3, [pc, #40]	; (8008914 <MX_CAN_Init+0x64>)
 80088ea:	2200      	movs	r2, #0
 80088ec:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80088ee:	4b09      	ldr	r3, [pc, #36]	; (8008914 <MX_CAN_Init+0x64>)
 80088f0:	2200      	movs	r2, #0
 80088f2:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80088f4:	4b07      	ldr	r3, [pc, #28]	; (8008914 <MX_CAN_Init+0x64>)
 80088f6:	2200      	movs	r2, #0
 80088f8:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = ENABLE;
 80088fa:	4b06      	ldr	r3, [pc, #24]	; (8008914 <MX_CAN_Init+0x64>)
 80088fc:	2201      	movs	r2, #1
 80088fe:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8008900:	4804      	ldr	r0, [pc, #16]	; (8008914 <MX_CAN_Init+0x64>)
 8008902:	f7fa f9e4 	bl	8002cce <HAL_CAN_Init>
 8008906:	4603      	mov	r3, r0
 8008908:	2b00      	cmp	r3, #0
 800890a:	d001      	beq.n	8008910 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 800890c:	f000 fc15 	bl	800913a <Error_Handler>
  }

}
 8008910:	bf00      	nop
 8008912:	bd80      	pop	{r7, pc}
 8008914:	2000086c 	.word	0x2000086c
 8008918:	40006400 	.word	0x40006400

0800891c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b08a      	sub	sp, #40	; 0x28
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008924:	f107 0314 	add.w	r3, r7, #20
 8008928:	2200      	movs	r2, #0
 800892a:	601a      	str	r2, [r3, #0]
 800892c:	605a      	str	r2, [r3, #4]
 800892e:	609a      	str	r2, [r3, #8]
 8008930:	60da      	str	r2, [r3, #12]
 8008932:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4a20      	ldr	r2, [pc, #128]	; (80089bc <HAL_CAN_MspInit+0xa0>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d139      	bne.n	80089b2 <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800893e:	4a20      	ldr	r2, [pc, #128]	; (80089c0 <HAL_CAN_MspInit+0xa4>)
 8008940:	4b1f      	ldr	r3, [pc, #124]	; (80089c0 <HAL_CAN_MspInit+0xa4>)
 8008942:	69db      	ldr	r3, [r3, #28]
 8008944:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008948:	61d3      	str	r3, [r2, #28]
 800894a:	4b1d      	ldr	r3, [pc, #116]	; (80089c0 <HAL_CAN_MspInit+0xa4>)
 800894c:	69db      	ldr	r3, [r3, #28]
 800894e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008952:	613b      	str	r3, [r7, #16]
 8008954:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008956:	4a1a      	ldr	r2, [pc, #104]	; (80089c0 <HAL_CAN_MspInit+0xa4>)
 8008958:	4b19      	ldr	r3, [pc, #100]	; (80089c0 <HAL_CAN_MspInit+0xa4>)
 800895a:	695b      	ldr	r3, [r3, #20]
 800895c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008960:	6153      	str	r3, [r2, #20]
 8008962:	4b17      	ldr	r3, [pc, #92]	; (80089c0 <HAL_CAN_MspInit+0xa4>)
 8008964:	695b      	ldr	r3, [r3, #20]
 8008966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800896a:	60fb      	str	r3, [r7, #12]
 800896c:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration    
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800896e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8008972:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008974:	2302      	movs	r3, #2
 8008976:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008978:	2300      	movs	r3, #0
 800897a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800897c:	2303      	movs	r3, #3
 800897e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8008980:	2309      	movs	r3, #9
 8008982:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008984:	f107 0314 	add.w	r3, r7, #20
 8008988:	4619      	mov	r1, r3
 800898a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800898e:	f7fb f9ab 	bl	8003ce8 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 8008992:	2200      	movs	r2, #0
 8008994:	2100      	movs	r1, #0
 8008996:	2014      	movs	r0, #20
 8008998:	f7fa ffd9 	bl	800394e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 800899c:	2014      	movs	r0, #20
 800899e:	f7fa fff2 	bl	8003986 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 80089a2:	2200      	movs	r2, #0
 80089a4:	2100      	movs	r1, #0
 80089a6:	2015      	movs	r0, #21
 80089a8:	f7fa ffd1 	bl	800394e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 80089ac:	2015      	movs	r0, #21
 80089ae:	f7fa ffea 	bl	8003986 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 80089b2:	bf00      	nop
 80089b4:	3728      	adds	r7, #40	; 0x28
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
 80089ba:	bf00      	nop
 80089bc:	40006400 	.word	0x40006400
 80089c0:	40021000 	.word	0x40021000

080089c4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b082      	sub	sp, #8
 80089c8:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80089ca:	4a10      	ldr	r2, [pc, #64]	; (8008a0c <MX_DMA_Init+0x48>)
 80089cc:	4b0f      	ldr	r3, [pc, #60]	; (8008a0c <MX_DMA_Init+0x48>)
 80089ce:	695b      	ldr	r3, [r3, #20]
 80089d0:	f043 0301 	orr.w	r3, r3, #1
 80089d4:	6153      	str	r3, [r2, #20]
 80089d6:	4b0d      	ldr	r3, [pc, #52]	; (8008a0c <MX_DMA_Init+0x48>)
 80089d8:	695b      	ldr	r3, [r3, #20]
 80089da:	f003 0301 	and.w	r3, r3, #1
 80089de:	607b      	str	r3, [r7, #4]
 80089e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80089e2:	2200      	movs	r2, #0
 80089e4:	2100      	movs	r1, #0
 80089e6:	200b      	movs	r0, #11
 80089e8:	f7fa ffb1 	bl	800394e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80089ec:	200b      	movs	r0, #11
 80089ee:	f7fa ffca 	bl	8003986 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80089f2:	2200      	movs	r2, #0
 80089f4:	2100      	movs	r1, #0
 80089f6:	200c      	movs	r0, #12
 80089f8:	f7fa ffa9 	bl	800394e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80089fc:	200c      	movs	r0, #12
 80089fe:	f7fa ffc2 	bl	8003986 <HAL_NVIC_EnableIRQ>

}
 8008a02:	bf00      	nop
 8008a04:	3708      	adds	r7, #8
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}
 8008a0a:	bf00      	nop
 8008a0c:	40021000 	.word	0x40021000

08008a10 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b088      	sub	sp, #32
 8008a14:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a16:	f107 030c 	add.w	r3, r7, #12
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	601a      	str	r2, [r3, #0]
 8008a1e:	605a      	str	r2, [r3, #4]
 8008a20:	609a      	str	r2, [r3, #8]
 8008a22:	60da      	str	r2, [r3, #12]
 8008a24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8008a26:	4a30      	ldr	r2, [pc, #192]	; (8008ae8 <MX_GPIO_Init+0xd8>)
 8008a28:	4b2f      	ldr	r3, [pc, #188]	; (8008ae8 <MX_GPIO_Init+0xd8>)
 8008a2a:	695b      	ldr	r3, [r3, #20]
 8008a2c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008a30:	6153      	str	r3, [r2, #20]
 8008a32:	4b2d      	ldr	r3, [pc, #180]	; (8008ae8 <MX_GPIO_Init+0xd8>)
 8008a34:	695b      	ldr	r3, [r3, #20]
 8008a36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008a3a:	60bb      	str	r3, [r7, #8]
 8008a3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008a3e:	4a2a      	ldr	r2, [pc, #168]	; (8008ae8 <MX_GPIO_Init+0xd8>)
 8008a40:	4b29      	ldr	r3, [pc, #164]	; (8008ae8 <MX_GPIO_Init+0xd8>)
 8008a42:	695b      	ldr	r3, [r3, #20]
 8008a44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008a48:	6153      	str	r3, [r2, #20]
 8008a4a:	4b27      	ldr	r3, [pc, #156]	; (8008ae8 <MX_GPIO_Init+0xd8>)
 8008a4c:	695b      	ldr	r3, [r3, #20]
 8008a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a52:	607b      	str	r3, [r7, #4]
 8008a54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008a56:	4a24      	ldr	r2, [pc, #144]	; (8008ae8 <MX_GPIO_Init+0xd8>)
 8008a58:	4b23      	ldr	r3, [pc, #140]	; (8008ae8 <MX_GPIO_Init+0xd8>)
 8008a5a:	695b      	ldr	r3, [r3, #20]
 8008a5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008a60:	6153      	str	r3, [r2, #20]
 8008a62:	4b21      	ldr	r3, [pc, #132]	; (8008ae8 <MX_GPIO_Init+0xd8>)
 8008a64:	695b      	ldr	r3, [r3, #20]
 8008a66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008a6a:	603b      	str	r3, [r7, #0]
 8008a6c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|echo_Pin, GPIO_PIN_RESET);
 8008a6e:	2200      	movs	r2, #0
 8008a70:	2128      	movs	r1, #40	; 0x28
 8008a72:	481e      	ldr	r0, [pc, #120]	; (8008aec <MX_GPIO_Init+0xdc>)
 8008a74:	f7fb fac6 	bl	8004004 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA7 PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8008a78:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8008a7c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8008a82:	2302      	movs	r3, #2
 8008a84:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008a86:	f107 030c 	add.w	r3, r7, #12
 8008a8a:	4619      	mov	r1, r3
 8008a8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008a90:	f7fb f92a 	bl	8003ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008a94:	2303      	movs	r3, #3
 8008a96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8008a9c:	2302      	movs	r3, #2
 8008a9e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008aa0:	f107 030c 	add.w	r3, r7, #12
 8008aa4:	4619      	mov	r1, r3
 8008aa6:	4811      	ldr	r0, [pc, #68]	; (8008aec <MX_GPIO_Init+0xdc>)
 8008aa8:	f7fb f91e 	bl	8003ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|echo_Pin;
 8008aac:	2328      	movs	r3, #40	; 0x28
 8008aae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008abc:	f107 030c 	add.w	r3, r7, #12
 8008ac0:	4619      	mov	r1, r3
 8008ac2:	480a      	ldr	r0, [pc, #40]	; (8008aec <MX_GPIO_Init+0xdc>)
 8008ac4:	f7fb f910 	bl	8003ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Trig_Pin;
 8008ac8:	2310      	movs	r3, #16
 8008aca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008acc:	2300      	movs	r3, #0
 8008ace:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Trig_GPIO_Port, &GPIO_InitStruct);
 8008ad4:	f107 030c 	add.w	r3, r7, #12
 8008ad8:	4619      	mov	r1, r3
 8008ada:	4804      	ldr	r0, [pc, #16]	; (8008aec <MX_GPIO_Init+0xdc>)
 8008adc:	f7fb f904 	bl	8003ce8 <HAL_GPIO_Init>

}
 8008ae0:	bf00      	nop
 8008ae2:	3720      	adds	r7, #32
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bd80      	pop	{r7, pc}
 8008ae8:	40021000 	.word	0x40021000
 8008aec:	48000400 	.word	0x48000400

08008af0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8008af4:	4b1b      	ldr	r3, [pc, #108]	; (8008b64 <MX_I2C1_Init+0x74>)
 8008af6:	4a1c      	ldr	r2, [pc, #112]	; (8008b68 <MX_I2C1_Init+0x78>)
 8008af8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8008afa:	4b1a      	ldr	r3, [pc, #104]	; (8008b64 <MX_I2C1_Init+0x74>)
 8008afc:	4a1b      	ldr	r2, [pc, #108]	; (8008b6c <MX_I2C1_Init+0x7c>)
 8008afe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8008b00:	4b18      	ldr	r3, [pc, #96]	; (8008b64 <MX_I2C1_Init+0x74>)
 8008b02:	2200      	movs	r2, #0
 8008b04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8008b06:	4b17      	ldr	r3, [pc, #92]	; (8008b64 <MX_I2C1_Init+0x74>)
 8008b08:	2201      	movs	r2, #1
 8008b0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8008b0c:	4b15      	ldr	r3, [pc, #84]	; (8008b64 <MX_I2C1_Init+0x74>)
 8008b0e:	2200      	movs	r2, #0
 8008b10:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8008b12:	4b14      	ldr	r3, [pc, #80]	; (8008b64 <MX_I2C1_Init+0x74>)
 8008b14:	2200      	movs	r2, #0
 8008b16:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8008b18:	4b12      	ldr	r3, [pc, #72]	; (8008b64 <MX_I2C1_Init+0x74>)
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8008b1e:	4b11      	ldr	r3, [pc, #68]	; (8008b64 <MX_I2C1_Init+0x74>)
 8008b20:	2200      	movs	r2, #0
 8008b22:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8008b24:	4b0f      	ldr	r3, [pc, #60]	; (8008b64 <MX_I2C1_Init+0x74>)
 8008b26:	2200      	movs	r2, #0
 8008b28:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8008b2a:	480e      	ldr	r0, [pc, #56]	; (8008b64 <MX_I2C1_Init+0x74>)
 8008b2c:	f7fb fa94 	bl	8004058 <HAL_I2C_Init>
 8008b30:	4603      	mov	r3, r0
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d001      	beq.n	8008b3a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8008b36:	f000 fb00 	bl	800913a <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8008b3a:	2100      	movs	r1, #0
 8008b3c:	4809      	ldr	r0, [pc, #36]	; (8008b64 <MX_I2C1_Init+0x74>)
 8008b3e:	f7fb ff89 	bl	8004a54 <HAL_I2CEx_ConfigAnalogFilter>
 8008b42:	4603      	mov	r3, r0
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d001      	beq.n	8008b4c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8008b48:	f000 faf7 	bl	800913a <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8008b4c:	2100      	movs	r1, #0
 8008b4e:	4805      	ldr	r0, [pc, #20]	; (8008b64 <MX_I2C1_Init+0x74>)
 8008b50:	f7fb ffcb 	bl	8004aea <HAL_I2CEx_ConfigDigitalFilter>
 8008b54:	4603      	mov	r3, r0
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d001      	beq.n	8008b5e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8008b5a:	f000 faee 	bl	800913a <Error_Handler>
  }

}
 8008b5e:	bf00      	nop
 8008b60:	bd80      	pop	{r7, pc}
 8008b62:	bf00      	nop
 8008b64:	20000894 	.word	0x20000894
 8008b68:	40005400 	.word	0x40005400
 8008b6c:	2000090e 	.word	0x2000090e

08008b70 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b08a      	sub	sp, #40	; 0x28
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008b78:	f107 0314 	add.w	r3, r7, #20
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	601a      	str	r2, [r3, #0]
 8008b80:	605a      	str	r2, [r3, #4]
 8008b82:	609a      	str	r2, [r3, #8]
 8008b84:	60da      	str	r2, [r3, #12]
 8008b86:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	4a17      	ldr	r2, [pc, #92]	; (8008bec <HAL_I2C_MspInit+0x7c>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d127      	bne.n	8008be2 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008b92:	4a17      	ldr	r2, [pc, #92]	; (8008bf0 <HAL_I2C_MspInit+0x80>)
 8008b94:	4b16      	ldr	r3, [pc, #88]	; (8008bf0 <HAL_I2C_MspInit+0x80>)
 8008b96:	695b      	ldr	r3, [r3, #20]
 8008b98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008b9c:	6153      	str	r3, [r2, #20]
 8008b9e:	4b14      	ldr	r3, [pc, #80]	; (8008bf0 <HAL_I2C_MspInit+0x80>)
 8008ba0:	695b      	ldr	r3, [r3, #20]
 8008ba2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008ba6:	613b      	str	r3, [r7, #16]
 8008ba8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008baa:	23c0      	movs	r3, #192	; 0xc0
 8008bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008bae:	2312      	movs	r3, #18
 8008bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008bb6:	2303      	movs	r3, #3
 8008bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8008bba:	2304      	movs	r3, #4
 8008bbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008bbe:	f107 0314 	add.w	r3, r7, #20
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	480b      	ldr	r0, [pc, #44]	; (8008bf4 <HAL_I2C_MspInit+0x84>)
 8008bc6:	f7fb f88f 	bl	8003ce8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8008bca:	4a09      	ldr	r2, [pc, #36]	; (8008bf0 <HAL_I2C_MspInit+0x80>)
 8008bcc:	4b08      	ldr	r3, [pc, #32]	; (8008bf0 <HAL_I2C_MspInit+0x80>)
 8008bce:	69db      	ldr	r3, [r3, #28]
 8008bd0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008bd4:	61d3      	str	r3, [r2, #28]
 8008bd6:	4b06      	ldr	r3, [pc, #24]	; (8008bf0 <HAL_I2C_MspInit+0x80>)
 8008bd8:	69db      	ldr	r3, [r3, #28]
 8008bda:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008bde:	60fb      	str	r3, [r7, #12]
 8008be0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8008be2:	bf00      	nop
 8008be4:	3728      	adds	r7, #40	; 0x28
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bd80      	pop	{r7, pc}
 8008bea:	bf00      	nop
 8008bec:	40005400 	.word	0x40005400
 8008bf0:	40021000 	.word	0x40021000
 8008bf4:	48000400 	.word	0x48000400

08008bf8 <_ZN6CanBusC1Emm>:
	int error_code=0;
	unsigned long IDE;
	unsigned long RTR;
	void SetError();
public:
	CanBus(unsigned long _IDE,unsigned long _RTR):IDE(_IDE),RTR(_RTR){
 8008bf8:	b480      	push	{r7}
 8008bfa:	b085      	sub	sp, #20
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	60f8      	str	r0, [r7, #12]
 8008c00:	60b9      	str	r1, [r7, #8]
 8008c02:	607a      	str	r2, [r7, #4]
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	3318      	adds	r3, #24
 8008c08:	2200      	movs	r2, #0
 8008c0a:	601a      	str	r2, [r3, #0]
 8008c0c:	605a      	str	r2, [r3, #4]
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	2200      	movs	r2, #0
 8008c12:	f883 2020 	strb.w	r2, [r3, #32]
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	2200      	movs	r2, #0
 8008c1a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	2200      	movs	r2, #0
 8008c22:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	625a      	str	r2, [r3, #36]	; 0x24
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	629a      	str	r2, [r3, #40]	; 0x28
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	68ba      	ldr	r2, [r7, #8]
 8008c36:	62da      	str	r2, [r3, #44]	; 0x2c
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	687a      	ldr	r2, [r7, #4]
 8008c3c:	631a      	str	r2, [r3, #48]	; 0x30

	}
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	4618      	mov	r0, r3
 8008c42:	3714      	adds	r7, #20
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr

08008c4c <_ZN7MicroSwC1EP12GPIO_TypeDeft>:
class MicroSw
{
	GPIO_TypeDef *GPIOx;
	unsigned short pin;
public:
	MicroSw(GPIO_TypeDef *_GPIOx,unsigned short _pin):GPIOx(_GPIOx),pin(_pin)
 8008c4c:	b480      	push	{r7}
 8008c4e:	b085      	sub	sp, #20
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	60f8      	str	r0, [r7, #12]
 8008c54:	60b9      	str	r1, [r7, #8]
 8008c56:	4613      	mov	r3, r2
 8008c58:	80fb      	strh	r3, [r7, #6]
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	68ba      	ldr	r2, [r7, #8]
 8008c5e:	601a      	str	r2, [r3, #0]
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	88fa      	ldrh	r2, [r7, #6]
 8008c64:	809a      	strh	r2, [r3, #4]
	{

	}
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	4618      	mov	r0, r3
 8008c6a:	3714      	adds	r7, #20
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c72:	4770      	bx	lr

08008c74 <_ZN3ADCC1Ess>:
class ADC
{
	short channel=0;
	short adc_x=0;
public:
	ADC(short _adc_x,short _channel):channel(_channel),adc_x(_adc_x)
 8008c74:	b480      	push	{r7}
 8008c76:	b083      	sub	sp, #12
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
 8008c7c:	460b      	mov	r3, r1
 8008c7e:	807b      	strh	r3, [r7, #2]
 8008c80:	4613      	mov	r3, r2
 8008c82:	803b      	strh	r3, [r7, #0]
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	883a      	ldrh	r2, [r7, #0]
 8008c88:	801a      	strh	r2, [r3, #0]
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	887a      	ldrh	r2, [r7, #2]
 8008c8e:	805a      	strh	r2, [r3, #2]
	{

	}
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	4618      	mov	r0, r3
 8008c94:	370c      	adds	r7, #12
 8008c96:	46bd      	mov	sp, r7
 8008c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9c:	4770      	bx	lr

08008c9e <_ZN7VL53L0X10setTimeoutEt>:
    void startContinuous(uint32_t period_ms = 0);
    void stopContinuous(void);
    uint16_t readRangeContinuousMillimeters(void);
    uint16_t readRangeSingleMillimeters(void);

    inline void setTimeout(uint16_t timeout) { io_timeout = timeout; }
 8008c9e:	b480      	push	{r7}
 8008ca0:	b083      	sub	sp, #12
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	6078      	str	r0, [r7, #4]
 8008ca6:	460b      	mov	r3, r1
 8008ca8:	807b      	strh	r3, [r7, #2]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	887a      	ldrh	r2, [r7, #2]
 8008cae:	805a      	strh	r2, [r3, #2]
 8008cb0:	bf00      	nop
 8008cb2:	370c      	adds	r7, #12
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cba:	4770      	bx	lr

08008cbc <_ZN21LowlayerHandelTypedefC1Ev>:
public:
	CanBus extcan;
	MicroSw sw1,sw2,sw3,sw4,sw5,sw6;
	ADC ad1,ad2,ad3,ad4,ad5,ad6;
	VL53L0X vl53l0x_0,vl53l0x_1,vl53l0x_2;
	LowlayerHandelTypedef():
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b082      	sub	sp, #8
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
	sw1(GPIOB,GPIO_PIN_0),sw2(GPIOB,GPIO_PIN_1),sw3(GPIOA,GPIO_PIN_8),sw4(GPIOA,GPIO_PIN_9),sw5(GPIOA,GPIO_PIN_10),
	sw6(GPIOA,GPIO_PIN_7),
	ad1(2,3),ad2(2,2),ad3(2,1),ad4(1,4),ad5(1,2),ad6(1,1),
	extcan(CAN_ID_EXT,CAN_RTR_DATA),vl53l0x_0(0x29),vl53l0x_1(0x2B),vl53l0x_2(0x2D)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	2104      	movs	r1, #4
 8008cca:	4618      	mov	r0, r3
 8008ccc:	f7ff ff94 	bl	8008bf8 <_ZN6CanBusC1Emm>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	3334      	adds	r3, #52	; 0x34
 8008cd4:	2201      	movs	r2, #1
 8008cd6:	4937      	ldr	r1, [pc, #220]	; (8008db4 <_ZN21LowlayerHandelTypedefC1Ev+0xf8>)
 8008cd8:	4618      	mov	r0, r3
 8008cda:	f7ff ffb7 	bl	8008c4c <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	333c      	adds	r3, #60	; 0x3c
 8008ce2:	2202      	movs	r2, #2
 8008ce4:	4933      	ldr	r1, [pc, #204]	; (8008db4 <_ZN21LowlayerHandelTypedefC1Ev+0xf8>)
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f7ff ffb0 	bl	8008c4c <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	3344      	adds	r3, #68	; 0x44
 8008cf0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008cf4:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	f7ff ffa7 	bl	8008c4c <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	334c      	adds	r3, #76	; 0x4c
 8008d02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d06:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	f7ff ff9e 	bl	8008c4c <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	3354      	adds	r3, #84	; 0x54
 8008d14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008d18:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	f7ff ff95 	bl	8008c4c <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	335c      	adds	r3, #92	; 0x5c
 8008d26:	2280      	movs	r2, #128	; 0x80
 8008d28:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	f7ff ff8d 	bl	8008c4c <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	3364      	adds	r3, #100	; 0x64
 8008d36:	2203      	movs	r2, #3
 8008d38:	2102      	movs	r1, #2
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f7ff ff9a 	bl	8008c74 <_ZN3ADCC1Ess>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	3368      	adds	r3, #104	; 0x68
 8008d44:	2202      	movs	r2, #2
 8008d46:	2102      	movs	r1, #2
 8008d48:	4618      	mov	r0, r3
 8008d4a:	f7ff ff93 	bl	8008c74 <_ZN3ADCC1Ess>
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	336c      	adds	r3, #108	; 0x6c
 8008d52:	2201      	movs	r2, #1
 8008d54:	2102      	movs	r1, #2
 8008d56:	4618      	mov	r0, r3
 8008d58:	f7ff ff8c 	bl	8008c74 <_ZN3ADCC1Ess>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	3370      	adds	r3, #112	; 0x70
 8008d60:	2204      	movs	r2, #4
 8008d62:	2101      	movs	r1, #1
 8008d64:	4618      	mov	r0, r3
 8008d66:	f7ff ff85 	bl	8008c74 <_ZN3ADCC1Ess>
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	3374      	adds	r3, #116	; 0x74
 8008d6e:	2202      	movs	r2, #2
 8008d70:	2101      	movs	r1, #1
 8008d72:	4618      	mov	r0, r3
 8008d74:	f7ff ff7e 	bl	8008c74 <_ZN3ADCC1Ess>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	3378      	adds	r3, #120	; 0x78
 8008d7c:	2201      	movs	r2, #1
 8008d7e:	2101      	movs	r1, #1
 8008d80:	4618      	mov	r0, r3
 8008d82:	f7ff ff77 	bl	8008c74 <_ZN3ADCC1Ess>
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	337c      	adds	r3, #124	; 0x7c
 8008d8a:	2129      	movs	r1, #41	; 0x29
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	f7fe fbb9 	bl	8007504 <_ZN7VL53L0XC1Et>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	338c      	adds	r3, #140	; 0x8c
 8008d96:	212b      	movs	r1, #43	; 0x2b
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f7fe fbb3 	bl	8007504 <_ZN7VL53L0XC1Et>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	339c      	adds	r3, #156	; 0x9c
 8008da2:	212d      	movs	r1, #45	; 0x2d
 8008da4:	4618      	mov	r0, r3
 8008da6:	f7fe fbad 	bl	8007504 <_ZN7VL53L0XC1Et>
	{

	}
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	4618      	mov	r0, r3
 8008dae:	3708      	adds	r7, #8
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bd80      	pop	{r7, pc}
 8008db4:	48000400 	.word	0x48000400

08008db8 <_ZN3AppC1EP21LowlayerHandelTypedef>:
	unsigned char txbuf4[6]={0,};
	void DivideData();
	float distance[6];
	bool TXok=false;
public:
	App(LowlayerHandelTypedef *_plow):plow(_plow)
 8008db8:	b480      	push	{r7}
 8008dba:	b083      	sub	sp, #12
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
 8008dc0:	6039      	str	r1, [r7, #0]
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	683a      	ldr	r2, [r7, #0]
 8008dc6:	601a      	str	r2, [r3, #0]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	809a      	strh	r2, [r3, #4]
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	3306      	adds	r3, #6
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	601a      	str	r2, [r3, #0]
 8008dd6:	605a      	str	r2, [r3, #4]
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	330e      	adds	r3, #14
 8008ddc:	2200      	movs	r2, #0
 8008dde:	601a      	str	r2, [r3, #0]
 8008de0:	605a      	str	r2, [r3, #4]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2200      	movs	r2, #0
 8008de6:	759a      	strb	r2, [r3, #22]
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	3317      	adds	r3, #23
 8008dec:	2200      	movs	r2, #0
 8008dee:	601a      	str	r2, [r3, #0]
 8008df0:	809a      	strh	r2, [r3, #4]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2200      	movs	r2, #0
 8008df6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	{
	}
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	370c      	adds	r7, #12
 8008e00:	46bd      	mov	sp, r7
 8008e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e06:	4770      	bx	lr

08008e08 <_ZN6Timer1C1EP17TIM_HandleTypeDef>:
	 unsigned short Prescaler;
	 float ajustperiod;

	TIM_HandleTypeDef *htim;
public:
	Timer1(TIM_HandleTypeDef *timhandle):htim(timhandle),period(0),counterperiod(0),Prescaler(0),ajustperiod(0)
 8008e08:	b480      	push	{r7}
 8008e0a:	b083      	sub	sp, #12
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
 8008e10:	6039      	str	r1, [r7, #0]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f04f 0200 	mov.w	r2, #0
 8008e18:	601a      	str	r2, [r3, #0]
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	809a      	strh	r2, [r3, #4]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2200      	movs	r2, #0
 8008e24:	80da      	strh	r2, [r3, #6]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f04f 0200 	mov.w	r2, #0
 8008e2c:	609a      	str	r2, [r3, #8]
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	683a      	ldr	r2, [r7, #0]
 8008e32:	60da      	str	r2, [r3, #12]
	{

	}
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	4618      	mov	r0, r3
 8008e38:	370c      	adds	r7, #12
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr
	...

08008e44 <_ZN6Timer111SetLoopTimeEf>:
 void SetLoopTime(float p)
 8008e44:	b580      	push	{r7, lr}
 8008e46:	ed2d 8b02 	vpush	{d8}
 8008e4a:	b082      	sub	sp, #8
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
 8008e50:	ed87 0a00 	vstr	s0, [r7]
	{
	 period=p/1000;
 8008e54:	ed97 7a00 	vldr	s14, [r7]
 8008e58:	eddf 6a31 	vldr	s13, [pc, #196]	; 8008f20 <_ZN6Timer111SetLoopTimeEf+0xdc>
 8008e5c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	edc3 7a00 	vstr	s15, [r3]
	 				/**************initialization******************/
	 						while(ajustperiod!=period)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	ed93 7a02 	vldr	s14, [r3, #8]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	edd3 7a00 	vldr	s15, [r3]
 8008e72:	eeb4 7a67 	vcmp.f32	s14, s15
 8008e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e7a:	d040      	beq.n	8008efe <_ZN6Timer111SetLoopTimeEf+0xba>
	 						{
	 							Prescaler++;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	88db      	ldrh	r3, [r3, #6]
 8008e80:	3301      	adds	r3, #1
 8008e82:	b29a      	uxth	r2, r3
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	80da      	strh	r2, [r3, #6]
	 							for(counterperiod=0;counterperiod<65535;counterperiod++)
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	809a      	strh	r2, [r3, #4]
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	889b      	ldrh	r3, [r3, #4]
 8008e92:	461a      	mov	r2, r3
 8008e94:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	dce4      	bgt.n	8008e66 <_ZN6Timer111SetLoopTimeEf+0x22>
	 							{
	 							ajustperiod=((float)Prescaler*((float)counterperiod+1))/HAL_RCC_GetPCLK1Freq();
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	88db      	ldrh	r3, [r3, #6]
 8008ea0:	ee07 3a90 	vmov	s15, r3
 8008ea4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	889b      	ldrh	r3, [r3, #4]
 8008eac:	ee07 3a90 	vmov	s15, r3
 8008eb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008eb4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008eb8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ebc:	ee27 8a27 	vmul.f32	s16, s14, s15
 8008ec0:	f7fc ff42 	bl	8005d48 <HAL_RCC_GetPCLK1Freq>
 8008ec4:	ee07 0a90 	vmov	s15, r0
 8008ec8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008ecc:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	edc3 7a02 	vstr	s15, [r3, #8]
	 								if(ajustperiod==period)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	ed93 7a02 	vldr	s14, [r3, #8]
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	edd3 7a00 	vldr	s15, [r3]
 8008ee2:	eeb4 7a67 	vcmp.f32	s14, s15
 8008ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008eea:	d006      	beq.n	8008efa <_ZN6Timer111SetLoopTimeEf+0xb6>
	 							for(counterperiod=0;counterperiod<65535;counterperiod++)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	889b      	ldrh	r3, [r3, #4]
 8008ef0:	3301      	adds	r3, #1
 8008ef2:	b29a      	uxth	r2, r3
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	809a      	strh	r2, [r3, #4]
 8008ef8:	e7c9      	b.n	8008e8e <_ZN6Timer111SetLoopTimeEf+0x4a>
	 								{
	 									break;
 8008efa:	bf00      	nop
	 						while(ajustperiod!=period)
 8008efc:	e7b3      	b.n	8008e66 <_ZN6Timer111SetLoopTimeEf+0x22>
	 								}
	 							}
	 						}
	 						htim->Init.Prescaler=(unsigned short)Prescaler-1;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	68db      	ldr	r3, [r3, #12]
 8008f02:	687a      	ldr	r2, [r7, #4]
 8008f04:	88d2      	ldrh	r2, [r2, #6]
 8008f06:	3a01      	subs	r2, #1
 8008f08:	605a      	str	r2, [r3, #4]
	 						htim->Init.Period=(unsigned short)counterperiod;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	68db      	ldr	r3, [r3, #12]
 8008f0e:	687a      	ldr	r2, [r7, #4]
 8008f10:	8892      	ldrh	r2, [r2, #4]
 8008f12:	60da      	str	r2, [r3, #12]

				/***********************************************/

	}
 8008f14:	bf00      	nop
 8008f16:	3708      	adds	r7, #8
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	ecbd 8b02 	vpop	{d8}
 8008f1e:	bd80      	pop	{r7, pc}
 8008f20:	447a0000 	.word	0x447a0000

08008f24 <_ZN6Timer15StartEv>:
	void Start()
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b082      	sub	sp, #8
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
		{
		HAL_TIM_Base_Init(htim);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	68db      	ldr	r3, [r3, #12]
 8008f30:	4618      	mov	r0, r3
 8008f32:	f7fd f873 	bl	800601c <HAL_TIM_Base_Init>
			HAL_TIM_Base_Start_IT(htim);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	68db      	ldr	r3, [r3, #12]
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	f7fd f899 	bl	8006072 <HAL_TIM_Base_Start_IT>
		}
 8008f40:	bf00      	nop
 8008f42:	3708      	adds	r7, #8
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}

08008f48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b0be      	sub	sp, #248	; 0xf8
 8008f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	 setbuf(stdout, NULL);
 8008f4e:	4b42      	ldr	r3, [pc, #264]	; (8009058 <main+0x110>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	689b      	ldr	r3, [r3, #8]
 8008f54:	2100      	movs	r1, #0
 8008f56:	4618      	mov	r0, r3
 8008f58:	f000 fbf8 	bl	800974c <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008f5c:	f7f8 ff24 	bl	8001da8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008f60:	f000 f87e 	bl	8009060 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008f64:	f7ff fd54 	bl	8008a10 <MX_GPIO_Init>
  MX_DMA_Init();
 8008f68:	f7ff fd2c 	bl	80089c4 <MX_DMA_Init>
  MX_ADC1_Init();
 8008f6c:	f7ff fac8 	bl	8008500 <MX_ADC1_Init>
  MX_ADC2_Init();
 8008f70:	f7ff fb50 	bl	8008614 <MX_ADC2_Init>
  MX_CAN_Init();
 8008f74:	f7ff fc9c 	bl	80088b0 <MX_CAN_Init>
  MX_USART2_UART_Init();
 8008f78:	f000 fb00 	bl	800957c <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8008f7c:	f000 faa2 	bl	80094c4 <MX_TIM6_Init>
  MX_I2C1_Init();
 8008f80:	f7ff fdb6 	bl	8008af0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  LowlayerHandelTypedef hlow;
 8008f84:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008f88:	4618      	mov	r0, r3
 8008f8a:	f7ff fe97 	bl	8008cbc <_ZN21LowlayerHandelTypedefC1Ev>
  FilterConfig();
 8008f8e:	f7fe f947 	bl	8007220 <_Z12FilterConfigv>
  hlow.ad1.Start();
 8008f92:	f7fd fef5 	bl	8006d80 <_ZN3ADC5StartEv>
  Timer1 LoopInt(&htim6);
 8008f96:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8008f9a:	4930      	ldr	r1, [pc, #192]	; (800905c <main+0x114>)
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f7ff ff33 	bl	8008e08 <_ZN6Timer1C1EP17TIM_HandleTypeDef>
  LoopInt.SetLoopTime(2);
 8008fa2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8008fa6:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8008faa:	4618      	mov	r0, r3
 8008fac:	f7ff ff4a 	bl	8008e44 <_ZN6Timer111SetLoopTimeEf>
  LoopInt.Start();
 8008fb0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f7ff ffb5 	bl	8008f24 <_ZN6Timer15StartEv>
  App app(&hlow);
 8008fba:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8008fbe:	463b      	mov	r3, r7
 8008fc0:	4611      	mov	r1, r2
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	f7ff fef8 	bl	8008db8 <_ZN3AppC1EP21LowlayerHandelTypedef>
/********VL53L0x init****************************/
  hlow.vl53l0x_0.init();
 8008fc8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008fcc:	337c      	adds	r3, #124	; 0x7c
 8008fce:	2101      	movs	r1, #1
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	f7fe faae 	bl	8007532 <_ZN7VL53L0X4initEb>
  hlow.vl53l0x_1.init();
 8008fd6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008fda:	338c      	adds	r3, #140	; 0x8c
 8008fdc:	2101      	movs	r1, #1
 8008fde:	4618      	mov	r0, r3
 8008fe0:	f7fe faa7 	bl	8007532 <_ZN7VL53L0X4initEb>
  hlow.vl53l0x_2.init();
 8008fe4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008fe8:	339c      	adds	r3, #156	; 0x9c
 8008fea:	2101      	movs	r1, #1
 8008fec:	4618      	mov	r0, r3
 8008fee:	f7fe faa0 	bl	8007532 <_ZN7VL53L0X4initEb>

  hlow.vl53l0x_0.setTimeout(500);
 8008ff2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8008ff6:	337c      	adds	r3, #124	; 0x7c
 8008ff8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	f7ff fe4e 	bl	8008c9e <_ZN7VL53L0X10setTimeoutEt>
  hlow.vl53l0x_1.setTimeout(500);
 8009002:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8009006:	338c      	adds	r3, #140	; 0x8c
 8009008:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800900c:	4618      	mov	r0, r3
 800900e:	f7ff fe46 	bl	8008c9e <_ZN7VL53L0X10setTimeoutEt>
  hlow.vl53l0x_2.setTimeout(500);
 8009012:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8009016:	339c      	adds	r3, #156	; 0x9c
 8009018:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800901c:	4618      	mov	r0, r3
 800901e:	f7ff fe3e 	bl	8008c9e <_ZN7VL53L0X10setTimeoutEt>

  hlow.vl53l0x_0.startContinuous(4);
 8009022:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8009026:	337c      	adds	r3, #124	; 0x7c
 8009028:	2104      	movs	r1, #4
 800902a:	4618      	mov	r0, r3
 800902c:	f7fe ffb5 	bl	8007f9a <_ZN7VL53L0X15startContinuousEm>
  hlow.vl53l0x_1.startContinuous(4);
 8009030:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8009034:	338c      	adds	r3, #140	; 0x8c
 8009036:	2104      	movs	r1, #4
 8009038:	4618      	mov	r0, r3
 800903a:	f7fe ffae 	bl	8007f9a <_ZN7VL53L0X15startContinuousEm>
  hlow.vl53l0x_2.startContinuous(4);
 800903e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8009042:	339c      	adds	r3, #156	; 0x9c
 8009044:	2104      	movs	r1, #4
 8009046:	4618      	mov	r0, r3
 8009048:	f7fe ffa7 	bl	8007f9a <_ZN7VL53L0X15startContinuousEm>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
#ifdef RUN
	  app.TaskShift();
 800904c:	463b      	mov	r3, r7
 800904e:	4618      	mov	r0, r3
 8009050:	f7fe f806 	bl	8007060 <_ZN3App9TaskShiftEv>
 8009054:	e7fa      	b.n	800904c <main+0x104>
 8009056:	bf00      	nop
 8009058:	2000000c 	.word	0x2000000c
 800905c:	200008e0 	.word	0x200008e0

08009060 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b096      	sub	sp, #88	; 0x58
 8009064:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009066:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800906a:	2228      	movs	r2, #40	; 0x28
 800906c:	2100      	movs	r1, #0
 800906e:	4618      	mov	r0, r3
 8009070:	f000 fb4c 	bl	800970c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009074:	f107 031c 	add.w	r3, r7, #28
 8009078:	2200      	movs	r2, #0
 800907a:	601a      	str	r2, [r3, #0]
 800907c:	605a      	str	r2, [r3, #4]
 800907e:	609a      	str	r2, [r3, #8]
 8009080:	60da      	str	r2, [r3, #12]
 8009082:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009084:	1d3b      	adds	r3, r7, #4
 8009086:	2200      	movs	r2, #0
 8009088:	601a      	str	r2, [r3, #0]
 800908a:	605a      	str	r2, [r3, #4]
 800908c:	609a      	str	r2, [r3, #8]
 800908e:	60da      	str	r2, [r3, #12]
 8009090:	611a      	str	r2, [r3, #16]
 8009092:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8009094:	2303      	movs	r3, #3
 8009096:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009098:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800909c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800909e:	2300      	movs	r3, #0
 80090a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80090a2:	2301      	movs	r3, #1
 80090a4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80090a6:	2310      	movs	r3, #16
 80090a8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80090aa:	2302      	movs	r3, #2
 80090ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80090ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80090b2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80090b4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80090b8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80090ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80090be:	4618      	mov	r0, r3
 80090c0:	f7fb fd62 	bl	8004b88 <HAL_RCC_OscConfig>
 80090c4:	4603      	mov	r3, r0
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	bf14      	ite	ne
 80090ca:	2301      	movne	r3, #1
 80090cc:	2300      	moveq	r3, #0
 80090ce:	b2db      	uxtb	r3, r3
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d001      	beq.n	80090d8 <_Z18SystemClock_Configv+0x78>
  {
    Error_Handler();
 80090d4:	f000 f831 	bl	800913a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80090d8:	230f      	movs	r3, #15
 80090da:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80090dc:	2302      	movs	r3, #2
 80090de:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80090e0:	2300      	movs	r3, #0
 80090e2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80090e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090e8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80090ea:	2300      	movs	r3, #0
 80090ec:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80090ee:	f107 031c 	add.w	r3, r7, #28
 80090f2:	2102      	movs	r1, #2
 80090f4:	4618      	mov	r0, r3
 80090f6:	f7fc fc35 	bl	8005964 <HAL_RCC_ClockConfig>
 80090fa:	4603      	mov	r3, r0
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	bf14      	ite	ne
 8009100:	2301      	movne	r3, #1
 8009102:	2300      	moveq	r3, #0
 8009104:	b2db      	uxtb	r3, r3
 8009106:	2b00      	cmp	r3, #0
 8009108:	d001      	beq.n	800910e <_Z18SystemClock_Configv+0xae>
  {
    Error_Handler();
 800910a:	f000 f816 	bl	800913a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800910e:	2320      	movs	r3, #32
 8009110:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8009112:	2300      	movs	r3, #0
 8009114:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009116:	1d3b      	adds	r3, r7, #4
 8009118:	4618      	mov	r0, r3
 800911a:	f7fc fe59 	bl	8005dd0 <HAL_RCCEx_PeriphCLKConfig>
 800911e:	4603      	mov	r3, r0
 8009120:	2b00      	cmp	r3, #0
 8009122:	bf14      	ite	ne
 8009124:	2301      	movne	r3, #1
 8009126:	2300      	moveq	r3, #0
 8009128:	b2db      	uxtb	r3, r3
 800912a:	2b00      	cmp	r3, #0
 800912c:	d001      	beq.n	8009132 <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 800912e:	f000 f804 	bl	800913a <Error_Handler>
  }
}
 8009132:	bf00      	nop
 8009134:	3758      	adds	r7, #88	; 0x58
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}

0800913a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800913a:	b480      	push	{r7}
 800913c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800913e:	bf00      	nop
 8009140:	46bd      	mov	sp, r7
 8009142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009146:	4770      	bx	lr

08009148 <__io_putchar>:

#ifdef __cplusplus
 extern "C" {
#endif
PUTCHAR_PROTOTYPE
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b082      	sub	sp, #8
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8009150:	1d39      	adds	r1, r7, #4
 8009152:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009156:	2201      	movs	r2, #1
 8009158:	4803      	ldr	r0, [pc, #12]	; (8009168 <__io_putchar+0x20>)
 800915a:	f7fd fa24 	bl	80065a6 <HAL_UART_Transmit>

  return ch;
 800915e:	687b      	ldr	r3, [r7, #4]
}
 8009160:	4618      	mov	r0, r3
 8009162:	3708      	adds	r7, #8
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}
 8009168:	20000920 	.word	0x20000920

0800916c <__io_getchar>:

GETCHAR_PROTOTYPE
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b084      	sub	sp, #16
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
  uint8_t ch = 0;
 8009174:	2300      	movs	r3, #0
 8009176:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Receive(&huart2,(uint8_t *)&ch, 1, 0xFFFF);
 8009178:	f107 010f 	add.w	r1, r7, #15
 800917c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009180:	2201      	movs	r2, #1
 8009182:	480a      	ldr	r0, [pc, #40]	; (80091ac <__io_getchar+0x40>)
 8009184:	f7fd fa9c 	bl	80066c0 <HAL_UART_Receive>

  if (ch == '\r')
 8009188:	7bfb      	ldrb	r3, [r7, #15]
 800918a:	2b0d      	cmp	r3, #13
 800918c:	d104      	bne.n	8009198 <__io_getchar+0x2c>
  {
      __io_putchar('\r');
 800918e:	200d      	movs	r0, #13
 8009190:	f7ff ffda 	bl	8009148 <__io_putchar>
      ch = '\n';
 8009194:	230a      	movs	r3, #10
 8009196:	73fb      	strb	r3, [r7, #15]
  }

  return __io_putchar(ch);
 8009198:	7bfb      	ldrb	r3, [r7, #15]
 800919a:	4618      	mov	r0, r3
 800919c:	f7ff ffd4 	bl	8009148 <__io_putchar>
 80091a0:	4603      	mov	r3, r0
//  return ch;
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3710      	adds	r7, #16
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}
 80091aa:	bf00      	nop
 80091ac:	20000920 	.word	0x20000920

080091b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80091b0:	b480      	push	{r7}
 80091b2:	b083      	sub	sp, #12
 80091b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80091b6:	4a0f      	ldr	r2, [pc, #60]	; (80091f4 <HAL_MspInit+0x44>)
 80091b8:	4b0e      	ldr	r3, [pc, #56]	; (80091f4 <HAL_MspInit+0x44>)
 80091ba:	699b      	ldr	r3, [r3, #24]
 80091bc:	f043 0301 	orr.w	r3, r3, #1
 80091c0:	6193      	str	r3, [r2, #24]
 80091c2:	4b0c      	ldr	r3, [pc, #48]	; (80091f4 <HAL_MspInit+0x44>)
 80091c4:	699b      	ldr	r3, [r3, #24]
 80091c6:	f003 0301 	and.w	r3, r3, #1
 80091ca:	607b      	str	r3, [r7, #4]
 80091cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80091ce:	4a09      	ldr	r2, [pc, #36]	; (80091f4 <HAL_MspInit+0x44>)
 80091d0:	4b08      	ldr	r3, [pc, #32]	; (80091f4 <HAL_MspInit+0x44>)
 80091d2:	69db      	ldr	r3, [r3, #28]
 80091d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80091d8:	61d3      	str	r3, [r2, #28]
 80091da:	4b06      	ldr	r3, [pc, #24]	; (80091f4 <HAL_MspInit+0x44>)
 80091dc:	69db      	ldr	r3, [r3, #28]
 80091de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80091e2:	603b      	str	r3, [r7, #0]
 80091e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80091e6:	bf00      	nop
 80091e8:	370c      	adds	r7, #12
 80091ea:	46bd      	mov	sp, r7
 80091ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f0:	4770      	bx	lr
 80091f2:	bf00      	nop
 80091f4:	40021000 	.word	0x40021000

080091f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80091f8:	b480      	push	{r7}
 80091fa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80091fc:	bf00      	nop
 80091fe:	46bd      	mov	sp, r7
 8009200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009204:	4770      	bx	lr

08009206 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009206:	b480      	push	{r7}
 8009208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800920a:	e7fe      	b.n	800920a <HardFault_Handler+0x4>

0800920c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800920c:	b480      	push	{r7}
 800920e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009210:	e7fe      	b.n	8009210 <MemManage_Handler+0x4>

08009212 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009212:	b480      	push	{r7}
 8009214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009216:	e7fe      	b.n	8009216 <BusFault_Handler+0x4>

08009218 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009218:	b480      	push	{r7}
 800921a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800921c:	e7fe      	b.n	800921c <UsageFault_Handler+0x4>

0800921e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800921e:	b480      	push	{r7}
 8009220:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009222:	bf00      	nop
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr

0800922c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800922c:	b480      	push	{r7}
 800922e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009230:	bf00      	nop
 8009232:	46bd      	mov	sp, r7
 8009234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009238:	4770      	bx	lr

0800923a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800923a:	b480      	push	{r7}
 800923c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800923e:	bf00      	nop
 8009240:	46bd      	mov	sp, r7
 8009242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009246:	4770      	bx	lr

08009248 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800924c:	f7f8 fdf2 	bl	8001e34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8009250:	bf00      	nop
 8009252:	bd80      	pop	{r7, pc}

08009254 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8009258:	4802      	ldr	r0, [pc, #8]	; (8009264 <DMA1_Channel1_IRQHandler+0x10>)
 800925a:	f7fa fc54 	bl	8003b06 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800925e:	bf00      	nop
 8009260:	bd80      	pop	{r7, pc}
 8009262:	bf00      	nop
 8009264:	200007e4 	.word	0x200007e4

08009268 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800926c:	4802      	ldr	r0, [pc, #8]	; (8009278 <DMA1_Channel2_IRQHandler+0x10>)
 800926e:	f7fa fc4a 	bl	8003b06 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8009272:	bf00      	nop
 8009274:	bd80      	pop	{r7, pc}
 8009276:	bf00      	nop
 8009278:	20000828 	.word	0x20000828

0800927c <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8009280:	4802      	ldr	r0, [pc, #8]	; (800928c <CAN_RX0_IRQHandler+0x10>)
 8009282:	f7fa f865 	bl	8003350 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 8009286:	bf00      	nop
 8009288:	bd80      	pop	{r7, pc}
 800928a:	bf00      	nop
 800928c:	2000086c 	.word	0x2000086c

08009290 <CAN_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN_RX1_IRQHandler(void)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX1_IRQn 0 */

  /* USER CODE END CAN_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8009294:	4802      	ldr	r0, [pc, #8]	; (80092a0 <CAN_RX1_IRQHandler+0x10>)
 8009296:	f7fa f85b 	bl	8003350 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX1_IRQn 1 */

  /* USER CODE END CAN_RX1_IRQn 1 */
}
 800929a:	bf00      	nop
 800929c:	bd80      	pop	{r7, pc}
 800929e:	bf00      	nop
 80092a0:	2000086c 	.word	0x2000086c

080092a4 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80092a8:	4802      	ldr	r0, [pc, #8]	; (80092b4 <TIM6_DAC1_IRQHandler+0x10>)
 80092aa:	f7fc fefd 	bl	80060a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 80092ae:	bf00      	nop
 80092b0:	bd80      	pop	{r7, pc}
 80092b2:	bf00      	nop
 80092b4:	200008e0 	.word	0x200008e0

080092b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80092b8:	b480      	push	{r7}
 80092ba:	af00      	add	r7, sp, #0
	return 1;
 80092bc:	2301      	movs	r3, #1
}
 80092be:	4618      	mov	r0, r3
 80092c0:	46bd      	mov	sp, r7
 80092c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c6:	4770      	bx	lr

080092c8 <_kill>:

int _kill(int pid, int sig)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b082      	sub	sp, #8
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
 80092d0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80092d2:	f000 f9f1 	bl	80096b8 <__errno>
 80092d6:	4602      	mov	r2, r0
 80092d8:	2316      	movs	r3, #22
 80092da:	6013      	str	r3, [r2, #0]
	return -1;
 80092dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	3708      	adds	r7, #8
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bd80      	pop	{r7, pc}

080092e8 <_exit>:

void _exit (int status)
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b082      	sub	sp, #8
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80092f0:	f04f 31ff 	mov.w	r1, #4294967295
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f7ff ffe7 	bl	80092c8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80092fa:	e7fe      	b.n	80092fa <_exit+0x12>

080092fc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80092fc:	b590      	push	{r4, r7, lr}
 80092fe:	b087      	sub	sp, #28
 8009300:	af00      	add	r7, sp, #0
 8009302:	60f8      	str	r0, [r7, #12]
 8009304:	60b9      	str	r1, [r7, #8]
 8009306:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009308:	2300      	movs	r3, #0
 800930a:	617b      	str	r3, [r7, #20]
 800930c:	e00a      	b.n	8009324 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800930e:	68bc      	ldr	r4, [r7, #8]
 8009310:	1c63      	adds	r3, r4, #1
 8009312:	60bb      	str	r3, [r7, #8]
 8009314:	f7ff ff2a 	bl	800916c <__io_getchar>
 8009318:	4603      	mov	r3, r0
 800931a:	b2db      	uxtb	r3, r3
 800931c:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800931e:	697b      	ldr	r3, [r7, #20]
 8009320:	3301      	adds	r3, #1
 8009322:	617b      	str	r3, [r7, #20]
 8009324:	697a      	ldr	r2, [r7, #20]
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	429a      	cmp	r2, r3
 800932a:	dbf0      	blt.n	800930e <_read+0x12>
	}

return len;
 800932c:	687b      	ldr	r3, [r7, #4]
}
 800932e:	4618      	mov	r0, r3
 8009330:	371c      	adds	r7, #28
 8009332:	46bd      	mov	sp, r7
 8009334:	bd90      	pop	{r4, r7, pc}

08009336 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8009336:	b580      	push	{r7, lr}
 8009338:	b086      	sub	sp, #24
 800933a:	af00      	add	r7, sp, #0
 800933c:	60f8      	str	r0, [r7, #12]
 800933e:	60b9      	str	r1, [r7, #8]
 8009340:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009342:	2300      	movs	r3, #0
 8009344:	617b      	str	r3, [r7, #20]
 8009346:	e009      	b.n	800935c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	1c5a      	adds	r2, r3, #1
 800934c:	60ba      	str	r2, [r7, #8]
 800934e:	781b      	ldrb	r3, [r3, #0]
 8009350:	4618      	mov	r0, r3
 8009352:	f7ff fef9 	bl	8009148 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	3301      	adds	r3, #1
 800935a:	617b      	str	r3, [r7, #20]
 800935c:	697a      	ldr	r2, [r7, #20]
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	429a      	cmp	r2, r3
 8009362:	dbf1      	blt.n	8009348 <_write+0x12>
	}
	return len;
 8009364:	687b      	ldr	r3, [r7, #4]
}
 8009366:	4618      	mov	r0, r3
 8009368:	3718      	adds	r7, #24
 800936a:	46bd      	mov	sp, r7
 800936c:	bd80      	pop	{r7, pc}
	...

08009370 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b084      	sub	sp, #16
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8009378:	4b11      	ldr	r3, [pc, #68]	; (80093c0 <_sbrk+0x50>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d102      	bne.n	8009386 <_sbrk+0x16>
		heap_end = &end;
 8009380:	4b0f      	ldr	r3, [pc, #60]	; (80093c0 <_sbrk+0x50>)
 8009382:	4a10      	ldr	r2, [pc, #64]	; (80093c4 <_sbrk+0x54>)
 8009384:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8009386:	4b0e      	ldr	r3, [pc, #56]	; (80093c0 <_sbrk+0x50>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800938c:	4b0c      	ldr	r3, [pc, #48]	; (80093c0 <_sbrk+0x50>)
 800938e:	681a      	ldr	r2, [r3, #0]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	4413      	add	r3, r2
 8009394:	466a      	mov	r2, sp
 8009396:	4293      	cmp	r3, r2
 8009398:	d907      	bls.n	80093aa <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800939a:	f000 f98d 	bl	80096b8 <__errno>
 800939e:	4602      	mov	r2, r0
 80093a0:	230c      	movs	r3, #12
 80093a2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80093a4:	f04f 33ff 	mov.w	r3, #4294967295
 80093a8:	e006      	b.n	80093b8 <_sbrk+0x48>
	}

	heap_end += incr;
 80093aa:	4b05      	ldr	r3, [pc, #20]	; (80093c0 <_sbrk+0x50>)
 80093ac:	681a      	ldr	r2, [r3, #0]
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	4413      	add	r3, r2
 80093b2:	4a03      	ldr	r2, [pc, #12]	; (80093c0 <_sbrk+0x50>)
 80093b4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80093b6:	68fb      	ldr	r3, [r7, #12]
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	3710      	adds	r7, #16
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}
 80093c0:	20000700 	.word	0x20000700
 80093c4:	200009a0 	.word	0x200009a0

080093c8 <_close>:

int _close(int file)
{
 80093c8:	b480      	push	{r7}
 80093ca:	b083      	sub	sp, #12
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
	return -1;
 80093d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80093d4:	4618      	mov	r0, r3
 80093d6:	370c      	adds	r7, #12
 80093d8:	46bd      	mov	sp, r7
 80093da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093de:	4770      	bx	lr

080093e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80093e0:	b480      	push	{r7}
 80093e2:	b083      	sub	sp, #12
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
 80093e8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80093f0:	605a      	str	r2, [r3, #4]
	return 0;
 80093f2:	2300      	movs	r3, #0
}
 80093f4:	4618      	mov	r0, r3
 80093f6:	370c      	adds	r7, #12
 80093f8:	46bd      	mov	sp, r7
 80093fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fe:	4770      	bx	lr

08009400 <_isatty>:

int _isatty(int file)
{
 8009400:	b480      	push	{r7}
 8009402:	b083      	sub	sp, #12
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
	return 1;
 8009408:	2301      	movs	r3, #1
}
 800940a:	4618      	mov	r0, r3
 800940c:	370c      	adds	r7, #12
 800940e:	46bd      	mov	sp, r7
 8009410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009414:	4770      	bx	lr

08009416 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009416:	b480      	push	{r7}
 8009418:	b085      	sub	sp, #20
 800941a:	af00      	add	r7, sp, #0
 800941c:	60f8      	str	r0, [r7, #12]
 800941e:	60b9      	str	r1, [r7, #8]
 8009420:	607a      	str	r2, [r7, #4]
	return 0;
 8009422:	2300      	movs	r3, #0
}
 8009424:	4618      	mov	r0, r3
 8009426:	3714      	adds	r7, #20
 8009428:	46bd      	mov	sp, r7
 800942a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942e:	4770      	bx	lr

08009430 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009430:	b480      	push	{r7}
 8009432:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009434:	4a1f      	ldr	r2, [pc, #124]	; (80094b4 <SystemInit+0x84>)
 8009436:	4b1f      	ldr	r3, [pc, #124]	; (80094b4 <SystemInit+0x84>)
 8009438:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800943c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009440:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8009444:	4a1c      	ldr	r2, [pc, #112]	; (80094b8 <SystemInit+0x88>)
 8009446:	4b1c      	ldr	r3, [pc, #112]	; (80094b8 <SystemInit+0x88>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f043 0301 	orr.w	r3, r3, #1
 800944e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8009450:	4919      	ldr	r1, [pc, #100]	; (80094b8 <SystemInit+0x88>)
 8009452:	4b19      	ldr	r3, [pc, #100]	; (80094b8 <SystemInit+0x88>)
 8009454:	685a      	ldr	r2, [r3, #4]
 8009456:	4b19      	ldr	r3, [pc, #100]	; (80094bc <SystemInit+0x8c>)
 8009458:	4013      	ands	r3, r2
 800945a:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800945c:	4a16      	ldr	r2, [pc, #88]	; (80094b8 <SystemInit+0x88>)
 800945e:	4b16      	ldr	r3, [pc, #88]	; (80094b8 <SystemInit+0x88>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8009466:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800946a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800946c:	4a12      	ldr	r2, [pc, #72]	; (80094b8 <SystemInit+0x88>)
 800946e:	4b12      	ldr	r3, [pc, #72]	; (80094b8 <SystemInit+0x88>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009476:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8009478:	4a0f      	ldr	r2, [pc, #60]	; (80094b8 <SystemInit+0x88>)
 800947a:	4b0f      	ldr	r3, [pc, #60]	; (80094b8 <SystemInit+0x88>)
 800947c:	685b      	ldr	r3, [r3, #4]
 800947e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8009482:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8009484:	4a0c      	ldr	r2, [pc, #48]	; (80094b8 <SystemInit+0x88>)
 8009486:	4b0c      	ldr	r3, [pc, #48]	; (80094b8 <SystemInit+0x88>)
 8009488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800948a:	f023 030f 	bic.w	r3, r3, #15
 800948e:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8009490:	4909      	ldr	r1, [pc, #36]	; (80094b8 <SystemInit+0x88>)
 8009492:	4b09      	ldr	r3, [pc, #36]	; (80094b8 <SystemInit+0x88>)
 8009494:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009496:	4b0a      	ldr	r3, [pc, #40]	; (80094c0 <SystemInit+0x90>)
 8009498:	4013      	ands	r3, r2
 800949a:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800949c:	4b06      	ldr	r3, [pc, #24]	; (80094b8 <SystemInit+0x88>)
 800949e:	2200      	movs	r2, #0
 80094a0:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80094a2:	4b04      	ldr	r3, [pc, #16]	; (80094b4 <SystemInit+0x84>)
 80094a4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80094a8:	609a      	str	r2, [r3, #8]
#endif
}
 80094aa:	bf00      	nop
 80094ac:	46bd      	mov	sp, r7
 80094ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b2:	4770      	bx	lr
 80094b4:	e000ed00 	.word	0xe000ed00
 80094b8:	40021000 	.word	0x40021000
 80094bc:	f87fc00c 	.word	0xf87fc00c
 80094c0:	ff00fccc 	.word	0xff00fccc

080094c4 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b084      	sub	sp, #16
 80094c8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80094ca:	1d3b      	adds	r3, r7, #4
 80094cc:	2200      	movs	r2, #0
 80094ce:	601a      	str	r2, [r3, #0]
 80094d0:	605a      	str	r2, [r3, #4]
 80094d2:	609a      	str	r2, [r3, #8]

  htim6.Instance = TIM6;
 80094d4:	4b14      	ldr	r3, [pc, #80]	; (8009528 <MX_TIM6_Init+0x64>)
 80094d6:	4a15      	ldr	r2, [pc, #84]	; (800952c <MX_TIM6_Init+0x68>)
 80094d8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 80094da:	4b13      	ldr	r3, [pc, #76]	; (8009528 <MX_TIM6_Init+0x64>)
 80094dc:	2200      	movs	r2, #0
 80094de:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80094e0:	4b11      	ldr	r3, [pc, #68]	; (8009528 <MX_TIM6_Init+0x64>)
 80094e2:	2200      	movs	r2, #0
 80094e4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0;
 80094e6:	4b10      	ldr	r3, [pc, #64]	; (8009528 <MX_TIM6_Init+0x64>)
 80094e8:	2200      	movs	r2, #0
 80094ea:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80094ec:	4b0e      	ldr	r3, [pc, #56]	; (8009528 <MX_TIM6_Init+0x64>)
 80094ee:	2200      	movs	r2, #0
 80094f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80094f2:	480d      	ldr	r0, [pc, #52]	; (8009528 <MX_TIM6_Init+0x64>)
 80094f4:	f7fc fd92 	bl	800601c <HAL_TIM_Base_Init>
 80094f8:	4603      	mov	r3, r0
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d001      	beq.n	8009502 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80094fe:	f7ff fe1c 	bl	800913a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009502:	2300      	movs	r3, #0
 8009504:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009506:	2300      	movs	r3, #0
 8009508:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800950a:	1d3b      	adds	r3, r7, #4
 800950c:	4619      	mov	r1, r3
 800950e:	4806      	ldr	r0, [pc, #24]	; (8009528 <MX_TIM6_Init+0x64>)
 8009510:	f7fc ff8c 	bl	800642c <HAL_TIMEx_MasterConfigSynchronization>
 8009514:	4603      	mov	r3, r0
 8009516:	2b00      	cmp	r3, #0
 8009518:	d001      	beq.n	800951e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800951a:	f7ff fe0e 	bl	800913a <Error_Handler>
  }

}
 800951e:	bf00      	nop
 8009520:	3710      	adds	r7, #16
 8009522:	46bd      	mov	sp, r7
 8009524:	bd80      	pop	{r7, pc}
 8009526:	bf00      	nop
 8009528:	200008e0 	.word	0x200008e0
 800952c:	40001000 	.word	0x40001000

08009530 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b084      	sub	sp, #16
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a0d      	ldr	r2, [pc, #52]	; (8009574 <HAL_TIM_Base_MspInit+0x44>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d113      	bne.n	800956a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8009542:	4a0d      	ldr	r2, [pc, #52]	; (8009578 <HAL_TIM_Base_MspInit+0x48>)
 8009544:	4b0c      	ldr	r3, [pc, #48]	; (8009578 <HAL_TIM_Base_MspInit+0x48>)
 8009546:	69db      	ldr	r3, [r3, #28]
 8009548:	f043 0310 	orr.w	r3, r3, #16
 800954c:	61d3      	str	r3, [r2, #28]
 800954e:	4b0a      	ldr	r3, [pc, #40]	; (8009578 <HAL_TIM_Base_MspInit+0x48>)
 8009550:	69db      	ldr	r3, [r3, #28]
 8009552:	f003 0310 	and.w	r3, r3, #16
 8009556:	60fb      	str	r3, [r7, #12]
 8009558:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 800955a:	2200      	movs	r2, #0
 800955c:	2100      	movs	r1, #0
 800955e:	2036      	movs	r0, #54	; 0x36
 8009560:	f7fa f9f5 	bl	800394e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8009564:	2036      	movs	r0, #54	; 0x36
 8009566:	f7fa fa0e 	bl	8003986 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800956a:	bf00      	nop
 800956c:	3710      	adds	r7, #16
 800956e:	46bd      	mov	sp, r7
 8009570:	bd80      	pop	{r7, pc}
 8009572:	bf00      	nop
 8009574:	40001000 	.word	0x40001000
 8009578:	40021000 	.word	0x40021000

0800957c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8009580:	4b14      	ldr	r3, [pc, #80]	; (80095d4 <MX_USART2_UART_Init+0x58>)
 8009582:	4a15      	ldr	r2, [pc, #84]	; (80095d8 <MX_USART2_UART_Init+0x5c>)
 8009584:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8009586:	4b13      	ldr	r3, [pc, #76]	; (80095d4 <MX_USART2_UART_Init+0x58>)
 8009588:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800958c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800958e:	4b11      	ldr	r3, [pc, #68]	; (80095d4 <MX_USART2_UART_Init+0x58>)
 8009590:	2200      	movs	r2, #0
 8009592:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8009594:	4b0f      	ldr	r3, [pc, #60]	; (80095d4 <MX_USART2_UART_Init+0x58>)
 8009596:	2200      	movs	r2, #0
 8009598:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800959a:	4b0e      	ldr	r3, [pc, #56]	; (80095d4 <MX_USART2_UART_Init+0x58>)
 800959c:	2200      	movs	r2, #0
 800959e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80095a0:	4b0c      	ldr	r3, [pc, #48]	; (80095d4 <MX_USART2_UART_Init+0x58>)
 80095a2:	220c      	movs	r2, #12
 80095a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80095a6:	4b0b      	ldr	r3, [pc, #44]	; (80095d4 <MX_USART2_UART_Init+0x58>)
 80095a8:	2200      	movs	r2, #0
 80095aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80095ac:	4b09      	ldr	r3, [pc, #36]	; (80095d4 <MX_USART2_UART_Init+0x58>)
 80095ae:	2200      	movs	r2, #0
 80095b0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80095b2:	4b08      	ldr	r3, [pc, #32]	; (80095d4 <MX_USART2_UART_Init+0x58>)
 80095b4:	2200      	movs	r2, #0
 80095b6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80095b8:	4b06      	ldr	r3, [pc, #24]	; (80095d4 <MX_USART2_UART_Init+0x58>)
 80095ba:	2200      	movs	r2, #0
 80095bc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80095be:	4805      	ldr	r0, [pc, #20]	; (80095d4 <MX_USART2_UART_Init+0x58>)
 80095c0:	f7fc ffa0 	bl	8006504 <HAL_UART_Init>
 80095c4:	4603      	mov	r3, r0
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d001      	beq.n	80095ce <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80095ca:	f7ff fdb6 	bl	800913a <Error_Handler>
  }

}
 80095ce:	bf00      	nop
 80095d0:	bd80      	pop	{r7, pc}
 80095d2:	bf00      	nop
 80095d4:	20000920 	.word	0x20000920
 80095d8:	40004400 	.word	0x40004400

080095dc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b08a      	sub	sp, #40	; 0x28
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80095e4:	f107 0314 	add.w	r3, r7, #20
 80095e8:	2200      	movs	r2, #0
 80095ea:	601a      	str	r2, [r3, #0]
 80095ec:	605a      	str	r2, [r3, #4]
 80095ee:	609a      	str	r2, [r3, #8]
 80095f0:	60da      	str	r2, [r3, #12]
 80095f2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	4a18      	ldr	r2, [pc, #96]	; (800965c <HAL_UART_MspInit+0x80>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	d129      	bne.n	8009652 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80095fe:	4a18      	ldr	r2, [pc, #96]	; (8009660 <HAL_UART_MspInit+0x84>)
 8009600:	4b17      	ldr	r3, [pc, #92]	; (8009660 <HAL_UART_MspInit+0x84>)
 8009602:	69db      	ldr	r3, [r3, #28]
 8009604:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009608:	61d3      	str	r3, [r2, #28]
 800960a:	4b15      	ldr	r3, [pc, #84]	; (8009660 <HAL_UART_MspInit+0x84>)
 800960c:	69db      	ldr	r3, [r3, #28]
 800960e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009612:	613b      	str	r3, [r7, #16]
 8009614:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009616:	4a12      	ldr	r2, [pc, #72]	; (8009660 <HAL_UART_MspInit+0x84>)
 8009618:	4b11      	ldr	r3, [pc, #68]	; (8009660 <HAL_UART_MspInit+0x84>)
 800961a:	695b      	ldr	r3, [r3, #20]
 800961c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009620:	6153      	str	r3, [r2, #20]
 8009622:	4b0f      	ldr	r3, [pc, #60]	; (8009660 <HAL_UART_MspInit+0x84>)
 8009624:	695b      	ldr	r3, [r3, #20]
 8009626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800962a:	60fb      	str	r3, [r7, #12]
 800962c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800962e:	f248 0304 	movw	r3, #32772	; 0x8004
 8009632:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009634:	2302      	movs	r3, #2
 8009636:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009638:	2300      	movs	r3, #0
 800963a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800963c:	2303      	movs	r3, #3
 800963e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8009640:	2307      	movs	r3, #7
 8009642:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009644:	f107 0314 	add.w	r3, r7, #20
 8009648:	4619      	mov	r1, r3
 800964a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800964e:	f7fa fb4b 	bl	8003ce8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8009652:	bf00      	nop
 8009654:	3728      	adds	r7, #40	; 0x28
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}
 800965a:	bf00      	nop
 800965c:	40004400 	.word	0x40004400
 8009660:	40021000 	.word	0x40021000

08009664 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8009664:	f8df d034 	ldr.w	sp, [pc, #52]	; 800969c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8009668:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800966a:	e003      	b.n	8009674 <LoopCopyDataInit>

0800966c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800966c:	4b0c      	ldr	r3, [pc, #48]	; (80096a0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800966e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8009670:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8009672:	3104      	adds	r1, #4

08009674 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8009674:	480b      	ldr	r0, [pc, #44]	; (80096a4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8009676:	4b0c      	ldr	r3, [pc, #48]	; (80096a8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8009678:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800967a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800967c:	d3f6      	bcc.n	800966c <CopyDataInit>
	ldr	r2, =_sbss
 800967e:	4a0b      	ldr	r2, [pc, #44]	; (80096ac <LoopForever+0x12>)
	b	LoopFillZerobss
 8009680:	e002      	b.n	8009688 <LoopFillZerobss>

08009682 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8009682:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8009684:	f842 3b04 	str.w	r3, [r2], #4

08009688 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8009688:	4b09      	ldr	r3, [pc, #36]	; (80096b0 <LoopForever+0x16>)
	cmp	r2, r3
 800968a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800968c:	d3f9      	bcc.n	8009682 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800968e:	f7ff fecf 	bl	8009430 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009692:	f000 f817 	bl	80096c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8009696:	f7ff fc57 	bl	8008f48 <main>

0800969a <LoopForever>:

LoopForever:
    b LoopForever
 800969a:	e7fe      	b.n	800969a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800969c:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 80096a0:	0800da60 	.word	0x0800da60
	ldr	r0, =_sdata
 80096a4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80096a8:	2000067c 	.word	0x2000067c
	ldr	r2, =_sbss
 80096ac:	2000067c 	.word	0x2000067c
	ldr	r3, = _ebss
 80096b0:	200009a0 	.word	0x200009a0

080096b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80096b4:	e7fe      	b.n	80096b4 <ADC1_2_IRQHandler>
	...

080096b8 <__errno>:
 80096b8:	4b01      	ldr	r3, [pc, #4]	; (80096c0 <__errno+0x8>)
 80096ba:	6818      	ldr	r0, [r3, #0]
 80096bc:	4770      	bx	lr
 80096be:	bf00      	nop
 80096c0:	2000000c 	.word	0x2000000c

080096c4 <__libc_init_array>:
 80096c4:	b570      	push	{r4, r5, r6, lr}
 80096c6:	4e0d      	ldr	r6, [pc, #52]	; (80096fc <__libc_init_array+0x38>)
 80096c8:	4c0d      	ldr	r4, [pc, #52]	; (8009700 <__libc_init_array+0x3c>)
 80096ca:	1ba4      	subs	r4, r4, r6
 80096cc:	10a4      	asrs	r4, r4, #2
 80096ce:	2500      	movs	r5, #0
 80096d0:	42a5      	cmp	r5, r4
 80096d2:	d109      	bne.n	80096e8 <__libc_init_array+0x24>
 80096d4:	4e0b      	ldr	r6, [pc, #44]	; (8009704 <__libc_init_array+0x40>)
 80096d6:	4c0c      	ldr	r4, [pc, #48]	; (8009708 <__libc_init_array+0x44>)
 80096d8:	f003 fe80 	bl	800d3dc <_init>
 80096dc:	1ba4      	subs	r4, r4, r6
 80096de:	10a4      	asrs	r4, r4, #2
 80096e0:	2500      	movs	r5, #0
 80096e2:	42a5      	cmp	r5, r4
 80096e4:	d105      	bne.n	80096f2 <__libc_init_array+0x2e>
 80096e6:	bd70      	pop	{r4, r5, r6, pc}
 80096e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80096ec:	4798      	blx	r3
 80096ee:	3501      	adds	r5, #1
 80096f0:	e7ee      	b.n	80096d0 <__libc_init_array+0xc>
 80096f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80096f6:	4798      	blx	r3
 80096f8:	3501      	adds	r5, #1
 80096fa:	e7f2      	b.n	80096e2 <__libc_init_array+0x1e>
 80096fc:	0800da58 	.word	0x0800da58
 8009700:	0800da58 	.word	0x0800da58
 8009704:	0800da58 	.word	0x0800da58
 8009708:	0800da5c 	.word	0x0800da5c

0800970c <memset>:
 800970c:	4402      	add	r2, r0
 800970e:	4603      	mov	r3, r0
 8009710:	4293      	cmp	r3, r2
 8009712:	d100      	bne.n	8009716 <memset+0xa>
 8009714:	4770      	bx	lr
 8009716:	f803 1b01 	strb.w	r1, [r3], #1
 800971a:	e7f9      	b.n	8009710 <memset+0x4>

0800971c <printf>:
 800971c:	b40f      	push	{r0, r1, r2, r3}
 800971e:	4b0a      	ldr	r3, [pc, #40]	; (8009748 <printf+0x2c>)
 8009720:	b513      	push	{r0, r1, r4, lr}
 8009722:	681c      	ldr	r4, [r3, #0]
 8009724:	b124      	cbz	r4, 8009730 <printf+0x14>
 8009726:	69a3      	ldr	r3, [r4, #24]
 8009728:	b913      	cbnz	r3, 8009730 <printf+0x14>
 800972a:	4620      	mov	r0, r4
 800972c:	f002 f950 	bl	800b9d0 <__sinit>
 8009730:	ab05      	add	r3, sp, #20
 8009732:	9a04      	ldr	r2, [sp, #16]
 8009734:	68a1      	ldr	r1, [r4, #8]
 8009736:	9301      	str	r3, [sp, #4]
 8009738:	4620      	mov	r0, r4
 800973a:	f000 f8dd 	bl	80098f8 <_vfprintf_r>
 800973e:	b002      	add	sp, #8
 8009740:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009744:	b004      	add	sp, #16
 8009746:	4770      	bx	lr
 8009748:	2000000c 	.word	0x2000000c

0800974c <setbuf>:
 800974c:	2900      	cmp	r1, #0
 800974e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009752:	bf0c      	ite	eq
 8009754:	2202      	moveq	r2, #2
 8009756:	2200      	movne	r2, #0
 8009758:	f000 b800 	b.w	800975c <setvbuf>

0800975c <setvbuf>:
 800975c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009760:	461d      	mov	r5, r3
 8009762:	4b60      	ldr	r3, [pc, #384]	; (80098e4 <setvbuf+0x188>)
 8009764:	681e      	ldr	r6, [r3, #0]
 8009766:	4604      	mov	r4, r0
 8009768:	460f      	mov	r7, r1
 800976a:	4690      	mov	r8, r2
 800976c:	b126      	cbz	r6, 8009778 <setvbuf+0x1c>
 800976e:	69b3      	ldr	r3, [r6, #24]
 8009770:	b913      	cbnz	r3, 8009778 <setvbuf+0x1c>
 8009772:	4630      	mov	r0, r6
 8009774:	f002 f92c 	bl	800b9d0 <__sinit>
 8009778:	4b5b      	ldr	r3, [pc, #364]	; (80098e8 <setvbuf+0x18c>)
 800977a:	429c      	cmp	r4, r3
 800977c:	d166      	bne.n	800984c <setvbuf+0xf0>
 800977e:	6874      	ldr	r4, [r6, #4]
 8009780:	f1b8 0f02 	cmp.w	r8, #2
 8009784:	d006      	beq.n	8009794 <setvbuf+0x38>
 8009786:	f1b8 0f01 	cmp.w	r8, #1
 800978a:	f200 80a7 	bhi.w	80098dc <setvbuf+0x180>
 800978e:	2d00      	cmp	r5, #0
 8009790:	f2c0 80a4 	blt.w	80098dc <setvbuf+0x180>
 8009794:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009796:	07da      	lsls	r2, r3, #31
 8009798:	d405      	bmi.n	80097a6 <setvbuf+0x4a>
 800979a:	89a3      	ldrh	r3, [r4, #12]
 800979c:	059b      	lsls	r3, r3, #22
 800979e:	d402      	bmi.n	80097a6 <setvbuf+0x4a>
 80097a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097a2:	f002 fad5 	bl	800bd50 <__retarget_lock_acquire_recursive>
 80097a6:	4621      	mov	r1, r4
 80097a8:	4630      	mov	r0, r6
 80097aa:	f002 f87d 	bl	800b8a8 <_fflush_r>
 80097ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097b0:	b141      	cbz	r1, 80097c4 <setvbuf+0x68>
 80097b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097b6:	4299      	cmp	r1, r3
 80097b8:	d002      	beq.n	80097c0 <setvbuf+0x64>
 80097ba:	4630      	mov	r0, r6
 80097bc:	f002 f9de 	bl	800bb7c <_free_r>
 80097c0:	2300      	movs	r3, #0
 80097c2:	6363      	str	r3, [r4, #52]	; 0x34
 80097c4:	2300      	movs	r3, #0
 80097c6:	61a3      	str	r3, [r4, #24]
 80097c8:	6063      	str	r3, [r4, #4]
 80097ca:	89a3      	ldrh	r3, [r4, #12]
 80097cc:	0618      	lsls	r0, r3, #24
 80097ce:	d503      	bpl.n	80097d8 <setvbuf+0x7c>
 80097d0:	6921      	ldr	r1, [r4, #16]
 80097d2:	4630      	mov	r0, r6
 80097d4:	f002 f9d2 	bl	800bb7c <_free_r>
 80097d8:	89a3      	ldrh	r3, [r4, #12]
 80097da:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80097de:	f023 0303 	bic.w	r3, r3, #3
 80097e2:	f1b8 0f02 	cmp.w	r8, #2
 80097e6:	81a3      	strh	r3, [r4, #12]
 80097e8:	d072      	beq.n	80098d0 <setvbuf+0x174>
 80097ea:	ab01      	add	r3, sp, #4
 80097ec:	466a      	mov	r2, sp
 80097ee:	4621      	mov	r1, r4
 80097f0:	4630      	mov	r0, r6
 80097f2:	f002 faaf 	bl	800bd54 <__swhatbuf_r>
 80097f6:	89a3      	ldrh	r3, [r4, #12]
 80097f8:	4318      	orrs	r0, r3
 80097fa:	81a0      	strh	r0, [r4, #12]
 80097fc:	2d00      	cmp	r5, #0
 80097fe:	d12f      	bne.n	8009860 <setvbuf+0x104>
 8009800:	9d00      	ldr	r5, [sp, #0]
 8009802:	4628      	mov	r0, r5
 8009804:	f002 fb12 	bl	800be2c <malloc>
 8009808:	4607      	mov	r7, r0
 800980a:	2800      	cmp	r0, #0
 800980c:	d162      	bne.n	80098d4 <setvbuf+0x178>
 800980e:	f8dd 9000 	ldr.w	r9, [sp]
 8009812:	45a9      	cmp	r9, r5
 8009814:	d150      	bne.n	80098b8 <setvbuf+0x15c>
 8009816:	f04f 35ff 	mov.w	r5, #4294967295
 800981a:	2200      	movs	r2, #0
 800981c:	60a2      	str	r2, [r4, #8]
 800981e:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8009822:	6022      	str	r2, [r4, #0]
 8009824:	6122      	str	r2, [r4, #16]
 8009826:	2201      	movs	r2, #1
 8009828:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800982c:	6162      	str	r2, [r4, #20]
 800982e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009830:	f043 0302 	orr.w	r3, r3, #2
 8009834:	07d1      	lsls	r1, r2, #31
 8009836:	81a3      	strh	r3, [r4, #12]
 8009838:	d404      	bmi.n	8009844 <setvbuf+0xe8>
 800983a:	059b      	lsls	r3, r3, #22
 800983c:	d402      	bmi.n	8009844 <setvbuf+0xe8>
 800983e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009840:	f002 fa87 	bl	800bd52 <__retarget_lock_release_recursive>
 8009844:	4628      	mov	r0, r5
 8009846:	b003      	add	sp, #12
 8009848:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800984c:	4b27      	ldr	r3, [pc, #156]	; (80098ec <setvbuf+0x190>)
 800984e:	429c      	cmp	r4, r3
 8009850:	d101      	bne.n	8009856 <setvbuf+0xfa>
 8009852:	68b4      	ldr	r4, [r6, #8]
 8009854:	e794      	b.n	8009780 <setvbuf+0x24>
 8009856:	4b26      	ldr	r3, [pc, #152]	; (80098f0 <setvbuf+0x194>)
 8009858:	429c      	cmp	r4, r3
 800985a:	bf08      	it	eq
 800985c:	68f4      	ldreq	r4, [r6, #12]
 800985e:	e78f      	b.n	8009780 <setvbuf+0x24>
 8009860:	2f00      	cmp	r7, #0
 8009862:	d0ce      	beq.n	8009802 <setvbuf+0xa6>
 8009864:	69b3      	ldr	r3, [r6, #24]
 8009866:	b913      	cbnz	r3, 800986e <setvbuf+0x112>
 8009868:	4630      	mov	r0, r6
 800986a:	f002 f8b1 	bl	800b9d0 <__sinit>
 800986e:	9b00      	ldr	r3, [sp, #0]
 8009870:	6127      	str	r7, [r4, #16]
 8009872:	429d      	cmp	r5, r3
 8009874:	bf18      	it	ne
 8009876:	89a3      	ldrhne	r3, [r4, #12]
 8009878:	6027      	str	r7, [r4, #0]
 800987a:	bf1c      	itt	ne
 800987c:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8009880:	81a3      	strhne	r3, [r4, #12]
 8009882:	f1b8 0f01 	cmp.w	r8, #1
 8009886:	bf08      	it	eq
 8009888:	89a3      	ldrheq	r3, [r4, #12]
 800988a:	6165      	str	r5, [r4, #20]
 800988c:	bf04      	itt	eq
 800988e:	f043 0301 	orreq.w	r3, r3, #1
 8009892:	81a3      	strheq	r3, [r4, #12]
 8009894:	89a3      	ldrh	r3, [r4, #12]
 8009896:	f013 0208 	ands.w	r2, r3, #8
 800989a:	d01d      	beq.n	80098d8 <setvbuf+0x17c>
 800989c:	07da      	lsls	r2, r3, #31
 800989e:	bf41      	itttt	mi
 80098a0:	2200      	movmi	r2, #0
 80098a2:	426d      	negmi	r5, r5
 80098a4:	60a2      	strmi	r2, [r4, #8]
 80098a6:	61a5      	strmi	r5, [r4, #24]
 80098a8:	bf58      	it	pl
 80098aa:	60a5      	strpl	r5, [r4, #8]
 80098ac:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80098ae:	f015 0501 	ands.w	r5, r5, #1
 80098b2:	d0c2      	beq.n	800983a <setvbuf+0xde>
 80098b4:	2500      	movs	r5, #0
 80098b6:	e7c5      	b.n	8009844 <setvbuf+0xe8>
 80098b8:	4648      	mov	r0, r9
 80098ba:	f002 fab7 	bl	800be2c <malloc>
 80098be:	4607      	mov	r7, r0
 80098c0:	2800      	cmp	r0, #0
 80098c2:	d0a8      	beq.n	8009816 <setvbuf+0xba>
 80098c4:	89a3      	ldrh	r3, [r4, #12]
 80098c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098ca:	81a3      	strh	r3, [r4, #12]
 80098cc:	464d      	mov	r5, r9
 80098ce:	e7c9      	b.n	8009864 <setvbuf+0x108>
 80098d0:	2500      	movs	r5, #0
 80098d2:	e7a2      	b.n	800981a <setvbuf+0xbe>
 80098d4:	46a9      	mov	r9, r5
 80098d6:	e7f5      	b.n	80098c4 <setvbuf+0x168>
 80098d8:	60a2      	str	r2, [r4, #8]
 80098da:	e7e7      	b.n	80098ac <setvbuf+0x150>
 80098dc:	f04f 35ff 	mov.w	r5, #4294967295
 80098e0:	e7b0      	b.n	8009844 <setvbuf+0xe8>
 80098e2:	bf00      	nop
 80098e4:	2000000c 	.word	0x2000000c
 80098e8:	0800d4d0 	.word	0x0800d4d0
 80098ec:	0800d4f0 	.word	0x0800d4f0
 80098f0:	0800d4b0 	.word	0x0800d4b0
 80098f4:	00000000 	.word	0x00000000

080098f8 <_vfprintf_r>:
 80098f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098fc:	b0bd      	sub	sp, #244	; 0xf4
 80098fe:	4688      	mov	r8, r1
 8009900:	4615      	mov	r5, r2
 8009902:	461c      	mov	r4, r3
 8009904:	461f      	mov	r7, r3
 8009906:	4683      	mov	fp, r0
 8009908:	f002 fa12 	bl	800bd30 <_localeconv_r>
 800990c:	6803      	ldr	r3, [r0, #0]
 800990e:	930d      	str	r3, [sp, #52]	; 0x34
 8009910:	4618      	mov	r0, r3
 8009912:	f7f6 fcad 	bl	8000270 <strlen>
 8009916:	9009      	str	r0, [sp, #36]	; 0x24
 8009918:	f1bb 0f00 	cmp.w	fp, #0
 800991c:	d005      	beq.n	800992a <_vfprintf_r+0x32>
 800991e:	f8db 3018 	ldr.w	r3, [fp, #24]
 8009922:	b913      	cbnz	r3, 800992a <_vfprintf_r+0x32>
 8009924:	4658      	mov	r0, fp
 8009926:	f002 f853 	bl	800b9d0 <__sinit>
 800992a:	4b99      	ldr	r3, [pc, #612]	; (8009b90 <_vfprintf_r+0x298>)
 800992c:	4598      	cmp	r8, r3
 800992e:	d137      	bne.n	80099a0 <_vfprintf_r+0xa8>
 8009930:	f8db 8004 	ldr.w	r8, [fp, #4]
 8009934:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8009938:	07d8      	lsls	r0, r3, #31
 800993a:	d407      	bmi.n	800994c <_vfprintf_r+0x54>
 800993c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8009940:	0599      	lsls	r1, r3, #22
 8009942:	d403      	bmi.n	800994c <_vfprintf_r+0x54>
 8009944:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8009948:	f002 fa02 	bl	800bd50 <__retarget_lock_acquire_recursive>
 800994c:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8009950:	049a      	lsls	r2, r3, #18
 8009952:	d409      	bmi.n	8009968 <_vfprintf_r+0x70>
 8009954:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009958:	f8a8 300c 	strh.w	r3, [r8, #12]
 800995c:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8009960:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009964:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
 8009968:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800996c:	071e      	lsls	r6, r3, #28
 800996e:	d502      	bpl.n	8009976 <_vfprintf_r+0x7e>
 8009970:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8009974:	bb03      	cbnz	r3, 80099b8 <_vfprintf_r+0xc0>
 8009976:	4641      	mov	r1, r8
 8009978:	4658      	mov	r0, fp
 800997a:	f001 f839 	bl	800a9f0 <__swsetup_r>
 800997e:	b1d8      	cbz	r0, 80099b8 <_vfprintf_r+0xc0>
 8009980:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8009984:	07dd      	lsls	r5, r3, #31
 8009986:	d407      	bmi.n	8009998 <_vfprintf_r+0xa0>
 8009988:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800998c:	059c      	lsls	r4, r3, #22
 800998e:	d403      	bmi.n	8009998 <_vfprintf_r+0xa0>
 8009990:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8009994:	f002 f9dd 	bl	800bd52 <__retarget_lock_release_recursive>
 8009998:	f04f 33ff 	mov.w	r3, #4294967295
 800999c:	930a      	str	r3, [sp, #40]	; 0x28
 800999e:	e026      	b.n	80099ee <_vfprintf_r+0xf6>
 80099a0:	4b7c      	ldr	r3, [pc, #496]	; (8009b94 <_vfprintf_r+0x29c>)
 80099a2:	4598      	cmp	r8, r3
 80099a4:	d102      	bne.n	80099ac <_vfprintf_r+0xb4>
 80099a6:	f8db 8008 	ldr.w	r8, [fp, #8]
 80099aa:	e7c3      	b.n	8009934 <_vfprintf_r+0x3c>
 80099ac:	4b7a      	ldr	r3, [pc, #488]	; (8009b98 <_vfprintf_r+0x2a0>)
 80099ae:	4598      	cmp	r8, r3
 80099b0:	bf08      	it	eq
 80099b2:	f8db 800c 	ldreq.w	r8, [fp, #12]
 80099b6:	e7bd      	b.n	8009934 <_vfprintf_r+0x3c>
 80099b8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80099bc:	f003 021a 	and.w	r2, r3, #26
 80099c0:	2a0a      	cmp	r2, #10
 80099c2:	d118      	bne.n	80099f6 <_vfprintf_r+0xfe>
 80099c4:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 80099c8:	2a00      	cmp	r2, #0
 80099ca:	db14      	blt.n	80099f6 <_vfprintf_r+0xfe>
 80099cc:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 80099d0:	07d0      	lsls	r0, r2, #31
 80099d2:	d405      	bmi.n	80099e0 <_vfprintf_r+0xe8>
 80099d4:	0599      	lsls	r1, r3, #22
 80099d6:	d403      	bmi.n	80099e0 <_vfprintf_r+0xe8>
 80099d8:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 80099dc:	f002 f9b9 	bl	800bd52 <__retarget_lock_release_recursive>
 80099e0:	4623      	mov	r3, r4
 80099e2:	462a      	mov	r2, r5
 80099e4:	4641      	mov	r1, r8
 80099e6:	4658      	mov	r0, fp
 80099e8:	f000 ffc2 	bl	800a970 <__sbprintf>
 80099ec:	900a      	str	r0, [sp, #40]	; 0x28
 80099ee:	980a      	ldr	r0, [sp, #40]	; 0x28
 80099f0:	b03d      	add	sp, #244	; 0xf4
 80099f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099f6:	ed9f 7b64 	vldr	d7, [pc, #400]	; 8009b88 <_vfprintf_r+0x290>
 80099fa:	ed8d 7b06 	vstr	d7, [sp, #24]
 80099fe:	2300      	movs	r3, #0
 8009a00:	ac2c      	add	r4, sp, #176	; 0xb0
 8009a02:	941f      	str	r4, [sp, #124]	; 0x7c
 8009a04:	9321      	str	r3, [sp, #132]	; 0x84
 8009a06:	9320      	str	r3, [sp, #128]	; 0x80
 8009a08:	9505      	str	r5, [sp, #20]
 8009a0a:	9303      	str	r3, [sp, #12]
 8009a0c:	9311      	str	r3, [sp, #68]	; 0x44
 8009a0e:	9310      	str	r3, [sp, #64]	; 0x40
 8009a10:	930a      	str	r3, [sp, #40]	; 0x28
 8009a12:	9d05      	ldr	r5, [sp, #20]
 8009a14:	462b      	mov	r3, r5
 8009a16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a1a:	b112      	cbz	r2, 8009a22 <_vfprintf_r+0x12a>
 8009a1c:	2a25      	cmp	r2, #37	; 0x25
 8009a1e:	f040 8083 	bne.w	8009b28 <_vfprintf_r+0x230>
 8009a22:	9b05      	ldr	r3, [sp, #20]
 8009a24:	1aee      	subs	r6, r5, r3
 8009a26:	d00d      	beq.n	8009a44 <_vfprintf_r+0x14c>
 8009a28:	e884 0048 	stmia.w	r4, {r3, r6}
 8009a2c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a2e:	4433      	add	r3, r6
 8009a30:	9321      	str	r3, [sp, #132]	; 0x84
 8009a32:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009a34:	3301      	adds	r3, #1
 8009a36:	2b07      	cmp	r3, #7
 8009a38:	9320      	str	r3, [sp, #128]	; 0x80
 8009a3a:	dc77      	bgt.n	8009b2c <_vfprintf_r+0x234>
 8009a3c:	3408      	adds	r4, #8
 8009a3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a40:	4433      	add	r3, r6
 8009a42:	930a      	str	r3, [sp, #40]	; 0x28
 8009a44:	782b      	ldrb	r3, [r5, #0]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	f000 8739 	beq.w	800a8be <_vfprintf_r+0xfc6>
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	1c69      	adds	r1, r5, #1
 8009a50:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8009a54:	461a      	mov	r2, r3
 8009a56:	f04f 3aff 	mov.w	sl, #4294967295
 8009a5a:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a5c:	461d      	mov	r5, r3
 8009a5e:	200a      	movs	r0, #10
 8009a60:	1c4e      	adds	r6, r1, #1
 8009a62:	7809      	ldrb	r1, [r1, #0]
 8009a64:	9605      	str	r6, [sp, #20]
 8009a66:	9102      	str	r1, [sp, #8]
 8009a68:	9902      	ldr	r1, [sp, #8]
 8009a6a:	3920      	subs	r1, #32
 8009a6c:	2958      	cmp	r1, #88	; 0x58
 8009a6e:	f200 841d 	bhi.w	800a2ac <_vfprintf_r+0x9b4>
 8009a72:	e8df f011 	tbh	[pc, r1, lsl #1]
 8009a76:	00b3      	.short	0x00b3
 8009a78:	041b041b 	.word	0x041b041b
 8009a7c:	041b00b8 	.word	0x041b00b8
 8009a80:	041b041b 	.word	0x041b041b
 8009a84:	041b041b 	.word	0x041b041b
 8009a88:	00bb041b 	.word	0x00bb041b
 8009a8c:	041b0065 	.word	0x041b0065
 8009a90:	00c700c4 	.word	0x00c700c4
 8009a94:	00e4041b 	.word	0x00e4041b
 8009a98:	00e700e7 	.word	0x00e700e7
 8009a9c:	00e700e7 	.word	0x00e700e7
 8009aa0:	00e700e7 	.word	0x00e700e7
 8009aa4:	00e700e7 	.word	0x00e700e7
 8009aa8:	041b00e7 	.word	0x041b00e7
 8009aac:	041b041b 	.word	0x041b041b
 8009ab0:	041b041b 	.word	0x041b041b
 8009ab4:	041b041b 	.word	0x041b041b
 8009ab8:	041b041b 	.word	0x041b041b
 8009abc:	011b041b 	.word	0x011b041b
 8009ac0:	041b0131 	.word	0x041b0131
 8009ac4:	041b0131 	.word	0x041b0131
 8009ac8:	041b041b 	.word	0x041b041b
 8009acc:	00fa041b 	.word	0x00fa041b
 8009ad0:	041b041b 	.word	0x041b041b
 8009ad4:	041b0346 	.word	0x041b0346
 8009ad8:	041b041b 	.word	0x041b041b
 8009adc:	041b041b 	.word	0x041b041b
 8009ae0:	041b03ad 	.word	0x041b03ad
 8009ae4:	0093041b 	.word	0x0093041b
 8009ae8:	041b041b 	.word	0x041b041b
 8009aec:	041b041b 	.word	0x041b041b
 8009af0:	041b041b 	.word	0x041b041b
 8009af4:	041b041b 	.word	0x041b041b
 8009af8:	041b041b 	.word	0x041b041b
 8009afc:	006b010d 	.word	0x006b010d
 8009b00:	01310131 	.word	0x01310131
 8009b04:	00fd0131 	.word	0x00fd0131
 8009b08:	041b006b 	.word	0x041b006b
 8009b0c:	0100041b 	.word	0x0100041b
 8009b10:	0328041b 	.word	0x0328041b
 8009b14:	037c0348 	.word	0x037c0348
 8009b18:	041b0107 	.word	0x041b0107
 8009b1c:	041b038d 	.word	0x041b038d
 8009b20:	041b03af 	.word	0x041b03af
 8009b24:	03c7041b 	.word	0x03c7041b
 8009b28:	461d      	mov	r5, r3
 8009b2a:	e773      	b.n	8009a14 <_vfprintf_r+0x11c>
 8009b2c:	aa1f      	add	r2, sp, #124	; 0x7c
 8009b2e:	4641      	mov	r1, r8
 8009b30:	4658      	mov	r0, fp
 8009b32:	f002 fecc 	bl	800c8ce <__sprint_r>
 8009b36:	2800      	cmp	r0, #0
 8009b38:	f040 8699 	bne.w	800a86e <_vfprintf_r+0xf76>
 8009b3c:	ac2c      	add	r4, sp, #176	; 0xb0
 8009b3e:	e77e      	b.n	8009a3e <_vfprintf_r+0x146>
 8009b40:	2301      	movs	r3, #1
 8009b42:	222b      	movs	r2, #43	; 0x2b
 8009b44:	9905      	ldr	r1, [sp, #20]
 8009b46:	e78b      	b.n	8009a60 <_vfprintf_r+0x168>
 8009b48:	460f      	mov	r7, r1
 8009b4a:	e7fb      	b.n	8009b44 <_vfprintf_r+0x24c>
 8009b4c:	b10b      	cbz	r3, 8009b52 <_vfprintf_r+0x25a>
 8009b4e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8009b52:	06aa      	lsls	r2, r5, #26
 8009b54:	f140 80b0 	bpl.w	8009cb8 <_vfprintf_r+0x3c0>
 8009b58:	3707      	adds	r7, #7
 8009b5a:	f027 0707 	bic.w	r7, r7, #7
 8009b5e:	f107 0308 	add.w	r3, r7, #8
 8009b62:	e9d7 6700 	ldrd	r6, r7, [r7]
 8009b66:	9304      	str	r3, [sp, #16]
 8009b68:	2e00      	cmp	r6, #0
 8009b6a:	f177 0300 	sbcs.w	r3, r7, #0
 8009b6e:	da06      	bge.n	8009b7e <_vfprintf_r+0x286>
 8009b70:	4276      	negs	r6, r6
 8009b72:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8009b76:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8009b7a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8009b7e:	2301      	movs	r3, #1
 8009b80:	e2d0      	b.n	800a124 <_vfprintf_r+0x82c>
 8009b82:	bf00      	nop
 8009b84:	f3af 8000 	nop.w
	...
 8009b90:	0800d4d0 	.word	0x0800d4d0
 8009b94:	0800d4f0 	.word	0x0800d4f0
 8009b98:	0800d4b0 	.word	0x0800d4b0
 8009b9c:	b10b      	cbz	r3, 8009ba2 <_vfprintf_r+0x2aa>
 8009b9e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8009ba2:	4ba2      	ldr	r3, [pc, #648]	; (8009e2c <_vfprintf_r+0x534>)
 8009ba4:	9311      	str	r3, [sp, #68]	; 0x44
 8009ba6:	06a9      	lsls	r1, r5, #26
 8009ba8:	f140 8331 	bpl.w	800a20e <_vfprintf_r+0x916>
 8009bac:	3707      	adds	r7, #7
 8009bae:	f027 0707 	bic.w	r7, r7, #7
 8009bb2:	f107 0308 	add.w	r3, r7, #8
 8009bb6:	e9d7 6700 	ldrd	r6, r7, [r7]
 8009bba:	9304      	str	r3, [sp, #16]
 8009bbc:	07eb      	lsls	r3, r5, #31
 8009bbe:	d50b      	bpl.n	8009bd8 <_vfprintf_r+0x2e0>
 8009bc0:	ea56 0307 	orrs.w	r3, r6, r7
 8009bc4:	d008      	beq.n	8009bd8 <_vfprintf_r+0x2e0>
 8009bc6:	2330      	movs	r3, #48	; 0x30
 8009bc8:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8009bcc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8009bd0:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8009bd4:	f045 0502 	orr.w	r5, r5, #2
 8009bd8:	2302      	movs	r3, #2
 8009bda:	e2a0      	b.n	800a11e <_vfprintf_r+0x826>
 8009bdc:	2a00      	cmp	r2, #0
 8009bde:	d1b1      	bne.n	8009b44 <_vfprintf_r+0x24c>
 8009be0:	2301      	movs	r3, #1
 8009be2:	2220      	movs	r2, #32
 8009be4:	e7ae      	b.n	8009b44 <_vfprintf_r+0x24c>
 8009be6:	f045 0501 	orr.w	r5, r5, #1
 8009bea:	e7ab      	b.n	8009b44 <_vfprintf_r+0x24c>
 8009bec:	683e      	ldr	r6, [r7, #0]
 8009bee:	960b      	str	r6, [sp, #44]	; 0x2c
 8009bf0:	2e00      	cmp	r6, #0
 8009bf2:	f107 0104 	add.w	r1, r7, #4
 8009bf6:	daa7      	bge.n	8009b48 <_vfprintf_r+0x250>
 8009bf8:	4276      	negs	r6, r6
 8009bfa:	960b      	str	r6, [sp, #44]	; 0x2c
 8009bfc:	460f      	mov	r7, r1
 8009bfe:	f045 0504 	orr.w	r5, r5, #4
 8009c02:	e79f      	b.n	8009b44 <_vfprintf_r+0x24c>
 8009c04:	9905      	ldr	r1, [sp, #20]
 8009c06:	1c4e      	adds	r6, r1, #1
 8009c08:	7809      	ldrb	r1, [r1, #0]
 8009c0a:	9102      	str	r1, [sp, #8]
 8009c0c:	292a      	cmp	r1, #42	; 0x2a
 8009c0e:	d010      	beq.n	8009c32 <_vfprintf_r+0x33a>
 8009c10:	f04f 0a00 	mov.w	sl, #0
 8009c14:	9605      	str	r6, [sp, #20]
 8009c16:	9902      	ldr	r1, [sp, #8]
 8009c18:	3930      	subs	r1, #48	; 0x30
 8009c1a:	2909      	cmp	r1, #9
 8009c1c:	f63f af24 	bhi.w	8009a68 <_vfprintf_r+0x170>
 8009c20:	fb00 1a0a 	mla	sl, r0, sl, r1
 8009c24:	9905      	ldr	r1, [sp, #20]
 8009c26:	460e      	mov	r6, r1
 8009c28:	f816 1b01 	ldrb.w	r1, [r6], #1
 8009c2c:	9102      	str	r1, [sp, #8]
 8009c2e:	9605      	str	r6, [sp, #20]
 8009c30:	e7f1      	b.n	8009c16 <_vfprintf_r+0x31e>
 8009c32:	6839      	ldr	r1, [r7, #0]
 8009c34:	9605      	str	r6, [sp, #20]
 8009c36:	ea41 7ae1 	orr.w	sl, r1, r1, asr #31
 8009c3a:	3704      	adds	r7, #4
 8009c3c:	e782      	b.n	8009b44 <_vfprintf_r+0x24c>
 8009c3e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8009c42:	e77f      	b.n	8009b44 <_vfprintf_r+0x24c>
 8009c44:	2100      	movs	r1, #0
 8009c46:	910b      	str	r1, [sp, #44]	; 0x2c
 8009c48:	9902      	ldr	r1, [sp, #8]
 8009c4a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009c4c:	3930      	subs	r1, #48	; 0x30
 8009c4e:	fb00 1106 	mla	r1, r0, r6, r1
 8009c52:	910b      	str	r1, [sp, #44]	; 0x2c
 8009c54:	9905      	ldr	r1, [sp, #20]
 8009c56:	460e      	mov	r6, r1
 8009c58:	f816 1b01 	ldrb.w	r1, [r6], #1
 8009c5c:	9102      	str	r1, [sp, #8]
 8009c5e:	9902      	ldr	r1, [sp, #8]
 8009c60:	9605      	str	r6, [sp, #20]
 8009c62:	3930      	subs	r1, #48	; 0x30
 8009c64:	2909      	cmp	r1, #9
 8009c66:	d9ef      	bls.n	8009c48 <_vfprintf_r+0x350>
 8009c68:	e6fe      	b.n	8009a68 <_vfprintf_r+0x170>
 8009c6a:	f045 0508 	orr.w	r5, r5, #8
 8009c6e:	e769      	b.n	8009b44 <_vfprintf_r+0x24c>
 8009c70:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8009c74:	e766      	b.n	8009b44 <_vfprintf_r+0x24c>
 8009c76:	9905      	ldr	r1, [sp, #20]
 8009c78:	7809      	ldrb	r1, [r1, #0]
 8009c7a:	296c      	cmp	r1, #108	; 0x6c
 8009c7c:	d105      	bne.n	8009c8a <_vfprintf_r+0x392>
 8009c7e:	9905      	ldr	r1, [sp, #20]
 8009c80:	3101      	adds	r1, #1
 8009c82:	9105      	str	r1, [sp, #20]
 8009c84:	f045 0520 	orr.w	r5, r5, #32
 8009c88:	e75c      	b.n	8009b44 <_vfprintf_r+0x24c>
 8009c8a:	f045 0510 	orr.w	r5, r5, #16
 8009c8e:	e759      	b.n	8009b44 <_vfprintf_r+0x24c>
 8009c90:	1d3b      	adds	r3, r7, #4
 8009c92:	9304      	str	r3, [sp, #16]
 8009c94:	2600      	movs	r6, #0
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8009c9c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8009ca0:	f04f 0a01 	mov.w	sl, #1
 8009ca4:	9608      	str	r6, [sp, #32]
 8009ca6:	f10d 0988 	add.w	r9, sp, #136	; 0x88
 8009caa:	e11e      	b.n	8009eea <_vfprintf_r+0x5f2>
 8009cac:	b10b      	cbz	r3, 8009cb2 <_vfprintf_r+0x3ba>
 8009cae:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8009cb2:	f045 0510 	orr.w	r5, r5, #16
 8009cb6:	e74c      	b.n	8009b52 <_vfprintf_r+0x25a>
 8009cb8:	f015 0f10 	tst.w	r5, #16
 8009cbc:	f107 0304 	add.w	r3, r7, #4
 8009cc0:	d003      	beq.n	8009cca <_vfprintf_r+0x3d2>
 8009cc2:	683e      	ldr	r6, [r7, #0]
 8009cc4:	9304      	str	r3, [sp, #16]
 8009cc6:	17f7      	asrs	r7, r6, #31
 8009cc8:	e74e      	b.n	8009b68 <_vfprintf_r+0x270>
 8009cca:	683e      	ldr	r6, [r7, #0]
 8009ccc:	9304      	str	r3, [sp, #16]
 8009cce:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009cd2:	bf18      	it	ne
 8009cd4:	b236      	sxthne	r6, r6
 8009cd6:	e7f6      	b.n	8009cc6 <_vfprintf_r+0x3ce>
 8009cd8:	b10b      	cbz	r3, 8009cde <_vfprintf_r+0x3e6>
 8009cda:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8009cde:	3707      	adds	r7, #7
 8009ce0:	f027 0707 	bic.w	r7, r7, #7
 8009ce4:	f107 0308 	add.w	r3, r7, #8
 8009ce8:	9304      	str	r3, [sp, #16]
 8009cea:	ed97 7b00 	vldr	d7, [r7]
 8009cee:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009cf2:	9b06      	ldr	r3, [sp, #24]
 8009cf4:	9312      	str	r3, [sp, #72]	; 0x48
 8009cf6:	9b07      	ldr	r3, [sp, #28]
 8009cf8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009cfc:	9313      	str	r3, [sp, #76]	; 0x4c
 8009cfe:	f04f 32ff 	mov.w	r2, #4294967295
 8009d02:	4b4b      	ldr	r3, [pc, #300]	; (8009e30 <_vfprintf_r+0x538>)
 8009d04:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8009d08:	f7f6 ff0c 	bl	8000b24 <__aeabi_dcmpun>
 8009d0c:	2800      	cmp	r0, #0
 8009d0e:	f040 85e3 	bne.w	800a8d8 <_vfprintf_r+0xfe0>
 8009d12:	f04f 32ff 	mov.w	r2, #4294967295
 8009d16:	4b46      	ldr	r3, [pc, #280]	; (8009e30 <_vfprintf_r+0x538>)
 8009d18:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8009d1c:	f7f6 fee4 	bl	8000ae8 <__aeabi_dcmple>
 8009d20:	2800      	cmp	r0, #0
 8009d22:	f040 85d9 	bne.w	800a8d8 <_vfprintf_r+0xfe0>
 8009d26:	2200      	movs	r2, #0
 8009d28:	2300      	movs	r3, #0
 8009d2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d2e:	f7f6 fed1 	bl	8000ad4 <__aeabi_dcmplt>
 8009d32:	b110      	cbz	r0, 8009d3a <_vfprintf_r+0x442>
 8009d34:	232d      	movs	r3, #45	; 0x2d
 8009d36:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8009d3a:	4b3e      	ldr	r3, [pc, #248]	; (8009e34 <_vfprintf_r+0x53c>)
 8009d3c:	4a3e      	ldr	r2, [pc, #248]	; (8009e38 <_vfprintf_r+0x540>)
 8009d3e:	9902      	ldr	r1, [sp, #8]
 8009d40:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8009d44:	2947      	cmp	r1, #71	; 0x47
 8009d46:	bfcc      	ite	gt
 8009d48:	4691      	movgt	r9, r2
 8009d4a:	4699      	movle	r9, r3
 8009d4c:	f04f 0a03 	mov.w	sl, #3
 8009d50:	2600      	movs	r6, #0
 8009d52:	9608      	str	r6, [sp, #32]
 8009d54:	e0c9      	b.n	8009eea <_vfprintf_r+0x5f2>
 8009d56:	f1ba 3fff 	cmp.w	sl, #4294967295
 8009d5a:	d022      	beq.n	8009da2 <_vfprintf_r+0x4aa>
 8009d5c:	9b02      	ldr	r3, [sp, #8]
 8009d5e:	f023 0320 	bic.w	r3, r3, #32
 8009d62:	2b47      	cmp	r3, #71	; 0x47
 8009d64:	d104      	bne.n	8009d70 <_vfprintf_r+0x478>
 8009d66:	f1ba 0f00 	cmp.w	sl, #0
 8009d6a:	bf08      	it	eq
 8009d6c:	f04f 0a01 	moveq.w	sl, #1
 8009d70:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8009d74:	9314      	str	r3, [sp, #80]	; 0x50
 8009d76:	9b07      	ldr	r3, [sp, #28]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	da15      	bge.n	8009da8 <_vfprintf_r+0x4b0>
 8009d7c:	9b06      	ldr	r3, [sp, #24]
 8009d7e:	930e      	str	r3, [sp, #56]	; 0x38
 8009d80:	9b07      	ldr	r3, [sp, #28]
 8009d82:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009d86:	930f      	str	r3, [sp, #60]	; 0x3c
 8009d88:	232d      	movs	r3, #45	; 0x2d
 8009d8a:	930c      	str	r3, [sp, #48]	; 0x30
 8009d8c:	9b02      	ldr	r3, [sp, #8]
 8009d8e:	f023 0720 	bic.w	r7, r3, #32
 8009d92:	2f46      	cmp	r7, #70	; 0x46
 8009d94:	d00e      	beq.n	8009db4 <_vfprintf_r+0x4bc>
 8009d96:	2f45      	cmp	r7, #69	; 0x45
 8009d98:	d146      	bne.n	8009e28 <_vfprintf_r+0x530>
 8009d9a:	f10a 0601 	add.w	r6, sl, #1
 8009d9e:	2102      	movs	r1, #2
 8009da0:	e00a      	b.n	8009db8 <_vfprintf_r+0x4c0>
 8009da2:	f04f 0a06 	mov.w	sl, #6
 8009da6:	e7e3      	b.n	8009d70 <_vfprintf_r+0x478>
 8009da8:	ed9d 7b06 	vldr	d7, [sp, #24]
 8009dac:	2300      	movs	r3, #0
 8009dae:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8009db2:	e7ea      	b.n	8009d8a <_vfprintf_r+0x492>
 8009db4:	4656      	mov	r6, sl
 8009db6:	2103      	movs	r1, #3
 8009db8:	ab1d      	add	r3, sp, #116	; 0x74
 8009dba:	9301      	str	r3, [sp, #4]
 8009dbc:	ab1a      	add	r3, sp, #104	; 0x68
 8009dbe:	9300      	str	r3, [sp, #0]
 8009dc0:	4632      	mov	r2, r6
 8009dc2:	ab19      	add	r3, sp, #100	; 0x64
 8009dc4:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8009dc8:	4658      	mov	r0, fp
 8009dca:	f000 ff0d 	bl	800abe8 <_dtoa_r>
 8009dce:	2f47      	cmp	r7, #71	; 0x47
 8009dd0:	4681      	mov	r9, r0
 8009dd2:	d102      	bne.n	8009dda <_vfprintf_r+0x4e2>
 8009dd4:	07eb      	lsls	r3, r5, #31
 8009dd6:	f140 858c 	bpl.w	800a8f2 <_vfprintf_r+0xffa>
 8009dda:	eb09 0306 	add.w	r3, r9, r6
 8009dde:	2f46      	cmp	r7, #70	; 0x46
 8009de0:	9303      	str	r3, [sp, #12]
 8009de2:	d111      	bne.n	8009e08 <_vfprintf_r+0x510>
 8009de4:	f899 3000 	ldrb.w	r3, [r9]
 8009de8:	2b30      	cmp	r3, #48	; 0x30
 8009dea:	d109      	bne.n	8009e00 <_vfprintf_r+0x508>
 8009dec:	2200      	movs	r2, #0
 8009dee:	2300      	movs	r3, #0
 8009df0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009df4:	f7f6 fe64 	bl	8000ac0 <__aeabi_dcmpeq>
 8009df8:	b910      	cbnz	r0, 8009e00 <_vfprintf_r+0x508>
 8009dfa:	f1c6 0601 	rsb	r6, r6, #1
 8009dfe:	9619      	str	r6, [sp, #100]	; 0x64
 8009e00:	9a03      	ldr	r2, [sp, #12]
 8009e02:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009e04:	441a      	add	r2, r3
 8009e06:	9203      	str	r2, [sp, #12]
 8009e08:	2200      	movs	r2, #0
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009e10:	f7f6 fe56 	bl	8000ac0 <__aeabi_dcmpeq>
 8009e14:	b990      	cbnz	r0, 8009e3c <_vfprintf_r+0x544>
 8009e16:	2230      	movs	r2, #48	; 0x30
 8009e18:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009e1a:	9903      	ldr	r1, [sp, #12]
 8009e1c:	4299      	cmp	r1, r3
 8009e1e:	d90f      	bls.n	8009e40 <_vfprintf_r+0x548>
 8009e20:	1c59      	adds	r1, r3, #1
 8009e22:	911d      	str	r1, [sp, #116]	; 0x74
 8009e24:	701a      	strb	r2, [r3, #0]
 8009e26:	e7f7      	b.n	8009e18 <_vfprintf_r+0x520>
 8009e28:	4656      	mov	r6, sl
 8009e2a:	e7b8      	b.n	8009d9e <_vfprintf_r+0x4a6>
 8009e2c:	0800d45c 	.word	0x0800d45c
 8009e30:	7fefffff 	.word	0x7fefffff
 8009e34:	0800d44c 	.word	0x0800d44c
 8009e38:	0800d450 	.word	0x0800d450
 8009e3c:	9b03      	ldr	r3, [sp, #12]
 8009e3e:	931d      	str	r3, [sp, #116]	; 0x74
 8009e40:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009e42:	2f47      	cmp	r7, #71	; 0x47
 8009e44:	eba3 0309 	sub.w	r3, r3, r9
 8009e48:	9303      	str	r3, [sp, #12]
 8009e4a:	f040 80f8 	bne.w	800a03e <_vfprintf_r+0x746>
 8009e4e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009e50:	1cdf      	adds	r7, r3, #3
 8009e52:	db02      	blt.n	8009e5a <_vfprintf_r+0x562>
 8009e54:	459a      	cmp	sl, r3
 8009e56:	f280 811f 	bge.w	800a098 <_vfprintf_r+0x7a0>
 8009e5a:	9b02      	ldr	r3, [sp, #8]
 8009e5c:	3b02      	subs	r3, #2
 8009e5e:	9302      	str	r3, [sp, #8]
 8009e60:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009e62:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8009e66:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 8009e6a:	1e53      	subs	r3, r2, #1
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	9319      	str	r3, [sp, #100]	; 0x64
 8009e70:	bfb6      	itet	lt
 8009e72:	f1c2 0301 	rsblt	r3, r2, #1
 8009e76:	222b      	movge	r2, #43	; 0x2b
 8009e78:	222d      	movlt	r2, #45	; 0x2d
 8009e7a:	2b09      	cmp	r3, #9
 8009e7c:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8009e80:	f340 80fa 	ble.w	800a078 <_vfprintf_r+0x780>
 8009e84:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8009e88:	260a      	movs	r6, #10
 8009e8a:	fb93 f0f6 	sdiv	r0, r3, r6
 8009e8e:	fb06 3310 	mls	r3, r6, r0, r3
 8009e92:	3330      	adds	r3, #48	; 0x30
 8009e94:	2809      	cmp	r0, #9
 8009e96:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009e9a:	f102 31ff 	add.w	r1, r2, #4294967295
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	f300 80e3 	bgt.w	800a06a <_vfprintf_r+0x772>
 8009ea4:	3330      	adds	r3, #48	; 0x30
 8009ea6:	f801 3c01 	strb.w	r3, [r1, #-1]
 8009eaa:	3a02      	subs	r2, #2
 8009eac:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8009eb0:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8009eb4:	4282      	cmp	r2, r0
 8009eb6:	4619      	mov	r1, r3
 8009eb8:	f0c0 80d9 	bcc.w	800a06e <_vfprintf_r+0x776>
 8009ebc:	9a03      	ldr	r2, [sp, #12]
 8009ebe:	ab1b      	add	r3, sp, #108	; 0x6c
 8009ec0:	1acb      	subs	r3, r1, r3
 8009ec2:	2a01      	cmp	r2, #1
 8009ec4:	9310      	str	r3, [sp, #64]	; 0x40
 8009ec6:	eb03 0a02 	add.w	sl, r3, r2
 8009eca:	dc03      	bgt.n	8009ed4 <_vfprintf_r+0x5dc>
 8009ecc:	f015 0301 	ands.w	r3, r5, #1
 8009ed0:	9308      	str	r3, [sp, #32]
 8009ed2:	d003      	beq.n	8009edc <_vfprintf_r+0x5e4>
 8009ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ed6:	449a      	add	sl, r3
 8009ed8:	2300      	movs	r3, #0
 8009eda:	9308      	str	r3, [sp, #32]
 8009edc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ede:	b113      	cbz	r3, 8009ee6 <_vfprintf_r+0x5ee>
 8009ee0:	232d      	movs	r3, #45	; 0x2d
 8009ee2:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8009ee6:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8009ee8:	2600      	movs	r6, #0
 8009eea:	4556      	cmp	r6, sl
 8009eec:	4633      	mov	r3, r6
 8009eee:	bfb8      	it	lt
 8009ef0:	4653      	movlt	r3, sl
 8009ef2:	930c      	str	r3, [sp, #48]	; 0x30
 8009ef4:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8009ef8:	b113      	cbz	r3, 8009f00 <_vfprintf_r+0x608>
 8009efa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009efc:	3301      	adds	r3, #1
 8009efe:	930c      	str	r3, [sp, #48]	; 0x30
 8009f00:	f015 0302 	ands.w	r3, r5, #2
 8009f04:	9314      	str	r3, [sp, #80]	; 0x50
 8009f06:	bf1e      	ittt	ne
 8009f08:	9b0c      	ldrne	r3, [sp, #48]	; 0x30
 8009f0a:	3302      	addne	r3, #2
 8009f0c:	930c      	strne	r3, [sp, #48]	; 0x30
 8009f0e:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8009f12:	9315      	str	r3, [sp, #84]	; 0x54
 8009f14:	d114      	bne.n	8009f40 <_vfprintf_r+0x648>
 8009f16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f1a:	1a9f      	subs	r7, r3, r2
 8009f1c:	2f00      	cmp	r7, #0
 8009f1e:	dd0f      	ble.n	8009f40 <_vfprintf_r+0x648>
 8009f20:	4ba8      	ldr	r3, [pc, #672]	; (800a1c4 <_vfprintf_r+0x8cc>)
 8009f22:	6023      	str	r3, [r4, #0]
 8009f24:	2f10      	cmp	r7, #16
 8009f26:	f300 81d3 	bgt.w	800a2d0 <_vfprintf_r+0x9d8>
 8009f2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f2c:	6067      	str	r7, [r4, #4]
 8009f2e:	441f      	add	r7, r3
 8009f30:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009f32:	9721      	str	r7, [sp, #132]	; 0x84
 8009f34:	3301      	adds	r3, #1
 8009f36:	2b07      	cmp	r3, #7
 8009f38:	9320      	str	r3, [sp, #128]	; 0x80
 8009f3a:	f300 81e0 	bgt.w	800a2fe <_vfprintf_r+0xa06>
 8009f3e:	3408      	adds	r4, #8
 8009f40:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8009f44:	b173      	cbz	r3, 8009f64 <_vfprintf_r+0x66c>
 8009f46:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8009f4a:	6023      	str	r3, [r4, #0]
 8009f4c:	2301      	movs	r3, #1
 8009f4e:	6063      	str	r3, [r4, #4]
 8009f50:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f52:	3301      	adds	r3, #1
 8009f54:	9321      	str	r3, [sp, #132]	; 0x84
 8009f56:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009f58:	3301      	adds	r3, #1
 8009f5a:	2b07      	cmp	r3, #7
 8009f5c:	9320      	str	r3, [sp, #128]	; 0x80
 8009f5e:	f300 81d8 	bgt.w	800a312 <_vfprintf_r+0xa1a>
 8009f62:	3408      	adds	r4, #8
 8009f64:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009f66:	b16b      	cbz	r3, 8009f84 <_vfprintf_r+0x68c>
 8009f68:	ab18      	add	r3, sp, #96	; 0x60
 8009f6a:	6023      	str	r3, [r4, #0]
 8009f6c:	2302      	movs	r3, #2
 8009f6e:	6063      	str	r3, [r4, #4]
 8009f70:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f72:	3302      	adds	r3, #2
 8009f74:	9321      	str	r3, [sp, #132]	; 0x84
 8009f76:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009f78:	3301      	adds	r3, #1
 8009f7a:	2b07      	cmp	r3, #7
 8009f7c:	9320      	str	r3, [sp, #128]	; 0x80
 8009f7e:	f300 81d2 	bgt.w	800a326 <_vfprintf_r+0xa2e>
 8009f82:	3408      	adds	r4, #8
 8009f84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f86:	2b80      	cmp	r3, #128	; 0x80
 8009f88:	d114      	bne.n	8009fb4 <_vfprintf_r+0x6bc>
 8009f8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f8c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f8e:	1a9f      	subs	r7, r3, r2
 8009f90:	2f00      	cmp	r7, #0
 8009f92:	dd0f      	ble.n	8009fb4 <_vfprintf_r+0x6bc>
 8009f94:	4b8c      	ldr	r3, [pc, #560]	; (800a1c8 <_vfprintf_r+0x8d0>)
 8009f96:	6023      	str	r3, [r4, #0]
 8009f98:	2f10      	cmp	r7, #16
 8009f9a:	f300 81ce 	bgt.w	800a33a <_vfprintf_r+0xa42>
 8009f9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009fa0:	6067      	str	r7, [r4, #4]
 8009fa2:	441f      	add	r7, r3
 8009fa4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009fa6:	9721      	str	r7, [sp, #132]	; 0x84
 8009fa8:	3301      	adds	r3, #1
 8009faa:	2b07      	cmp	r3, #7
 8009fac:	9320      	str	r3, [sp, #128]	; 0x80
 8009fae:	f300 81dd 	bgt.w	800a36c <_vfprintf_r+0xa74>
 8009fb2:	3408      	adds	r4, #8
 8009fb4:	eba6 060a 	sub.w	r6, r6, sl
 8009fb8:	2e00      	cmp	r6, #0
 8009fba:	dd0f      	ble.n	8009fdc <_vfprintf_r+0x6e4>
 8009fbc:	4f82      	ldr	r7, [pc, #520]	; (800a1c8 <_vfprintf_r+0x8d0>)
 8009fbe:	6027      	str	r7, [r4, #0]
 8009fc0:	2e10      	cmp	r6, #16
 8009fc2:	f300 81dd 	bgt.w	800a380 <_vfprintf_r+0xa88>
 8009fc6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009fc8:	9821      	ldr	r0, [sp, #132]	; 0x84
 8009fca:	6066      	str	r6, [r4, #4]
 8009fcc:	3301      	adds	r3, #1
 8009fce:	4406      	add	r6, r0
 8009fd0:	2b07      	cmp	r3, #7
 8009fd2:	9621      	str	r6, [sp, #132]	; 0x84
 8009fd4:	9320      	str	r3, [sp, #128]	; 0x80
 8009fd6:	f300 81ea 	bgt.w	800a3ae <_vfprintf_r+0xab6>
 8009fda:	3408      	adds	r4, #8
 8009fdc:	05e9      	lsls	r1, r5, #23
 8009fde:	f100 81f0 	bmi.w	800a3c2 <_vfprintf_r+0xaca>
 8009fe2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009fe4:	e884 0600 	stmia.w	r4, {r9, sl}
 8009fe8:	4453      	add	r3, sl
 8009fea:	9321      	str	r3, [sp, #132]	; 0x84
 8009fec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009fee:	3301      	adds	r3, #1
 8009ff0:	2b07      	cmp	r3, #7
 8009ff2:	9320      	str	r3, [sp, #128]	; 0x80
 8009ff4:	f340 841b 	ble.w	800a82e <_vfprintf_r+0xf36>
 8009ff8:	aa1f      	add	r2, sp, #124	; 0x7c
 8009ffa:	4641      	mov	r1, r8
 8009ffc:	4658      	mov	r0, fp
 8009ffe:	f002 fc66 	bl	800c8ce <__sprint_r>
 800a002:	2800      	cmp	r0, #0
 800a004:	f040 8433 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a008:	ac2c      	add	r4, sp, #176	; 0xb0
 800a00a:	0768      	lsls	r0, r5, #29
 800a00c:	f100 8412 	bmi.w	800a834 <_vfprintf_r+0xf3c>
 800a010:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a012:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a014:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a016:	428a      	cmp	r2, r1
 800a018:	bfac      	ite	ge
 800a01a:	189b      	addge	r3, r3, r2
 800a01c:	185b      	addlt	r3, r3, r1
 800a01e:	930a      	str	r3, [sp, #40]	; 0x28
 800a020:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a022:	b13b      	cbz	r3, 800a034 <_vfprintf_r+0x73c>
 800a024:	aa1f      	add	r2, sp, #124	; 0x7c
 800a026:	4641      	mov	r1, r8
 800a028:	4658      	mov	r0, fp
 800a02a:	f002 fc50 	bl	800c8ce <__sprint_r>
 800a02e:	2800      	cmp	r0, #0
 800a030:	f040 841d 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a034:	2300      	movs	r3, #0
 800a036:	9320      	str	r3, [sp, #128]	; 0x80
 800a038:	9f04      	ldr	r7, [sp, #16]
 800a03a:	ac2c      	add	r4, sp, #176	; 0xb0
 800a03c:	e4e9      	b.n	8009a12 <_vfprintf_r+0x11a>
 800a03e:	9b02      	ldr	r3, [sp, #8]
 800a040:	2b65      	cmp	r3, #101	; 0x65
 800a042:	f77f af0d 	ble.w	8009e60 <_vfprintf_r+0x568>
 800a046:	9b02      	ldr	r3, [sp, #8]
 800a048:	2b66      	cmp	r3, #102	; 0x66
 800a04a:	d125      	bne.n	800a098 <_vfprintf_r+0x7a0>
 800a04c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a04e:	2b00      	cmp	r3, #0
 800a050:	dd1a      	ble.n	800a088 <_vfprintf_r+0x790>
 800a052:	f1ba 0f00 	cmp.w	sl, #0
 800a056:	d101      	bne.n	800a05c <_vfprintf_r+0x764>
 800a058:	07ee      	lsls	r6, r5, #31
 800a05a:	d502      	bpl.n	800a062 <_vfprintf_r+0x76a>
 800a05c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a05e:	4413      	add	r3, r2
 800a060:	4453      	add	r3, sl
 800a062:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a064:	9208      	str	r2, [sp, #32]
 800a066:	469a      	mov	sl, r3
 800a068:	e738      	b.n	8009edc <_vfprintf_r+0x5e4>
 800a06a:	460a      	mov	r2, r1
 800a06c:	e70d      	b.n	8009e8a <_vfprintf_r+0x592>
 800a06e:	f812 1b01 	ldrb.w	r1, [r2], #1
 800a072:	f803 1b01 	strb.w	r1, [r3], #1
 800a076:	e71d      	b.n	8009eb4 <_vfprintf_r+0x5bc>
 800a078:	2230      	movs	r2, #48	; 0x30
 800a07a:	4413      	add	r3, r2
 800a07c:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 800a080:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800a084:	a91c      	add	r1, sp, #112	; 0x70
 800a086:	e719      	b.n	8009ebc <_vfprintf_r+0x5c4>
 800a088:	f1ba 0f00 	cmp.w	sl, #0
 800a08c:	d101      	bne.n	800a092 <_vfprintf_r+0x79a>
 800a08e:	07ed      	lsls	r5, r5, #31
 800a090:	d515      	bpl.n	800a0be <_vfprintf_r+0x7c6>
 800a092:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a094:	3301      	adds	r3, #1
 800a096:	e7e3      	b.n	800a060 <_vfprintf_r+0x768>
 800a098:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a09a:	9b03      	ldr	r3, [sp, #12]
 800a09c:	429a      	cmp	r2, r3
 800a09e:	db06      	blt.n	800a0ae <_vfprintf_r+0x7b6>
 800a0a0:	07e8      	lsls	r0, r5, #31
 800a0a2:	d50e      	bpl.n	800a0c2 <_vfprintf_r+0x7ca>
 800a0a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0a6:	4413      	add	r3, r2
 800a0a8:	2267      	movs	r2, #103	; 0x67
 800a0aa:	9202      	str	r2, [sp, #8]
 800a0ac:	e7d9      	b.n	800a062 <_vfprintf_r+0x76a>
 800a0ae:	9b03      	ldr	r3, [sp, #12]
 800a0b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a0b2:	2a00      	cmp	r2, #0
 800a0b4:	440b      	add	r3, r1
 800a0b6:	dcf7      	bgt.n	800a0a8 <_vfprintf_r+0x7b0>
 800a0b8:	f1c2 0201 	rsb	r2, r2, #1
 800a0bc:	e7f3      	b.n	800a0a6 <_vfprintf_r+0x7ae>
 800a0be:	2301      	movs	r3, #1
 800a0c0:	e7cf      	b.n	800a062 <_vfprintf_r+0x76a>
 800a0c2:	4613      	mov	r3, r2
 800a0c4:	e7f0      	b.n	800a0a8 <_vfprintf_r+0x7b0>
 800a0c6:	b10b      	cbz	r3, 800a0cc <_vfprintf_r+0x7d4>
 800a0c8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800a0cc:	f015 0f20 	tst.w	r5, #32
 800a0d0:	f107 0304 	add.w	r3, r7, #4
 800a0d4:	d008      	beq.n	800a0e8 <_vfprintf_r+0x7f0>
 800a0d6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a0d8:	683a      	ldr	r2, [r7, #0]
 800a0da:	17ce      	asrs	r6, r1, #31
 800a0dc:	4608      	mov	r0, r1
 800a0de:	4631      	mov	r1, r6
 800a0e0:	e9c2 0100 	strd	r0, r1, [r2]
 800a0e4:	461f      	mov	r7, r3
 800a0e6:	e494      	b.n	8009a12 <_vfprintf_r+0x11a>
 800a0e8:	06e9      	lsls	r1, r5, #27
 800a0ea:	d503      	bpl.n	800a0f4 <_vfprintf_r+0x7fc>
 800a0ec:	683a      	ldr	r2, [r7, #0]
 800a0ee:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a0f0:	6011      	str	r1, [r2, #0]
 800a0f2:	e7f7      	b.n	800a0e4 <_vfprintf_r+0x7ec>
 800a0f4:	066a      	lsls	r2, r5, #25
 800a0f6:	d5f9      	bpl.n	800a0ec <_vfprintf_r+0x7f4>
 800a0f8:	683a      	ldr	r2, [r7, #0]
 800a0fa:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 800a0fe:	8011      	strh	r1, [r2, #0]
 800a100:	e7f0      	b.n	800a0e4 <_vfprintf_r+0x7ec>
 800a102:	f045 0510 	orr.w	r5, r5, #16
 800a106:	f015 0320 	ands.w	r3, r5, #32
 800a10a:	d022      	beq.n	800a152 <_vfprintf_r+0x85a>
 800a10c:	3707      	adds	r7, #7
 800a10e:	f027 0707 	bic.w	r7, r7, #7
 800a112:	f107 0308 	add.w	r3, r7, #8
 800a116:	e9d7 6700 	ldrd	r6, r7, [r7]
 800a11a:	9304      	str	r3, [sp, #16]
 800a11c:	2300      	movs	r3, #0
 800a11e:	2200      	movs	r2, #0
 800a120:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800a124:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a128:	f000 83e8 	beq.w	800a8fc <_vfprintf_r+0x1004>
 800a12c:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 800a130:	9208      	str	r2, [sp, #32]
 800a132:	ea56 0207 	orrs.w	r2, r6, r7
 800a136:	f040 83e6 	bne.w	800a906 <_vfprintf_r+0x100e>
 800a13a:	f1ba 0f00 	cmp.w	sl, #0
 800a13e:	f000 80a9 	beq.w	800a294 <_vfprintf_r+0x99c>
 800a142:	2b01      	cmp	r3, #1
 800a144:	d075      	beq.n	800a232 <_vfprintf_r+0x93a>
 800a146:	2b02      	cmp	r3, #2
 800a148:	f000 8090 	beq.w	800a26c <_vfprintf_r+0x974>
 800a14c:	2600      	movs	r6, #0
 800a14e:	2700      	movs	r7, #0
 800a150:	e3df      	b.n	800a912 <_vfprintf_r+0x101a>
 800a152:	1d3a      	adds	r2, r7, #4
 800a154:	f015 0110 	ands.w	r1, r5, #16
 800a158:	9204      	str	r2, [sp, #16]
 800a15a:	d002      	beq.n	800a162 <_vfprintf_r+0x86a>
 800a15c:	683e      	ldr	r6, [r7, #0]
 800a15e:	2700      	movs	r7, #0
 800a160:	e7dd      	b.n	800a11e <_vfprintf_r+0x826>
 800a162:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800a166:	d0f9      	beq.n	800a15c <_vfprintf_r+0x864>
 800a168:	883e      	ldrh	r6, [r7, #0]
 800a16a:	2700      	movs	r7, #0
 800a16c:	e7d6      	b.n	800a11c <_vfprintf_r+0x824>
 800a16e:	1d3b      	adds	r3, r7, #4
 800a170:	9304      	str	r3, [sp, #16]
 800a172:	2330      	movs	r3, #48	; 0x30
 800a174:	2278      	movs	r2, #120	; 0x78
 800a176:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800a17a:	4b14      	ldr	r3, [pc, #80]	; (800a1cc <_vfprintf_r+0x8d4>)
 800a17c:	683e      	ldr	r6, [r7, #0]
 800a17e:	9311      	str	r3, [sp, #68]	; 0x44
 800a180:	2700      	movs	r7, #0
 800a182:	f045 0502 	orr.w	r5, r5, #2
 800a186:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 800a18a:	2302      	movs	r3, #2
 800a18c:	9202      	str	r2, [sp, #8]
 800a18e:	e7c6      	b.n	800a11e <_vfprintf_r+0x826>
 800a190:	1d3b      	adds	r3, r7, #4
 800a192:	2600      	movs	r6, #0
 800a194:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a198:	9304      	str	r3, [sp, #16]
 800a19a:	f8d7 9000 	ldr.w	r9, [r7]
 800a19e:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800a1a2:	d00a      	beq.n	800a1ba <_vfprintf_r+0x8c2>
 800a1a4:	4652      	mov	r2, sl
 800a1a6:	4631      	mov	r1, r6
 800a1a8:	4648      	mov	r0, r9
 800a1aa:	f7f6 f811 	bl	80001d0 <memchr>
 800a1ae:	2800      	cmp	r0, #0
 800a1b0:	f000 808c 	beq.w	800a2cc <_vfprintf_r+0x9d4>
 800a1b4:	eba0 0a09 	sub.w	sl, r0, r9
 800a1b8:	e5cb      	b.n	8009d52 <_vfprintf_r+0x45a>
 800a1ba:	4648      	mov	r0, r9
 800a1bc:	f7f6 f858 	bl	8000270 <strlen>
 800a1c0:	4682      	mov	sl, r0
 800a1c2:	e5c6      	b.n	8009d52 <_vfprintf_r+0x45a>
 800a1c4:	0800d480 	.word	0x0800d480
 800a1c8:	0800d490 	.word	0x0800d490
 800a1cc:	0800d46d 	.word	0x0800d46d
 800a1d0:	f045 0510 	orr.w	r5, r5, #16
 800a1d4:	06ae      	lsls	r6, r5, #26
 800a1d6:	d509      	bpl.n	800a1ec <_vfprintf_r+0x8f4>
 800a1d8:	3707      	adds	r7, #7
 800a1da:	f027 0707 	bic.w	r7, r7, #7
 800a1de:	f107 0308 	add.w	r3, r7, #8
 800a1e2:	e9d7 6700 	ldrd	r6, r7, [r7]
 800a1e6:	9304      	str	r3, [sp, #16]
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	e798      	b.n	800a11e <_vfprintf_r+0x826>
 800a1ec:	1d3b      	adds	r3, r7, #4
 800a1ee:	f015 0f10 	tst.w	r5, #16
 800a1f2:	9304      	str	r3, [sp, #16]
 800a1f4:	d001      	beq.n	800a1fa <_vfprintf_r+0x902>
 800a1f6:	683e      	ldr	r6, [r7, #0]
 800a1f8:	e002      	b.n	800a200 <_vfprintf_r+0x908>
 800a1fa:	0668      	lsls	r0, r5, #25
 800a1fc:	d5fb      	bpl.n	800a1f6 <_vfprintf_r+0x8fe>
 800a1fe:	883e      	ldrh	r6, [r7, #0]
 800a200:	2700      	movs	r7, #0
 800a202:	e7f1      	b.n	800a1e8 <_vfprintf_r+0x8f0>
 800a204:	b10b      	cbz	r3, 800a20a <_vfprintf_r+0x912>
 800a206:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800a20a:	4ba2      	ldr	r3, [pc, #648]	; (800a494 <_vfprintf_r+0xb9c>)
 800a20c:	e4ca      	b.n	8009ba4 <_vfprintf_r+0x2ac>
 800a20e:	1d3b      	adds	r3, r7, #4
 800a210:	f015 0f10 	tst.w	r5, #16
 800a214:	9304      	str	r3, [sp, #16]
 800a216:	d001      	beq.n	800a21c <_vfprintf_r+0x924>
 800a218:	683e      	ldr	r6, [r7, #0]
 800a21a:	e002      	b.n	800a222 <_vfprintf_r+0x92a>
 800a21c:	066a      	lsls	r2, r5, #25
 800a21e:	d5fb      	bpl.n	800a218 <_vfprintf_r+0x920>
 800a220:	883e      	ldrh	r6, [r7, #0]
 800a222:	2700      	movs	r7, #0
 800a224:	e4ca      	b.n	8009bbc <_vfprintf_r+0x2c4>
 800a226:	464b      	mov	r3, r9
 800a228:	e374      	b.n	800a914 <_vfprintf_r+0x101c>
 800a22a:	2f00      	cmp	r7, #0
 800a22c:	bf08      	it	eq
 800a22e:	2e0a      	cmpeq	r6, #10
 800a230:	d205      	bcs.n	800a23e <_vfprintf_r+0x946>
 800a232:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 800a236:	3630      	adds	r6, #48	; 0x30
 800a238:	f809 6d41 	strb.w	r6, [r9, #-65]!
 800a23c:	e385      	b.n	800a94a <_vfprintf_r+0x1052>
 800a23e:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800a242:	4630      	mov	r0, r6
 800a244:	4639      	mov	r1, r7
 800a246:	220a      	movs	r2, #10
 800a248:	2300      	movs	r3, #0
 800a24a:	f7f6 fca9 	bl	8000ba0 <__aeabi_uldivmod>
 800a24e:	3230      	adds	r2, #48	; 0x30
 800a250:	f809 2d01 	strb.w	r2, [r9, #-1]!
 800a254:	2300      	movs	r3, #0
 800a256:	4630      	mov	r0, r6
 800a258:	4639      	mov	r1, r7
 800a25a:	220a      	movs	r2, #10
 800a25c:	f7f6 fca0 	bl	8000ba0 <__aeabi_uldivmod>
 800a260:	4606      	mov	r6, r0
 800a262:	460f      	mov	r7, r1
 800a264:	ea56 0307 	orrs.w	r3, r6, r7
 800a268:	d1eb      	bne.n	800a242 <_vfprintf_r+0x94a>
 800a26a:	e36e      	b.n	800a94a <_vfprintf_r+0x1052>
 800a26c:	2600      	movs	r6, #0
 800a26e:	2700      	movs	r7, #0
 800a270:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800a274:	f006 030f 	and.w	r3, r6, #15
 800a278:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a27a:	5cd3      	ldrb	r3, [r2, r3]
 800a27c:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800a280:	0933      	lsrs	r3, r6, #4
 800a282:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800a286:	093a      	lsrs	r2, r7, #4
 800a288:	461e      	mov	r6, r3
 800a28a:	4617      	mov	r7, r2
 800a28c:	ea56 0307 	orrs.w	r3, r6, r7
 800a290:	d1f0      	bne.n	800a274 <_vfprintf_r+0x97c>
 800a292:	e35a      	b.n	800a94a <_vfprintf_r+0x1052>
 800a294:	b93b      	cbnz	r3, 800a2a6 <_vfprintf_r+0x9ae>
 800a296:	07e8      	lsls	r0, r5, #31
 800a298:	d505      	bpl.n	800a2a6 <_vfprintf_r+0x9ae>
 800a29a:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 800a29e:	2330      	movs	r3, #48	; 0x30
 800a2a0:	f809 3d41 	strb.w	r3, [r9, #-65]!
 800a2a4:	e351      	b.n	800a94a <_vfprintf_r+0x1052>
 800a2a6:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800a2aa:	e34e      	b.n	800a94a <_vfprintf_r+0x1052>
 800a2ac:	b10b      	cbz	r3, 800a2b2 <_vfprintf_r+0x9ba>
 800a2ae:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800a2b2:	9b02      	ldr	r3, [sp, #8]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	f000 8302 	beq.w	800a8be <_vfprintf_r+0xfc6>
 800a2ba:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800a2be:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800a2c2:	2600      	movs	r6, #0
 800a2c4:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800a2c8:	9704      	str	r7, [sp, #16]
 800a2ca:	e4e9      	b.n	8009ca0 <_vfprintf_r+0x3a8>
 800a2cc:	4606      	mov	r6, r0
 800a2ce:	e540      	b.n	8009d52 <_vfprintf_r+0x45a>
 800a2d0:	2310      	movs	r3, #16
 800a2d2:	6063      	str	r3, [r4, #4]
 800a2d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2d6:	3310      	adds	r3, #16
 800a2d8:	9321      	str	r3, [sp, #132]	; 0x84
 800a2da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a2dc:	3301      	adds	r3, #1
 800a2de:	2b07      	cmp	r3, #7
 800a2e0:	9320      	str	r3, [sp, #128]	; 0x80
 800a2e2:	dc02      	bgt.n	800a2ea <_vfprintf_r+0x9f2>
 800a2e4:	3408      	adds	r4, #8
 800a2e6:	3f10      	subs	r7, #16
 800a2e8:	e61a      	b.n	8009f20 <_vfprintf_r+0x628>
 800a2ea:	aa1f      	add	r2, sp, #124	; 0x7c
 800a2ec:	4641      	mov	r1, r8
 800a2ee:	4658      	mov	r0, fp
 800a2f0:	f002 faed 	bl	800c8ce <__sprint_r>
 800a2f4:	2800      	cmp	r0, #0
 800a2f6:	f040 82ba 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a2fa:	ac2c      	add	r4, sp, #176	; 0xb0
 800a2fc:	e7f3      	b.n	800a2e6 <_vfprintf_r+0x9ee>
 800a2fe:	aa1f      	add	r2, sp, #124	; 0x7c
 800a300:	4641      	mov	r1, r8
 800a302:	4658      	mov	r0, fp
 800a304:	f002 fae3 	bl	800c8ce <__sprint_r>
 800a308:	2800      	cmp	r0, #0
 800a30a:	f040 82b0 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a30e:	ac2c      	add	r4, sp, #176	; 0xb0
 800a310:	e616      	b.n	8009f40 <_vfprintf_r+0x648>
 800a312:	aa1f      	add	r2, sp, #124	; 0x7c
 800a314:	4641      	mov	r1, r8
 800a316:	4658      	mov	r0, fp
 800a318:	f002 fad9 	bl	800c8ce <__sprint_r>
 800a31c:	2800      	cmp	r0, #0
 800a31e:	f040 82a6 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a322:	ac2c      	add	r4, sp, #176	; 0xb0
 800a324:	e61e      	b.n	8009f64 <_vfprintf_r+0x66c>
 800a326:	aa1f      	add	r2, sp, #124	; 0x7c
 800a328:	4641      	mov	r1, r8
 800a32a:	4658      	mov	r0, fp
 800a32c:	f002 facf 	bl	800c8ce <__sprint_r>
 800a330:	2800      	cmp	r0, #0
 800a332:	f040 829c 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a336:	ac2c      	add	r4, sp, #176	; 0xb0
 800a338:	e624      	b.n	8009f84 <_vfprintf_r+0x68c>
 800a33a:	2210      	movs	r2, #16
 800a33c:	6062      	str	r2, [r4, #4]
 800a33e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a340:	3210      	adds	r2, #16
 800a342:	9221      	str	r2, [sp, #132]	; 0x84
 800a344:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a346:	3201      	adds	r2, #1
 800a348:	2a07      	cmp	r2, #7
 800a34a:	9220      	str	r2, [sp, #128]	; 0x80
 800a34c:	dc02      	bgt.n	800a354 <_vfprintf_r+0xa5c>
 800a34e:	3408      	adds	r4, #8
 800a350:	3f10      	subs	r7, #16
 800a352:	e620      	b.n	8009f96 <_vfprintf_r+0x69e>
 800a354:	aa1f      	add	r2, sp, #124	; 0x7c
 800a356:	4641      	mov	r1, r8
 800a358:	4658      	mov	r0, fp
 800a35a:	9314      	str	r3, [sp, #80]	; 0x50
 800a35c:	f002 fab7 	bl	800c8ce <__sprint_r>
 800a360:	2800      	cmp	r0, #0
 800a362:	f040 8284 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a366:	ac2c      	add	r4, sp, #176	; 0xb0
 800a368:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a36a:	e7f1      	b.n	800a350 <_vfprintf_r+0xa58>
 800a36c:	aa1f      	add	r2, sp, #124	; 0x7c
 800a36e:	4641      	mov	r1, r8
 800a370:	4658      	mov	r0, fp
 800a372:	f002 faac 	bl	800c8ce <__sprint_r>
 800a376:	2800      	cmp	r0, #0
 800a378:	f040 8279 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a37c:	ac2c      	add	r4, sp, #176	; 0xb0
 800a37e:	e619      	b.n	8009fb4 <_vfprintf_r+0x6bc>
 800a380:	2310      	movs	r3, #16
 800a382:	6063      	str	r3, [r4, #4]
 800a384:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a386:	3310      	adds	r3, #16
 800a388:	9321      	str	r3, [sp, #132]	; 0x84
 800a38a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a38c:	3301      	adds	r3, #1
 800a38e:	2b07      	cmp	r3, #7
 800a390:	9320      	str	r3, [sp, #128]	; 0x80
 800a392:	dc02      	bgt.n	800a39a <_vfprintf_r+0xaa2>
 800a394:	3408      	adds	r4, #8
 800a396:	3e10      	subs	r6, #16
 800a398:	e611      	b.n	8009fbe <_vfprintf_r+0x6c6>
 800a39a:	aa1f      	add	r2, sp, #124	; 0x7c
 800a39c:	4641      	mov	r1, r8
 800a39e:	4658      	mov	r0, fp
 800a3a0:	f002 fa95 	bl	800c8ce <__sprint_r>
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	f040 8262 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a3aa:	ac2c      	add	r4, sp, #176	; 0xb0
 800a3ac:	e7f3      	b.n	800a396 <_vfprintf_r+0xa9e>
 800a3ae:	aa1f      	add	r2, sp, #124	; 0x7c
 800a3b0:	4641      	mov	r1, r8
 800a3b2:	4658      	mov	r0, fp
 800a3b4:	f002 fa8b 	bl	800c8ce <__sprint_r>
 800a3b8:	2800      	cmp	r0, #0
 800a3ba:	f040 8258 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a3be:	ac2c      	add	r4, sp, #176	; 0xb0
 800a3c0:	e60c      	b.n	8009fdc <_vfprintf_r+0x6e4>
 800a3c2:	9b02      	ldr	r3, [sp, #8]
 800a3c4:	2b65      	cmp	r3, #101	; 0x65
 800a3c6:	f340 81ad 	ble.w	800a724 <_vfprintf_r+0xe2c>
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a3d2:	f7f6 fb75 	bl	8000ac0 <__aeabi_dcmpeq>
 800a3d6:	2800      	cmp	r0, #0
 800a3d8:	d062      	beq.n	800a4a0 <_vfprintf_r+0xba8>
 800a3da:	4b2f      	ldr	r3, [pc, #188]	; (800a498 <_vfprintf_r+0xba0>)
 800a3dc:	6023      	str	r3, [r4, #0]
 800a3de:	2301      	movs	r3, #1
 800a3e0:	6063      	str	r3, [r4, #4]
 800a3e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3e4:	3301      	adds	r3, #1
 800a3e6:	9321      	str	r3, [sp, #132]	; 0x84
 800a3e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a3ea:	3301      	adds	r3, #1
 800a3ec:	2b07      	cmp	r3, #7
 800a3ee:	9320      	str	r3, [sp, #128]	; 0x80
 800a3f0:	dc25      	bgt.n	800a43e <_vfprintf_r+0xb46>
 800a3f2:	3408      	adds	r4, #8
 800a3f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a3f6:	9a03      	ldr	r2, [sp, #12]
 800a3f8:	4293      	cmp	r3, r2
 800a3fa:	db02      	blt.n	800a402 <_vfprintf_r+0xb0a>
 800a3fc:	07ea      	lsls	r2, r5, #31
 800a3fe:	f57f ae04 	bpl.w	800a00a <_vfprintf_r+0x712>
 800a402:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a404:	6023      	str	r3, [r4, #0]
 800a406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a408:	6063      	str	r3, [r4, #4]
 800a40a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a40c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a40e:	4413      	add	r3, r2
 800a410:	9321      	str	r3, [sp, #132]	; 0x84
 800a412:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a414:	3301      	adds	r3, #1
 800a416:	2b07      	cmp	r3, #7
 800a418:	9320      	str	r3, [sp, #128]	; 0x80
 800a41a:	dc1a      	bgt.n	800a452 <_vfprintf_r+0xb5a>
 800a41c:	3408      	adds	r4, #8
 800a41e:	9b03      	ldr	r3, [sp, #12]
 800a420:	1e5e      	subs	r6, r3, #1
 800a422:	2e00      	cmp	r6, #0
 800a424:	f77f adf1 	ble.w	800a00a <_vfprintf_r+0x712>
 800a428:	4f1c      	ldr	r7, [pc, #112]	; (800a49c <_vfprintf_r+0xba4>)
 800a42a:	f04f 0910 	mov.w	r9, #16
 800a42e:	2e10      	cmp	r6, #16
 800a430:	6027      	str	r7, [r4, #0]
 800a432:	dc18      	bgt.n	800a466 <_vfprintf_r+0xb6e>
 800a434:	6066      	str	r6, [r4, #4]
 800a436:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a438:	441e      	add	r6, r3
 800a43a:	9621      	str	r6, [sp, #132]	; 0x84
 800a43c:	e5d6      	b.n	8009fec <_vfprintf_r+0x6f4>
 800a43e:	aa1f      	add	r2, sp, #124	; 0x7c
 800a440:	4641      	mov	r1, r8
 800a442:	4658      	mov	r0, fp
 800a444:	f002 fa43 	bl	800c8ce <__sprint_r>
 800a448:	2800      	cmp	r0, #0
 800a44a:	f040 8210 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a44e:	ac2c      	add	r4, sp, #176	; 0xb0
 800a450:	e7d0      	b.n	800a3f4 <_vfprintf_r+0xafc>
 800a452:	aa1f      	add	r2, sp, #124	; 0x7c
 800a454:	4641      	mov	r1, r8
 800a456:	4658      	mov	r0, fp
 800a458:	f002 fa39 	bl	800c8ce <__sprint_r>
 800a45c:	2800      	cmp	r0, #0
 800a45e:	f040 8206 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a462:	ac2c      	add	r4, sp, #176	; 0xb0
 800a464:	e7db      	b.n	800a41e <_vfprintf_r+0xb26>
 800a466:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a468:	f8c4 9004 	str.w	r9, [r4, #4]
 800a46c:	3310      	adds	r3, #16
 800a46e:	9321      	str	r3, [sp, #132]	; 0x84
 800a470:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a472:	3301      	adds	r3, #1
 800a474:	2b07      	cmp	r3, #7
 800a476:	9320      	str	r3, [sp, #128]	; 0x80
 800a478:	dc02      	bgt.n	800a480 <_vfprintf_r+0xb88>
 800a47a:	3408      	adds	r4, #8
 800a47c:	3e10      	subs	r6, #16
 800a47e:	e7d6      	b.n	800a42e <_vfprintf_r+0xb36>
 800a480:	aa1f      	add	r2, sp, #124	; 0x7c
 800a482:	4641      	mov	r1, r8
 800a484:	4658      	mov	r0, fp
 800a486:	f002 fa22 	bl	800c8ce <__sprint_r>
 800a48a:	2800      	cmp	r0, #0
 800a48c:	f040 81ef 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a490:	ac2c      	add	r4, sp, #176	; 0xb0
 800a492:	e7f3      	b.n	800a47c <_vfprintf_r+0xb84>
 800a494:	0800d46d 	.word	0x0800d46d
 800a498:	0800d47e 	.word	0x0800d47e
 800a49c:	0800d490 	.word	0x0800d490
 800a4a0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	dc7a      	bgt.n	800a59c <_vfprintf_r+0xca4>
 800a4a6:	4b9d      	ldr	r3, [pc, #628]	; (800a71c <_vfprintf_r+0xe24>)
 800a4a8:	6023      	str	r3, [r4, #0]
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	6063      	str	r3, [r4, #4]
 800a4ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4b0:	3301      	adds	r3, #1
 800a4b2:	9321      	str	r3, [sp, #132]	; 0x84
 800a4b4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a4b6:	3301      	adds	r3, #1
 800a4b8:	2b07      	cmp	r3, #7
 800a4ba:	9320      	str	r3, [sp, #128]	; 0x80
 800a4bc:	dc44      	bgt.n	800a548 <_vfprintf_r+0xc50>
 800a4be:	3408      	adds	r4, #8
 800a4c0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a4c2:	b923      	cbnz	r3, 800a4ce <_vfprintf_r+0xbd6>
 800a4c4:	9b03      	ldr	r3, [sp, #12]
 800a4c6:	b913      	cbnz	r3, 800a4ce <_vfprintf_r+0xbd6>
 800a4c8:	07eb      	lsls	r3, r5, #31
 800a4ca:	f57f ad9e 	bpl.w	800a00a <_vfprintf_r+0x712>
 800a4ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4d0:	6023      	str	r3, [r4, #0]
 800a4d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4d4:	6063      	str	r3, [r4, #4]
 800a4d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4da:	4413      	add	r3, r2
 800a4dc:	9321      	str	r3, [sp, #132]	; 0x84
 800a4de:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a4e0:	3301      	adds	r3, #1
 800a4e2:	2b07      	cmp	r3, #7
 800a4e4:	9320      	str	r3, [sp, #128]	; 0x80
 800a4e6:	dc39      	bgt.n	800a55c <_vfprintf_r+0xc64>
 800a4e8:	f104 0308 	add.w	r3, r4, #8
 800a4ec:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800a4ee:	2e00      	cmp	r6, #0
 800a4f0:	da19      	bge.n	800a526 <_vfprintf_r+0xc2e>
 800a4f2:	4f8b      	ldr	r7, [pc, #556]	; (800a720 <_vfprintf_r+0xe28>)
 800a4f4:	4276      	negs	r6, r6
 800a4f6:	2410      	movs	r4, #16
 800a4f8:	2e10      	cmp	r6, #16
 800a4fa:	601f      	str	r7, [r3, #0]
 800a4fc:	dc38      	bgt.n	800a570 <_vfprintf_r+0xc78>
 800a4fe:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a500:	605e      	str	r6, [r3, #4]
 800a502:	4416      	add	r6, r2
 800a504:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a506:	9621      	str	r6, [sp, #132]	; 0x84
 800a508:	3201      	adds	r2, #1
 800a50a:	2a07      	cmp	r2, #7
 800a50c:	f103 0308 	add.w	r3, r3, #8
 800a510:	9220      	str	r2, [sp, #128]	; 0x80
 800a512:	dd08      	ble.n	800a526 <_vfprintf_r+0xc2e>
 800a514:	aa1f      	add	r2, sp, #124	; 0x7c
 800a516:	4641      	mov	r1, r8
 800a518:	4658      	mov	r0, fp
 800a51a:	f002 f9d8 	bl	800c8ce <__sprint_r>
 800a51e:	2800      	cmp	r0, #0
 800a520:	f040 81a5 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a524:	ab2c      	add	r3, sp, #176	; 0xb0
 800a526:	9a03      	ldr	r2, [sp, #12]
 800a528:	605a      	str	r2, [r3, #4]
 800a52a:	9903      	ldr	r1, [sp, #12]
 800a52c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a52e:	f8c3 9000 	str.w	r9, [r3]
 800a532:	440a      	add	r2, r1
 800a534:	9221      	str	r2, [sp, #132]	; 0x84
 800a536:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a538:	3201      	adds	r2, #1
 800a53a:	2a07      	cmp	r2, #7
 800a53c:	9220      	str	r2, [sp, #128]	; 0x80
 800a53e:	f73f ad5b 	bgt.w	8009ff8 <_vfprintf_r+0x700>
 800a542:	f103 0408 	add.w	r4, r3, #8
 800a546:	e560      	b.n	800a00a <_vfprintf_r+0x712>
 800a548:	aa1f      	add	r2, sp, #124	; 0x7c
 800a54a:	4641      	mov	r1, r8
 800a54c:	4658      	mov	r0, fp
 800a54e:	f002 f9be 	bl	800c8ce <__sprint_r>
 800a552:	2800      	cmp	r0, #0
 800a554:	f040 818b 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a558:	ac2c      	add	r4, sp, #176	; 0xb0
 800a55a:	e7b1      	b.n	800a4c0 <_vfprintf_r+0xbc8>
 800a55c:	aa1f      	add	r2, sp, #124	; 0x7c
 800a55e:	4641      	mov	r1, r8
 800a560:	4658      	mov	r0, fp
 800a562:	f002 f9b4 	bl	800c8ce <__sprint_r>
 800a566:	2800      	cmp	r0, #0
 800a568:	f040 8181 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a56c:	ab2c      	add	r3, sp, #176	; 0xb0
 800a56e:	e7bd      	b.n	800a4ec <_vfprintf_r+0xbf4>
 800a570:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a572:	605c      	str	r4, [r3, #4]
 800a574:	3210      	adds	r2, #16
 800a576:	9221      	str	r2, [sp, #132]	; 0x84
 800a578:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a57a:	3201      	adds	r2, #1
 800a57c:	2a07      	cmp	r2, #7
 800a57e:	9220      	str	r2, [sp, #128]	; 0x80
 800a580:	dc02      	bgt.n	800a588 <_vfprintf_r+0xc90>
 800a582:	3308      	adds	r3, #8
 800a584:	3e10      	subs	r6, #16
 800a586:	e7b7      	b.n	800a4f8 <_vfprintf_r+0xc00>
 800a588:	aa1f      	add	r2, sp, #124	; 0x7c
 800a58a:	4641      	mov	r1, r8
 800a58c:	4658      	mov	r0, fp
 800a58e:	f002 f99e 	bl	800c8ce <__sprint_r>
 800a592:	2800      	cmp	r0, #0
 800a594:	f040 816b 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a598:	ab2c      	add	r3, sp, #176	; 0xb0
 800a59a:	e7f3      	b.n	800a584 <_vfprintf_r+0xc8c>
 800a59c:	9b08      	ldr	r3, [sp, #32]
 800a59e:	9a03      	ldr	r2, [sp, #12]
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	bfa8      	it	ge
 800a5a4:	4613      	movge	r3, r2
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	461e      	mov	r6, r3
 800a5aa:	dd0b      	ble.n	800a5c4 <_vfprintf_r+0xccc>
 800a5ac:	6063      	str	r3, [r4, #4]
 800a5ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5b0:	f8c4 9000 	str.w	r9, [r4]
 800a5b4:	4433      	add	r3, r6
 800a5b6:	9321      	str	r3, [sp, #132]	; 0x84
 800a5b8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a5ba:	3301      	adds	r3, #1
 800a5bc:	2b07      	cmp	r3, #7
 800a5be:	9320      	str	r3, [sp, #128]	; 0x80
 800a5c0:	dc62      	bgt.n	800a688 <_vfprintf_r+0xd90>
 800a5c2:	3408      	adds	r4, #8
 800a5c4:	9b08      	ldr	r3, [sp, #32]
 800a5c6:	2e00      	cmp	r6, #0
 800a5c8:	bfa8      	it	ge
 800a5ca:	1b9b      	subge	r3, r3, r6
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	461e      	mov	r6, r3
 800a5d0:	dd0f      	ble.n	800a5f2 <_vfprintf_r+0xcfa>
 800a5d2:	4f53      	ldr	r7, [pc, #332]	; (800a720 <_vfprintf_r+0xe28>)
 800a5d4:	f04f 0a10 	mov.w	sl, #16
 800a5d8:	2e10      	cmp	r6, #16
 800a5da:	6027      	str	r7, [r4, #0]
 800a5dc:	dc5e      	bgt.n	800a69c <_vfprintf_r+0xda4>
 800a5de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5e0:	6066      	str	r6, [r4, #4]
 800a5e2:	441e      	add	r6, r3
 800a5e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a5e6:	9621      	str	r6, [sp, #132]	; 0x84
 800a5e8:	3301      	adds	r3, #1
 800a5ea:	2b07      	cmp	r3, #7
 800a5ec:	9320      	str	r3, [sp, #128]	; 0x80
 800a5ee:	dc6c      	bgt.n	800a6ca <_vfprintf_r+0xdd2>
 800a5f0:	3408      	adds	r4, #8
 800a5f2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a5f4:	9a03      	ldr	r2, [sp, #12]
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	db01      	blt.n	800a5fe <_vfprintf_r+0xd06>
 800a5fa:	07ef      	lsls	r7, r5, #31
 800a5fc:	d50d      	bpl.n	800a61a <_vfprintf_r+0xd22>
 800a5fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a600:	6023      	str	r3, [r4, #0]
 800a602:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a604:	6063      	str	r3, [r4, #4]
 800a606:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a608:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a60a:	4413      	add	r3, r2
 800a60c:	9321      	str	r3, [sp, #132]	; 0x84
 800a60e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a610:	3301      	adds	r3, #1
 800a612:	2b07      	cmp	r3, #7
 800a614:	9320      	str	r3, [sp, #128]	; 0x80
 800a616:	dc62      	bgt.n	800a6de <_vfprintf_r+0xde6>
 800a618:	3408      	adds	r4, #8
 800a61a:	9b03      	ldr	r3, [sp, #12]
 800a61c:	9a08      	ldr	r2, [sp, #32]
 800a61e:	1a9e      	subs	r6, r3, r2
 800a620:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a622:	9a03      	ldr	r2, [sp, #12]
 800a624:	1ad3      	subs	r3, r2, r3
 800a626:	429e      	cmp	r6, r3
 800a628:	bfa8      	it	ge
 800a62a:	461e      	movge	r6, r3
 800a62c:	2e00      	cmp	r6, #0
 800a62e:	dd0c      	ble.n	800a64a <_vfprintf_r+0xd52>
 800a630:	9b08      	ldr	r3, [sp, #32]
 800a632:	444b      	add	r3, r9
 800a634:	e884 0048 	stmia.w	r4, {r3, r6}
 800a638:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a63a:	4433      	add	r3, r6
 800a63c:	9321      	str	r3, [sp, #132]	; 0x84
 800a63e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a640:	3301      	adds	r3, #1
 800a642:	2b07      	cmp	r3, #7
 800a644:	9320      	str	r3, [sp, #128]	; 0x80
 800a646:	dc54      	bgt.n	800a6f2 <_vfprintf_r+0xdfa>
 800a648:	3408      	adds	r4, #8
 800a64a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a64c:	9a03      	ldr	r2, [sp, #12]
 800a64e:	2e00      	cmp	r6, #0
 800a650:	eba2 0303 	sub.w	r3, r2, r3
 800a654:	bfac      	ite	ge
 800a656:	1b9e      	subge	r6, r3, r6
 800a658:	461e      	movlt	r6, r3
 800a65a:	2e00      	cmp	r6, #0
 800a65c:	f77f acd5 	ble.w	800a00a <_vfprintf_r+0x712>
 800a660:	4f2f      	ldr	r7, [pc, #188]	; (800a720 <_vfprintf_r+0xe28>)
 800a662:	f04f 0910 	mov.w	r9, #16
 800a666:	2e10      	cmp	r6, #16
 800a668:	6027      	str	r7, [r4, #0]
 800a66a:	f77f aee3 	ble.w	800a434 <_vfprintf_r+0xb3c>
 800a66e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a670:	f8c4 9004 	str.w	r9, [r4, #4]
 800a674:	3310      	adds	r3, #16
 800a676:	9321      	str	r3, [sp, #132]	; 0x84
 800a678:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a67a:	3301      	adds	r3, #1
 800a67c:	2b07      	cmp	r3, #7
 800a67e:	9320      	str	r3, [sp, #128]	; 0x80
 800a680:	dc41      	bgt.n	800a706 <_vfprintf_r+0xe0e>
 800a682:	3408      	adds	r4, #8
 800a684:	3e10      	subs	r6, #16
 800a686:	e7ee      	b.n	800a666 <_vfprintf_r+0xd6e>
 800a688:	aa1f      	add	r2, sp, #124	; 0x7c
 800a68a:	4641      	mov	r1, r8
 800a68c:	4658      	mov	r0, fp
 800a68e:	f002 f91e 	bl	800c8ce <__sprint_r>
 800a692:	2800      	cmp	r0, #0
 800a694:	f040 80eb 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a698:	ac2c      	add	r4, sp, #176	; 0xb0
 800a69a:	e793      	b.n	800a5c4 <_vfprintf_r+0xccc>
 800a69c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a69e:	f8c4 a004 	str.w	sl, [r4, #4]
 800a6a2:	3310      	adds	r3, #16
 800a6a4:	9321      	str	r3, [sp, #132]	; 0x84
 800a6a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a6a8:	3301      	adds	r3, #1
 800a6aa:	2b07      	cmp	r3, #7
 800a6ac:	9320      	str	r3, [sp, #128]	; 0x80
 800a6ae:	dc02      	bgt.n	800a6b6 <_vfprintf_r+0xdbe>
 800a6b0:	3408      	adds	r4, #8
 800a6b2:	3e10      	subs	r6, #16
 800a6b4:	e790      	b.n	800a5d8 <_vfprintf_r+0xce0>
 800a6b6:	aa1f      	add	r2, sp, #124	; 0x7c
 800a6b8:	4641      	mov	r1, r8
 800a6ba:	4658      	mov	r0, fp
 800a6bc:	f002 f907 	bl	800c8ce <__sprint_r>
 800a6c0:	2800      	cmp	r0, #0
 800a6c2:	f040 80d4 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a6c6:	ac2c      	add	r4, sp, #176	; 0xb0
 800a6c8:	e7f3      	b.n	800a6b2 <_vfprintf_r+0xdba>
 800a6ca:	aa1f      	add	r2, sp, #124	; 0x7c
 800a6cc:	4641      	mov	r1, r8
 800a6ce:	4658      	mov	r0, fp
 800a6d0:	f002 f8fd 	bl	800c8ce <__sprint_r>
 800a6d4:	2800      	cmp	r0, #0
 800a6d6:	f040 80ca 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a6da:	ac2c      	add	r4, sp, #176	; 0xb0
 800a6dc:	e789      	b.n	800a5f2 <_vfprintf_r+0xcfa>
 800a6de:	aa1f      	add	r2, sp, #124	; 0x7c
 800a6e0:	4641      	mov	r1, r8
 800a6e2:	4658      	mov	r0, fp
 800a6e4:	f002 f8f3 	bl	800c8ce <__sprint_r>
 800a6e8:	2800      	cmp	r0, #0
 800a6ea:	f040 80c0 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a6ee:	ac2c      	add	r4, sp, #176	; 0xb0
 800a6f0:	e793      	b.n	800a61a <_vfprintf_r+0xd22>
 800a6f2:	aa1f      	add	r2, sp, #124	; 0x7c
 800a6f4:	4641      	mov	r1, r8
 800a6f6:	4658      	mov	r0, fp
 800a6f8:	f002 f8e9 	bl	800c8ce <__sprint_r>
 800a6fc:	2800      	cmp	r0, #0
 800a6fe:	f040 80b6 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a702:	ac2c      	add	r4, sp, #176	; 0xb0
 800a704:	e7a1      	b.n	800a64a <_vfprintf_r+0xd52>
 800a706:	aa1f      	add	r2, sp, #124	; 0x7c
 800a708:	4641      	mov	r1, r8
 800a70a:	4658      	mov	r0, fp
 800a70c:	f002 f8df 	bl	800c8ce <__sprint_r>
 800a710:	2800      	cmp	r0, #0
 800a712:	f040 80ac 	bne.w	800a86e <_vfprintf_r+0xf76>
 800a716:	ac2c      	add	r4, sp, #176	; 0xb0
 800a718:	e7b4      	b.n	800a684 <_vfprintf_r+0xd8c>
 800a71a:	bf00      	nop
 800a71c:	0800d47e 	.word	0x0800d47e
 800a720:	0800d490 	.word	0x0800d490
 800a724:	9b03      	ldr	r3, [sp, #12]
 800a726:	2b01      	cmp	r3, #1
 800a728:	dc01      	bgt.n	800a72e <_vfprintf_r+0xe36>
 800a72a:	07ee      	lsls	r6, r5, #31
 800a72c:	d576      	bpl.n	800a81c <_vfprintf_r+0xf24>
 800a72e:	2301      	movs	r3, #1
 800a730:	6063      	str	r3, [r4, #4]
 800a732:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a734:	f8c4 9000 	str.w	r9, [r4]
 800a738:	3301      	adds	r3, #1
 800a73a:	9321      	str	r3, [sp, #132]	; 0x84
 800a73c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a73e:	3301      	adds	r3, #1
 800a740:	2b07      	cmp	r3, #7
 800a742:	9320      	str	r3, [sp, #128]	; 0x80
 800a744:	dc36      	bgt.n	800a7b4 <_vfprintf_r+0xebc>
 800a746:	3408      	adds	r4, #8
 800a748:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a74a:	6023      	str	r3, [r4, #0]
 800a74c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a74e:	6063      	str	r3, [r4, #4]
 800a750:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a752:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a754:	4413      	add	r3, r2
 800a756:	9321      	str	r3, [sp, #132]	; 0x84
 800a758:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a75a:	3301      	adds	r3, #1
 800a75c:	2b07      	cmp	r3, #7
 800a75e:	9320      	str	r3, [sp, #128]	; 0x80
 800a760:	dc31      	bgt.n	800a7c6 <_vfprintf_r+0xece>
 800a762:	3408      	adds	r4, #8
 800a764:	2300      	movs	r3, #0
 800a766:	2200      	movs	r2, #0
 800a768:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a76c:	f7f6 f9a8 	bl	8000ac0 <__aeabi_dcmpeq>
 800a770:	9b03      	ldr	r3, [sp, #12]
 800a772:	1e5e      	subs	r6, r3, #1
 800a774:	2800      	cmp	r0, #0
 800a776:	d12f      	bne.n	800a7d8 <_vfprintf_r+0xee0>
 800a778:	f109 0301 	add.w	r3, r9, #1
 800a77c:	e884 0048 	stmia.w	r4, {r3, r6}
 800a780:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a782:	9a03      	ldr	r2, [sp, #12]
 800a784:	3b01      	subs	r3, #1
 800a786:	4413      	add	r3, r2
 800a788:	9321      	str	r3, [sp, #132]	; 0x84
 800a78a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a78c:	3301      	adds	r3, #1
 800a78e:	2b07      	cmp	r3, #7
 800a790:	9320      	str	r3, [sp, #128]	; 0x80
 800a792:	dd4a      	ble.n	800a82a <_vfprintf_r+0xf32>
 800a794:	aa1f      	add	r2, sp, #124	; 0x7c
 800a796:	4641      	mov	r1, r8
 800a798:	4658      	mov	r0, fp
 800a79a:	f002 f898 	bl	800c8ce <__sprint_r>
 800a79e:	2800      	cmp	r0, #0
 800a7a0:	d165      	bne.n	800a86e <_vfprintf_r+0xf76>
 800a7a2:	ac2c      	add	r4, sp, #176	; 0xb0
 800a7a4:	ab1b      	add	r3, sp, #108	; 0x6c
 800a7a6:	6023      	str	r3, [r4, #0]
 800a7a8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a7aa:	6063      	str	r3, [r4, #4]
 800a7ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a7ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a7b0:	4413      	add	r3, r2
 800a7b2:	e41a      	b.n	8009fea <_vfprintf_r+0x6f2>
 800a7b4:	aa1f      	add	r2, sp, #124	; 0x7c
 800a7b6:	4641      	mov	r1, r8
 800a7b8:	4658      	mov	r0, fp
 800a7ba:	f002 f888 	bl	800c8ce <__sprint_r>
 800a7be:	2800      	cmp	r0, #0
 800a7c0:	d155      	bne.n	800a86e <_vfprintf_r+0xf76>
 800a7c2:	ac2c      	add	r4, sp, #176	; 0xb0
 800a7c4:	e7c0      	b.n	800a748 <_vfprintf_r+0xe50>
 800a7c6:	aa1f      	add	r2, sp, #124	; 0x7c
 800a7c8:	4641      	mov	r1, r8
 800a7ca:	4658      	mov	r0, fp
 800a7cc:	f002 f87f 	bl	800c8ce <__sprint_r>
 800a7d0:	2800      	cmp	r0, #0
 800a7d2:	d14c      	bne.n	800a86e <_vfprintf_r+0xf76>
 800a7d4:	ac2c      	add	r4, sp, #176	; 0xb0
 800a7d6:	e7c5      	b.n	800a764 <_vfprintf_r+0xe6c>
 800a7d8:	2e00      	cmp	r6, #0
 800a7da:	dde3      	ble.n	800a7a4 <_vfprintf_r+0xeac>
 800a7dc:	4f60      	ldr	r7, [pc, #384]	; (800a960 <_vfprintf_r+0x1068>)
 800a7de:	f04f 0910 	mov.w	r9, #16
 800a7e2:	2e10      	cmp	r6, #16
 800a7e4:	6027      	str	r7, [r4, #0]
 800a7e6:	dc04      	bgt.n	800a7f2 <_vfprintf_r+0xefa>
 800a7e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a7ea:	6066      	str	r6, [r4, #4]
 800a7ec:	441e      	add	r6, r3
 800a7ee:	9621      	str	r6, [sp, #132]	; 0x84
 800a7f0:	e7cb      	b.n	800a78a <_vfprintf_r+0xe92>
 800a7f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a7f4:	f8c4 9004 	str.w	r9, [r4, #4]
 800a7f8:	3310      	adds	r3, #16
 800a7fa:	9321      	str	r3, [sp, #132]	; 0x84
 800a7fc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a7fe:	3301      	adds	r3, #1
 800a800:	2b07      	cmp	r3, #7
 800a802:	9320      	str	r3, [sp, #128]	; 0x80
 800a804:	dc02      	bgt.n	800a80c <_vfprintf_r+0xf14>
 800a806:	3408      	adds	r4, #8
 800a808:	3e10      	subs	r6, #16
 800a80a:	e7ea      	b.n	800a7e2 <_vfprintf_r+0xeea>
 800a80c:	aa1f      	add	r2, sp, #124	; 0x7c
 800a80e:	4641      	mov	r1, r8
 800a810:	4658      	mov	r0, fp
 800a812:	f002 f85c 	bl	800c8ce <__sprint_r>
 800a816:	bb50      	cbnz	r0, 800a86e <_vfprintf_r+0xf76>
 800a818:	ac2c      	add	r4, sp, #176	; 0xb0
 800a81a:	e7f5      	b.n	800a808 <_vfprintf_r+0xf10>
 800a81c:	2301      	movs	r3, #1
 800a81e:	6063      	str	r3, [r4, #4]
 800a820:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a822:	f8c4 9000 	str.w	r9, [r4]
 800a826:	3301      	adds	r3, #1
 800a828:	e7ae      	b.n	800a788 <_vfprintf_r+0xe90>
 800a82a:	3408      	adds	r4, #8
 800a82c:	e7ba      	b.n	800a7a4 <_vfprintf_r+0xeac>
 800a82e:	3408      	adds	r4, #8
 800a830:	f7ff bbeb 	b.w	800a00a <_vfprintf_r+0x712>
 800a834:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a836:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a838:	1a9d      	subs	r5, r3, r2
 800a83a:	2d00      	cmp	r5, #0
 800a83c:	f77f abe8 	ble.w	800a010 <_vfprintf_r+0x718>
 800a840:	2610      	movs	r6, #16
 800a842:	4b48      	ldr	r3, [pc, #288]	; (800a964 <_vfprintf_r+0x106c>)
 800a844:	6023      	str	r3, [r4, #0]
 800a846:	2d10      	cmp	r5, #16
 800a848:	dc24      	bgt.n	800a894 <_vfprintf_r+0xf9c>
 800a84a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a84c:	6065      	str	r5, [r4, #4]
 800a84e:	441d      	add	r5, r3
 800a850:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a852:	9521      	str	r5, [sp, #132]	; 0x84
 800a854:	3301      	adds	r3, #1
 800a856:	2b07      	cmp	r3, #7
 800a858:	9320      	str	r3, [sp, #128]	; 0x80
 800a85a:	f77f abd9 	ble.w	800a010 <_vfprintf_r+0x718>
 800a85e:	aa1f      	add	r2, sp, #124	; 0x7c
 800a860:	4641      	mov	r1, r8
 800a862:	4658      	mov	r0, fp
 800a864:	f002 f833 	bl	800c8ce <__sprint_r>
 800a868:	2800      	cmp	r0, #0
 800a86a:	f43f abd1 	beq.w	800a010 <_vfprintf_r+0x718>
 800a86e:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 800a872:	07d9      	lsls	r1, r3, #31
 800a874:	d407      	bmi.n	800a886 <_vfprintf_r+0xf8e>
 800a876:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800a87a:	059a      	lsls	r2, r3, #22
 800a87c:	d403      	bmi.n	800a886 <_vfprintf_r+0xf8e>
 800a87e:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 800a882:	f001 fa66 	bl	800bd52 <__retarget_lock_release_recursive>
 800a886:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800a88a:	065b      	lsls	r3, r3, #25
 800a88c:	f57f a8af 	bpl.w	80099ee <_vfprintf_r+0xf6>
 800a890:	f7ff b882 	b.w	8009998 <_vfprintf_r+0xa0>
 800a894:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a896:	6066      	str	r6, [r4, #4]
 800a898:	3310      	adds	r3, #16
 800a89a:	9321      	str	r3, [sp, #132]	; 0x84
 800a89c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a89e:	3301      	adds	r3, #1
 800a8a0:	2b07      	cmp	r3, #7
 800a8a2:	9320      	str	r3, [sp, #128]	; 0x80
 800a8a4:	dc02      	bgt.n	800a8ac <_vfprintf_r+0xfb4>
 800a8a6:	3408      	adds	r4, #8
 800a8a8:	3d10      	subs	r5, #16
 800a8aa:	e7ca      	b.n	800a842 <_vfprintf_r+0xf4a>
 800a8ac:	aa1f      	add	r2, sp, #124	; 0x7c
 800a8ae:	4641      	mov	r1, r8
 800a8b0:	4658      	mov	r0, fp
 800a8b2:	f002 f80c 	bl	800c8ce <__sprint_r>
 800a8b6:	2800      	cmp	r0, #0
 800a8b8:	d1d9      	bne.n	800a86e <_vfprintf_r+0xf76>
 800a8ba:	ac2c      	add	r4, sp, #176	; 0xb0
 800a8bc:	e7f4      	b.n	800a8a8 <_vfprintf_r+0xfb0>
 800a8be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a8c0:	b913      	cbnz	r3, 800a8c8 <_vfprintf_r+0xfd0>
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	9320      	str	r3, [sp, #128]	; 0x80
 800a8c6:	e7d2      	b.n	800a86e <_vfprintf_r+0xf76>
 800a8c8:	aa1f      	add	r2, sp, #124	; 0x7c
 800a8ca:	4641      	mov	r1, r8
 800a8cc:	4658      	mov	r0, fp
 800a8ce:	f001 fffe 	bl	800c8ce <__sprint_r>
 800a8d2:	2800      	cmp	r0, #0
 800a8d4:	d0f5      	beq.n	800a8c2 <_vfprintf_r+0xfca>
 800a8d6:	e7ca      	b.n	800a86e <_vfprintf_r+0xf76>
 800a8d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a8dc:	4610      	mov	r0, r2
 800a8de:	4619      	mov	r1, r3
 800a8e0:	f7f6 f920 	bl	8000b24 <__aeabi_dcmpun>
 800a8e4:	2800      	cmp	r0, #0
 800a8e6:	f43f aa36 	beq.w	8009d56 <_vfprintf_r+0x45e>
 800a8ea:	4b1f      	ldr	r3, [pc, #124]	; (800a968 <_vfprintf_r+0x1070>)
 800a8ec:	4a1f      	ldr	r2, [pc, #124]	; (800a96c <_vfprintf_r+0x1074>)
 800a8ee:	f7ff ba26 	b.w	8009d3e <_vfprintf_r+0x446>
 800a8f2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a8f4:	1a1b      	subs	r3, r3, r0
 800a8f6:	9303      	str	r3, [sp, #12]
 800a8f8:	f7ff baa9 	b.w	8009e4e <_vfprintf_r+0x556>
 800a8fc:	ea56 0207 	orrs.w	r2, r6, r7
 800a900:	9508      	str	r5, [sp, #32]
 800a902:	f43f ac1e 	beq.w	800a142 <_vfprintf_r+0x84a>
 800a906:	2b01      	cmp	r3, #1
 800a908:	f43f ac8f 	beq.w	800a22a <_vfprintf_r+0x932>
 800a90c:	2b02      	cmp	r3, #2
 800a90e:	f43f acaf 	beq.w	800a270 <_vfprintf_r+0x978>
 800a912:	ab2c      	add	r3, sp, #176	; 0xb0
 800a914:	08f1      	lsrs	r1, r6, #3
 800a916:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800a91a:	08f8      	lsrs	r0, r7, #3
 800a91c:	f006 0207 	and.w	r2, r6, #7
 800a920:	4607      	mov	r7, r0
 800a922:	460e      	mov	r6, r1
 800a924:	3230      	adds	r2, #48	; 0x30
 800a926:	ea56 0107 	orrs.w	r1, r6, r7
 800a92a:	f103 39ff 	add.w	r9, r3, #4294967295
 800a92e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800a932:	f47f ac78 	bne.w	800a226 <_vfprintf_r+0x92e>
 800a936:	9908      	ldr	r1, [sp, #32]
 800a938:	07cd      	lsls	r5, r1, #31
 800a93a:	d506      	bpl.n	800a94a <_vfprintf_r+0x1052>
 800a93c:	2a30      	cmp	r2, #48	; 0x30
 800a93e:	d004      	beq.n	800a94a <_vfprintf_r+0x1052>
 800a940:	2230      	movs	r2, #48	; 0x30
 800a942:	f809 2c01 	strb.w	r2, [r9, #-1]
 800a946:	f1a3 0902 	sub.w	r9, r3, #2
 800a94a:	4656      	mov	r6, sl
 800a94c:	2300      	movs	r3, #0
 800a94e:	f10d 0ab0 	add.w	sl, sp, #176	; 0xb0
 800a952:	9d08      	ldr	r5, [sp, #32]
 800a954:	9308      	str	r3, [sp, #32]
 800a956:	ebaa 0a09 	sub.w	sl, sl, r9
 800a95a:	f7ff bac6 	b.w	8009eea <_vfprintf_r+0x5f2>
 800a95e:	bf00      	nop
 800a960:	0800d490 	.word	0x0800d490
 800a964:	0800d480 	.word	0x0800d480
 800a968:	0800d454 	.word	0x0800d454
 800a96c:	0800d458 	.word	0x0800d458

0800a970 <__sbprintf>:
 800a970:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a972:	460c      	mov	r4, r1
 800a974:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800a978:	461f      	mov	r7, r3
 800a97a:	8989      	ldrh	r1, [r1, #12]
 800a97c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a97e:	9319      	str	r3, [sp, #100]	; 0x64
 800a980:	89e3      	ldrh	r3, [r4, #14]
 800a982:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a986:	f021 0102 	bic.w	r1, r1, #2
 800a98a:	6a23      	ldr	r3, [r4, #32]
 800a98c:	f8ad 100c 	strh.w	r1, [sp, #12]
 800a990:	9308      	str	r3, [sp, #32]
 800a992:	a91a      	add	r1, sp, #104	; 0x68
 800a994:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a996:	930a      	str	r3, [sp, #40]	; 0x28
 800a998:	4615      	mov	r5, r2
 800a99a:	2300      	movs	r3, #0
 800a99c:	4606      	mov	r6, r0
 800a99e:	9100      	str	r1, [sp, #0]
 800a9a0:	9104      	str	r1, [sp, #16]
 800a9a2:	a816      	add	r0, sp, #88	; 0x58
 800a9a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a9a8:	9102      	str	r1, [sp, #8]
 800a9aa:	9105      	str	r1, [sp, #20]
 800a9ac:	9306      	str	r3, [sp, #24]
 800a9ae:	f001 f9cd 	bl	800bd4c <__retarget_lock_init_recursive>
 800a9b2:	462a      	mov	r2, r5
 800a9b4:	463b      	mov	r3, r7
 800a9b6:	4669      	mov	r1, sp
 800a9b8:	4630      	mov	r0, r6
 800a9ba:	f7fe ff9d 	bl	80098f8 <_vfprintf_r>
 800a9be:	1e05      	subs	r5, r0, #0
 800a9c0:	db07      	blt.n	800a9d2 <__sbprintf+0x62>
 800a9c2:	4669      	mov	r1, sp
 800a9c4:	4630      	mov	r0, r6
 800a9c6:	f000 ff6f 	bl	800b8a8 <_fflush_r>
 800a9ca:	2800      	cmp	r0, #0
 800a9cc:	bf18      	it	ne
 800a9ce:	f04f 35ff 	movne.w	r5, #4294967295
 800a9d2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800a9d6:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a9d8:	065b      	lsls	r3, r3, #25
 800a9da:	bf42      	ittt	mi
 800a9dc:	89a3      	ldrhmi	r3, [r4, #12]
 800a9de:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800a9e2:	81a3      	strhmi	r3, [r4, #12]
 800a9e4:	f001 f9b3 	bl	800bd4e <__retarget_lock_close_recursive>
 800a9e8:	4628      	mov	r0, r5
 800a9ea:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800a9ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a9f0 <__swsetup_r>:
 800a9f0:	4b32      	ldr	r3, [pc, #200]	; (800aabc <__swsetup_r+0xcc>)
 800a9f2:	b570      	push	{r4, r5, r6, lr}
 800a9f4:	681d      	ldr	r5, [r3, #0]
 800a9f6:	4606      	mov	r6, r0
 800a9f8:	460c      	mov	r4, r1
 800a9fa:	b125      	cbz	r5, 800aa06 <__swsetup_r+0x16>
 800a9fc:	69ab      	ldr	r3, [r5, #24]
 800a9fe:	b913      	cbnz	r3, 800aa06 <__swsetup_r+0x16>
 800aa00:	4628      	mov	r0, r5
 800aa02:	f000 ffe5 	bl	800b9d0 <__sinit>
 800aa06:	4b2e      	ldr	r3, [pc, #184]	; (800aac0 <__swsetup_r+0xd0>)
 800aa08:	429c      	cmp	r4, r3
 800aa0a:	d10f      	bne.n	800aa2c <__swsetup_r+0x3c>
 800aa0c:	686c      	ldr	r4, [r5, #4]
 800aa0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa12:	b29a      	uxth	r2, r3
 800aa14:	0715      	lsls	r5, r2, #28
 800aa16:	d42c      	bmi.n	800aa72 <__swsetup_r+0x82>
 800aa18:	06d0      	lsls	r0, r2, #27
 800aa1a:	d411      	bmi.n	800aa40 <__swsetup_r+0x50>
 800aa1c:	2209      	movs	r2, #9
 800aa1e:	6032      	str	r2, [r6, #0]
 800aa20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa24:	81a3      	strh	r3, [r4, #12]
 800aa26:	f04f 30ff 	mov.w	r0, #4294967295
 800aa2a:	bd70      	pop	{r4, r5, r6, pc}
 800aa2c:	4b25      	ldr	r3, [pc, #148]	; (800aac4 <__swsetup_r+0xd4>)
 800aa2e:	429c      	cmp	r4, r3
 800aa30:	d101      	bne.n	800aa36 <__swsetup_r+0x46>
 800aa32:	68ac      	ldr	r4, [r5, #8]
 800aa34:	e7eb      	b.n	800aa0e <__swsetup_r+0x1e>
 800aa36:	4b24      	ldr	r3, [pc, #144]	; (800aac8 <__swsetup_r+0xd8>)
 800aa38:	429c      	cmp	r4, r3
 800aa3a:	bf08      	it	eq
 800aa3c:	68ec      	ldreq	r4, [r5, #12]
 800aa3e:	e7e6      	b.n	800aa0e <__swsetup_r+0x1e>
 800aa40:	0751      	lsls	r1, r2, #29
 800aa42:	d512      	bpl.n	800aa6a <__swsetup_r+0x7a>
 800aa44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aa46:	b141      	cbz	r1, 800aa5a <__swsetup_r+0x6a>
 800aa48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aa4c:	4299      	cmp	r1, r3
 800aa4e:	d002      	beq.n	800aa56 <__swsetup_r+0x66>
 800aa50:	4630      	mov	r0, r6
 800aa52:	f001 f893 	bl	800bb7c <_free_r>
 800aa56:	2300      	movs	r3, #0
 800aa58:	6363      	str	r3, [r4, #52]	; 0x34
 800aa5a:	89a3      	ldrh	r3, [r4, #12]
 800aa5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800aa60:	81a3      	strh	r3, [r4, #12]
 800aa62:	2300      	movs	r3, #0
 800aa64:	6063      	str	r3, [r4, #4]
 800aa66:	6923      	ldr	r3, [r4, #16]
 800aa68:	6023      	str	r3, [r4, #0]
 800aa6a:	89a3      	ldrh	r3, [r4, #12]
 800aa6c:	f043 0308 	orr.w	r3, r3, #8
 800aa70:	81a3      	strh	r3, [r4, #12]
 800aa72:	6923      	ldr	r3, [r4, #16]
 800aa74:	b94b      	cbnz	r3, 800aa8a <__swsetup_r+0x9a>
 800aa76:	89a3      	ldrh	r3, [r4, #12]
 800aa78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800aa7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aa80:	d003      	beq.n	800aa8a <__swsetup_r+0x9a>
 800aa82:	4621      	mov	r1, r4
 800aa84:	4630      	mov	r0, r6
 800aa86:	f001 f991 	bl	800bdac <__smakebuf_r>
 800aa8a:	89a2      	ldrh	r2, [r4, #12]
 800aa8c:	f012 0301 	ands.w	r3, r2, #1
 800aa90:	d00c      	beq.n	800aaac <__swsetup_r+0xbc>
 800aa92:	2300      	movs	r3, #0
 800aa94:	60a3      	str	r3, [r4, #8]
 800aa96:	6963      	ldr	r3, [r4, #20]
 800aa98:	425b      	negs	r3, r3
 800aa9a:	61a3      	str	r3, [r4, #24]
 800aa9c:	6923      	ldr	r3, [r4, #16]
 800aa9e:	b953      	cbnz	r3, 800aab6 <__swsetup_r+0xc6>
 800aaa0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aaa4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800aaa8:	d1ba      	bne.n	800aa20 <__swsetup_r+0x30>
 800aaaa:	bd70      	pop	{r4, r5, r6, pc}
 800aaac:	0792      	lsls	r2, r2, #30
 800aaae:	bf58      	it	pl
 800aab0:	6963      	ldrpl	r3, [r4, #20]
 800aab2:	60a3      	str	r3, [r4, #8]
 800aab4:	e7f2      	b.n	800aa9c <__swsetup_r+0xac>
 800aab6:	2000      	movs	r0, #0
 800aab8:	e7f7      	b.n	800aaaa <__swsetup_r+0xba>
 800aaba:	bf00      	nop
 800aabc:	2000000c 	.word	0x2000000c
 800aac0:	0800d4d0 	.word	0x0800d4d0
 800aac4:	0800d4f0 	.word	0x0800d4f0
 800aac8:	0800d4b0 	.word	0x0800d4b0

0800aacc <quorem>:
 800aacc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aad0:	6903      	ldr	r3, [r0, #16]
 800aad2:	690c      	ldr	r4, [r1, #16]
 800aad4:	429c      	cmp	r4, r3
 800aad6:	4680      	mov	r8, r0
 800aad8:	f300 8082 	bgt.w	800abe0 <quorem+0x114>
 800aadc:	3c01      	subs	r4, #1
 800aade:	f101 0714 	add.w	r7, r1, #20
 800aae2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800aae6:	f100 0614 	add.w	r6, r0, #20
 800aaea:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800aaee:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800aaf2:	eb06 030e 	add.w	r3, r6, lr
 800aaf6:	3501      	adds	r5, #1
 800aaf8:	eb07 090e 	add.w	r9, r7, lr
 800aafc:	9301      	str	r3, [sp, #4]
 800aafe:	fbb0 f5f5 	udiv	r5, r0, r5
 800ab02:	b395      	cbz	r5, 800ab6a <quorem+0x9e>
 800ab04:	f04f 0a00 	mov.w	sl, #0
 800ab08:	4638      	mov	r0, r7
 800ab0a:	46b4      	mov	ip, r6
 800ab0c:	46d3      	mov	fp, sl
 800ab0e:	f850 2b04 	ldr.w	r2, [r0], #4
 800ab12:	b293      	uxth	r3, r2
 800ab14:	fb05 a303 	mla	r3, r5, r3, sl
 800ab18:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab1c:	b29b      	uxth	r3, r3
 800ab1e:	ebab 0303 	sub.w	r3, fp, r3
 800ab22:	0c12      	lsrs	r2, r2, #16
 800ab24:	f8bc b000 	ldrh.w	fp, [ip]
 800ab28:	fb05 a202 	mla	r2, r5, r2, sl
 800ab2c:	fa13 f38b 	uxtah	r3, r3, fp
 800ab30:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800ab34:	fa1f fb82 	uxth.w	fp, r2
 800ab38:	f8dc 2000 	ldr.w	r2, [ip]
 800ab3c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800ab40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ab44:	b29b      	uxth	r3, r3
 800ab46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab4a:	4581      	cmp	r9, r0
 800ab4c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800ab50:	f84c 3b04 	str.w	r3, [ip], #4
 800ab54:	d2db      	bcs.n	800ab0e <quorem+0x42>
 800ab56:	f856 300e 	ldr.w	r3, [r6, lr]
 800ab5a:	b933      	cbnz	r3, 800ab6a <quorem+0x9e>
 800ab5c:	9b01      	ldr	r3, [sp, #4]
 800ab5e:	3b04      	subs	r3, #4
 800ab60:	429e      	cmp	r6, r3
 800ab62:	461a      	mov	r2, r3
 800ab64:	d330      	bcc.n	800abc8 <quorem+0xfc>
 800ab66:	f8c8 4010 	str.w	r4, [r8, #16]
 800ab6a:	4640      	mov	r0, r8
 800ab6c:	f001 fd95 	bl	800c69a <__mcmp>
 800ab70:	2800      	cmp	r0, #0
 800ab72:	db25      	blt.n	800abc0 <quorem+0xf4>
 800ab74:	3501      	adds	r5, #1
 800ab76:	4630      	mov	r0, r6
 800ab78:	f04f 0e00 	mov.w	lr, #0
 800ab7c:	f857 2b04 	ldr.w	r2, [r7], #4
 800ab80:	f8d0 c000 	ldr.w	ip, [r0]
 800ab84:	b293      	uxth	r3, r2
 800ab86:	ebae 0303 	sub.w	r3, lr, r3
 800ab8a:	0c12      	lsrs	r2, r2, #16
 800ab8c:	fa13 f38c 	uxtah	r3, r3, ip
 800ab90:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800ab94:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ab98:	b29b      	uxth	r3, r3
 800ab9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab9e:	45b9      	cmp	r9, r7
 800aba0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800aba4:	f840 3b04 	str.w	r3, [r0], #4
 800aba8:	d2e8      	bcs.n	800ab7c <quorem+0xb0>
 800abaa:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800abae:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800abb2:	b92a      	cbnz	r2, 800abc0 <quorem+0xf4>
 800abb4:	3b04      	subs	r3, #4
 800abb6:	429e      	cmp	r6, r3
 800abb8:	461a      	mov	r2, r3
 800abba:	d30b      	bcc.n	800abd4 <quorem+0x108>
 800abbc:	f8c8 4010 	str.w	r4, [r8, #16]
 800abc0:	4628      	mov	r0, r5
 800abc2:	b003      	add	sp, #12
 800abc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abc8:	6812      	ldr	r2, [r2, #0]
 800abca:	3b04      	subs	r3, #4
 800abcc:	2a00      	cmp	r2, #0
 800abce:	d1ca      	bne.n	800ab66 <quorem+0x9a>
 800abd0:	3c01      	subs	r4, #1
 800abd2:	e7c5      	b.n	800ab60 <quorem+0x94>
 800abd4:	6812      	ldr	r2, [r2, #0]
 800abd6:	3b04      	subs	r3, #4
 800abd8:	2a00      	cmp	r2, #0
 800abda:	d1ef      	bne.n	800abbc <quorem+0xf0>
 800abdc:	3c01      	subs	r4, #1
 800abde:	e7ea      	b.n	800abb6 <quorem+0xea>
 800abe0:	2000      	movs	r0, #0
 800abe2:	e7ee      	b.n	800abc2 <quorem+0xf6>
 800abe4:	0000      	movs	r0, r0
	...

0800abe8 <_dtoa_r>:
 800abe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abec:	ec57 6b10 	vmov	r6, r7, d0
 800abf0:	b097      	sub	sp, #92	; 0x5c
 800abf2:	e9cd 6700 	strd	r6, r7, [sp]
 800abf6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800abf8:	9107      	str	r1, [sp, #28]
 800abfa:	4604      	mov	r4, r0
 800abfc:	920a      	str	r2, [sp, #40]	; 0x28
 800abfe:	930f      	str	r3, [sp, #60]	; 0x3c
 800ac00:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800ac02:	b93e      	cbnz	r6, 800ac14 <_dtoa_r+0x2c>
 800ac04:	2010      	movs	r0, #16
 800ac06:	f001 f911 	bl	800be2c <malloc>
 800ac0a:	6260      	str	r0, [r4, #36]	; 0x24
 800ac0c:	6046      	str	r6, [r0, #4]
 800ac0e:	6086      	str	r6, [r0, #8]
 800ac10:	6006      	str	r6, [r0, #0]
 800ac12:	60c6      	str	r6, [r0, #12]
 800ac14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ac16:	6819      	ldr	r1, [r3, #0]
 800ac18:	b151      	cbz	r1, 800ac30 <_dtoa_r+0x48>
 800ac1a:	685a      	ldr	r2, [r3, #4]
 800ac1c:	604a      	str	r2, [r1, #4]
 800ac1e:	2301      	movs	r3, #1
 800ac20:	4093      	lsls	r3, r2
 800ac22:	608b      	str	r3, [r1, #8]
 800ac24:	4620      	mov	r0, r4
 800ac26:	f001 fb63 	bl	800c2f0 <_Bfree>
 800ac2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	601a      	str	r2, [r3, #0]
 800ac30:	9b01      	ldr	r3, [sp, #4]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	bfbf      	itttt	lt
 800ac36:	2301      	movlt	r3, #1
 800ac38:	602b      	strlt	r3, [r5, #0]
 800ac3a:	9b01      	ldrlt	r3, [sp, #4]
 800ac3c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ac40:	bfb2      	itee	lt
 800ac42:	9301      	strlt	r3, [sp, #4]
 800ac44:	2300      	movge	r3, #0
 800ac46:	602b      	strge	r3, [r5, #0]
 800ac48:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ac4c:	4ba8      	ldr	r3, [pc, #672]	; (800aef0 <_dtoa_r+0x308>)
 800ac4e:	ea33 0308 	bics.w	r3, r3, r8
 800ac52:	d11b      	bne.n	800ac8c <_dtoa_r+0xa4>
 800ac54:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ac56:	f242 730f 	movw	r3, #9999	; 0x270f
 800ac5a:	6013      	str	r3, [r2, #0]
 800ac5c:	9b00      	ldr	r3, [sp, #0]
 800ac5e:	b923      	cbnz	r3, 800ac6a <_dtoa_r+0x82>
 800ac60:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800ac64:	2800      	cmp	r0, #0
 800ac66:	f000 8578 	beq.w	800b75a <_dtoa_r+0xb72>
 800ac6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac6c:	b953      	cbnz	r3, 800ac84 <_dtoa_r+0x9c>
 800ac6e:	4ba1      	ldr	r3, [pc, #644]	; (800aef4 <_dtoa_r+0x30c>)
 800ac70:	e021      	b.n	800acb6 <_dtoa_r+0xce>
 800ac72:	4ba1      	ldr	r3, [pc, #644]	; (800aef8 <_dtoa_r+0x310>)
 800ac74:	9302      	str	r3, [sp, #8]
 800ac76:	3308      	adds	r3, #8
 800ac78:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ac7a:	6013      	str	r3, [r2, #0]
 800ac7c:	9802      	ldr	r0, [sp, #8]
 800ac7e:	b017      	add	sp, #92	; 0x5c
 800ac80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac84:	4b9b      	ldr	r3, [pc, #620]	; (800aef4 <_dtoa_r+0x30c>)
 800ac86:	9302      	str	r3, [sp, #8]
 800ac88:	3303      	adds	r3, #3
 800ac8a:	e7f5      	b.n	800ac78 <_dtoa_r+0x90>
 800ac8c:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ac90:	2200      	movs	r2, #0
 800ac92:	2300      	movs	r3, #0
 800ac94:	4630      	mov	r0, r6
 800ac96:	4639      	mov	r1, r7
 800ac98:	f7f5 ff12 	bl	8000ac0 <__aeabi_dcmpeq>
 800ac9c:	4681      	mov	r9, r0
 800ac9e:	b160      	cbz	r0, 800acba <_dtoa_r+0xd2>
 800aca0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aca2:	2301      	movs	r3, #1
 800aca4:	6013      	str	r3, [r2, #0]
 800aca6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	f000 8553 	beq.w	800b754 <_dtoa_r+0xb6c>
 800acae:	4b93      	ldr	r3, [pc, #588]	; (800aefc <_dtoa_r+0x314>)
 800acb0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800acb2:	6013      	str	r3, [r2, #0]
 800acb4:	3b01      	subs	r3, #1
 800acb6:	9302      	str	r3, [sp, #8]
 800acb8:	e7e0      	b.n	800ac7c <_dtoa_r+0x94>
 800acba:	aa14      	add	r2, sp, #80	; 0x50
 800acbc:	a915      	add	r1, sp, #84	; 0x54
 800acbe:	ec47 6b10 	vmov	d0, r6, r7
 800acc2:	4620      	mov	r0, r4
 800acc4:	f001 fd61 	bl	800c78a <__d2b>
 800acc8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800accc:	4682      	mov	sl, r0
 800acce:	2d00      	cmp	r5, #0
 800acd0:	d07e      	beq.n	800add0 <_dtoa_r+0x1e8>
 800acd2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800acd6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800acda:	4630      	mov	r0, r6
 800acdc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800ace0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ace4:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 800ace8:	2200      	movs	r2, #0
 800acea:	4b85      	ldr	r3, [pc, #532]	; (800af00 <_dtoa_r+0x318>)
 800acec:	f7f5 facc 	bl	8000288 <__aeabi_dsub>
 800acf0:	a379      	add	r3, pc, #484	; (adr r3, 800aed8 <_dtoa_r+0x2f0>)
 800acf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf6:	f7f5 fc7b 	bl	80005f0 <__aeabi_dmul>
 800acfa:	a379      	add	r3, pc, #484	; (adr r3, 800aee0 <_dtoa_r+0x2f8>)
 800acfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad00:	f7f5 fac4 	bl	800028c <__adddf3>
 800ad04:	4606      	mov	r6, r0
 800ad06:	4628      	mov	r0, r5
 800ad08:	460f      	mov	r7, r1
 800ad0a:	f7f5 fc0b 	bl	8000524 <__aeabi_i2d>
 800ad0e:	a376      	add	r3, pc, #472	; (adr r3, 800aee8 <_dtoa_r+0x300>)
 800ad10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad14:	f7f5 fc6c 	bl	80005f0 <__aeabi_dmul>
 800ad18:	4602      	mov	r2, r0
 800ad1a:	460b      	mov	r3, r1
 800ad1c:	4630      	mov	r0, r6
 800ad1e:	4639      	mov	r1, r7
 800ad20:	f7f5 fab4 	bl	800028c <__adddf3>
 800ad24:	4606      	mov	r6, r0
 800ad26:	460f      	mov	r7, r1
 800ad28:	f7f5 ff12 	bl	8000b50 <__aeabi_d2iz>
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	4683      	mov	fp, r0
 800ad30:	2300      	movs	r3, #0
 800ad32:	4630      	mov	r0, r6
 800ad34:	4639      	mov	r1, r7
 800ad36:	f7f5 fecd 	bl	8000ad4 <__aeabi_dcmplt>
 800ad3a:	b158      	cbz	r0, 800ad54 <_dtoa_r+0x16c>
 800ad3c:	4658      	mov	r0, fp
 800ad3e:	f7f5 fbf1 	bl	8000524 <__aeabi_i2d>
 800ad42:	4602      	mov	r2, r0
 800ad44:	460b      	mov	r3, r1
 800ad46:	4630      	mov	r0, r6
 800ad48:	4639      	mov	r1, r7
 800ad4a:	f7f5 feb9 	bl	8000ac0 <__aeabi_dcmpeq>
 800ad4e:	b908      	cbnz	r0, 800ad54 <_dtoa_r+0x16c>
 800ad50:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ad54:	f1bb 0f16 	cmp.w	fp, #22
 800ad58:	d859      	bhi.n	800ae0e <_dtoa_r+0x226>
 800ad5a:	496a      	ldr	r1, [pc, #424]	; (800af04 <_dtoa_r+0x31c>)
 800ad5c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800ad60:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad64:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad68:	f7f5 fed2 	bl	8000b10 <__aeabi_dcmpgt>
 800ad6c:	2800      	cmp	r0, #0
 800ad6e:	d050      	beq.n	800ae12 <_dtoa_r+0x22a>
 800ad70:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ad74:	2300      	movs	r3, #0
 800ad76:	930e      	str	r3, [sp, #56]	; 0x38
 800ad78:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ad7a:	1b5d      	subs	r5, r3, r5
 800ad7c:	1e6b      	subs	r3, r5, #1
 800ad7e:	9306      	str	r3, [sp, #24]
 800ad80:	bf45      	ittet	mi
 800ad82:	f1c5 0301 	rsbmi	r3, r5, #1
 800ad86:	9305      	strmi	r3, [sp, #20]
 800ad88:	2300      	movpl	r3, #0
 800ad8a:	2300      	movmi	r3, #0
 800ad8c:	bf4c      	ite	mi
 800ad8e:	9306      	strmi	r3, [sp, #24]
 800ad90:	9305      	strpl	r3, [sp, #20]
 800ad92:	f1bb 0f00 	cmp.w	fp, #0
 800ad96:	db3e      	blt.n	800ae16 <_dtoa_r+0x22e>
 800ad98:	9b06      	ldr	r3, [sp, #24]
 800ad9a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800ad9e:	445b      	add	r3, fp
 800ada0:	9306      	str	r3, [sp, #24]
 800ada2:	2300      	movs	r3, #0
 800ada4:	9308      	str	r3, [sp, #32]
 800ada6:	9b07      	ldr	r3, [sp, #28]
 800ada8:	2b09      	cmp	r3, #9
 800adaa:	f200 80af 	bhi.w	800af0c <_dtoa_r+0x324>
 800adae:	2b05      	cmp	r3, #5
 800adb0:	bfc4      	itt	gt
 800adb2:	3b04      	subgt	r3, #4
 800adb4:	9307      	strgt	r3, [sp, #28]
 800adb6:	9b07      	ldr	r3, [sp, #28]
 800adb8:	f1a3 0302 	sub.w	r3, r3, #2
 800adbc:	bfcc      	ite	gt
 800adbe:	2600      	movgt	r6, #0
 800adc0:	2601      	movle	r6, #1
 800adc2:	2b03      	cmp	r3, #3
 800adc4:	f200 80ae 	bhi.w	800af24 <_dtoa_r+0x33c>
 800adc8:	e8df f003 	tbb	[pc, r3]
 800adcc:	772f8482 	.word	0x772f8482
 800add0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800add2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800add4:	441d      	add	r5, r3
 800add6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800adda:	2b20      	cmp	r3, #32
 800addc:	dd11      	ble.n	800ae02 <_dtoa_r+0x21a>
 800adde:	9a00      	ldr	r2, [sp, #0]
 800ade0:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800ade4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800ade8:	fa22 f000 	lsr.w	r0, r2, r0
 800adec:	fa08 f303 	lsl.w	r3, r8, r3
 800adf0:	4318      	orrs	r0, r3
 800adf2:	f7f5 fb87 	bl	8000504 <__aeabi_ui2d>
 800adf6:	2301      	movs	r3, #1
 800adf8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800adfc:	3d01      	subs	r5, #1
 800adfe:	9312      	str	r3, [sp, #72]	; 0x48
 800ae00:	e772      	b.n	800ace8 <_dtoa_r+0x100>
 800ae02:	f1c3 0020 	rsb	r0, r3, #32
 800ae06:	9b00      	ldr	r3, [sp, #0]
 800ae08:	fa03 f000 	lsl.w	r0, r3, r0
 800ae0c:	e7f1      	b.n	800adf2 <_dtoa_r+0x20a>
 800ae0e:	2301      	movs	r3, #1
 800ae10:	e7b1      	b.n	800ad76 <_dtoa_r+0x18e>
 800ae12:	900e      	str	r0, [sp, #56]	; 0x38
 800ae14:	e7b0      	b.n	800ad78 <_dtoa_r+0x190>
 800ae16:	9b05      	ldr	r3, [sp, #20]
 800ae18:	eba3 030b 	sub.w	r3, r3, fp
 800ae1c:	9305      	str	r3, [sp, #20]
 800ae1e:	f1cb 0300 	rsb	r3, fp, #0
 800ae22:	9308      	str	r3, [sp, #32]
 800ae24:	2300      	movs	r3, #0
 800ae26:	930b      	str	r3, [sp, #44]	; 0x2c
 800ae28:	e7bd      	b.n	800ada6 <_dtoa_r+0x1be>
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	9309      	str	r3, [sp, #36]	; 0x24
 800ae2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	dd7a      	ble.n	800af2a <_dtoa_r+0x342>
 800ae34:	9304      	str	r3, [sp, #16]
 800ae36:	9303      	str	r3, [sp, #12]
 800ae38:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	606a      	str	r2, [r5, #4]
 800ae3e:	2104      	movs	r1, #4
 800ae40:	f101 0214 	add.w	r2, r1, #20
 800ae44:	429a      	cmp	r2, r3
 800ae46:	d975      	bls.n	800af34 <_dtoa_r+0x34c>
 800ae48:	6869      	ldr	r1, [r5, #4]
 800ae4a:	4620      	mov	r0, r4
 800ae4c:	f001 fa1c 	bl	800c288 <_Balloc>
 800ae50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae52:	6028      	str	r0, [r5, #0]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	9302      	str	r3, [sp, #8]
 800ae58:	9b03      	ldr	r3, [sp, #12]
 800ae5a:	2b0e      	cmp	r3, #14
 800ae5c:	f200 80e5 	bhi.w	800b02a <_dtoa_r+0x442>
 800ae60:	2e00      	cmp	r6, #0
 800ae62:	f000 80e2 	beq.w	800b02a <_dtoa_r+0x442>
 800ae66:	ed9d 7b00 	vldr	d7, [sp]
 800ae6a:	f1bb 0f00 	cmp.w	fp, #0
 800ae6e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800ae72:	dd74      	ble.n	800af5e <_dtoa_r+0x376>
 800ae74:	4a23      	ldr	r2, [pc, #140]	; (800af04 <_dtoa_r+0x31c>)
 800ae76:	f00b 030f 	and.w	r3, fp, #15
 800ae7a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800ae7e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ae82:	06f0      	lsls	r0, r6, #27
 800ae84:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ae88:	d559      	bpl.n	800af3e <_dtoa_r+0x356>
 800ae8a:	4b1f      	ldr	r3, [pc, #124]	; (800af08 <_dtoa_r+0x320>)
 800ae8c:	ec51 0b17 	vmov	r0, r1, d7
 800ae90:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ae94:	f7f5 fcd6 	bl	8000844 <__aeabi_ddiv>
 800ae98:	e9cd 0100 	strd	r0, r1, [sp]
 800ae9c:	f006 060f 	and.w	r6, r6, #15
 800aea0:	2503      	movs	r5, #3
 800aea2:	4f19      	ldr	r7, [pc, #100]	; (800af08 <_dtoa_r+0x320>)
 800aea4:	2e00      	cmp	r6, #0
 800aea6:	d14c      	bne.n	800af42 <_dtoa_r+0x35a>
 800aea8:	4642      	mov	r2, r8
 800aeaa:	464b      	mov	r3, r9
 800aeac:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aeb0:	f7f5 fcc8 	bl	8000844 <__aeabi_ddiv>
 800aeb4:	e9cd 0100 	strd	r0, r1, [sp]
 800aeb8:	e06a      	b.n	800af90 <_dtoa_r+0x3a8>
 800aeba:	2301      	movs	r3, #1
 800aebc:	9309      	str	r3, [sp, #36]	; 0x24
 800aebe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aec0:	445b      	add	r3, fp
 800aec2:	9304      	str	r3, [sp, #16]
 800aec4:	3301      	adds	r3, #1
 800aec6:	2b01      	cmp	r3, #1
 800aec8:	9303      	str	r3, [sp, #12]
 800aeca:	bfb8      	it	lt
 800aecc:	2301      	movlt	r3, #1
 800aece:	e7b3      	b.n	800ae38 <_dtoa_r+0x250>
 800aed0:	2300      	movs	r3, #0
 800aed2:	e7ab      	b.n	800ae2c <_dtoa_r+0x244>
 800aed4:	2300      	movs	r3, #0
 800aed6:	e7f1      	b.n	800aebc <_dtoa_r+0x2d4>
 800aed8:	636f4361 	.word	0x636f4361
 800aedc:	3fd287a7 	.word	0x3fd287a7
 800aee0:	8b60c8b3 	.word	0x8b60c8b3
 800aee4:	3fc68a28 	.word	0x3fc68a28
 800aee8:	509f79fb 	.word	0x509f79fb
 800aeec:	3fd34413 	.word	0x3fd34413
 800aef0:	7ff00000 	.word	0x7ff00000
 800aef4:	0800d4a9 	.word	0x0800d4a9
 800aef8:	0800d4a0 	.word	0x0800d4a0
 800aefc:	0800d47f 	.word	0x0800d47f
 800af00:	3ff80000 	.word	0x3ff80000
 800af04:	0800d538 	.word	0x0800d538
 800af08:	0800d510 	.word	0x0800d510
 800af0c:	2601      	movs	r6, #1
 800af0e:	2300      	movs	r3, #0
 800af10:	9307      	str	r3, [sp, #28]
 800af12:	9609      	str	r6, [sp, #36]	; 0x24
 800af14:	f04f 33ff 	mov.w	r3, #4294967295
 800af18:	9304      	str	r3, [sp, #16]
 800af1a:	9303      	str	r3, [sp, #12]
 800af1c:	2200      	movs	r2, #0
 800af1e:	2312      	movs	r3, #18
 800af20:	920a      	str	r2, [sp, #40]	; 0x28
 800af22:	e789      	b.n	800ae38 <_dtoa_r+0x250>
 800af24:	2301      	movs	r3, #1
 800af26:	9309      	str	r3, [sp, #36]	; 0x24
 800af28:	e7f4      	b.n	800af14 <_dtoa_r+0x32c>
 800af2a:	2301      	movs	r3, #1
 800af2c:	9304      	str	r3, [sp, #16]
 800af2e:	9303      	str	r3, [sp, #12]
 800af30:	461a      	mov	r2, r3
 800af32:	e7f5      	b.n	800af20 <_dtoa_r+0x338>
 800af34:	686a      	ldr	r2, [r5, #4]
 800af36:	3201      	adds	r2, #1
 800af38:	606a      	str	r2, [r5, #4]
 800af3a:	0049      	lsls	r1, r1, #1
 800af3c:	e780      	b.n	800ae40 <_dtoa_r+0x258>
 800af3e:	2502      	movs	r5, #2
 800af40:	e7af      	b.n	800aea2 <_dtoa_r+0x2ba>
 800af42:	07f1      	lsls	r1, r6, #31
 800af44:	d508      	bpl.n	800af58 <_dtoa_r+0x370>
 800af46:	4640      	mov	r0, r8
 800af48:	4649      	mov	r1, r9
 800af4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af4e:	f7f5 fb4f 	bl	80005f0 <__aeabi_dmul>
 800af52:	3501      	adds	r5, #1
 800af54:	4680      	mov	r8, r0
 800af56:	4689      	mov	r9, r1
 800af58:	1076      	asrs	r6, r6, #1
 800af5a:	3708      	adds	r7, #8
 800af5c:	e7a2      	b.n	800aea4 <_dtoa_r+0x2bc>
 800af5e:	f000 809d 	beq.w	800b09c <_dtoa_r+0x4b4>
 800af62:	f1cb 0600 	rsb	r6, fp, #0
 800af66:	4b9f      	ldr	r3, [pc, #636]	; (800b1e4 <_dtoa_r+0x5fc>)
 800af68:	4f9f      	ldr	r7, [pc, #636]	; (800b1e8 <_dtoa_r+0x600>)
 800af6a:	f006 020f 	and.w	r2, r6, #15
 800af6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800af7a:	f7f5 fb39 	bl	80005f0 <__aeabi_dmul>
 800af7e:	e9cd 0100 	strd	r0, r1, [sp]
 800af82:	1136      	asrs	r6, r6, #4
 800af84:	2300      	movs	r3, #0
 800af86:	2502      	movs	r5, #2
 800af88:	2e00      	cmp	r6, #0
 800af8a:	d17c      	bne.n	800b086 <_dtoa_r+0x49e>
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d191      	bne.n	800aeb4 <_dtoa_r+0x2cc>
 800af90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af92:	2b00      	cmp	r3, #0
 800af94:	f000 8084 	beq.w	800b0a0 <_dtoa_r+0x4b8>
 800af98:	e9dd 8900 	ldrd	r8, r9, [sp]
 800af9c:	2200      	movs	r2, #0
 800af9e:	4b93      	ldr	r3, [pc, #588]	; (800b1ec <_dtoa_r+0x604>)
 800afa0:	4640      	mov	r0, r8
 800afa2:	4649      	mov	r1, r9
 800afa4:	f7f5 fd96 	bl	8000ad4 <__aeabi_dcmplt>
 800afa8:	2800      	cmp	r0, #0
 800afaa:	d079      	beq.n	800b0a0 <_dtoa_r+0x4b8>
 800afac:	9b03      	ldr	r3, [sp, #12]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d076      	beq.n	800b0a0 <_dtoa_r+0x4b8>
 800afb2:	9b04      	ldr	r3, [sp, #16]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	dd34      	ble.n	800b022 <_dtoa_r+0x43a>
 800afb8:	2200      	movs	r2, #0
 800afba:	4b8d      	ldr	r3, [pc, #564]	; (800b1f0 <_dtoa_r+0x608>)
 800afbc:	4640      	mov	r0, r8
 800afbe:	4649      	mov	r1, r9
 800afc0:	f7f5 fb16 	bl	80005f0 <__aeabi_dmul>
 800afc4:	e9cd 0100 	strd	r0, r1, [sp]
 800afc8:	9e04      	ldr	r6, [sp, #16]
 800afca:	f10b 37ff 	add.w	r7, fp, #4294967295
 800afce:	3501      	adds	r5, #1
 800afd0:	4628      	mov	r0, r5
 800afd2:	f7f5 faa7 	bl	8000524 <__aeabi_i2d>
 800afd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800afda:	f7f5 fb09 	bl	80005f0 <__aeabi_dmul>
 800afde:	2200      	movs	r2, #0
 800afe0:	4b84      	ldr	r3, [pc, #528]	; (800b1f4 <_dtoa_r+0x60c>)
 800afe2:	f7f5 f953 	bl	800028c <__adddf3>
 800afe6:	4680      	mov	r8, r0
 800afe8:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800afec:	2e00      	cmp	r6, #0
 800afee:	d15a      	bne.n	800b0a6 <_dtoa_r+0x4be>
 800aff0:	2200      	movs	r2, #0
 800aff2:	4b81      	ldr	r3, [pc, #516]	; (800b1f8 <_dtoa_r+0x610>)
 800aff4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aff8:	f7f5 f946 	bl	8000288 <__aeabi_dsub>
 800affc:	4642      	mov	r2, r8
 800affe:	464b      	mov	r3, r9
 800b000:	e9cd 0100 	strd	r0, r1, [sp]
 800b004:	f7f5 fd84 	bl	8000b10 <__aeabi_dcmpgt>
 800b008:	2800      	cmp	r0, #0
 800b00a:	f040 829b 	bne.w	800b544 <_dtoa_r+0x95c>
 800b00e:	4642      	mov	r2, r8
 800b010:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b014:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b018:	f7f5 fd5c 	bl	8000ad4 <__aeabi_dcmplt>
 800b01c:	2800      	cmp	r0, #0
 800b01e:	f040 828f 	bne.w	800b540 <_dtoa_r+0x958>
 800b022:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b026:	e9cd 2300 	strd	r2, r3, [sp]
 800b02a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	f2c0 8150 	blt.w	800b2d2 <_dtoa_r+0x6ea>
 800b032:	f1bb 0f0e 	cmp.w	fp, #14
 800b036:	f300 814c 	bgt.w	800b2d2 <_dtoa_r+0x6ea>
 800b03a:	4b6a      	ldr	r3, [pc, #424]	; (800b1e4 <_dtoa_r+0x5fc>)
 800b03c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b040:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b044:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b046:	2b00      	cmp	r3, #0
 800b048:	f280 80da 	bge.w	800b200 <_dtoa_r+0x618>
 800b04c:	9b03      	ldr	r3, [sp, #12]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	f300 80d6 	bgt.w	800b200 <_dtoa_r+0x618>
 800b054:	f040 8273 	bne.w	800b53e <_dtoa_r+0x956>
 800b058:	2200      	movs	r2, #0
 800b05a:	4b67      	ldr	r3, [pc, #412]	; (800b1f8 <_dtoa_r+0x610>)
 800b05c:	4640      	mov	r0, r8
 800b05e:	4649      	mov	r1, r9
 800b060:	f7f5 fac6 	bl	80005f0 <__aeabi_dmul>
 800b064:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b068:	f7f5 fd48 	bl	8000afc <__aeabi_dcmpge>
 800b06c:	9e03      	ldr	r6, [sp, #12]
 800b06e:	4637      	mov	r7, r6
 800b070:	2800      	cmp	r0, #0
 800b072:	f040 824a 	bne.w	800b50a <_dtoa_r+0x922>
 800b076:	9b02      	ldr	r3, [sp, #8]
 800b078:	9a02      	ldr	r2, [sp, #8]
 800b07a:	1c5d      	adds	r5, r3, #1
 800b07c:	2331      	movs	r3, #49	; 0x31
 800b07e:	7013      	strb	r3, [r2, #0]
 800b080:	f10b 0b01 	add.w	fp, fp, #1
 800b084:	e245      	b.n	800b512 <_dtoa_r+0x92a>
 800b086:	07f2      	lsls	r2, r6, #31
 800b088:	d505      	bpl.n	800b096 <_dtoa_r+0x4ae>
 800b08a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b08e:	f7f5 faaf 	bl	80005f0 <__aeabi_dmul>
 800b092:	3501      	adds	r5, #1
 800b094:	2301      	movs	r3, #1
 800b096:	1076      	asrs	r6, r6, #1
 800b098:	3708      	adds	r7, #8
 800b09a:	e775      	b.n	800af88 <_dtoa_r+0x3a0>
 800b09c:	2502      	movs	r5, #2
 800b09e:	e777      	b.n	800af90 <_dtoa_r+0x3a8>
 800b0a0:	465f      	mov	r7, fp
 800b0a2:	9e03      	ldr	r6, [sp, #12]
 800b0a4:	e794      	b.n	800afd0 <_dtoa_r+0x3e8>
 800b0a6:	9a02      	ldr	r2, [sp, #8]
 800b0a8:	4b4e      	ldr	r3, [pc, #312]	; (800b1e4 <_dtoa_r+0x5fc>)
 800b0aa:	4432      	add	r2, r6
 800b0ac:	9213      	str	r2, [sp, #76]	; 0x4c
 800b0ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b0b0:	1e71      	subs	r1, r6, #1
 800b0b2:	2a00      	cmp	r2, #0
 800b0b4:	d048      	beq.n	800b148 <_dtoa_r+0x560>
 800b0b6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800b0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0be:	2000      	movs	r0, #0
 800b0c0:	494e      	ldr	r1, [pc, #312]	; (800b1fc <_dtoa_r+0x614>)
 800b0c2:	f7f5 fbbf 	bl	8000844 <__aeabi_ddiv>
 800b0c6:	4642      	mov	r2, r8
 800b0c8:	464b      	mov	r3, r9
 800b0ca:	f7f5 f8dd 	bl	8000288 <__aeabi_dsub>
 800b0ce:	9d02      	ldr	r5, [sp, #8]
 800b0d0:	4680      	mov	r8, r0
 800b0d2:	4689      	mov	r9, r1
 800b0d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b0d8:	f7f5 fd3a 	bl	8000b50 <__aeabi_d2iz>
 800b0dc:	4606      	mov	r6, r0
 800b0de:	f7f5 fa21 	bl	8000524 <__aeabi_i2d>
 800b0e2:	4602      	mov	r2, r0
 800b0e4:	460b      	mov	r3, r1
 800b0e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b0ea:	f7f5 f8cd 	bl	8000288 <__aeabi_dsub>
 800b0ee:	3630      	adds	r6, #48	; 0x30
 800b0f0:	f805 6b01 	strb.w	r6, [r5], #1
 800b0f4:	4642      	mov	r2, r8
 800b0f6:	464b      	mov	r3, r9
 800b0f8:	e9cd 0100 	strd	r0, r1, [sp]
 800b0fc:	f7f5 fcea 	bl	8000ad4 <__aeabi_dcmplt>
 800b100:	2800      	cmp	r0, #0
 800b102:	d165      	bne.n	800b1d0 <_dtoa_r+0x5e8>
 800b104:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b108:	2000      	movs	r0, #0
 800b10a:	4938      	ldr	r1, [pc, #224]	; (800b1ec <_dtoa_r+0x604>)
 800b10c:	f7f5 f8bc 	bl	8000288 <__aeabi_dsub>
 800b110:	4642      	mov	r2, r8
 800b112:	464b      	mov	r3, r9
 800b114:	f7f5 fcde 	bl	8000ad4 <__aeabi_dcmplt>
 800b118:	2800      	cmp	r0, #0
 800b11a:	f040 80ba 	bne.w	800b292 <_dtoa_r+0x6aa>
 800b11e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b120:	429d      	cmp	r5, r3
 800b122:	f43f af7e 	beq.w	800b022 <_dtoa_r+0x43a>
 800b126:	2200      	movs	r2, #0
 800b128:	4b31      	ldr	r3, [pc, #196]	; (800b1f0 <_dtoa_r+0x608>)
 800b12a:	4640      	mov	r0, r8
 800b12c:	4649      	mov	r1, r9
 800b12e:	f7f5 fa5f 	bl	80005f0 <__aeabi_dmul>
 800b132:	2200      	movs	r2, #0
 800b134:	4680      	mov	r8, r0
 800b136:	4689      	mov	r9, r1
 800b138:	4b2d      	ldr	r3, [pc, #180]	; (800b1f0 <_dtoa_r+0x608>)
 800b13a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b13e:	f7f5 fa57 	bl	80005f0 <__aeabi_dmul>
 800b142:	e9cd 0100 	strd	r0, r1, [sp]
 800b146:	e7c5      	b.n	800b0d4 <_dtoa_r+0x4ec>
 800b148:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800b14c:	4642      	mov	r2, r8
 800b14e:	464b      	mov	r3, r9
 800b150:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b154:	f7f5 fa4c 	bl	80005f0 <__aeabi_dmul>
 800b158:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b15c:	9d02      	ldr	r5, [sp, #8]
 800b15e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b162:	f7f5 fcf5 	bl	8000b50 <__aeabi_d2iz>
 800b166:	4606      	mov	r6, r0
 800b168:	f7f5 f9dc 	bl	8000524 <__aeabi_i2d>
 800b16c:	3630      	adds	r6, #48	; 0x30
 800b16e:	4602      	mov	r2, r0
 800b170:	460b      	mov	r3, r1
 800b172:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b176:	f7f5 f887 	bl	8000288 <__aeabi_dsub>
 800b17a:	f805 6b01 	strb.w	r6, [r5], #1
 800b17e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b180:	42ab      	cmp	r3, r5
 800b182:	4680      	mov	r8, r0
 800b184:	4689      	mov	r9, r1
 800b186:	f04f 0200 	mov.w	r2, #0
 800b18a:	d125      	bne.n	800b1d8 <_dtoa_r+0x5f0>
 800b18c:	4b1b      	ldr	r3, [pc, #108]	; (800b1fc <_dtoa_r+0x614>)
 800b18e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b192:	f7f5 f87b 	bl	800028c <__adddf3>
 800b196:	4602      	mov	r2, r0
 800b198:	460b      	mov	r3, r1
 800b19a:	4640      	mov	r0, r8
 800b19c:	4649      	mov	r1, r9
 800b19e:	f7f5 fcb7 	bl	8000b10 <__aeabi_dcmpgt>
 800b1a2:	2800      	cmp	r0, #0
 800b1a4:	d175      	bne.n	800b292 <_dtoa_r+0x6aa>
 800b1a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b1aa:	2000      	movs	r0, #0
 800b1ac:	4913      	ldr	r1, [pc, #76]	; (800b1fc <_dtoa_r+0x614>)
 800b1ae:	f7f5 f86b 	bl	8000288 <__aeabi_dsub>
 800b1b2:	4602      	mov	r2, r0
 800b1b4:	460b      	mov	r3, r1
 800b1b6:	4640      	mov	r0, r8
 800b1b8:	4649      	mov	r1, r9
 800b1ba:	f7f5 fc8b 	bl	8000ad4 <__aeabi_dcmplt>
 800b1be:	2800      	cmp	r0, #0
 800b1c0:	f43f af2f 	beq.w	800b022 <_dtoa_r+0x43a>
 800b1c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b1c8:	2b30      	cmp	r3, #48	; 0x30
 800b1ca:	f105 32ff 	add.w	r2, r5, #4294967295
 800b1ce:	d001      	beq.n	800b1d4 <_dtoa_r+0x5ec>
 800b1d0:	46bb      	mov	fp, r7
 800b1d2:	e04d      	b.n	800b270 <_dtoa_r+0x688>
 800b1d4:	4615      	mov	r5, r2
 800b1d6:	e7f5      	b.n	800b1c4 <_dtoa_r+0x5dc>
 800b1d8:	4b05      	ldr	r3, [pc, #20]	; (800b1f0 <_dtoa_r+0x608>)
 800b1da:	f7f5 fa09 	bl	80005f0 <__aeabi_dmul>
 800b1de:	e9cd 0100 	strd	r0, r1, [sp]
 800b1e2:	e7bc      	b.n	800b15e <_dtoa_r+0x576>
 800b1e4:	0800d538 	.word	0x0800d538
 800b1e8:	0800d510 	.word	0x0800d510
 800b1ec:	3ff00000 	.word	0x3ff00000
 800b1f0:	40240000 	.word	0x40240000
 800b1f4:	401c0000 	.word	0x401c0000
 800b1f8:	40140000 	.word	0x40140000
 800b1fc:	3fe00000 	.word	0x3fe00000
 800b200:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b204:	9d02      	ldr	r5, [sp, #8]
 800b206:	4642      	mov	r2, r8
 800b208:	464b      	mov	r3, r9
 800b20a:	4630      	mov	r0, r6
 800b20c:	4639      	mov	r1, r7
 800b20e:	f7f5 fb19 	bl	8000844 <__aeabi_ddiv>
 800b212:	f7f5 fc9d 	bl	8000b50 <__aeabi_d2iz>
 800b216:	9000      	str	r0, [sp, #0]
 800b218:	f7f5 f984 	bl	8000524 <__aeabi_i2d>
 800b21c:	4642      	mov	r2, r8
 800b21e:	464b      	mov	r3, r9
 800b220:	f7f5 f9e6 	bl	80005f0 <__aeabi_dmul>
 800b224:	4602      	mov	r2, r0
 800b226:	460b      	mov	r3, r1
 800b228:	4630      	mov	r0, r6
 800b22a:	4639      	mov	r1, r7
 800b22c:	f7f5 f82c 	bl	8000288 <__aeabi_dsub>
 800b230:	9e00      	ldr	r6, [sp, #0]
 800b232:	9f03      	ldr	r7, [sp, #12]
 800b234:	3630      	adds	r6, #48	; 0x30
 800b236:	f805 6b01 	strb.w	r6, [r5], #1
 800b23a:	9e02      	ldr	r6, [sp, #8]
 800b23c:	1bae      	subs	r6, r5, r6
 800b23e:	42b7      	cmp	r7, r6
 800b240:	4602      	mov	r2, r0
 800b242:	460b      	mov	r3, r1
 800b244:	d138      	bne.n	800b2b8 <_dtoa_r+0x6d0>
 800b246:	f7f5 f821 	bl	800028c <__adddf3>
 800b24a:	4606      	mov	r6, r0
 800b24c:	460f      	mov	r7, r1
 800b24e:	4602      	mov	r2, r0
 800b250:	460b      	mov	r3, r1
 800b252:	4640      	mov	r0, r8
 800b254:	4649      	mov	r1, r9
 800b256:	f7f5 fc3d 	bl	8000ad4 <__aeabi_dcmplt>
 800b25a:	b9c8      	cbnz	r0, 800b290 <_dtoa_r+0x6a8>
 800b25c:	4632      	mov	r2, r6
 800b25e:	463b      	mov	r3, r7
 800b260:	4640      	mov	r0, r8
 800b262:	4649      	mov	r1, r9
 800b264:	f7f5 fc2c 	bl	8000ac0 <__aeabi_dcmpeq>
 800b268:	b110      	cbz	r0, 800b270 <_dtoa_r+0x688>
 800b26a:	9b00      	ldr	r3, [sp, #0]
 800b26c:	07db      	lsls	r3, r3, #31
 800b26e:	d40f      	bmi.n	800b290 <_dtoa_r+0x6a8>
 800b270:	4651      	mov	r1, sl
 800b272:	4620      	mov	r0, r4
 800b274:	f001 f83c 	bl	800c2f0 <_Bfree>
 800b278:	2300      	movs	r3, #0
 800b27a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b27c:	702b      	strb	r3, [r5, #0]
 800b27e:	f10b 0301 	add.w	r3, fp, #1
 800b282:	6013      	str	r3, [r2, #0]
 800b284:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b286:	2b00      	cmp	r3, #0
 800b288:	f43f acf8 	beq.w	800ac7c <_dtoa_r+0x94>
 800b28c:	601d      	str	r5, [r3, #0]
 800b28e:	e4f5      	b.n	800ac7c <_dtoa_r+0x94>
 800b290:	465f      	mov	r7, fp
 800b292:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b296:	2a39      	cmp	r2, #57	; 0x39
 800b298:	f105 33ff 	add.w	r3, r5, #4294967295
 800b29c:	d106      	bne.n	800b2ac <_dtoa_r+0x6c4>
 800b29e:	9a02      	ldr	r2, [sp, #8]
 800b2a0:	429a      	cmp	r2, r3
 800b2a2:	d107      	bne.n	800b2b4 <_dtoa_r+0x6cc>
 800b2a4:	2330      	movs	r3, #48	; 0x30
 800b2a6:	7013      	strb	r3, [r2, #0]
 800b2a8:	3701      	adds	r7, #1
 800b2aa:	4613      	mov	r3, r2
 800b2ac:	781a      	ldrb	r2, [r3, #0]
 800b2ae:	3201      	adds	r2, #1
 800b2b0:	701a      	strb	r2, [r3, #0]
 800b2b2:	e78d      	b.n	800b1d0 <_dtoa_r+0x5e8>
 800b2b4:	461d      	mov	r5, r3
 800b2b6:	e7ec      	b.n	800b292 <_dtoa_r+0x6aa>
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	4ba4      	ldr	r3, [pc, #656]	; (800b54c <_dtoa_r+0x964>)
 800b2bc:	f7f5 f998 	bl	80005f0 <__aeabi_dmul>
 800b2c0:	2200      	movs	r2, #0
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	4606      	mov	r6, r0
 800b2c6:	460f      	mov	r7, r1
 800b2c8:	f7f5 fbfa 	bl	8000ac0 <__aeabi_dcmpeq>
 800b2cc:	2800      	cmp	r0, #0
 800b2ce:	d09a      	beq.n	800b206 <_dtoa_r+0x61e>
 800b2d0:	e7ce      	b.n	800b270 <_dtoa_r+0x688>
 800b2d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2d4:	2a00      	cmp	r2, #0
 800b2d6:	f000 80cd 	beq.w	800b474 <_dtoa_r+0x88c>
 800b2da:	9a07      	ldr	r2, [sp, #28]
 800b2dc:	2a01      	cmp	r2, #1
 800b2de:	f300 80af 	bgt.w	800b440 <_dtoa_r+0x858>
 800b2e2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b2e4:	2a00      	cmp	r2, #0
 800b2e6:	f000 80a7 	beq.w	800b438 <_dtoa_r+0x850>
 800b2ea:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b2ee:	9e08      	ldr	r6, [sp, #32]
 800b2f0:	9d05      	ldr	r5, [sp, #20]
 800b2f2:	9a05      	ldr	r2, [sp, #20]
 800b2f4:	441a      	add	r2, r3
 800b2f6:	9205      	str	r2, [sp, #20]
 800b2f8:	9a06      	ldr	r2, [sp, #24]
 800b2fa:	2101      	movs	r1, #1
 800b2fc:	441a      	add	r2, r3
 800b2fe:	4620      	mov	r0, r4
 800b300:	9206      	str	r2, [sp, #24]
 800b302:	f001 f895 	bl	800c430 <__i2b>
 800b306:	4607      	mov	r7, r0
 800b308:	2d00      	cmp	r5, #0
 800b30a:	dd0c      	ble.n	800b326 <_dtoa_r+0x73e>
 800b30c:	9b06      	ldr	r3, [sp, #24]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	dd09      	ble.n	800b326 <_dtoa_r+0x73e>
 800b312:	42ab      	cmp	r3, r5
 800b314:	9a05      	ldr	r2, [sp, #20]
 800b316:	bfa8      	it	ge
 800b318:	462b      	movge	r3, r5
 800b31a:	1ad2      	subs	r2, r2, r3
 800b31c:	9205      	str	r2, [sp, #20]
 800b31e:	9a06      	ldr	r2, [sp, #24]
 800b320:	1aed      	subs	r5, r5, r3
 800b322:	1ad3      	subs	r3, r2, r3
 800b324:	9306      	str	r3, [sp, #24]
 800b326:	9b08      	ldr	r3, [sp, #32]
 800b328:	b1f3      	cbz	r3, 800b368 <_dtoa_r+0x780>
 800b32a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	f000 80a5 	beq.w	800b47c <_dtoa_r+0x894>
 800b332:	2e00      	cmp	r6, #0
 800b334:	dd10      	ble.n	800b358 <_dtoa_r+0x770>
 800b336:	4639      	mov	r1, r7
 800b338:	4632      	mov	r2, r6
 800b33a:	4620      	mov	r0, r4
 800b33c:	f001 f90e 	bl	800c55c <__pow5mult>
 800b340:	4652      	mov	r2, sl
 800b342:	4601      	mov	r1, r0
 800b344:	4607      	mov	r7, r0
 800b346:	4620      	mov	r0, r4
 800b348:	f001 f87b 	bl	800c442 <__multiply>
 800b34c:	4651      	mov	r1, sl
 800b34e:	4680      	mov	r8, r0
 800b350:	4620      	mov	r0, r4
 800b352:	f000 ffcd 	bl	800c2f0 <_Bfree>
 800b356:	46c2      	mov	sl, r8
 800b358:	9b08      	ldr	r3, [sp, #32]
 800b35a:	1b9a      	subs	r2, r3, r6
 800b35c:	d004      	beq.n	800b368 <_dtoa_r+0x780>
 800b35e:	4651      	mov	r1, sl
 800b360:	4620      	mov	r0, r4
 800b362:	f001 f8fb 	bl	800c55c <__pow5mult>
 800b366:	4682      	mov	sl, r0
 800b368:	2101      	movs	r1, #1
 800b36a:	4620      	mov	r0, r4
 800b36c:	f001 f860 	bl	800c430 <__i2b>
 800b370:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b372:	2b00      	cmp	r3, #0
 800b374:	4606      	mov	r6, r0
 800b376:	f340 8083 	ble.w	800b480 <_dtoa_r+0x898>
 800b37a:	461a      	mov	r2, r3
 800b37c:	4601      	mov	r1, r0
 800b37e:	4620      	mov	r0, r4
 800b380:	f001 f8ec 	bl	800c55c <__pow5mult>
 800b384:	9b07      	ldr	r3, [sp, #28]
 800b386:	2b01      	cmp	r3, #1
 800b388:	4606      	mov	r6, r0
 800b38a:	dd7c      	ble.n	800b486 <_dtoa_r+0x89e>
 800b38c:	f04f 0800 	mov.w	r8, #0
 800b390:	6933      	ldr	r3, [r6, #16]
 800b392:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b396:	6918      	ldr	r0, [r3, #16]
 800b398:	f000 fffc 	bl	800c394 <__hi0bits>
 800b39c:	f1c0 0020 	rsb	r0, r0, #32
 800b3a0:	9b06      	ldr	r3, [sp, #24]
 800b3a2:	4418      	add	r0, r3
 800b3a4:	f010 001f 	ands.w	r0, r0, #31
 800b3a8:	f000 8096 	beq.w	800b4d8 <_dtoa_r+0x8f0>
 800b3ac:	f1c0 0320 	rsb	r3, r0, #32
 800b3b0:	2b04      	cmp	r3, #4
 800b3b2:	f340 8087 	ble.w	800b4c4 <_dtoa_r+0x8dc>
 800b3b6:	9b05      	ldr	r3, [sp, #20]
 800b3b8:	f1c0 001c 	rsb	r0, r0, #28
 800b3bc:	4403      	add	r3, r0
 800b3be:	9305      	str	r3, [sp, #20]
 800b3c0:	9b06      	ldr	r3, [sp, #24]
 800b3c2:	4405      	add	r5, r0
 800b3c4:	4403      	add	r3, r0
 800b3c6:	9306      	str	r3, [sp, #24]
 800b3c8:	9b05      	ldr	r3, [sp, #20]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	dd05      	ble.n	800b3da <_dtoa_r+0x7f2>
 800b3ce:	4651      	mov	r1, sl
 800b3d0:	461a      	mov	r2, r3
 800b3d2:	4620      	mov	r0, r4
 800b3d4:	f001 f910 	bl	800c5f8 <__lshift>
 800b3d8:	4682      	mov	sl, r0
 800b3da:	9b06      	ldr	r3, [sp, #24]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	dd05      	ble.n	800b3ec <_dtoa_r+0x804>
 800b3e0:	4631      	mov	r1, r6
 800b3e2:	461a      	mov	r2, r3
 800b3e4:	4620      	mov	r0, r4
 800b3e6:	f001 f907 	bl	800c5f8 <__lshift>
 800b3ea:	4606      	mov	r6, r0
 800b3ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d074      	beq.n	800b4dc <_dtoa_r+0x8f4>
 800b3f2:	4631      	mov	r1, r6
 800b3f4:	4650      	mov	r0, sl
 800b3f6:	f001 f950 	bl	800c69a <__mcmp>
 800b3fa:	2800      	cmp	r0, #0
 800b3fc:	da6e      	bge.n	800b4dc <_dtoa_r+0x8f4>
 800b3fe:	2300      	movs	r3, #0
 800b400:	4651      	mov	r1, sl
 800b402:	220a      	movs	r2, #10
 800b404:	4620      	mov	r0, r4
 800b406:	f000 ff8a 	bl	800c31e <__multadd>
 800b40a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b40c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b410:	4682      	mov	sl, r0
 800b412:	2b00      	cmp	r3, #0
 800b414:	f000 81a8 	beq.w	800b768 <_dtoa_r+0xb80>
 800b418:	2300      	movs	r3, #0
 800b41a:	4639      	mov	r1, r7
 800b41c:	220a      	movs	r2, #10
 800b41e:	4620      	mov	r0, r4
 800b420:	f000 ff7d 	bl	800c31e <__multadd>
 800b424:	9b04      	ldr	r3, [sp, #16]
 800b426:	2b00      	cmp	r3, #0
 800b428:	4607      	mov	r7, r0
 800b42a:	f300 80c8 	bgt.w	800b5be <_dtoa_r+0x9d6>
 800b42e:	9b07      	ldr	r3, [sp, #28]
 800b430:	2b02      	cmp	r3, #2
 800b432:	f340 80c4 	ble.w	800b5be <_dtoa_r+0x9d6>
 800b436:	e059      	b.n	800b4ec <_dtoa_r+0x904>
 800b438:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b43a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b43e:	e756      	b.n	800b2ee <_dtoa_r+0x706>
 800b440:	9b03      	ldr	r3, [sp, #12]
 800b442:	1e5e      	subs	r6, r3, #1
 800b444:	9b08      	ldr	r3, [sp, #32]
 800b446:	42b3      	cmp	r3, r6
 800b448:	bfbf      	itttt	lt
 800b44a:	9b08      	ldrlt	r3, [sp, #32]
 800b44c:	9608      	strlt	r6, [sp, #32]
 800b44e:	1af2      	sublt	r2, r6, r3
 800b450:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800b452:	bfb6      	itet	lt
 800b454:	189b      	addlt	r3, r3, r2
 800b456:	1b9e      	subge	r6, r3, r6
 800b458:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800b45a:	9b03      	ldr	r3, [sp, #12]
 800b45c:	bfb8      	it	lt
 800b45e:	2600      	movlt	r6, #0
 800b460:	2b00      	cmp	r3, #0
 800b462:	bfb9      	ittee	lt
 800b464:	9b05      	ldrlt	r3, [sp, #20]
 800b466:	9a03      	ldrlt	r2, [sp, #12]
 800b468:	9d05      	ldrge	r5, [sp, #20]
 800b46a:	9b03      	ldrge	r3, [sp, #12]
 800b46c:	bfbc      	itt	lt
 800b46e:	1a9d      	sublt	r5, r3, r2
 800b470:	2300      	movlt	r3, #0
 800b472:	e73e      	b.n	800b2f2 <_dtoa_r+0x70a>
 800b474:	9e08      	ldr	r6, [sp, #32]
 800b476:	9d05      	ldr	r5, [sp, #20]
 800b478:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b47a:	e745      	b.n	800b308 <_dtoa_r+0x720>
 800b47c:	9a08      	ldr	r2, [sp, #32]
 800b47e:	e76e      	b.n	800b35e <_dtoa_r+0x776>
 800b480:	9b07      	ldr	r3, [sp, #28]
 800b482:	2b01      	cmp	r3, #1
 800b484:	dc19      	bgt.n	800b4ba <_dtoa_r+0x8d2>
 800b486:	9b00      	ldr	r3, [sp, #0]
 800b488:	b9bb      	cbnz	r3, 800b4ba <_dtoa_r+0x8d2>
 800b48a:	9b01      	ldr	r3, [sp, #4]
 800b48c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b490:	b99b      	cbnz	r3, 800b4ba <_dtoa_r+0x8d2>
 800b492:	9b01      	ldr	r3, [sp, #4]
 800b494:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b498:	0d1b      	lsrs	r3, r3, #20
 800b49a:	051b      	lsls	r3, r3, #20
 800b49c:	b183      	cbz	r3, 800b4c0 <_dtoa_r+0x8d8>
 800b49e:	9b05      	ldr	r3, [sp, #20]
 800b4a0:	3301      	adds	r3, #1
 800b4a2:	9305      	str	r3, [sp, #20]
 800b4a4:	9b06      	ldr	r3, [sp, #24]
 800b4a6:	3301      	adds	r3, #1
 800b4a8:	9306      	str	r3, [sp, #24]
 800b4aa:	f04f 0801 	mov.w	r8, #1
 800b4ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	f47f af6d 	bne.w	800b390 <_dtoa_r+0x7a8>
 800b4b6:	2001      	movs	r0, #1
 800b4b8:	e772      	b.n	800b3a0 <_dtoa_r+0x7b8>
 800b4ba:	f04f 0800 	mov.w	r8, #0
 800b4be:	e7f6      	b.n	800b4ae <_dtoa_r+0x8c6>
 800b4c0:	4698      	mov	r8, r3
 800b4c2:	e7f4      	b.n	800b4ae <_dtoa_r+0x8c6>
 800b4c4:	d080      	beq.n	800b3c8 <_dtoa_r+0x7e0>
 800b4c6:	9a05      	ldr	r2, [sp, #20]
 800b4c8:	331c      	adds	r3, #28
 800b4ca:	441a      	add	r2, r3
 800b4cc:	9205      	str	r2, [sp, #20]
 800b4ce:	9a06      	ldr	r2, [sp, #24]
 800b4d0:	441a      	add	r2, r3
 800b4d2:	441d      	add	r5, r3
 800b4d4:	4613      	mov	r3, r2
 800b4d6:	e776      	b.n	800b3c6 <_dtoa_r+0x7de>
 800b4d8:	4603      	mov	r3, r0
 800b4da:	e7f4      	b.n	800b4c6 <_dtoa_r+0x8de>
 800b4dc:	9b03      	ldr	r3, [sp, #12]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	dc36      	bgt.n	800b550 <_dtoa_r+0x968>
 800b4e2:	9b07      	ldr	r3, [sp, #28]
 800b4e4:	2b02      	cmp	r3, #2
 800b4e6:	dd33      	ble.n	800b550 <_dtoa_r+0x968>
 800b4e8:	9b03      	ldr	r3, [sp, #12]
 800b4ea:	9304      	str	r3, [sp, #16]
 800b4ec:	9b04      	ldr	r3, [sp, #16]
 800b4ee:	b963      	cbnz	r3, 800b50a <_dtoa_r+0x922>
 800b4f0:	4631      	mov	r1, r6
 800b4f2:	2205      	movs	r2, #5
 800b4f4:	4620      	mov	r0, r4
 800b4f6:	f000 ff12 	bl	800c31e <__multadd>
 800b4fa:	4601      	mov	r1, r0
 800b4fc:	4606      	mov	r6, r0
 800b4fe:	4650      	mov	r0, sl
 800b500:	f001 f8cb 	bl	800c69a <__mcmp>
 800b504:	2800      	cmp	r0, #0
 800b506:	f73f adb6 	bgt.w	800b076 <_dtoa_r+0x48e>
 800b50a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b50c:	9d02      	ldr	r5, [sp, #8]
 800b50e:	ea6f 0b03 	mvn.w	fp, r3
 800b512:	2300      	movs	r3, #0
 800b514:	9303      	str	r3, [sp, #12]
 800b516:	4631      	mov	r1, r6
 800b518:	4620      	mov	r0, r4
 800b51a:	f000 fee9 	bl	800c2f0 <_Bfree>
 800b51e:	2f00      	cmp	r7, #0
 800b520:	f43f aea6 	beq.w	800b270 <_dtoa_r+0x688>
 800b524:	9b03      	ldr	r3, [sp, #12]
 800b526:	b12b      	cbz	r3, 800b534 <_dtoa_r+0x94c>
 800b528:	42bb      	cmp	r3, r7
 800b52a:	d003      	beq.n	800b534 <_dtoa_r+0x94c>
 800b52c:	4619      	mov	r1, r3
 800b52e:	4620      	mov	r0, r4
 800b530:	f000 fede 	bl	800c2f0 <_Bfree>
 800b534:	4639      	mov	r1, r7
 800b536:	4620      	mov	r0, r4
 800b538:	f000 feda 	bl	800c2f0 <_Bfree>
 800b53c:	e698      	b.n	800b270 <_dtoa_r+0x688>
 800b53e:	2600      	movs	r6, #0
 800b540:	4637      	mov	r7, r6
 800b542:	e7e2      	b.n	800b50a <_dtoa_r+0x922>
 800b544:	46bb      	mov	fp, r7
 800b546:	4637      	mov	r7, r6
 800b548:	e595      	b.n	800b076 <_dtoa_r+0x48e>
 800b54a:	bf00      	nop
 800b54c:	40240000 	.word	0x40240000
 800b550:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b552:	bb93      	cbnz	r3, 800b5ba <_dtoa_r+0x9d2>
 800b554:	9b03      	ldr	r3, [sp, #12]
 800b556:	9304      	str	r3, [sp, #16]
 800b558:	9d02      	ldr	r5, [sp, #8]
 800b55a:	4631      	mov	r1, r6
 800b55c:	4650      	mov	r0, sl
 800b55e:	f7ff fab5 	bl	800aacc <quorem>
 800b562:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b566:	f805 9b01 	strb.w	r9, [r5], #1
 800b56a:	9b02      	ldr	r3, [sp, #8]
 800b56c:	9a04      	ldr	r2, [sp, #16]
 800b56e:	1aeb      	subs	r3, r5, r3
 800b570:	429a      	cmp	r2, r3
 800b572:	f300 80dc 	bgt.w	800b72e <_dtoa_r+0xb46>
 800b576:	9b02      	ldr	r3, [sp, #8]
 800b578:	2a01      	cmp	r2, #1
 800b57a:	bfac      	ite	ge
 800b57c:	189b      	addge	r3, r3, r2
 800b57e:	3301      	addlt	r3, #1
 800b580:	4698      	mov	r8, r3
 800b582:	2300      	movs	r3, #0
 800b584:	9303      	str	r3, [sp, #12]
 800b586:	4651      	mov	r1, sl
 800b588:	2201      	movs	r2, #1
 800b58a:	4620      	mov	r0, r4
 800b58c:	f001 f834 	bl	800c5f8 <__lshift>
 800b590:	4631      	mov	r1, r6
 800b592:	4682      	mov	sl, r0
 800b594:	f001 f881 	bl	800c69a <__mcmp>
 800b598:	2800      	cmp	r0, #0
 800b59a:	f300 808d 	bgt.w	800b6b8 <_dtoa_r+0xad0>
 800b59e:	d103      	bne.n	800b5a8 <_dtoa_r+0x9c0>
 800b5a0:	f019 0f01 	tst.w	r9, #1
 800b5a4:	f040 8088 	bne.w	800b6b8 <_dtoa_r+0xad0>
 800b5a8:	4645      	mov	r5, r8
 800b5aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b5ae:	2b30      	cmp	r3, #48	; 0x30
 800b5b0:	f105 32ff 	add.w	r2, r5, #4294967295
 800b5b4:	d1af      	bne.n	800b516 <_dtoa_r+0x92e>
 800b5b6:	4615      	mov	r5, r2
 800b5b8:	e7f7      	b.n	800b5aa <_dtoa_r+0x9c2>
 800b5ba:	9b03      	ldr	r3, [sp, #12]
 800b5bc:	9304      	str	r3, [sp, #16]
 800b5be:	2d00      	cmp	r5, #0
 800b5c0:	dd05      	ble.n	800b5ce <_dtoa_r+0x9e6>
 800b5c2:	4639      	mov	r1, r7
 800b5c4:	462a      	mov	r2, r5
 800b5c6:	4620      	mov	r0, r4
 800b5c8:	f001 f816 	bl	800c5f8 <__lshift>
 800b5cc:	4607      	mov	r7, r0
 800b5ce:	f1b8 0f00 	cmp.w	r8, #0
 800b5d2:	d04c      	beq.n	800b66e <_dtoa_r+0xa86>
 800b5d4:	6879      	ldr	r1, [r7, #4]
 800b5d6:	4620      	mov	r0, r4
 800b5d8:	f000 fe56 	bl	800c288 <_Balloc>
 800b5dc:	693a      	ldr	r2, [r7, #16]
 800b5de:	3202      	adds	r2, #2
 800b5e0:	4605      	mov	r5, r0
 800b5e2:	0092      	lsls	r2, r2, #2
 800b5e4:	f107 010c 	add.w	r1, r7, #12
 800b5e8:	300c      	adds	r0, #12
 800b5ea:	f000 fe35 	bl	800c258 <memcpy>
 800b5ee:	2201      	movs	r2, #1
 800b5f0:	4629      	mov	r1, r5
 800b5f2:	4620      	mov	r0, r4
 800b5f4:	f001 f800 	bl	800c5f8 <__lshift>
 800b5f8:	9b00      	ldr	r3, [sp, #0]
 800b5fa:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b5fe:	9703      	str	r7, [sp, #12]
 800b600:	f003 0301 	and.w	r3, r3, #1
 800b604:	4607      	mov	r7, r0
 800b606:	9305      	str	r3, [sp, #20]
 800b608:	4631      	mov	r1, r6
 800b60a:	4650      	mov	r0, sl
 800b60c:	f7ff fa5e 	bl	800aacc <quorem>
 800b610:	9903      	ldr	r1, [sp, #12]
 800b612:	4605      	mov	r5, r0
 800b614:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b618:	4650      	mov	r0, sl
 800b61a:	f001 f83e 	bl	800c69a <__mcmp>
 800b61e:	463a      	mov	r2, r7
 800b620:	9000      	str	r0, [sp, #0]
 800b622:	4631      	mov	r1, r6
 800b624:	4620      	mov	r0, r4
 800b626:	f001 f852 	bl	800c6ce <__mdiff>
 800b62a:	68c3      	ldr	r3, [r0, #12]
 800b62c:	4602      	mov	r2, r0
 800b62e:	bb03      	cbnz	r3, 800b672 <_dtoa_r+0xa8a>
 800b630:	4601      	mov	r1, r0
 800b632:	9006      	str	r0, [sp, #24]
 800b634:	4650      	mov	r0, sl
 800b636:	f001 f830 	bl	800c69a <__mcmp>
 800b63a:	9a06      	ldr	r2, [sp, #24]
 800b63c:	4603      	mov	r3, r0
 800b63e:	4611      	mov	r1, r2
 800b640:	4620      	mov	r0, r4
 800b642:	9306      	str	r3, [sp, #24]
 800b644:	f000 fe54 	bl	800c2f0 <_Bfree>
 800b648:	9b06      	ldr	r3, [sp, #24]
 800b64a:	b9a3      	cbnz	r3, 800b676 <_dtoa_r+0xa8e>
 800b64c:	9a07      	ldr	r2, [sp, #28]
 800b64e:	b992      	cbnz	r2, 800b676 <_dtoa_r+0xa8e>
 800b650:	9a05      	ldr	r2, [sp, #20]
 800b652:	b982      	cbnz	r2, 800b676 <_dtoa_r+0xa8e>
 800b654:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b658:	d029      	beq.n	800b6ae <_dtoa_r+0xac6>
 800b65a:	9b00      	ldr	r3, [sp, #0]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	dd01      	ble.n	800b664 <_dtoa_r+0xa7c>
 800b660:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800b664:	f108 0501 	add.w	r5, r8, #1
 800b668:	f888 9000 	strb.w	r9, [r8]
 800b66c:	e753      	b.n	800b516 <_dtoa_r+0x92e>
 800b66e:	4638      	mov	r0, r7
 800b670:	e7c2      	b.n	800b5f8 <_dtoa_r+0xa10>
 800b672:	2301      	movs	r3, #1
 800b674:	e7e3      	b.n	800b63e <_dtoa_r+0xa56>
 800b676:	9a00      	ldr	r2, [sp, #0]
 800b678:	2a00      	cmp	r2, #0
 800b67a:	db04      	blt.n	800b686 <_dtoa_r+0xa9e>
 800b67c:	d125      	bne.n	800b6ca <_dtoa_r+0xae2>
 800b67e:	9a07      	ldr	r2, [sp, #28]
 800b680:	bb1a      	cbnz	r2, 800b6ca <_dtoa_r+0xae2>
 800b682:	9a05      	ldr	r2, [sp, #20]
 800b684:	bb0a      	cbnz	r2, 800b6ca <_dtoa_r+0xae2>
 800b686:	2b00      	cmp	r3, #0
 800b688:	ddec      	ble.n	800b664 <_dtoa_r+0xa7c>
 800b68a:	4651      	mov	r1, sl
 800b68c:	2201      	movs	r2, #1
 800b68e:	4620      	mov	r0, r4
 800b690:	f000 ffb2 	bl	800c5f8 <__lshift>
 800b694:	4631      	mov	r1, r6
 800b696:	4682      	mov	sl, r0
 800b698:	f000 ffff 	bl	800c69a <__mcmp>
 800b69c:	2800      	cmp	r0, #0
 800b69e:	dc03      	bgt.n	800b6a8 <_dtoa_r+0xac0>
 800b6a0:	d1e0      	bne.n	800b664 <_dtoa_r+0xa7c>
 800b6a2:	f019 0f01 	tst.w	r9, #1
 800b6a6:	d0dd      	beq.n	800b664 <_dtoa_r+0xa7c>
 800b6a8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b6ac:	d1d8      	bne.n	800b660 <_dtoa_r+0xa78>
 800b6ae:	2339      	movs	r3, #57	; 0x39
 800b6b0:	f888 3000 	strb.w	r3, [r8]
 800b6b4:	f108 0801 	add.w	r8, r8, #1
 800b6b8:	4645      	mov	r5, r8
 800b6ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b6be:	2b39      	cmp	r3, #57	; 0x39
 800b6c0:	f105 32ff 	add.w	r2, r5, #4294967295
 800b6c4:	d03b      	beq.n	800b73e <_dtoa_r+0xb56>
 800b6c6:	3301      	adds	r3, #1
 800b6c8:	e040      	b.n	800b74c <_dtoa_r+0xb64>
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	f108 0501 	add.w	r5, r8, #1
 800b6d0:	dd05      	ble.n	800b6de <_dtoa_r+0xaf6>
 800b6d2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b6d6:	d0ea      	beq.n	800b6ae <_dtoa_r+0xac6>
 800b6d8:	f109 0901 	add.w	r9, r9, #1
 800b6dc:	e7c4      	b.n	800b668 <_dtoa_r+0xa80>
 800b6de:	9b02      	ldr	r3, [sp, #8]
 800b6e0:	9a04      	ldr	r2, [sp, #16]
 800b6e2:	f805 9c01 	strb.w	r9, [r5, #-1]
 800b6e6:	1aeb      	subs	r3, r5, r3
 800b6e8:	4293      	cmp	r3, r2
 800b6ea:	46a8      	mov	r8, r5
 800b6ec:	f43f af4b 	beq.w	800b586 <_dtoa_r+0x99e>
 800b6f0:	4651      	mov	r1, sl
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	220a      	movs	r2, #10
 800b6f6:	4620      	mov	r0, r4
 800b6f8:	f000 fe11 	bl	800c31e <__multadd>
 800b6fc:	9b03      	ldr	r3, [sp, #12]
 800b6fe:	9903      	ldr	r1, [sp, #12]
 800b700:	42bb      	cmp	r3, r7
 800b702:	4682      	mov	sl, r0
 800b704:	f04f 0300 	mov.w	r3, #0
 800b708:	f04f 020a 	mov.w	r2, #10
 800b70c:	4620      	mov	r0, r4
 800b70e:	d104      	bne.n	800b71a <_dtoa_r+0xb32>
 800b710:	f000 fe05 	bl	800c31e <__multadd>
 800b714:	9003      	str	r0, [sp, #12]
 800b716:	4607      	mov	r7, r0
 800b718:	e776      	b.n	800b608 <_dtoa_r+0xa20>
 800b71a:	f000 fe00 	bl	800c31e <__multadd>
 800b71e:	2300      	movs	r3, #0
 800b720:	9003      	str	r0, [sp, #12]
 800b722:	220a      	movs	r2, #10
 800b724:	4639      	mov	r1, r7
 800b726:	4620      	mov	r0, r4
 800b728:	f000 fdf9 	bl	800c31e <__multadd>
 800b72c:	e7f3      	b.n	800b716 <_dtoa_r+0xb2e>
 800b72e:	4651      	mov	r1, sl
 800b730:	2300      	movs	r3, #0
 800b732:	220a      	movs	r2, #10
 800b734:	4620      	mov	r0, r4
 800b736:	f000 fdf2 	bl	800c31e <__multadd>
 800b73a:	4682      	mov	sl, r0
 800b73c:	e70d      	b.n	800b55a <_dtoa_r+0x972>
 800b73e:	9b02      	ldr	r3, [sp, #8]
 800b740:	4293      	cmp	r3, r2
 800b742:	d105      	bne.n	800b750 <_dtoa_r+0xb68>
 800b744:	9a02      	ldr	r2, [sp, #8]
 800b746:	f10b 0b01 	add.w	fp, fp, #1
 800b74a:	2331      	movs	r3, #49	; 0x31
 800b74c:	7013      	strb	r3, [r2, #0]
 800b74e:	e6e2      	b.n	800b516 <_dtoa_r+0x92e>
 800b750:	4615      	mov	r5, r2
 800b752:	e7b2      	b.n	800b6ba <_dtoa_r+0xad2>
 800b754:	4b09      	ldr	r3, [pc, #36]	; (800b77c <_dtoa_r+0xb94>)
 800b756:	f7ff baae 	b.w	800acb6 <_dtoa_r+0xce>
 800b75a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	f47f aa88 	bne.w	800ac72 <_dtoa_r+0x8a>
 800b762:	4b07      	ldr	r3, [pc, #28]	; (800b780 <_dtoa_r+0xb98>)
 800b764:	f7ff baa7 	b.w	800acb6 <_dtoa_r+0xce>
 800b768:	9b04      	ldr	r3, [sp, #16]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	f73f aef4 	bgt.w	800b558 <_dtoa_r+0x970>
 800b770:	9b07      	ldr	r3, [sp, #28]
 800b772:	2b02      	cmp	r3, #2
 800b774:	f77f aef0 	ble.w	800b558 <_dtoa_r+0x970>
 800b778:	e6b8      	b.n	800b4ec <_dtoa_r+0x904>
 800b77a:	bf00      	nop
 800b77c:	0800d47e 	.word	0x0800d47e
 800b780:	0800d4a0 	.word	0x0800d4a0

0800b784 <__sflush_r>:
 800b784:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b788:	b293      	uxth	r3, r2
 800b78a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b78e:	4605      	mov	r5, r0
 800b790:	0718      	lsls	r0, r3, #28
 800b792:	460c      	mov	r4, r1
 800b794:	d461      	bmi.n	800b85a <__sflush_r+0xd6>
 800b796:	684b      	ldr	r3, [r1, #4]
 800b798:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	818a      	strh	r2, [r1, #12]
 800b7a0:	dc05      	bgt.n	800b7ae <__sflush_r+0x2a>
 800b7a2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	dc02      	bgt.n	800b7ae <__sflush_r+0x2a>
 800b7a8:	2000      	movs	r0, #0
 800b7aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b7b0:	2e00      	cmp	r6, #0
 800b7b2:	d0f9      	beq.n	800b7a8 <__sflush_r+0x24>
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b7ba:	682f      	ldr	r7, [r5, #0]
 800b7bc:	602b      	str	r3, [r5, #0]
 800b7be:	d037      	beq.n	800b830 <__sflush_r+0xac>
 800b7c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b7c2:	89a3      	ldrh	r3, [r4, #12]
 800b7c4:	075a      	lsls	r2, r3, #29
 800b7c6:	d505      	bpl.n	800b7d4 <__sflush_r+0x50>
 800b7c8:	6863      	ldr	r3, [r4, #4]
 800b7ca:	1ac0      	subs	r0, r0, r3
 800b7cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b7ce:	b10b      	cbz	r3, 800b7d4 <__sflush_r+0x50>
 800b7d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b7d2:	1ac0      	subs	r0, r0, r3
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	4602      	mov	r2, r0
 800b7d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b7da:	6a21      	ldr	r1, [r4, #32]
 800b7dc:	4628      	mov	r0, r5
 800b7de:	47b0      	blx	r6
 800b7e0:	1c43      	adds	r3, r0, #1
 800b7e2:	89a3      	ldrh	r3, [r4, #12]
 800b7e4:	d106      	bne.n	800b7f4 <__sflush_r+0x70>
 800b7e6:	6829      	ldr	r1, [r5, #0]
 800b7e8:	291d      	cmp	r1, #29
 800b7ea:	d84f      	bhi.n	800b88c <__sflush_r+0x108>
 800b7ec:	4a2d      	ldr	r2, [pc, #180]	; (800b8a4 <__sflush_r+0x120>)
 800b7ee:	40ca      	lsrs	r2, r1
 800b7f0:	07d6      	lsls	r6, r2, #31
 800b7f2:	d54b      	bpl.n	800b88c <__sflush_r+0x108>
 800b7f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b7f8:	b21b      	sxth	r3, r3
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	6062      	str	r2, [r4, #4]
 800b7fe:	04d9      	lsls	r1, r3, #19
 800b800:	6922      	ldr	r2, [r4, #16]
 800b802:	81a3      	strh	r3, [r4, #12]
 800b804:	6022      	str	r2, [r4, #0]
 800b806:	d504      	bpl.n	800b812 <__sflush_r+0x8e>
 800b808:	1c42      	adds	r2, r0, #1
 800b80a:	d101      	bne.n	800b810 <__sflush_r+0x8c>
 800b80c:	682b      	ldr	r3, [r5, #0]
 800b80e:	b903      	cbnz	r3, 800b812 <__sflush_r+0x8e>
 800b810:	6560      	str	r0, [r4, #84]	; 0x54
 800b812:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b814:	602f      	str	r7, [r5, #0]
 800b816:	2900      	cmp	r1, #0
 800b818:	d0c6      	beq.n	800b7a8 <__sflush_r+0x24>
 800b81a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b81e:	4299      	cmp	r1, r3
 800b820:	d002      	beq.n	800b828 <__sflush_r+0xa4>
 800b822:	4628      	mov	r0, r5
 800b824:	f000 f9aa 	bl	800bb7c <_free_r>
 800b828:	2000      	movs	r0, #0
 800b82a:	6360      	str	r0, [r4, #52]	; 0x34
 800b82c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b830:	6a21      	ldr	r1, [r4, #32]
 800b832:	2301      	movs	r3, #1
 800b834:	4628      	mov	r0, r5
 800b836:	47b0      	blx	r6
 800b838:	1c41      	adds	r1, r0, #1
 800b83a:	d1c2      	bne.n	800b7c2 <__sflush_r+0x3e>
 800b83c:	682b      	ldr	r3, [r5, #0]
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d0bf      	beq.n	800b7c2 <__sflush_r+0x3e>
 800b842:	2b1d      	cmp	r3, #29
 800b844:	d001      	beq.n	800b84a <__sflush_r+0xc6>
 800b846:	2b16      	cmp	r3, #22
 800b848:	d101      	bne.n	800b84e <__sflush_r+0xca>
 800b84a:	602f      	str	r7, [r5, #0]
 800b84c:	e7ac      	b.n	800b7a8 <__sflush_r+0x24>
 800b84e:	89a3      	ldrh	r3, [r4, #12]
 800b850:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b854:	81a3      	strh	r3, [r4, #12]
 800b856:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b85a:	690f      	ldr	r7, [r1, #16]
 800b85c:	2f00      	cmp	r7, #0
 800b85e:	d0a3      	beq.n	800b7a8 <__sflush_r+0x24>
 800b860:	079b      	lsls	r3, r3, #30
 800b862:	680e      	ldr	r6, [r1, #0]
 800b864:	bf08      	it	eq
 800b866:	694b      	ldreq	r3, [r1, #20]
 800b868:	600f      	str	r7, [r1, #0]
 800b86a:	bf18      	it	ne
 800b86c:	2300      	movne	r3, #0
 800b86e:	eba6 0807 	sub.w	r8, r6, r7
 800b872:	608b      	str	r3, [r1, #8]
 800b874:	f1b8 0f00 	cmp.w	r8, #0
 800b878:	dd96      	ble.n	800b7a8 <__sflush_r+0x24>
 800b87a:	4643      	mov	r3, r8
 800b87c:	463a      	mov	r2, r7
 800b87e:	6a21      	ldr	r1, [r4, #32]
 800b880:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b882:	4628      	mov	r0, r5
 800b884:	47b0      	blx	r6
 800b886:	2800      	cmp	r0, #0
 800b888:	dc07      	bgt.n	800b89a <__sflush_r+0x116>
 800b88a:	89a3      	ldrh	r3, [r4, #12]
 800b88c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b890:	81a3      	strh	r3, [r4, #12]
 800b892:	f04f 30ff 	mov.w	r0, #4294967295
 800b896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b89a:	4407      	add	r7, r0
 800b89c:	eba8 0800 	sub.w	r8, r8, r0
 800b8a0:	e7e8      	b.n	800b874 <__sflush_r+0xf0>
 800b8a2:	bf00      	nop
 800b8a4:	20400001 	.word	0x20400001

0800b8a8 <_fflush_r>:
 800b8a8:	b538      	push	{r3, r4, r5, lr}
 800b8aa:	690b      	ldr	r3, [r1, #16]
 800b8ac:	4605      	mov	r5, r0
 800b8ae:	460c      	mov	r4, r1
 800b8b0:	b913      	cbnz	r3, 800b8b8 <_fflush_r+0x10>
 800b8b2:	2500      	movs	r5, #0
 800b8b4:	4628      	mov	r0, r5
 800b8b6:	bd38      	pop	{r3, r4, r5, pc}
 800b8b8:	b118      	cbz	r0, 800b8c2 <_fflush_r+0x1a>
 800b8ba:	6983      	ldr	r3, [r0, #24]
 800b8bc:	b90b      	cbnz	r3, 800b8c2 <_fflush_r+0x1a>
 800b8be:	f000 f887 	bl	800b9d0 <__sinit>
 800b8c2:	4b14      	ldr	r3, [pc, #80]	; (800b914 <_fflush_r+0x6c>)
 800b8c4:	429c      	cmp	r4, r3
 800b8c6:	d11b      	bne.n	800b900 <_fflush_r+0x58>
 800b8c8:	686c      	ldr	r4, [r5, #4]
 800b8ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d0ef      	beq.n	800b8b2 <_fflush_r+0xa>
 800b8d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b8d4:	07d0      	lsls	r0, r2, #31
 800b8d6:	d404      	bmi.n	800b8e2 <_fflush_r+0x3a>
 800b8d8:	0599      	lsls	r1, r3, #22
 800b8da:	d402      	bmi.n	800b8e2 <_fflush_r+0x3a>
 800b8dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b8de:	f000 fa37 	bl	800bd50 <__retarget_lock_acquire_recursive>
 800b8e2:	4628      	mov	r0, r5
 800b8e4:	4621      	mov	r1, r4
 800b8e6:	f7ff ff4d 	bl	800b784 <__sflush_r>
 800b8ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b8ec:	07da      	lsls	r2, r3, #31
 800b8ee:	4605      	mov	r5, r0
 800b8f0:	d4e0      	bmi.n	800b8b4 <_fflush_r+0xc>
 800b8f2:	89a3      	ldrh	r3, [r4, #12]
 800b8f4:	059b      	lsls	r3, r3, #22
 800b8f6:	d4dd      	bmi.n	800b8b4 <_fflush_r+0xc>
 800b8f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b8fa:	f000 fa2a 	bl	800bd52 <__retarget_lock_release_recursive>
 800b8fe:	e7d9      	b.n	800b8b4 <_fflush_r+0xc>
 800b900:	4b05      	ldr	r3, [pc, #20]	; (800b918 <_fflush_r+0x70>)
 800b902:	429c      	cmp	r4, r3
 800b904:	d101      	bne.n	800b90a <_fflush_r+0x62>
 800b906:	68ac      	ldr	r4, [r5, #8]
 800b908:	e7df      	b.n	800b8ca <_fflush_r+0x22>
 800b90a:	4b04      	ldr	r3, [pc, #16]	; (800b91c <_fflush_r+0x74>)
 800b90c:	429c      	cmp	r4, r3
 800b90e:	bf08      	it	eq
 800b910:	68ec      	ldreq	r4, [r5, #12]
 800b912:	e7da      	b.n	800b8ca <_fflush_r+0x22>
 800b914:	0800d4d0 	.word	0x0800d4d0
 800b918:	0800d4f0 	.word	0x0800d4f0
 800b91c:	0800d4b0 	.word	0x0800d4b0

0800b920 <_cleanup_r>:
 800b920:	4901      	ldr	r1, [pc, #4]	; (800b928 <_cleanup_r+0x8>)
 800b922:	f000 b9e7 	b.w	800bcf4 <_fwalk_reent>
 800b926:	bf00      	nop
 800b928:	0800c9d9 	.word	0x0800c9d9

0800b92c <std.isra.0>:
 800b92c:	2300      	movs	r3, #0
 800b92e:	b510      	push	{r4, lr}
 800b930:	4604      	mov	r4, r0
 800b932:	6003      	str	r3, [r0, #0]
 800b934:	6043      	str	r3, [r0, #4]
 800b936:	6083      	str	r3, [r0, #8]
 800b938:	8181      	strh	r1, [r0, #12]
 800b93a:	6643      	str	r3, [r0, #100]	; 0x64
 800b93c:	81c2      	strh	r2, [r0, #14]
 800b93e:	6103      	str	r3, [r0, #16]
 800b940:	6143      	str	r3, [r0, #20]
 800b942:	6183      	str	r3, [r0, #24]
 800b944:	4619      	mov	r1, r3
 800b946:	2208      	movs	r2, #8
 800b948:	305c      	adds	r0, #92	; 0x5c
 800b94a:	f7fd fedf 	bl	800970c <memset>
 800b94e:	4b05      	ldr	r3, [pc, #20]	; (800b964 <std.isra.0+0x38>)
 800b950:	6263      	str	r3, [r4, #36]	; 0x24
 800b952:	4b05      	ldr	r3, [pc, #20]	; (800b968 <std.isra.0+0x3c>)
 800b954:	62a3      	str	r3, [r4, #40]	; 0x28
 800b956:	4b05      	ldr	r3, [pc, #20]	; (800b96c <std.isra.0+0x40>)
 800b958:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b95a:	4b05      	ldr	r3, [pc, #20]	; (800b970 <std.isra.0+0x44>)
 800b95c:	6224      	str	r4, [r4, #32]
 800b95e:	6323      	str	r3, [r4, #48]	; 0x30
 800b960:	bd10      	pop	{r4, pc}
 800b962:	bf00      	nop
 800b964:	0800c849 	.word	0x0800c849
 800b968:	0800c86b 	.word	0x0800c86b
 800b96c:	0800c8a3 	.word	0x0800c8a3
 800b970:	0800c8c7 	.word	0x0800c8c7

0800b974 <__sfmoreglue>:
 800b974:	b570      	push	{r4, r5, r6, lr}
 800b976:	1e4a      	subs	r2, r1, #1
 800b978:	2568      	movs	r5, #104	; 0x68
 800b97a:	4355      	muls	r5, r2
 800b97c:	460e      	mov	r6, r1
 800b97e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b982:	f000 fa5b 	bl	800be3c <_malloc_r>
 800b986:	4604      	mov	r4, r0
 800b988:	b140      	cbz	r0, 800b99c <__sfmoreglue+0x28>
 800b98a:	2100      	movs	r1, #0
 800b98c:	e880 0042 	stmia.w	r0, {r1, r6}
 800b990:	300c      	adds	r0, #12
 800b992:	60a0      	str	r0, [r4, #8]
 800b994:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b998:	f7fd feb8 	bl	800970c <memset>
 800b99c:	4620      	mov	r0, r4
 800b99e:	bd70      	pop	{r4, r5, r6, pc}

0800b9a0 <__sfp_lock_acquire>:
 800b9a0:	4801      	ldr	r0, [pc, #4]	; (800b9a8 <__sfp_lock_acquire+0x8>)
 800b9a2:	f000 b9d5 	b.w	800bd50 <__retarget_lock_acquire_recursive>
 800b9a6:	bf00      	nop
 800b9a8:	20000998 	.word	0x20000998

0800b9ac <__sfp_lock_release>:
 800b9ac:	4801      	ldr	r0, [pc, #4]	; (800b9b4 <__sfp_lock_release+0x8>)
 800b9ae:	f000 b9d0 	b.w	800bd52 <__retarget_lock_release_recursive>
 800b9b2:	bf00      	nop
 800b9b4:	20000998 	.word	0x20000998

0800b9b8 <__sinit_lock_acquire>:
 800b9b8:	4801      	ldr	r0, [pc, #4]	; (800b9c0 <__sinit_lock_acquire+0x8>)
 800b9ba:	f000 b9c9 	b.w	800bd50 <__retarget_lock_acquire_recursive>
 800b9be:	bf00      	nop
 800b9c0:	20000993 	.word	0x20000993

0800b9c4 <__sinit_lock_release>:
 800b9c4:	4801      	ldr	r0, [pc, #4]	; (800b9cc <__sinit_lock_release+0x8>)
 800b9c6:	f000 b9c4 	b.w	800bd52 <__retarget_lock_release_recursive>
 800b9ca:	bf00      	nop
 800b9cc:	20000993 	.word	0x20000993

0800b9d0 <__sinit>:
 800b9d0:	b510      	push	{r4, lr}
 800b9d2:	4604      	mov	r4, r0
 800b9d4:	f7ff fff0 	bl	800b9b8 <__sinit_lock_acquire>
 800b9d8:	69a3      	ldr	r3, [r4, #24]
 800b9da:	b11b      	cbz	r3, 800b9e4 <__sinit+0x14>
 800b9dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9e0:	f7ff bff0 	b.w	800b9c4 <__sinit_lock_release>
 800b9e4:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 800b9e8:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 800b9ec:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800b9f0:	4b12      	ldr	r3, [pc, #72]	; (800ba3c <__sinit+0x6c>)
 800b9f2:	4a13      	ldr	r2, [pc, #76]	; (800ba40 <__sinit+0x70>)
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	62a2      	str	r2, [r4, #40]	; 0x28
 800b9f8:	429c      	cmp	r4, r3
 800b9fa:	bf04      	itt	eq
 800b9fc:	2301      	moveq	r3, #1
 800b9fe:	61a3      	streq	r3, [r4, #24]
 800ba00:	4620      	mov	r0, r4
 800ba02:	f000 f81f 	bl	800ba44 <__sfp>
 800ba06:	6060      	str	r0, [r4, #4]
 800ba08:	4620      	mov	r0, r4
 800ba0a:	f000 f81b 	bl	800ba44 <__sfp>
 800ba0e:	60a0      	str	r0, [r4, #8]
 800ba10:	4620      	mov	r0, r4
 800ba12:	f000 f817 	bl	800ba44 <__sfp>
 800ba16:	2200      	movs	r2, #0
 800ba18:	60e0      	str	r0, [r4, #12]
 800ba1a:	2104      	movs	r1, #4
 800ba1c:	6860      	ldr	r0, [r4, #4]
 800ba1e:	f7ff ff85 	bl	800b92c <std.isra.0>
 800ba22:	2201      	movs	r2, #1
 800ba24:	2109      	movs	r1, #9
 800ba26:	68a0      	ldr	r0, [r4, #8]
 800ba28:	f7ff ff80 	bl	800b92c <std.isra.0>
 800ba2c:	2202      	movs	r2, #2
 800ba2e:	2112      	movs	r1, #18
 800ba30:	68e0      	ldr	r0, [r4, #12]
 800ba32:	f7ff ff7b 	bl	800b92c <std.isra.0>
 800ba36:	2301      	movs	r3, #1
 800ba38:	61a3      	str	r3, [r4, #24]
 800ba3a:	e7cf      	b.n	800b9dc <__sinit+0xc>
 800ba3c:	0800d448 	.word	0x0800d448
 800ba40:	0800b921 	.word	0x0800b921

0800ba44 <__sfp>:
 800ba44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba46:	4607      	mov	r7, r0
 800ba48:	f7ff ffaa 	bl	800b9a0 <__sfp_lock_acquire>
 800ba4c:	4b1f      	ldr	r3, [pc, #124]	; (800bacc <__sfp+0x88>)
 800ba4e:	681e      	ldr	r6, [r3, #0]
 800ba50:	69b3      	ldr	r3, [r6, #24]
 800ba52:	b913      	cbnz	r3, 800ba5a <__sfp+0x16>
 800ba54:	4630      	mov	r0, r6
 800ba56:	f7ff ffbb 	bl	800b9d0 <__sinit>
 800ba5a:	36d8      	adds	r6, #216	; 0xd8
 800ba5c:	68b4      	ldr	r4, [r6, #8]
 800ba5e:	6873      	ldr	r3, [r6, #4]
 800ba60:	3b01      	subs	r3, #1
 800ba62:	d503      	bpl.n	800ba6c <__sfp+0x28>
 800ba64:	6833      	ldr	r3, [r6, #0]
 800ba66:	b133      	cbz	r3, 800ba76 <__sfp+0x32>
 800ba68:	6836      	ldr	r6, [r6, #0]
 800ba6a:	e7f7      	b.n	800ba5c <__sfp+0x18>
 800ba6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ba70:	b17d      	cbz	r5, 800ba92 <__sfp+0x4e>
 800ba72:	3468      	adds	r4, #104	; 0x68
 800ba74:	e7f4      	b.n	800ba60 <__sfp+0x1c>
 800ba76:	2104      	movs	r1, #4
 800ba78:	4638      	mov	r0, r7
 800ba7a:	f7ff ff7b 	bl	800b974 <__sfmoreglue>
 800ba7e:	4604      	mov	r4, r0
 800ba80:	6030      	str	r0, [r6, #0]
 800ba82:	2800      	cmp	r0, #0
 800ba84:	d1f0      	bne.n	800ba68 <__sfp+0x24>
 800ba86:	f7ff ff91 	bl	800b9ac <__sfp_lock_release>
 800ba8a:	230c      	movs	r3, #12
 800ba8c:	603b      	str	r3, [r7, #0]
 800ba8e:	4620      	mov	r0, r4
 800ba90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba92:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ba96:	81e3      	strh	r3, [r4, #14]
 800ba98:	2301      	movs	r3, #1
 800ba9a:	81a3      	strh	r3, [r4, #12]
 800ba9c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800baa0:	6665      	str	r5, [r4, #100]	; 0x64
 800baa2:	f000 f953 	bl	800bd4c <__retarget_lock_init_recursive>
 800baa6:	f7ff ff81 	bl	800b9ac <__sfp_lock_release>
 800baaa:	6025      	str	r5, [r4, #0]
 800baac:	60a5      	str	r5, [r4, #8]
 800baae:	6065      	str	r5, [r4, #4]
 800bab0:	6125      	str	r5, [r4, #16]
 800bab2:	6165      	str	r5, [r4, #20]
 800bab4:	61a5      	str	r5, [r4, #24]
 800bab6:	2208      	movs	r2, #8
 800bab8:	4629      	mov	r1, r5
 800baba:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800babe:	f7fd fe25 	bl	800970c <memset>
 800bac2:	6365      	str	r5, [r4, #52]	; 0x34
 800bac4:	63a5      	str	r5, [r4, #56]	; 0x38
 800bac6:	64a5      	str	r5, [r4, #72]	; 0x48
 800bac8:	64e5      	str	r5, [r4, #76]	; 0x4c
 800baca:	e7e0      	b.n	800ba8e <__sfp+0x4a>
 800bacc:	0800d448 	.word	0x0800d448

0800bad0 <_malloc_trim_r>:
 800bad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bad4:	4f25      	ldr	r7, [pc, #148]	; (800bb6c <_malloc_trim_r+0x9c>)
 800bad6:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800bb78 <_malloc_trim_r+0xa8>
 800bada:	4689      	mov	r9, r1
 800badc:	4606      	mov	r6, r0
 800bade:	f000 fbc7 	bl	800c270 <__malloc_lock>
 800bae2:	68bb      	ldr	r3, [r7, #8]
 800bae4:	685d      	ldr	r5, [r3, #4]
 800bae6:	f1a8 0411 	sub.w	r4, r8, #17
 800baea:	f025 0503 	bic.w	r5, r5, #3
 800baee:	eba4 0409 	sub.w	r4, r4, r9
 800baf2:	442c      	add	r4, r5
 800baf4:	fbb4 f4f8 	udiv	r4, r4, r8
 800baf8:	3c01      	subs	r4, #1
 800bafa:	fb08 f404 	mul.w	r4, r8, r4
 800bafe:	4544      	cmp	r4, r8
 800bb00:	da05      	bge.n	800bb0e <_malloc_trim_r+0x3e>
 800bb02:	4630      	mov	r0, r6
 800bb04:	f000 fbba 	bl	800c27c <__malloc_unlock>
 800bb08:	2000      	movs	r0, #0
 800bb0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb0e:	2100      	movs	r1, #0
 800bb10:	4630      	mov	r0, r6
 800bb12:	f000 fe89 	bl	800c828 <_sbrk_r>
 800bb16:	68bb      	ldr	r3, [r7, #8]
 800bb18:	442b      	add	r3, r5
 800bb1a:	4298      	cmp	r0, r3
 800bb1c:	d1f1      	bne.n	800bb02 <_malloc_trim_r+0x32>
 800bb1e:	4261      	negs	r1, r4
 800bb20:	4630      	mov	r0, r6
 800bb22:	f000 fe81 	bl	800c828 <_sbrk_r>
 800bb26:	3001      	adds	r0, #1
 800bb28:	d110      	bne.n	800bb4c <_malloc_trim_r+0x7c>
 800bb2a:	2100      	movs	r1, #0
 800bb2c:	4630      	mov	r0, r6
 800bb2e:	f000 fe7b 	bl	800c828 <_sbrk_r>
 800bb32:	68ba      	ldr	r2, [r7, #8]
 800bb34:	1a83      	subs	r3, r0, r2
 800bb36:	2b0f      	cmp	r3, #15
 800bb38:	dde3      	ble.n	800bb02 <_malloc_trim_r+0x32>
 800bb3a:	490d      	ldr	r1, [pc, #52]	; (800bb70 <_malloc_trim_r+0xa0>)
 800bb3c:	6809      	ldr	r1, [r1, #0]
 800bb3e:	1a40      	subs	r0, r0, r1
 800bb40:	490c      	ldr	r1, [pc, #48]	; (800bb74 <_malloc_trim_r+0xa4>)
 800bb42:	f043 0301 	orr.w	r3, r3, #1
 800bb46:	6008      	str	r0, [r1, #0]
 800bb48:	6053      	str	r3, [r2, #4]
 800bb4a:	e7da      	b.n	800bb02 <_malloc_trim_r+0x32>
 800bb4c:	68bb      	ldr	r3, [r7, #8]
 800bb4e:	4a09      	ldr	r2, [pc, #36]	; (800bb74 <_malloc_trim_r+0xa4>)
 800bb50:	1b2d      	subs	r5, r5, r4
 800bb52:	f045 0501 	orr.w	r5, r5, #1
 800bb56:	605d      	str	r5, [r3, #4]
 800bb58:	6813      	ldr	r3, [r2, #0]
 800bb5a:	4630      	mov	r0, r6
 800bb5c:	1b1c      	subs	r4, r3, r4
 800bb5e:	6014      	str	r4, [r2, #0]
 800bb60:	f000 fb8c 	bl	800c27c <__malloc_unlock>
 800bb64:	2001      	movs	r0, #1
 800bb66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb6a:	bf00      	nop
 800bb6c:	20000100 	.word	0x20000100
 800bb70:	20000508 	.word	0x20000508
 800bb74:	20000704 	.word	0x20000704
 800bb78:	00001000 	.word	0x00001000

0800bb7c <_free_r>:
 800bb7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb80:	4604      	mov	r4, r0
 800bb82:	4688      	mov	r8, r1
 800bb84:	2900      	cmp	r1, #0
 800bb86:	f000 80ab 	beq.w	800bce0 <_free_r+0x164>
 800bb8a:	f000 fb71 	bl	800c270 <__malloc_lock>
 800bb8e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800bb92:	4d54      	ldr	r5, [pc, #336]	; (800bce4 <_free_r+0x168>)
 800bb94:	f022 0001 	bic.w	r0, r2, #1
 800bb98:	f1a8 0308 	sub.w	r3, r8, #8
 800bb9c:	181f      	adds	r7, r3, r0
 800bb9e:	68a9      	ldr	r1, [r5, #8]
 800bba0:	687e      	ldr	r6, [r7, #4]
 800bba2:	428f      	cmp	r7, r1
 800bba4:	f026 0603 	bic.w	r6, r6, #3
 800bba8:	f002 0201 	and.w	r2, r2, #1
 800bbac:	d11b      	bne.n	800bbe6 <_free_r+0x6a>
 800bbae:	4430      	add	r0, r6
 800bbb0:	b93a      	cbnz	r2, 800bbc2 <_free_r+0x46>
 800bbb2:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800bbb6:	1a9b      	subs	r3, r3, r2
 800bbb8:	4410      	add	r0, r2
 800bbba:	6899      	ldr	r1, [r3, #8]
 800bbbc:	68da      	ldr	r2, [r3, #12]
 800bbbe:	60ca      	str	r2, [r1, #12]
 800bbc0:	6091      	str	r1, [r2, #8]
 800bbc2:	f040 0201 	orr.w	r2, r0, #1
 800bbc6:	605a      	str	r2, [r3, #4]
 800bbc8:	60ab      	str	r3, [r5, #8]
 800bbca:	4b47      	ldr	r3, [pc, #284]	; (800bce8 <_free_r+0x16c>)
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	4298      	cmp	r0, r3
 800bbd0:	d304      	bcc.n	800bbdc <_free_r+0x60>
 800bbd2:	4b46      	ldr	r3, [pc, #280]	; (800bcec <_free_r+0x170>)
 800bbd4:	4620      	mov	r0, r4
 800bbd6:	6819      	ldr	r1, [r3, #0]
 800bbd8:	f7ff ff7a 	bl	800bad0 <_malloc_trim_r>
 800bbdc:	4620      	mov	r0, r4
 800bbde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbe2:	f000 bb4b 	b.w	800c27c <__malloc_unlock>
 800bbe6:	607e      	str	r6, [r7, #4]
 800bbe8:	2a00      	cmp	r2, #0
 800bbea:	d139      	bne.n	800bc60 <_free_r+0xe4>
 800bbec:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800bbf0:	1a5b      	subs	r3, r3, r1
 800bbf2:	4408      	add	r0, r1
 800bbf4:	6899      	ldr	r1, [r3, #8]
 800bbf6:	f105 0e08 	add.w	lr, r5, #8
 800bbfa:	4571      	cmp	r1, lr
 800bbfc:	d032      	beq.n	800bc64 <_free_r+0xe8>
 800bbfe:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800bc02:	f8c1 e00c 	str.w	lr, [r1, #12]
 800bc06:	f8ce 1008 	str.w	r1, [lr, #8]
 800bc0a:	19b9      	adds	r1, r7, r6
 800bc0c:	6849      	ldr	r1, [r1, #4]
 800bc0e:	07c9      	lsls	r1, r1, #31
 800bc10:	d40a      	bmi.n	800bc28 <_free_r+0xac>
 800bc12:	4430      	add	r0, r6
 800bc14:	68b9      	ldr	r1, [r7, #8]
 800bc16:	bb3a      	cbnz	r2, 800bc68 <_free_r+0xec>
 800bc18:	4e35      	ldr	r6, [pc, #212]	; (800bcf0 <_free_r+0x174>)
 800bc1a:	42b1      	cmp	r1, r6
 800bc1c:	d124      	bne.n	800bc68 <_free_r+0xec>
 800bc1e:	616b      	str	r3, [r5, #20]
 800bc20:	612b      	str	r3, [r5, #16]
 800bc22:	2201      	movs	r2, #1
 800bc24:	60d9      	str	r1, [r3, #12]
 800bc26:	6099      	str	r1, [r3, #8]
 800bc28:	f040 0101 	orr.w	r1, r0, #1
 800bc2c:	6059      	str	r1, [r3, #4]
 800bc2e:	5018      	str	r0, [r3, r0]
 800bc30:	2a00      	cmp	r2, #0
 800bc32:	d1d3      	bne.n	800bbdc <_free_r+0x60>
 800bc34:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800bc38:	d21a      	bcs.n	800bc70 <_free_r+0xf4>
 800bc3a:	08c0      	lsrs	r0, r0, #3
 800bc3c:	1081      	asrs	r1, r0, #2
 800bc3e:	2201      	movs	r2, #1
 800bc40:	408a      	lsls	r2, r1
 800bc42:	6869      	ldr	r1, [r5, #4]
 800bc44:	3001      	adds	r0, #1
 800bc46:	430a      	orrs	r2, r1
 800bc48:	606a      	str	r2, [r5, #4]
 800bc4a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800bc4e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800bc52:	6099      	str	r1, [r3, #8]
 800bc54:	3a08      	subs	r2, #8
 800bc56:	60da      	str	r2, [r3, #12]
 800bc58:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800bc5c:	60cb      	str	r3, [r1, #12]
 800bc5e:	e7bd      	b.n	800bbdc <_free_r+0x60>
 800bc60:	2200      	movs	r2, #0
 800bc62:	e7d2      	b.n	800bc0a <_free_r+0x8e>
 800bc64:	2201      	movs	r2, #1
 800bc66:	e7d0      	b.n	800bc0a <_free_r+0x8e>
 800bc68:	68fe      	ldr	r6, [r7, #12]
 800bc6a:	60ce      	str	r6, [r1, #12]
 800bc6c:	60b1      	str	r1, [r6, #8]
 800bc6e:	e7db      	b.n	800bc28 <_free_r+0xac>
 800bc70:	0a42      	lsrs	r2, r0, #9
 800bc72:	2a04      	cmp	r2, #4
 800bc74:	d813      	bhi.n	800bc9e <_free_r+0x122>
 800bc76:	0982      	lsrs	r2, r0, #6
 800bc78:	3238      	adds	r2, #56	; 0x38
 800bc7a:	1c51      	adds	r1, r2, #1
 800bc7c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800bc80:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800bc84:	428e      	cmp	r6, r1
 800bc86:	d124      	bne.n	800bcd2 <_free_r+0x156>
 800bc88:	2001      	movs	r0, #1
 800bc8a:	1092      	asrs	r2, r2, #2
 800bc8c:	fa00 f202 	lsl.w	r2, r0, r2
 800bc90:	6868      	ldr	r0, [r5, #4]
 800bc92:	4302      	orrs	r2, r0
 800bc94:	606a      	str	r2, [r5, #4]
 800bc96:	60de      	str	r6, [r3, #12]
 800bc98:	6099      	str	r1, [r3, #8]
 800bc9a:	60b3      	str	r3, [r6, #8]
 800bc9c:	e7de      	b.n	800bc5c <_free_r+0xe0>
 800bc9e:	2a14      	cmp	r2, #20
 800bca0:	d801      	bhi.n	800bca6 <_free_r+0x12a>
 800bca2:	325b      	adds	r2, #91	; 0x5b
 800bca4:	e7e9      	b.n	800bc7a <_free_r+0xfe>
 800bca6:	2a54      	cmp	r2, #84	; 0x54
 800bca8:	d802      	bhi.n	800bcb0 <_free_r+0x134>
 800bcaa:	0b02      	lsrs	r2, r0, #12
 800bcac:	326e      	adds	r2, #110	; 0x6e
 800bcae:	e7e4      	b.n	800bc7a <_free_r+0xfe>
 800bcb0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800bcb4:	d802      	bhi.n	800bcbc <_free_r+0x140>
 800bcb6:	0bc2      	lsrs	r2, r0, #15
 800bcb8:	3277      	adds	r2, #119	; 0x77
 800bcba:	e7de      	b.n	800bc7a <_free_r+0xfe>
 800bcbc:	f240 5154 	movw	r1, #1364	; 0x554
 800bcc0:	428a      	cmp	r2, r1
 800bcc2:	bf9a      	itte	ls
 800bcc4:	0c82      	lsrls	r2, r0, #18
 800bcc6:	327c      	addls	r2, #124	; 0x7c
 800bcc8:	227e      	movhi	r2, #126	; 0x7e
 800bcca:	e7d6      	b.n	800bc7a <_free_r+0xfe>
 800bccc:	6889      	ldr	r1, [r1, #8]
 800bcce:	428e      	cmp	r6, r1
 800bcd0:	d004      	beq.n	800bcdc <_free_r+0x160>
 800bcd2:	684a      	ldr	r2, [r1, #4]
 800bcd4:	f022 0203 	bic.w	r2, r2, #3
 800bcd8:	4290      	cmp	r0, r2
 800bcda:	d3f7      	bcc.n	800bccc <_free_r+0x150>
 800bcdc:	68ce      	ldr	r6, [r1, #12]
 800bcde:	e7da      	b.n	800bc96 <_free_r+0x11a>
 800bce0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bce4:	20000100 	.word	0x20000100
 800bce8:	2000050c 	.word	0x2000050c
 800bcec:	20000734 	.word	0x20000734
 800bcf0:	20000108 	.word	0x20000108

0800bcf4 <_fwalk_reent>:
 800bcf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bcf8:	4680      	mov	r8, r0
 800bcfa:	4689      	mov	r9, r1
 800bcfc:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 800bd00:	2600      	movs	r6, #0
 800bd02:	b914      	cbnz	r4, 800bd0a <_fwalk_reent+0x16>
 800bd04:	4630      	mov	r0, r6
 800bd06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd0a:	68a5      	ldr	r5, [r4, #8]
 800bd0c:	6867      	ldr	r7, [r4, #4]
 800bd0e:	3f01      	subs	r7, #1
 800bd10:	d501      	bpl.n	800bd16 <_fwalk_reent+0x22>
 800bd12:	6824      	ldr	r4, [r4, #0]
 800bd14:	e7f5      	b.n	800bd02 <_fwalk_reent+0xe>
 800bd16:	89ab      	ldrh	r3, [r5, #12]
 800bd18:	2b01      	cmp	r3, #1
 800bd1a:	d907      	bls.n	800bd2c <_fwalk_reent+0x38>
 800bd1c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bd20:	3301      	adds	r3, #1
 800bd22:	d003      	beq.n	800bd2c <_fwalk_reent+0x38>
 800bd24:	4629      	mov	r1, r5
 800bd26:	4640      	mov	r0, r8
 800bd28:	47c8      	blx	r9
 800bd2a:	4306      	orrs	r6, r0
 800bd2c:	3568      	adds	r5, #104	; 0x68
 800bd2e:	e7ee      	b.n	800bd0e <_fwalk_reent+0x1a>

0800bd30 <_localeconv_r>:
 800bd30:	4b04      	ldr	r3, [pc, #16]	; (800bd44 <_localeconv_r+0x14>)
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	6a18      	ldr	r0, [r3, #32]
 800bd36:	4b04      	ldr	r3, [pc, #16]	; (800bd48 <_localeconv_r+0x18>)
 800bd38:	2800      	cmp	r0, #0
 800bd3a:	bf08      	it	eq
 800bd3c:	4618      	moveq	r0, r3
 800bd3e:	30f0      	adds	r0, #240	; 0xf0
 800bd40:	4770      	bx	lr
 800bd42:	bf00      	nop
 800bd44:	2000000c 	.word	0x2000000c
 800bd48:	20000510 	.word	0x20000510

0800bd4c <__retarget_lock_init_recursive>:
 800bd4c:	4770      	bx	lr

0800bd4e <__retarget_lock_close_recursive>:
 800bd4e:	4770      	bx	lr

0800bd50 <__retarget_lock_acquire_recursive>:
 800bd50:	4770      	bx	lr

0800bd52 <__retarget_lock_release_recursive>:
 800bd52:	4770      	bx	lr

0800bd54 <__swhatbuf_r>:
 800bd54:	b570      	push	{r4, r5, r6, lr}
 800bd56:	460e      	mov	r6, r1
 800bd58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd5c:	2900      	cmp	r1, #0
 800bd5e:	b090      	sub	sp, #64	; 0x40
 800bd60:	4614      	mov	r4, r2
 800bd62:	461d      	mov	r5, r3
 800bd64:	da09      	bge.n	800bd7a <__swhatbuf_r+0x26>
 800bd66:	89b3      	ldrh	r3, [r6, #12]
 800bd68:	2200      	movs	r2, #0
 800bd6a:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800bd6e:	602a      	str	r2, [r5, #0]
 800bd70:	d116      	bne.n	800bda0 <__swhatbuf_r+0x4c>
 800bd72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bd76:	6023      	str	r3, [r4, #0]
 800bd78:	e015      	b.n	800bda6 <__swhatbuf_r+0x52>
 800bd7a:	aa01      	add	r2, sp, #4
 800bd7c:	f000 ff02 	bl	800cb84 <_fstat_r>
 800bd80:	2800      	cmp	r0, #0
 800bd82:	dbf0      	blt.n	800bd66 <__swhatbuf_r+0x12>
 800bd84:	9a02      	ldr	r2, [sp, #8]
 800bd86:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bd8a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bd8e:	425a      	negs	r2, r3
 800bd90:	415a      	adcs	r2, r3
 800bd92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bd96:	602a      	str	r2, [r5, #0]
 800bd98:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800bd9c:	6023      	str	r3, [r4, #0]
 800bd9e:	e002      	b.n	800bda6 <__swhatbuf_r+0x52>
 800bda0:	2340      	movs	r3, #64	; 0x40
 800bda2:	6023      	str	r3, [r4, #0]
 800bda4:	4610      	mov	r0, r2
 800bda6:	b010      	add	sp, #64	; 0x40
 800bda8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bdac <__smakebuf_r>:
 800bdac:	898b      	ldrh	r3, [r1, #12]
 800bdae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bdb0:	079d      	lsls	r5, r3, #30
 800bdb2:	4606      	mov	r6, r0
 800bdb4:	460c      	mov	r4, r1
 800bdb6:	d507      	bpl.n	800bdc8 <__smakebuf_r+0x1c>
 800bdb8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bdbc:	6023      	str	r3, [r4, #0]
 800bdbe:	6123      	str	r3, [r4, #16]
 800bdc0:	2301      	movs	r3, #1
 800bdc2:	6163      	str	r3, [r4, #20]
 800bdc4:	b002      	add	sp, #8
 800bdc6:	bd70      	pop	{r4, r5, r6, pc}
 800bdc8:	ab01      	add	r3, sp, #4
 800bdca:	466a      	mov	r2, sp
 800bdcc:	f7ff ffc2 	bl	800bd54 <__swhatbuf_r>
 800bdd0:	9900      	ldr	r1, [sp, #0]
 800bdd2:	4605      	mov	r5, r0
 800bdd4:	4630      	mov	r0, r6
 800bdd6:	f000 f831 	bl	800be3c <_malloc_r>
 800bdda:	b948      	cbnz	r0, 800bdf0 <__smakebuf_r+0x44>
 800bddc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bde0:	059a      	lsls	r2, r3, #22
 800bde2:	d4ef      	bmi.n	800bdc4 <__smakebuf_r+0x18>
 800bde4:	f023 0303 	bic.w	r3, r3, #3
 800bde8:	f043 0302 	orr.w	r3, r3, #2
 800bdec:	81a3      	strh	r3, [r4, #12]
 800bdee:	e7e3      	b.n	800bdb8 <__smakebuf_r+0xc>
 800bdf0:	4b0d      	ldr	r3, [pc, #52]	; (800be28 <__smakebuf_r+0x7c>)
 800bdf2:	62b3      	str	r3, [r6, #40]	; 0x28
 800bdf4:	89a3      	ldrh	r3, [r4, #12]
 800bdf6:	6020      	str	r0, [r4, #0]
 800bdf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bdfc:	81a3      	strh	r3, [r4, #12]
 800bdfe:	9b00      	ldr	r3, [sp, #0]
 800be00:	6163      	str	r3, [r4, #20]
 800be02:	9b01      	ldr	r3, [sp, #4]
 800be04:	6120      	str	r0, [r4, #16]
 800be06:	b15b      	cbz	r3, 800be20 <__smakebuf_r+0x74>
 800be08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be0c:	4630      	mov	r0, r6
 800be0e:	f001 f819 	bl	800ce44 <_isatty_r>
 800be12:	b128      	cbz	r0, 800be20 <__smakebuf_r+0x74>
 800be14:	89a3      	ldrh	r3, [r4, #12]
 800be16:	f023 0303 	bic.w	r3, r3, #3
 800be1a:	f043 0301 	orr.w	r3, r3, #1
 800be1e:	81a3      	strh	r3, [r4, #12]
 800be20:	89a3      	ldrh	r3, [r4, #12]
 800be22:	431d      	orrs	r5, r3
 800be24:	81a5      	strh	r5, [r4, #12]
 800be26:	e7cd      	b.n	800bdc4 <__smakebuf_r+0x18>
 800be28:	0800b921 	.word	0x0800b921

0800be2c <malloc>:
 800be2c:	4b02      	ldr	r3, [pc, #8]	; (800be38 <malloc+0xc>)
 800be2e:	4601      	mov	r1, r0
 800be30:	6818      	ldr	r0, [r3, #0]
 800be32:	f000 b803 	b.w	800be3c <_malloc_r>
 800be36:	bf00      	nop
 800be38:	2000000c 	.word	0x2000000c

0800be3c <_malloc_r>:
 800be3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be40:	f101 040b 	add.w	r4, r1, #11
 800be44:	2c16      	cmp	r4, #22
 800be46:	4681      	mov	r9, r0
 800be48:	d907      	bls.n	800be5a <_malloc_r+0x1e>
 800be4a:	f034 0407 	bics.w	r4, r4, #7
 800be4e:	d505      	bpl.n	800be5c <_malloc_r+0x20>
 800be50:	230c      	movs	r3, #12
 800be52:	f8c9 3000 	str.w	r3, [r9]
 800be56:	2600      	movs	r6, #0
 800be58:	e131      	b.n	800c0be <_malloc_r+0x282>
 800be5a:	2410      	movs	r4, #16
 800be5c:	428c      	cmp	r4, r1
 800be5e:	d3f7      	bcc.n	800be50 <_malloc_r+0x14>
 800be60:	4648      	mov	r0, r9
 800be62:	f000 fa05 	bl	800c270 <__malloc_lock>
 800be66:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800be6a:	4d9c      	ldr	r5, [pc, #624]	; (800c0dc <_malloc_r+0x2a0>)
 800be6c:	d236      	bcs.n	800bedc <_malloc_r+0xa0>
 800be6e:	f104 0208 	add.w	r2, r4, #8
 800be72:	442a      	add	r2, r5
 800be74:	f1a2 0108 	sub.w	r1, r2, #8
 800be78:	6856      	ldr	r6, [r2, #4]
 800be7a:	428e      	cmp	r6, r1
 800be7c:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800be80:	d102      	bne.n	800be88 <_malloc_r+0x4c>
 800be82:	68d6      	ldr	r6, [r2, #12]
 800be84:	42b2      	cmp	r2, r6
 800be86:	d010      	beq.n	800beaa <_malloc_r+0x6e>
 800be88:	6873      	ldr	r3, [r6, #4]
 800be8a:	68f2      	ldr	r2, [r6, #12]
 800be8c:	68b1      	ldr	r1, [r6, #8]
 800be8e:	f023 0303 	bic.w	r3, r3, #3
 800be92:	60ca      	str	r2, [r1, #12]
 800be94:	4433      	add	r3, r6
 800be96:	6091      	str	r1, [r2, #8]
 800be98:	685a      	ldr	r2, [r3, #4]
 800be9a:	f042 0201 	orr.w	r2, r2, #1
 800be9e:	605a      	str	r2, [r3, #4]
 800bea0:	4648      	mov	r0, r9
 800bea2:	f000 f9eb 	bl	800c27c <__malloc_unlock>
 800bea6:	3608      	adds	r6, #8
 800bea8:	e109      	b.n	800c0be <_malloc_r+0x282>
 800beaa:	3302      	adds	r3, #2
 800beac:	4a8c      	ldr	r2, [pc, #560]	; (800c0e0 <_malloc_r+0x2a4>)
 800beae:	692e      	ldr	r6, [r5, #16]
 800beb0:	4296      	cmp	r6, r2
 800beb2:	4611      	mov	r1, r2
 800beb4:	d06d      	beq.n	800bf92 <_malloc_r+0x156>
 800beb6:	6870      	ldr	r0, [r6, #4]
 800beb8:	f020 0003 	bic.w	r0, r0, #3
 800bebc:	1b07      	subs	r7, r0, r4
 800bebe:	2f0f      	cmp	r7, #15
 800bec0:	dd47      	ble.n	800bf52 <_malloc_r+0x116>
 800bec2:	1933      	adds	r3, r6, r4
 800bec4:	f044 0401 	orr.w	r4, r4, #1
 800bec8:	6074      	str	r4, [r6, #4]
 800beca:	616b      	str	r3, [r5, #20]
 800becc:	612b      	str	r3, [r5, #16]
 800bece:	60da      	str	r2, [r3, #12]
 800bed0:	609a      	str	r2, [r3, #8]
 800bed2:	f047 0201 	orr.w	r2, r7, #1
 800bed6:	605a      	str	r2, [r3, #4]
 800bed8:	5037      	str	r7, [r6, r0]
 800beda:	e7e1      	b.n	800bea0 <_malloc_r+0x64>
 800bedc:	0a63      	lsrs	r3, r4, #9
 800bede:	d02a      	beq.n	800bf36 <_malloc_r+0xfa>
 800bee0:	2b04      	cmp	r3, #4
 800bee2:	d812      	bhi.n	800bf0a <_malloc_r+0xce>
 800bee4:	09a3      	lsrs	r3, r4, #6
 800bee6:	3338      	adds	r3, #56	; 0x38
 800bee8:	1c5a      	adds	r2, r3, #1
 800beea:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800beee:	f1a2 0008 	sub.w	r0, r2, #8
 800bef2:	6856      	ldr	r6, [r2, #4]
 800bef4:	4286      	cmp	r6, r0
 800bef6:	d006      	beq.n	800bf06 <_malloc_r+0xca>
 800bef8:	6872      	ldr	r2, [r6, #4]
 800befa:	f022 0203 	bic.w	r2, r2, #3
 800befe:	1b11      	subs	r1, r2, r4
 800bf00:	290f      	cmp	r1, #15
 800bf02:	dd1c      	ble.n	800bf3e <_malloc_r+0x102>
 800bf04:	3b01      	subs	r3, #1
 800bf06:	3301      	adds	r3, #1
 800bf08:	e7d0      	b.n	800beac <_malloc_r+0x70>
 800bf0a:	2b14      	cmp	r3, #20
 800bf0c:	d801      	bhi.n	800bf12 <_malloc_r+0xd6>
 800bf0e:	335b      	adds	r3, #91	; 0x5b
 800bf10:	e7ea      	b.n	800bee8 <_malloc_r+0xac>
 800bf12:	2b54      	cmp	r3, #84	; 0x54
 800bf14:	d802      	bhi.n	800bf1c <_malloc_r+0xe0>
 800bf16:	0b23      	lsrs	r3, r4, #12
 800bf18:	336e      	adds	r3, #110	; 0x6e
 800bf1a:	e7e5      	b.n	800bee8 <_malloc_r+0xac>
 800bf1c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800bf20:	d802      	bhi.n	800bf28 <_malloc_r+0xec>
 800bf22:	0be3      	lsrs	r3, r4, #15
 800bf24:	3377      	adds	r3, #119	; 0x77
 800bf26:	e7df      	b.n	800bee8 <_malloc_r+0xac>
 800bf28:	f240 5254 	movw	r2, #1364	; 0x554
 800bf2c:	4293      	cmp	r3, r2
 800bf2e:	d804      	bhi.n	800bf3a <_malloc_r+0xfe>
 800bf30:	0ca3      	lsrs	r3, r4, #18
 800bf32:	337c      	adds	r3, #124	; 0x7c
 800bf34:	e7d8      	b.n	800bee8 <_malloc_r+0xac>
 800bf36:	233f      	movs	r3, #63	; 0x3f
 800bf38:	e7d6      	b.n	800bee8 <_malloc_r+0xac>
 800bf3a:	237e      	movs	r3, #126	; 0x7e
 800bf3c:	e7d4      	b.n	800bee8 <_malloc_r+0xac>
 800bf3e:	2900      	cmp	r1, #0
 800bf40:	68f1      	ldr	r1, [r6, #12]
 800bf42:	db04      	blt.n	800bf4e <_malloc_r+0x112>
 800bf44:	68b3      	ldr	r3, [r6, #8]
 800bf46:	60d9      	str	r1, [r3, #12]
 800bf48:	608b      	str	r3, [r1, #8]
 800bf4a:	18b3      	adds	r3, r6, r2
 800bf4c:	e7a4      	b.n	800be98 <_malloc_r+0x5c>
 800bf4e:	460e      	mov	r6, r1
 800bf50:	e7d0      	b.n	800bef4 <_malloc_r+0xb8>
 800bf52:	2f00      	cmp	r7, #0
 800bf54:	616a      	str	r2, [r5, #20]
 800bf56:	612a      	str	r2, [r5, #16]
 800bf58:	db05      	blt.n	800bf66 <_malloc_r+0x12a>
 800bf5a:	4430      	add	r0, r6
 800bf5c:	6843      	ldr	r3, [r0, #4]
 800bf5e:	f043 0301 	orr.w	r3, r3, #1
 800bf62:	6043      	str	r3, [r0, #4]
 800bf64:	e79c      	b.n	800bea0 <_malloc_r+0x64>
 800bf66:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800bf6a:	d244      	bcs.n	800bff6 <_malloc_r+0x1ba>
 800bf6c:	08c0      	lsrs	r0, r0, #3
 800bf6e:	1087      	asrs	r7, r0, #2
 800bf70:	2201      	movs	r2, #1
 800bf72:	fa02 f707 	lsl.w	r7, r2, r7
 800bf76:	686a      	ldr	r2, [r5, #4]
 800bf78:	3001      	adds	r0, #1
 800bf7a:	433a      	orrs	r2, r7
 800bf7c:	606a      	str	r2, [r5, #4]
 800bf7e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800bf82:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800bf86:	60b7      	str	r7, [r6, #8]
 800bf88:	3a08      	subs	r2, #8
 800bf8a:	60f2      	str	r2, [r6, #12]
 800bf8c:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800bf90:	60fe      	str	r6, [r7, #12]
 800bf92:	2001      	movs	r0, #1
 800bf94:	109a      	asrs	r2, r3, #2
 800bf96:	fa00 f202 	lsl.w	r2, r0, r2
 800bf9a:	6868      	ldr	r0, [r5, #4]
 800bf9c:	4282      	cmp	r2, r0
 800bf9e:	f200 80a1 	bhi.w	800c0e4 <_malloc_r+0x2a8>
 800bfa2:	4202      	tst	r2, r0
 800bfa4:	d106      	bne.n	800bfb4 <_malloc_r+0x178>
 800bfa6:	f023 0303 	bic.w	r3, r3, #3
 800bfaa:	0052      	lsls	r2, r2, #1
 800bfac:	4202      	tst	r2, r0
 800bfae:	f103 0304 	add.w	r3, r3, #4
 800bfb2:	d0fa      	beq.n	800bfaa <_malloc_r+0x16e>
 800bfb4:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800bfb8:	46e0      	mov	r8, ip
 800bfba:	469e      	mov	lr, r3
 800bfbc:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800bfc0:	4546      	cmp	r6, r8
 800bfc2:	d153      	bne.n	800c06c <_malloc_r+0x230>
 800bfc4:	f10e 0e01 	add.w	lr, lr, #1
 800bfc8:	f01e 0f03 	tst.w	lr, #3
 800bfcc:	f108 0808 	add.w	r8, r8, #8
 800bfd0:	d1f4      	bne.n	800bfbc <_malloc_r+0x180>
 800bfd2:	0798      	lsls	r0, r3, #30
 800bfd4:	d179      	bne.n	800c0ca <_malloc_r+0x28e>
 800bfd6:	686b      	ldr	r3, [r5, #4]
 800bfd8:	ea23 0302 	bic.w	r3, r3, r2
 800bfdc:	606b      	str	r3, [r5, #4]
 800bfde:	6868      	ldr	r0, [r5, #4]
 800bfe0:	0052      	lsls	r2, r2, #1
 800bfe2:	4282      	cmp	r2, r0
 800bfe4:	d87e      	bhi.n	800c0e4 <_malloc_r+0x2a8>
 800bfe6:	2a00      	cmp	r2, #0
 800bfe8:	d07c      	beq.n	800c0e4 <_malloc_r+0x2a8>
 800bfea:	4673      	mov	r3, lr
 800bfec:	4202      	tst	r2, r0
 800bfee:	d1e1      	bne.n	800bfb4 <_malloc_r+0x178>
 800bff0:	3304      	adds	r3, #4
 800bff2:	0052      	lsls	r2, r2, #1
 800bff4:	e7fa      	b.n	800bfec <_malloc_r+0x1b0>
 800bff6:	0a42      	lsrs	r2, r0, #9
 800bff8:	2a04      	cmp	r2, #4
 800bffa:	d815      	bhi.n	800c028 <_malloc_r+0x1ec>
 800bffc:	0982      	lsrs	r2, r0, #6
 800bffe:	3238      	adds	r2, #56	; 0x38
 800c000:	1c57      	adds	r7, r2, #1
 800c002:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800c006:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800c00a:	45be      	cmp	lr, r7
 800c00c:	d126      	bne.n	800c05c <_malloc_r+0x220>
 800c00e:	2001      	movs	r0, #1
 800c010:	1092      	asrs	r2, r2, #2
 800c012:	fa00 f202 	lsl.w	r2, r0, r2
 800c016:	6868      	ldr	r0, [r5, #4]
 800c018:	4310      	orrs	r0, r2
 800c01a:	6068      	str	r0, [r5, #4]
 800c01c:	f8c6 e00c 	str.w	lr, [r6, #12]
 800c020:	60b7      	str	r7, [r6, #8]
 800c022:	f8ce 6008 	str.w	r6, [lr, #8]
 800c026:	e7b3      	b.n	800bf90 <_malloc_r+0x154>
 800c028:	2a14      	cmp	r2, #20
 800c02a:	d801      	bhi.n	800c030 <_malloc_r+0x1f4>
 800c02c:	325b      	adds	r2, #91	; 0x5b
 800c02e:	e7e7      	b.n	800c000 <_malloc_r+0x1c4>
 800c030:	2a54      	cmp	r2, #84	; 0x54
 800c032:	d802      	bhi.n	800c03a <_malloc_r+0x1fe>
 800c034:	0b02      	lsrs	r2, r0, #12
 800c036:	326e      	adds	r2, #110	; 0x6e
 800c038:	e7e2      	b.n	800c000 <_malloc_r+0x1c4>
 800c03a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800c03e:	d802      	bhi.n	800c046 <_malloc_r+0x20a>
 800c040:	0bc2      	lsrs	r2, r0, #15
 800c042:	3277      	adds	r2, #119	; 0x77
 800c044:	e7dc      	b.n	800c000 <_malloc_r+0x1c4>
 800c046:	f240 5754 	movw	r7, #1364	; 0x554
 800c04a:	42ba      	cmp	r2, r7
 800c04c:	bf9a      	itte	ls
 800c04e:	0c82      	lsrls	r2, r0, #18
 800c050:	327c      	addls	r2, #124	; 0x7c
 800c052:	227e      	movhi	r2, #126	; 0x7e
 800c054:	e7d4      	b.n	800c000 <_malloc_r+0x1c4>
 800c056:	68bf      	ldr	r7, [r7, #8]
 800c058:	45be      	cmp	lr, r7
 800c05a:	d004      	beq.n	800c066 <_malloc_r+0x22a>
 800c05c:	687a      	ldr	r2, [r7, #4]
 800c05e:	f022 0203 	bic.w	r2, r2, #3
 800c062:	4290      	cmp	r0, r2
 800c064:	d3f7      	bcc.n	800c056 <_malloc_r+0x21a>
 800c066:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800c06a:	e7d7      	b.n	800c01c <_malloc_r+0x1e0>
 800c06c:	6870      	ldr	r0, [r6, #4]
 800c06e:	68f7      	ldr	r7, [r6, #12]
 800c070:	f020 0003 	bic.w	r0, r0, #3
 800c074:	eba0 0a04 	sub.w	sl, r0, r4
 800c078:	f1ba 0f0f 	cmp.w	sl, #15
 800c07c:	dd10      	ble.n	800c0a0 <_malloc_r+0x264>
 800c07e:	68b2      	ldr	r2, [r6, #8]
 800c080:	1933      	adds	r3, r6, r4
 800c082:	f044 0401 	orr.w	r4, r4, #1
 800c086:	6074      	str	r4, [r6, #4]
 800c088:	60d7      	str	r7, [r2, #12]
 800c08a:	60ba      	str	r2, [r7, #8]
 800c08c:	f04a 0201 	orr.w	r2, sl, #1
 800c090:	616b      	str	r3, [r5, #20]
 800c092:	612b      	str	r3, [r5, #16]
 800c094:	60d9      	str	r1, [r3, #12]
 800c096:	6099      	str	r1, [r3, #8]
 800c098:	605a      	str	r2, [r3, #4]
 800c09a:	f846 a000 	str.w	sl, [r6, r0]
 800c09e:	e6ff      	b.n	800bea0 <_malloc_r+0x64>
 800c0a0:	f1ba 0f00 	cmp.w	sl, #0
 800c0a4:	db0f      	blt.n	800c0c6 <_malloc_r+0x28a>
 800c0a6:	4430      	add	r0, r6
 800c0a8:	6843      	ldr	r3, [r0, #4]
 800c0aa:	f043 0301 	orr.w	r3, r3, #1
 800c0ae:	6043      	str	r3, [r0, #4]
 800c0b0:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800c0b4:	4648      	mov	r0, r9
 800c0b6:	60df      	str	r7, [r3, #12]
 800c0b8:	60bb      	str	r3, [r7, #8]
 800c0ba:	f000 f8df 	bl	800c27c <__malloc_unlock>
 800c0be:	4630      	mov	r0, r6
 800c0c0:	b003      	add	sp, #12
 800c0c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0c6:	463e      	mov	r6, r7
 800c0c8:	e77a      	b.n	800bfc0 <_malloc_r+0x184>
 800c0ca:	f85c 0908 	ldr.w	r0, [ip], #-8
 800c0ce:	4584      	cmp	ip, r0
 800c0d0:	f103 33ff 	add.w	r3, r3, #4294967295
 800c0d4:	f43f af7d 	beq.w	800bfd2 <_malloc_r+0x196>
 800c0d8:	e781      	b.n	800bfde <_malloc_r+0x1a2>
 800c0da:	bf00      	nop
 800c0dc:	20000100 	.word	0x20000100
 800c0e0:	20000108 	.word	0x20000108
 800c0e4:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800c0e8:	f8db 6004 	ldr.w	r6, [fp, #4]
 800c0ec:	f026 0603 	bic.w	r6, r6, #3
 800c0f0:	42b4      	cmp	r4, r6
 800c0f2:	d803      	bhi.n	800c0fc <_malloc_r+0x2c0>
 800c0f4:	1b33      	subs	r3, r6, r4
 800c0f6:	2b0f      	cmp	r3, #15
 800c0f8:	f300 8096 	bgt.w	800c228 <_malloc_r+0x3ec>
 800c0fc:	4a4f      	ldr	r2, [pc, #316]	; (800c23c <_malloc_r+0x400>)
 800c0fe:	6817      	ldr	r7, [r2, #0]
 800c100:	4a4f      	ldr	r2, [pc, #316]	; (800c240 <_malloc_r+0x404>)
 800c102:	6811      	ldr	r1, [r2, #0]
 800c104:	3710      	adds	r7, #16
 800c106:	3101      	adds	r1, #1
 800c108:	eb0b 0306 	add.w	r3, fp, r6
 800c10c:	4427      	add	r7, r4
 800c10e:	d005      	beq.n	800c11c <_malloc_r+0x2e0>
 800c110:	494c      	ldr	r1, [pc, #304]	; (800c244 <_malloc_r+0x408>)
 800c112:	3901      	subs	r1, #1
 800c114:	440f      	add	r7, r1
 800c116:	3101      	adds	r1, #1
 800c118:	4249      	negs	r1, r1
 800c11a:	400f      	ands	r7, r1
 800c11c:	4639      	mov	r1, r7
 800c11e:	4648      	mov	r0, r9
 800c120:	9201      	str	r2, [sp, #4]
 800c122:	9300      	str	r3, [sp, #0]
 800c124:	f000 fb80 	bl	800c828 <_sbrk_r>
 800c128:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c12c:	4680      	mov	r8, r0
 800c12e:	d056      	beq.n	800c1de <_malloc_r+0x3a2>
 800c130:	9b00      	ldr	r3, [sp, #0]
 800c132:	9a01      	ldr	r2, [sp, #4]
 800c134:	4283      	cmp	r3, r0
 800c136:	d901      	bls.n	800c13c <_malloc_r+0x300>
 800c138:	45ab      	cmp	fp, r5
 800c13a:	d150      	bne.n	800c1de <_malloc_r+0x3a2>
 800c13c:	4842      	ldr	r0, [pc, #264]	; (800c248 <_malloc_r+0x40c>)
 800c13e:	6801      	ldr	r1, [r0, #0]
 800c140:	4543      	cmp	r3, r8
 800c142:	eb07 0e01 	add.w	lr, r7, r1
 800c146:	f8c0 e000 	str.w	lr, [r0]
 800c14a:	4940      	ldr	r1, [pc, #256]	; (800c24c <_malloc_r+0x410>)
 800c14c:	4682      	mov	sl, r0
 800c14e:	d113      	bne.n	800c178 <_malloc_r+0x33c>
 800c150:	420b      	tst	r3, r1
 800c152:	d111      	bne.n	800c178 <_malloc_r+0x33c>
 800c154:	68ab      	ldr	r3, [r5, #8]
 800c156:	443e      	add	r6, r7
 800c158:	f046 0601 	orr.w	r6, r6, #1
 800c15c:	605e      	str	r6, [r3, #4]
 800c15e:	4a3c      	ldr	r2, [pc, #240]	; (800c250 <_malloc_r+0x414>)
 800c160:	f8da 3000 	ldr.w	r3, [sl]
 800c164:	6811      	ldr	r1, [r2, #0]
 800c166:	428b      	cmp	r3, r1
 800c168:	bf88      	it	hi
 800c16a:	6013      	strhi	r3, [r2, #0]
 800c16c:	4a39      	ldr	r2, [pc, #228]	; (800c254 <_malloc_r+0x418>)
 800c16e:	6811      	ldr	r1, [r2, #0]
 800c170:	428b      	cmp	r3, r1
 800c172:	bf88      	it	hi
 800c174:	6013      	strhi	r3, [r2, #0]
 800c176:	e032      	b.n	800c1de <_malloc_r+0x3a2>
 800c178:	6810      	ldr	r0, [r2, #0]
 800c17a:	3001      	adds	r0, #1
 800c17c:	bf1b      	ittet	ne
 800c17e:	eba8 0303 	subne.w	r3, r8, r3
 800c182:	4473      	addne	r3, lr
 800c184:	f8c2 8000 	streq.w	r8, [r2]
 800c188:	f8ca 3000 	strne.w	r3, [sl]
 800c18c:	f018 0007 	ands.w	r0, r8, #7
 800c190:	bf1c      	itt	ne
 800c192:	f1c0 0008 	rsbne	r0, r0, #8
 800c196:	4480      	addne	r8, r0
 800c198:	4b2a      	ldr	r3, [pc, #168]	; (800c244 <_malloc_r+0x408>)
 800c19a:	4447      	add	r7, r8
 800c19c:	4418      	add	r0, r3
 800c19e:	400f      	ands	r7, r1
 800c1a0:	1bc7      	subs	r7, r0, r7
 800c1a2:	4639      	mov	r1, r7
 800c1a4:	4648      	mov	r0, r9
 800c1a6:	f000 fb3f 	bl	800c828 <_sbrk_r>
 800c1aa:	1c43      	adds	r3, r0, #1
 800c1ac:	bf08      	it	eq
 800c1ae:	4640      	moveq	r0, r8
 800c1b0:	f8da 3000 	ldr.w	r3, [sl]
 800c1b4:	f8c5 8008 	str.w	r8, [r5, #8]
 800c1b8:	bf08      	it	eq
 800c1ba:	2700      	moveq	r7, #0
 800c1bc:	eba0 0008 	sub.w	r0, r0, r8
 800c1c0:	443b      	add	r3, r7
 800c1c2:	4407      	add	r7, r0
 800c1c4:	f047 0701 	orr.w	r7, r7, #1
 800c1c8:	45ab      	cmp	fp, r5
 800c1ca:	f8ca 3000 	str.w	r3, [sl]
 800c1ce:	f8c8 7004 	str.w	r7, [r8, #4]
 800c1d2:	d0c4      	beq.n	800c15e <_malloc_r+0x322>
 800c1d4:	2e0f      	cmp	r6, #15
 800c1d6:	d810      	bhi.n	800c1fa <_malloc_r+0x3be>
 800c1d8:	2301      	movs	r3, #1
 800c1da:	f8c8 3004 	str.w	r3, [r8, #4]
 800c1de:	68ab      	ldr	r3, [r5, #8]
 800c1e0:	685a      	ldr	r2, [r3, #4]
 800c1e2:	f022 0203 	bic.w	r2, r2, #3
 800c1e6:	4294      	cmp	r4, r2
 800c1e8:	eba2 0304 	sub.w	r3, r2, r4
 800c1ec:	d801      	bhi.n	800c1f2 <_malloc_r+0x3b6>
 800c1ee:	2b0f      	cmp	r3, #15
 800c1f0:	dc1a      	bgt.n	800c228 <_malloc_r+0x3ec>
 800c1f2:	4648      	mov	r0, r9
 800c1f4:	f000 f842 	bl	800c27c <__malloc_unlock>
 800c1f8:	e62d      	b.n	800be56 <_malloc_r+0x1a>
 800c1fa:	f8db 3004 	ldr.w	r3, [fp, #4]
 800c1fe:	3e0c      	subs	r6, #12
 800c200:	f026 0607 	bic.w	r6, r6, #7
 800c204:	f003 0301 	and.w	r3, r3, #1
 800c208:	4333      	orrs	r3, r6
 800c20a:	f8cb 3004 	str.w	r3, [fp, #4]
 800c20e:	eb0b 0306 	add.w	r3, fp, r6
 800c212:	2205      	movs	r2, #5
 800c214:	2e0f      	cmp	r6, #15
 800c216:	605a      	str	r2, [r3, #4]
 800c218:	609a      	str	r2, [r3, #8]
 800c21a:	d9a0      	bls.n	800c15e <_malloc_r+0x322>
 800c21c:	f10b 0108 	add.w	r1, fp, #8
 800c220:	4648      	mov	r0, r9
 800c222:	f7ff fcab 	bl	800bb7c <_free_r>
 800c226:	e79a      	b.n	800c15e <_malloc_r+0x322>
 800c228:	68ae      	ldr	r6, [r5, #8]
 800c22a:	f044 0201 	orr.w	r2, r4, #1
 800c22e:	4434      	add	r4, r6
 800c230:	f043 0301 	orr.w	r3, r3, #1
 800c234:	6072      	str	r2, [r6, #4]
 800c236:	60ac      	str	r4, [r5, #8]
 800c238:	6063      	str	r3, [r4, #4]
 800c23a:	e631      	b.n	800bea0 <_malloc_r+0x64>
 800c23c:	20000734 	.word	0x20000734
 800c240:	20000508 	.word	0x20000508
 800c244:	00001000 	.word	0x00001000
 800c248:	20000704 	.word	0x20000704
 800c24c:	00000fff 	.word	0x00000fff
 800c250:	2000072c 	.word	0x2000072c
 800c254:	20000730 	.word	0x20000730

0800c258 <memcpy>:
 800c258:	b510      	push	{r4, lr}
 800c25a:	1e43      	subs	r3, r0, #1
 800c25c:	440a      	add	r2, r1
 800c25e:	4291      	cmp	r1, r2
 800c260:	d100      	bne.n	800c264 <memcpy+0xc>
 800c262:	bd10      	pop	{r4, pc}
 800c264:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c268:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c26c:	e7f7      	b.n	800c25e <memcpy+0x6>
	...

0800c270 <__malloc_lock>:
 800c270:	4801      	ldr	r0, [pc, #4]	; (800c278 <__malloc_lock+0x8>)
 800c272:	f7ff bd6d 	b.w	800bd50 <__retarget_lock_acquire_recursive>
 800c276:	bf00      	nop
 800c278:	20000994 	.word	0x20000994

0800c27c <__malloc_unlock>:
 800c27c:	4801      	ldr	r0, [pc, #4]	; (800c284 <__malloc_unlock+0x8>)
 800c27e:	f7ff bd68 	b.w	800bd52 <__retarget_lock_release_recursive>
 800c282:	bf00      	nop
 800c284:	20000994 	.word	0x20000994

0800c288 <_Balloc>:
 800c288:	b570      	push	{r4, r5, r6, lr}
 800c28a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c28c:	4604      	mov	r4, r0
 800c28e:	460e      	mov	r6, r1
 800c290:	b93d      	cbnz	r5, 800c2a2 <_Balloc+0x1a>
 800c292:	2010      	movs	r0, #16
 800c294:	f7ff fdca 	bl	800be2c <malloc>
 800c298:	6260      	str	r0, [r4, #36]	; 0x24
 800c29a:	6045      	str	r5, [r0, #4]
 800c29c:	6085      	str	r5, [r0, #8]
 800c29e:	6005      	str	r5, [r0, #0]
 800c2a0:	60c5      	str	r5, [r0, #12]
 800c2a2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c2a4:	68eb      	ldr	r3, [r5, #12]
 800c2a6:	b183      	cbz	r3, 800c2ca <_Balloc+0x42>
 800c2a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c2aa:	68db      	ldr	r3, [r3, #12]
 800c2ac:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c2b0:	b9b8      	cbnz	r0, 800c2e2 <_Balloc+0x5a>
 800c2b2:	2101      	movs	r1, #1
 800c2b4:	fa01 f506 	lsl.w	r5, r1, r6
 800c2b8:	1d6a      	adds	r2, r5, #5
 800c2ba:	0092      	lsls	r2, r2, #2
 800c2bc:	4620      	mov	r0, r4
 800c2be:	f000 fb4d 	bl	800c95c <_calloc_r>
 800c2c2:	b160      	cbz	r0, 800c2de <_Balloc+0x56>
 800c2c4:	6046      	str	r6, [r0, #4]
 800c2c6:	6085      	str	r5, [r0, #8]
 800c2c8:	e00e      	b.n	800c2e8 <_Balloc+0x60>
 800c2ca:	2221      	movs	r2, #33	; 0x21
 800c2cc:	2104      	movs	r1, #4
 800c2ce:	4620      	mov	r0, r4
 800c2d0:	f000 fb44 	bl	800c95c <_calloc_r>
 800c2d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c2d6:	60e8      	str	r0, [r5, #12]
 800c2d8:	68db      	ldr	r3, [r3, #12]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d1e4      	bne.n	800c2a8 <_Balloc+0x20>
 800c2de:	2000      	movs	r0, #0
 800c2e0:	bd70      	pop	{r4, r5, r6, pc}
 800c2e2:	6802      	ldr	r2, [r0, #0]
 800c2e4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	6103      	str	r3, [r0, #16]
 800c2ec:	60c3      	str	r3, [r0, #12]
 800c2ee:	bd70      	pop	{r4, r5, r6, pc}

0800c2f0 <_Bfree>:
 800c2f0:	b570      	push	{r4, r5, r6, lr}
 800c2f2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c2f4:	4606      	mov	r6, r0
 800c2f6:	460d      	mov	r5, r1
 800c2f8:	b93c      	cbnz	r4, 800c30a <_Bfree+0x1a>
 800c2fa:	2010      	movs	r0, #16
 800c2fc:	f7ff fd96 	bl	800be2c <malloc>
 800c300:	6270      	str	r0, [r6, #36]	; 0x24
 800c302:	6044      	str	r4, [r0, #4]
 800c304:	6084      	str	r4, [r0, #8]
 800c306:	6004      	str	r4, [r0, #0]
 800c308:	60c4      	str	r4, [r0, #12]
 800c30a:	b13d      	cbz	r5, 800c31c <_Bfree+0x2c>
 800c30c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c30e:	686a      	ldr	r2, [r5, #4]
 800c310:	68db      	ldr	r3, [r3, #12]
 800c312:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c316:	6029      	str	r1, [r5, #0]
 800c318:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800c31c:	bd70      	pop	{r4, r5, r6, pc}

0800c31e <__multadd>:
 800c31e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c322:	690d      	ldr	r5, [r1, #16]
 800c324:	461f      	mov	r7, r3
 800c326:	4606      	mov	r6, r0
 800c328:	460c      	mov	r4, r1
 800c32a:	f101 0e14 	add.w	lr, r1, #20
 800c32e:	2300      	movs	r3, #0
 800c330:	f8de 0000 	ldr.w	r0, [lr]
 800c334:	b281      	uxth	r1, r0
 800c336:	fb02 7101 	mla	r1, r2, r1, r7
 800c33a:	0c0f      	lsrs	r7, r1, #16
 800c33c:	0c00      	lsrs	r0, r0, #16
 800c33e:	fb02 7000 	mla	r0, r2, r0, r7
 800c342:	b289      	uxth	r1, r1
 800c344:	3301      	adds	r3, #1
 800c346:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800c34a:	429d      	cmp	r5, r3
 800c34c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800c350:	f84e 1b04 	str.w	r1, [lr], #4
 800c354:	dcec      	bgt.n	800c330 <__multadd+0x12>
 800c356:	b1d7      	cbz	r7, 800c38e <__multadd+0x70>
 800c358:	68a3      	ldr	r3, [r4, #8]
 800c35a:	429d      	cmp	r5, r3
 800c35c:	db12      	blt.n	800c384 <__multadd+0x66>
 800c35e:	6861      	ldr	r1, [r4, #4]
 800c360:	4630      	mov	r0, r6
 800c362:	3101      	adds	r1, #1
 800c364:	f7ff ff90 	bl	800c288 <_Balloc>
 800c368:	6922      	ldr	r2, [r4, #16]
 800c36a:	3202      	adds	r2, #2
 800c36c:	f104 010c 	add.w	r1, r4, #12
 800c370:	4680      	mov	r8, r0
 800c372:	0092      	lsls	r2, r2, #2
 800c374:	300c      	adds	r0, #12
 800c376:	f7ff ff6f 	bl	800c258 <memcpy>
 800c37a:	4621      	mov	r1, r4
 800c37c:	4630      	mov	r0, r6
 800c37e:	f7ff ffb7 	bl	800c2f0 <_Bfree>
 800c382:	4644      	mov	r4, r8
 800c384:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c388:	3501      	adds	r5, #1
 800c38a:	615f      	str	r7, [r3, #20]
 800c38c:	6125      	str	r5, [r4, #16]
 800c38e:	4620      	mov	r0, r4
 800c390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c394 <__hi0bits>:
 800c394:	0c02      	lsrs	r2, r0, #16
 800c396:	0412      	lsls	r2, r2, #16
 800c398:	4603      	mov	r3, r0
 800c39a:	b9b2      	cbnz	r2, 800c3ca <__hi0bits+0x36>
 800c39c:	0403      	lsls	r3, r0, #16
 800c39e:	2010      	movs	r0, #16
 800c3a0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c3a4:	bf04      	itt	eq
 800c3a6:	021b      	lsleq	r3, r3, #8
 800c3a8:	3008      	addeq	r0, #8
 800c3aa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c3ae:	bf04      	itt	eq
 800c3b0:	011b      	lsleq	r3, r3, #4
 800c3b2:	3004      	addeq	r0, #4
 800c3b4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c3b8:	bf04      	itt	eq
 800c3ba:	009b      	lsleq	r3, r3, #2
 800c3bc:	3002      	addeq	r0, #2
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	db06      	blt.n	800c3d0 <__hi0bits+0x3c>
 800c3c2:	005b      	lsls	r3, r3, #1
 800c3c4:	d503      	bpl.n	800c3ce <__hi0bits+0x3a>
 800c3c6:	3001      	adds	r0, #1
 800c3c8:	4770      	bx	lr
 800c3ca:	2000      	movs	r0, #0
 800c3cc:	e7e8      	b.n	800c3a0 <__hi0bits+0xc>
 800c3ce:	2020      	movs	r0, #32
 800c3d0:	4770      	bx	lr

0800c3d2 <__lo0bits>:
 800c3d2:	6803      	ldr	r3, [r0, #0]
 800c3d4:	f013 0207 	ands.w	r2, r3, #7
 800c3d8:	4601      	mov	r1, r0
 800c3da:	d00b      	beq.n	800c3f4 <__lo0bits+0x22>
 800c3dc:	07da      	lsls	r2, r3, #31
 800c3de:	d423      	bmi.n	800c428 <__lo0bits+0x56>
 800c3e0:	0798      	lsls	r0, r3, #30
 800c3e2:	bf49      	itett	mi
 800c3e4:	085b      	lsrmi	r3, r3, #1
 800c3e6:	089b      	lsrpl	r3, r3, #2
 800c3e8:	2001      	movmi	r0, #1
 800c3ea:	600b      	strmi	r3, [r1, #0]
 800c3ec:	bf5c      	itt	pl
 800c3ee:	600b      	strpl	r3, [r1, #0]
 800c3f0:	2002      	movpl	r0, #2
 800c3f2:	4770      	bx	lr
 800c3f4:	b298      	uxth	r0, r3
 800c3f6:	b9a8      	cbnz	r0, 800c424 <__lo0bits+0x52>
 800c3f8:	0c1b      	lsrs	r3, r3, #16
 800c3fa:	2010      	movs	r0, #16
 800c3fc:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c400:	bf04      	itt	eq
 800c402:	0a1b      	lsreq	r3, r3, #8
 800c404:	3008      	addeq	r0, #8
 800c406:	071a      	lsls	r2, r3, #28
 800c408:	bf04      	itt	eq
 800c40a:	091b      	lsreq	r3, r3, #4
 800c40c:	3004      	addeq	r0, #4
 800c40e:	079a      	lsls	r2, r3, #30
 800c410:	bf04      	itt	eq
 800c412:	089b      	lsreq	r3, r3, #2
 800c414:	3002      	addeq	r0, #2
 800c416:	07da      	lsls	r2, r3, #31
 800c418:	d402      	bmi.n	800c420 <__lo0bits+0x4e>
 800c41a:	085b      	lsrs	r3, r3, #1
 800c41c:	d006      	beq.n	800c42c <__lo0bits+0x5a>
 800c41e:	3001      	adds	r0, #1
 800c420:	600b      	str	r3, [r1, #0]
 800c422:	4770      	bx	lr
 800c424:	4610      	mov	r0, r2
 800c426:	e7e9      	b.n	800c3fc <__lo0bits+0x2a>
 800c428:	2000      	movs	r0, #0
 800c42a:	4770      	bx	lr
 800c42c:	2020      	movs	r0, #32
 800c42e:	4770      	bx	lr

0800c430 <__i2b>:
 800c430:	b510      	push	{r4, lr}
 800c432:	460c      	mov	r4, r1
 800c434:	2101      	movs	r1, #1
 800c436:	f7ff ff27 	bl	800c288 <_Balloc>
 800c43a:	2201      	movs	r2, #1
 800c43c:	6144      	str	r4, [r0, #20]
 800c43e:	6102      	str	r2, [r0, #16]
 800c440:	bd10      	pop	{r4, pc}

0800c442 <__multiply>:
 800c442:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c446:	4614      	mov	r4, r2
 800c448:	690a      	ldr	r2, [r1, #16]
 800c44a:	6923      	ldr	r3, [r4, #16]
 800c44c:	429a      	cmp	r2, r3
 800c44e:	bfb8      	it	lt
 800c450:	460b      	movlt	r3, r1
 800c452:	4689      	mov	r9, r1
 800c454:	bfbc      	itt	lt
 800c456:	46a1      	movlt	r9, r4
 800c458:	461c      	movlt	r4, r3
 800c45a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c45e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c462:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c466:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c46a:	eb07 060a 	add.w	r6, r7, sl
 800c46e:	429e      	cmp	r6, r3
 800c470:	bfc8      	it	gt
 800c472:	3101      	addgt	r1, #1
 800c474:	f7ff ff08 	bl	800c288 <_Balloc>
 800c478:	f100 0514 	add.w	r5, r0, #20
 800c47c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c480:	462b      	mov	r3, r5
 800c482:	2200      	movs	r2, #0
 800c484:	4543      	cmp	r3, r8
 800c486:	d316      	bcc.n	800c4b6 <__multiply+0x74>
 800c488:	f104 0214 	add.w	r2, r4, #20
 800c48c:	f109 0114 	add.w	r1, r9, #20
 800c490:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800c494:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800c498:	9301      	str	r3, [sp, #4]
 800c49a:	9c01      	ldr	r4, [sp, #4]
 800c49c:	4294      	cmp	r4, r2
 800c49e:	4613      	mov	r3, r2
 800c4a0:	d80c      	bhi.n	800c4bc <__multiply+0x7a>
 800c4a2:	2e00      	cmp	r6, #0
 800c4a4:	dd03      	ble.n	800c4ae <__multiply+0x6c>
 800c4a6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d054      	beq.n	800c558 <__multiply+0x116>
 800c4ae:	6106      	str	r6, [r0, #16]
 800c4b0:	b003      	add	sp, #12
 800c4b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4b6:	f843 2b04 	str.w	r2, [r3], #4
 800c4ba:	e7e3      	b.n	800c484 <__multiply+0x42>
 800c4bc:	f8b3 a000 	ldrh.w	sl, [r3]
 800c4c0:	3204      	adds	r2, #4
 800c4c2:	f1ba 0f00 	cmp.w	sl, #0
 800c4c6:	d020      	beq.n	800c50a <__multiply+0xc8>
 800c4c8:	46ae      	mov	lr, r5
 800c4ca:	4689      	mov	r9, r1
 800c4cc:	f04f 0c00 	mov.w	ip, #0
 800c4d0:	f859 4b04 	ldr.w	r4, [r9], #4
 800c4d4:	f8be b000 	ldrh.w	fp, [lr]
 800c4d8:	b2a3      	uxth	r3, r4
 800c4da:	fb0a b303 	mla	r3, sl, r3, fp
 800c4de:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800c4e2:	f8de 4000 	ldr.w	r4, [lr]
 800c4e6:	4463      	add	r3, ip
 800c4e8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800c4ec:	fb0a c40b 	mla	r4, sl, fp, ip
 800c4f0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800c4f4:	b29b      	uxth	r3, r3
 800c4f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c4fa:	454f      	cmp	r7, r9
 800c4fc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800c500:	f84e 3b04 	str.w	r3, [lr], #4
 800c504:	d8e4      	bhi.n	800c4d0 <__multiply+0x8e>
 800c506:	f8ce c000 	str.w	ip, [lr]
 800c50a:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800c50e:	f1b9 0f00 	cmp.w	r9, #0
 800c512:	d01f      	beq.n	800c554 <__multiply+0x112>
 800c514:	682b      	ldr	r3, [r5, #0]
 800c516:	46ae      	mov	lr, r5
 800c518:	468c      	mov	ip, r1
 800c51a:	f04f 0a00 	mov.w	sl, #0
 800c51e:	f8bc 4000 	ldrh.w	r4, [ip]
 800c522:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c526:	fb09 b404 	mla	r4, r9, r4, fp
 800c52a:	44a2      	add	sl, r4
 800c52c:	b29b      	uxth	r3, r3
 800c52e:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800c532:	f84e 3b04 	str.w	r3, [lr], #4
 800c536:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c53a:	f8be 4000 	ldrh.w	r4, [lr]
 800c53e:	0c1b      	lsrs	r3, r3, #16
 800c540:	fb09 4303 	mla	r3, r9, r3, r4
 800c544:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800c548:	4567      	cmp	r7, ip
 800c54a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c54e:	d8e6      	bhi.n	800c51e <__multiply+0xdc>
 800c550:	f8ce 3000 	str.w	r3, [lr]
 800c554:	3504      	adds	r5, #4
 800c556:	e7a0      	b.n	800c49a <__multiply+0x58>
 800c558:	3e01      	subs	r6, #1
 800c55a:	e7a2      	b.n	800c4a2 <__multiply+0x60>

0800c55c <__pow5mult>:
 800c55c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c560:	4615      	mov	r5, r2
 800c562:	f012 0203 	ands.w	r2, r2, #3
 800c566:	4606      	mov	r6, r0
 800c568:	460f      	mov	r7, r1
 800c56a:	d007      	beq.n	800c57c <__pow5mult+0x20>
 800c56c:	3a01      	subs	r2, #1
 800c56e:	4c21      	ldr	r4, [pc, #132]	; (800c5f4 <__pow5mult+0x98>)
 800c570:	2300      	movs	r3, #0
 800c572:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c576:	f7ff fed2 	bl	800c31e <__multadd>
 800c57a:	4607      	mov	r7, r0
 800c57c:	10ad      	asrs	r5, r5, #2
 800c57e:	d035      	beq.n	800c5ec <__pow5mult+0x90>
 800c580:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c582:	b93c      	cbnz	r4, 800c594 <__pow5mult+0x38>
 800c584:	2010      	movs	r0, #16
 800c586:	f7ff fc51 	bl	800be2c <malloc>
 800c58a:	6270      	str	r0, [r6, #36]	; 0x24
 800c58c:	6044      	str	r4, [r0, #4]
 800c58e:	6084      	str	r4, [r0, #8]
 800c590:	6004      	str	r4, [r0, #0]
 800c592:	60c4      	str	r4, [r0, #12]
 800c594:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c598:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c59c:	b94c      	cbnz	r4, 800c5b2 <__pow5mult+0x56>
 800c59e:	f240 2171 	movw	r1, #625	; 0x271
 800c5a2:	4630      	mov	r0, r6
 800c5a4:	f7ff ff44 	bl	800c430 <__i2b>
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	f8c8 0008 	str.w	r0, [r8, #8]
 800c5ae:	4604      	mov	r4, r0
 800c5b0:	6003      	str	r3, [r0, #0]
 800c5b2:	f04f 0800 	mov.w	r8, #0
 800c5b6:	07eb      	lsls	r3, r5, #31
 800c5b8:	d50a      	bpl.n	800c5d0 <__pow5mult+0x74>
 800c5ba:	4639      	mov	r1, r7
 800c5bc:	4622      	mov	r2, r4
 800c5be:	4630      	mov	r0, r6
 800c5c0:	f7ff ff3f 	bl	800c442 <__multiply>
 800c5c4:	4639      	mov	r1, r7
 800c5c6:	4681      	mov	r9, r0
 800c5c8:	4630      	mov	r0, r6
 800c5ca:	f7ff fe91 	bl	800c2f0 <_Bfree>
 800c5ce:	464f      	mov	r7, r9
 800c5d0:	106d      	asrs	r5, r5, #1
 800c5d2:	d00b      	beq.n	800c5ec <__pow5mult+0x90>
 800c5d4:	6820      	ldr	r0, [r4, #0]
 800c5d6:	b938      	cbnz	r0, 800c5e8 <__pow5mult+0x8c>
 800c5d8:	4622      	mov	r2, r4
 800c5da:	4621      	mov	r1, r4
 800c5dc:	4630      	mov	r0, r6
 800c5de:	f7ff ff30 	bl	800c442 <__multiply>
 800c5e2:	6020      	str	r0, [r4, #0]
 800c5e4:	f8c0 8000 	str.w	r8, [r0]
 800c5e8:	4604      	mov	r4, r0
 800c5ea:	e7e4      	b.n	800c5b6 <__pow5mult+0x5a>
 800c5ec:	4638      	mov	r0, r7
 800c5ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5f2:	bf00      	nop
 800c5f4:	0800d600 	.word	0x0800d600

0800c5f8 <__lshift>:
 800c5f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5fc:	460c      	mov	r4, r1
 800c5fe:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c602:	6923      	ldr	r3, [r4, #16]
 800c604:	6849      	ldr	r1, [r1, #4]
 800c606:	eb0a 0903 	add.w	r9, sl, r3
 800c60a:	68a3      	ldr	r3, [r4, #8]
 800c60c:	4607      	mov	r7, r0
 800c60e:	4616      	mov	r6, r2
 800c610:	f109 0501 	add.w	r5, r9, #1
 800c614:	42ab      	cmp	r3, r5
 800c616:	db31      	blt.n	800c67c <__lshift+0x84>
 800c618:	4638      	mov	r0, r7
 800c61a:	f7ff fe35 	bl	800c288 <_Balloc>
 800c61e:	2200      	movs	r2, #0
 800c620:	4680      	mov	r8, r0
 800c622:	f100 0314 	add.w	r3, r0, #20
 800c626:	4611      	mov	r1, r2
 800c628:	4552      	cmp	r2, sl
 800c62a:	db2a      	blt.n	800c682 <__lshift+0x8a>
 800c62c:	6920      	ldr	r0, [r4, #16]
 800c62e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c632:	f104 0114 	add.w	r1, r4, #20
 800c636:	f016 021f 	ands.w	r2, r6, #31
 800c63a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800c63e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800c642:	d022      	beq.n	800c68a <__lshift+0x92>
 800c644:	f1c2 0c20 	rsb	ip, r2, #32
 800c648:	2000      	movs	r0, #0
 800c64a:	680e      	ldr	r6, [r1, #0]
 800c64c:	4096      	lsls	r6, r2
 800c64e:	4330      	orrs	r0, r6
 800c650:	f843 0b04 	str.w	r0, [r3], #4
 800c654:	f851 0b04 	ldr.w	r0, [r1], #4
 800c658:	458e      	cmp	lr, r1
 800c65a:	fa20 f00c 	lsr.w	r0, r0, ip
 800c65e:	d8f4      	bhi.n	800c64a <__lshift+0x52>
 800c660:	6018      	str	r0, [r3, #0]
 800c662:	b108      	cbz	r0, 800c668 <__lshift+0x70>
 800c664:	f109 0502 	add.w	r5, r9, #2
 800c668:	3d01      	subs	r5, #1
 800c66a:	4638      	mov	r0, r7
 800c66c:	f8c8 5010 	str.w	r5, [r8, #16]
 800c670:	4621      	mov	r1, r4
 800c672:	f7ff fe3d 	bl	800c2f0 <_Bfree>
 800c676:	4640      	mov	r0, r8
 800c678:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c67c:	3101      	adds	r1, #1
 800c67e:	005b      	lsls	r3, r3, #1
 800c680:	e7c8      	b.n	800c614 <__lshift+0x1c>
 800c682:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800c686:	3201      	adds	r2, #1
 800c688:	e7ce      	b.n	800c628 <__lshift+0x30>
 800c68a:	3b04      	subs	r3, #4
 800c68c:	f851 2b04 	ldr.w	r2, [r1], #4
 800c690:	f843 2f04 	str.w	r2, [r3, #4]!
 800c694:	458e      	cmp	lr, r1
 800c696:	d8f9      	bhi.n	800c68c <__lshift+0x94>
 800c698:	e7e6      	b.n	800c668 <__lshift+0x70>

0800c69a <__mcmp>:
 800c69a:	6903      	ldr	r3, [r0, #16]
 800c69c:	690a      	ldr	r2, [r1, #16]
 800c69e:	1a9b      	subs	r3, r3, r2
 800c6a0:	b530      	push	{r4, r5, lr}
 800c6a2:	d10c      	bne.n	800c6be <__mcmp+0x24>
 800c6a4:	0092      	lsls	r2, r2, #2
 800c6a6:	3014      	adds	r0, #20
 800c6a8:	3114      	adds	r1, #20
 800c6aa:	1884      	adds	r4, r0, r2
 800c6ac:	4411      	add	r1, r2
 800c6ae:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c6b2:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c6b6:	4295      	cmp	r5, r2
 800c6b8:	d003      	beq.n	800c6c2 <__mcmp+0x28>
 800c6ba:	d305      	bcc.n	800c6c8 <__mcmp+0x2e>
 800c6bc:	2301      	movs	r3, #1
 800c6be:	4618      	mov	r0, r3
 800c6c0:	bd30      	pop	{r4, r5, pc}
 800c6c2:	42a0      	cmp	r0, r4
 800c6c4:	d3f3      	bcc.n	800c6ae <__mcmp+0x14>
 800c6c6:	e7fa      	b.n	800c6be <__mcmp+0x24>
 800c6c8:	f04f 33ff 	mov.w	r3, #4294967295
 800c6cc:	e7f7      	b.n	800c6be <__mcmp+0x24>

0800c6ce <__mdiff>:
 800c6ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c6d2:	460d      	mov	r5, r1
 800c6d4:	4607      	mov	r7, r0
 800c6d6:	4611      	mov	r1, r2
 800c6d8:	4628      	mov	r0, r5
 800c6da:	4614      	mov	r4, r2
 800c6dc:	f7ff ffdd 	bl	800c69a <__mcmp>
 800c6e0:	1e06      	subs	r6, r0, #0
 800c6e2:	d108      	bne.n	800c6f6 <__mdiff+0x28>
 800c6e4:	4631      	mov	r1, r6
 800c6e6:	4638      	mov	r0, r7
 800c6e8:	f7ff fdce 	bl	800c288 <_Balloc>
 800c6ec:	2301      	movs	r3, #1
 800c6ee:	6103      	str	r3, [r0, #16]
 800c6f0:	6146      	str	r6, [r0, #20]
 800c6f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6f6:	bfa4      	itt	ge
 800c6f8:	4623      	movge	r3, r4
 800c6fa:	462c      	movge	r4, r5
 800c6fc:	4638      	mov	r0, r7
 800c6fe:	6861      	ldr	r1, [r4, #4]
 800c700:	bfa6      	itte	ge
 800c702:	461d      	movge	r5, r3
 800c704:	2600      	movge	r6, #0
 800c706:	2601      	movlt	r6, #1
 800c708:	f7ff fdbe 	bl	800c288 <_Balloc>
 800c70c:	692b      	ldr	r3, [r5, #16]
 800c70e:	60c6      	str	r6, [r0, #12]
 800c710:	6926      	ldr	r6, [r4, #16]
 800c712:	f105 0914 	add.w	r9, r5, #20
 800c716:	f104 0214 	add.w	r2, r4, #20
 800c71a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800c71e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800c722:	f100 0514 	add.w	r5, r0, #20
 800c726:	f04f 0c00 	mov.w	ip, #0
 800c72a:	f852 ab04 	ldr.w	sl, [r2], #4
 800c72e:	f859 4b04 	ldr.w	r4, [r9], #4
 800c732:	fa1c f18a 	uxtah	r1, ip, sl
 800c736:	b2a3      	uxth	r3, r4
 800c738:	1ac9      	subs	r1, r1, r3
 800c73a:	0c23      	lsrs	r3, r4, #16
 800c73c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800c740:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800c744:	b289      	uxth	r1, r1
 800c746:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800c74a:	45c8      	cmp	r8, r9
 800c74c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c750:	4696      	mov	lr, r2
 800c752:	f845 3b04 	str.w	r3, [r5], #4
 800c756:	d8e8      	bhi.n	800c72a <__mdiff+0x5c>
 800c758:	45be      	cmp	lr, r7
 800c75a:	d305      	bcc.n	800c768 <__mdiff+0x9a>
 800c75c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800c760:	b18b      	cbz	r3, 800c786 <__mdiff+0xb8>
 800c762:	6106      	str	r6, [r0, #16]
 800c764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c768:	f85e 1b04 	ldr.w	r1, [lr], #4
 800c76c:	fa1c f381 	uxtah	r3, ip, r1
 800c770:	141a      	asrs	r2, r3, #16
 800c772:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c776:	b29b      	uxth	r3, r3
 800c778:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c77c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c780:	f845 3b04 	str.w	r3, [r5], #4
 800c784:	e7e8      	b.n	800c758 <__mdiff+0x8a>
 800c786:	3e01      	subs	r6, #1
 800c788:	e7e8      	b.n	800c75c <__mdiff+0x8e>

0800c78a <__d2b>:
 800c78a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c78e:	460e      	mov	r6, r1
 800c790:	2101      	movs	r1, #1
 800c792:	ec59 8b10 	vmov	r8, r9, d0
 800c796:	4615      	mov	r5, r2
 800c798:	f7ff fd76 	bl	800c288 <_Balloc>
 800c79c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800c7a0:	4607      	mov	r7, r0
 800c7a2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c7a6:	bb34      	cbnz	r4, 800c7f6 <__d2b+0x6c>
 800c7a8:	9301      	str	r3, [sp, #4]
 800c7aa:	f1b8 0f00 	cmp.w	r8, #0
 800c7ae:	d027      	beq.n	800c800 <__d2b+0x76>
 800c7b0:	a802      	add	r0, sp, #8
 800c7b2:	f840 8d08 	str.w	r8, [r0, #-8]!
 800c7b6:	f7ff fe0c 	bl	800c3d2 <__lo0bits>
 800c7ba:	9900      	ldr	r1, [sp, #0]
 800c7bc:	b1f0      	cbz	r0, 800c7fc <__d2b+0x72>
 800c7be:	9a01      	ldr	r2, [sp, #4]
 800c7c0:	f1c0 0320 	rsb	r3, r0, #32
 800c7c4:	fa02 f303 	lsl.w	r3, r2, r3
 800c7c8:	430b      	orrs	r3, r1
 800c7ca:	40c2      	lsrs	r2, r0
 800c7cc:	617b      	str	r3, [r7, #20]
 800c7ce:	9201      	str	r2, [sp, #4]
 800c7d0:	9b01      	ldr	r3, [sp, #4]
 800c7d2:	61bb      	str	r3, [r7, #24]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	bf14      	ite	ne
 800c7d8:	2102      	movne	r1, #2
 800c7da:	2101      	moveq	r1, #1
 800c7dc:	6139      	str	r1, [r7, #16]
 800c7de:	b1c4      	cbz	r4, 800c812 <__d2b+0x88>
 800c7e0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800c7e4:	4404      	add	r4, r0
 800c7e6:	6034      	str	r4, [r6, #0]
 800c7e8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c7ec:	6028      	str	r0, [r5, #0]
 800c7ee:	4638      	mov	r0, r7
 800c7f0:	b003      	add	sp, #12
 800c7f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c7f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c7fa:	e7d5      	b.n	800c7a8 <__d2b+0x1e>
 800c7fc:	6179      	str	r1, [r7, #20]
 800c7fe:	e7e7      	b.n	800c7d0 <__d2b+0x46>
 800c800:	a801      	add	r0, sp, #4
 800c802:	f7ff fde6 	bl	800c3d2 <__lo0bits>
 800c806:	9b01      	ldr	r3, [sp, #4]
 800c808:	617b      	str	r3, [r7, #20]
 800c80a:	2101      	movs	r1, #1
 800c80c:	6139      	str	r1, [r7, #16]
 800c80e:	3020      	adds	r0, #32
 800c810:	e7e5      	b.n	800c7de <__d2b+0x54>
 800c812:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800c816:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c81a:	6030      	str	r0, [r6, #0]
 800c81c:	6918      	ldr	r0, [r3, #16]
 800c81e:	f7ff fdb9 	bl	800c394 <__hi0bits>
 800c822:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c826:	e7e1      	b.n	800c7ec <__d2b+0x62>

0800c828 <_sbrk_r>:
 800c828:	b538      	push	{r3, r4, r5, lr}
 800c82a:	4c06      	ldr	r4, [pc, #24]	; (800c844 <_sbrk_r+0x1c>)
 800c82c:	2300      	movs	r3, #0
 800c82e:	4605      	mov	r5, r0
 800c830:	4608      	mov	r0, r1
 800c832:	6023      	str	r3, [r4, #0]
 800c834:	f7fc fd9c 	bl	8009370 <_sbrk>
 800c838:	1c43      	adds	r3, r0, #1
 800c83a:	d102      	bne.n	800c842 <_sbrk_r+0x1a>
 800c83c:	6823      	ldr	r3, [r4, #0]
 800c83e:	b103      	cbz	r3, 800c842 <_sbrk_r+0x1a>
 800c840:	602b      	str	r3, [r5, #0]
 800c842:	bd38      	pop	{r3, r4, r5, pc}
 800c844:	2000099c 	.word	0x2000099c

0800c848 <__sread>:
 800c848:	b510      	push	{r4, lr}
 800c84a:	460c      	mov	r4, r1
 800c84c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c850:	f000 fb54 	bl	800cefc <_read_r>
 800c854:	2800      	cmp	r0, #0
 800c856:	bfab      	itete	ge
 800c858:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c85a:	89a3      	ldrhlt	r3, [r4, #12]
 800c85c:	181b      	addge	r3, r3, r0
 800c85e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c862:	bfac      	ite	ge
 800c864:	6563      	strge	r3, [r4, #84]	; 0x54
 800c866:	81a3      	strhlt	r3, [r4, #12]
 800c868:	bd10      	pop	{r4, pc}

0800c86a <__swrite>:
 800c86a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c86e:	461f      	mov	r7, r3
 800c870:	898b      	ldrh	r3, [r1, #12]
 800c872:	05db      	lsls	r3, r3, #23
 800c874:	4605      	mov	r5, r0
 800c876:	460c      	mov	r4, r1
 800c878:	4616      	mov	r6, r2
 800c87a:	d505      	bpl.n	800c888 <__swrite+0x1e>
 800c87c:	2302      	movs	r3, #2
 800c87e:	2200      	movs	r2, #0
 800c880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c884:	f000 fafc 	bl	800ce80 <_lseek_r>
 800c888:	89a3      	ldrh	r3, [r4, #12]
 800c88a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c88e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c892:	81a3      	strh	r3, [r4, #12]
 800c894:	4632      	mov	r2, r6
 800c896:	463b      	mov	r3, r7
 800c898:	4628      	mov	r0, r5
 800c89a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c89e:	f000 b84b 	b.w	800c938 <_write_r>

0800c8a2 <__sseek>:
 800c8a2:	b510      	push	{r4, lr}
 800c8a4:	460c      	mov	r4, r1
 800c8a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8aa:	f000 fae9 	bl	800ce80 <_lseek_r>
 800c8ae:	1c43      	adds	r3, r0, #1
 800c8b0:	89a3      	ldrh	r3, [r4, #12]
 800c8b2:	bf15      	itete	ne
 800c8b4:	6560      	strne	r0, [r4, #84]	; 0x54
 800c8b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c8ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c8be:	81a3      	strheq	r3, [r4, #12]
 800c8c0:	bf18      	it	ne
 800c8c2:	81a3      	strhne	r3, [r4, #12]
 800c8c4:	bd10      	pop	{r4, pc}

0800c8c6 <__sclose>:
 800c8c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8ca:	f000 b875 	b.w	800c9b8 <_close_r>

0800c8ce <__sprint_r>:
 800c8ce:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8d2:	6893      	ldr	r3, [r2, #8]
 800c8d4:	4680      	mov	r8, r0
 800c8d6:	460f      	mov	r7, r1
 800c8d8:	4614      	mov	r4, r2
 800c8da:	b91b      	cbnz	r3, 800c8e4 <__sprint_r+0x16>
 800c8dc:	6053      	str	r3, [r2, #4]
 800c8de:	4618      	mov	r0, r3
 800c8e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8e4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800c8e6:	049d      	lsls	r5, r3, #18
 800c8e8:	d523      	bpl.n	800c932 <__sprint_r+0x64>
 800c8ea:	6815      	ldr	r5, [r2, #0]
 800c8ec:	68a0      	ldr	r0, [r4, #8]
 800c8ee:	3508      	adds	r5, #8
 800c8f0:	b920      	cbnz	r0, 800c8fc <__sprint_r+0x2e>
 800c8f2:	2300      	movs	r3, #0
 800c8f4:	60a3      	str	r3, [r4, #8]
 800c8f6:	6063      	str	r3, [r4, #4]
 800c8f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8fc:	f855 6c04 	ldr.w	r6, [r5, #-4]
 800c900:	f855 bc08 	ldr.w	fp, [r5, #-8]
 800c904:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800c908:	f04f 0900 	mov.w	r9, #0
 800c90c:	45ca      	cmp	sl, r9
 800c90e:	dc05      	bgt.n	800c91c <__sprint_r+0x4e>
 800c910:	68a3      	ldr	r3, [r4, #8]
 800c912:	f026 0603 	bic.w	r6, r6, #3
 800c916:	1b9e      	subs	r6, r3, r6
 800c918:	60a6      	str	r6, [r4, #8]
 800c91a:	e7e7      	b.n	800c8ec <__sprint_r+0x1e>
 800c91c:	463a      	mov	r2, r7
 800c91e:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800c922:	4640      	mov	r0, r8
 800c924:	f000 f905 	bl	800cb32 <_fputwc_r>
 800c928:	1c43      	adds	r3, r0, #1
 800c92a:	d0e2      	beq.n	800c8f2 <__sprint_r+0x24>
 800c92c:	f109 0901 	add.w	r9, r9, #1
 800c930:	e7ec      	b.n	800c90c <__sprint_r+0x3e>
 800c932:	f000 f939 	bl	800cba8 <__sfvwrite_r>
 800c936:	e7dc      	b.n	800c8f2 <__sprint_r+0x24>

0800c938 <_write_r>:
 800c938:	b538      	push	{r3, r4, r5, lr}
 800c93a:	4c07      	ldr	r4, [pc, #28]	; (800c958 <_write_r+0x20>)
 800c93c:	4605      	mov	r5, r0
 800c93e:	4608      	mov	r0, r1
 800c940:	4611      	mov	r1, r2
 800c942:	2200      	movs	r2, #0
 800c944:	6022      	str	r2, [r4, #0]
 800c946:	461a      	mov	r2, r3
 800c948:	f7fc fcf5 	bl	8009336 <_write>
 800c94c:	1c43      	adds	r3, r0, #1
 800c94e:	d102      	bne.n	800c956 <_write_r+0x1e>
 800c950:	6823      	ldr	r3, [r4, #0]
 800c952:	b103      	cbz	r3, 800c956 <_write_r+0x1e>
 800c954:	602b      	str	r3, [r5, #0]
 800c956:	bd38      	pop	{r3, r4, r5, pc}
 800c958:	2000099c 	.word	0x2000099c

0800c95c <_calloc_r>:
 800c95c:	b510      	push	{r4, lr}
 800c95e:	4351      	muls	r1, r2
 800c960:	f7ff fa6c 	bl	800be3c <_malloc_r>
 800c964:	4604      	mov	r4, r0
 800c966:	b198      	cbz	r0, 800c990 <_calloc_r+0x34>
 800c968:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800c96c:	f022 0203 	bic.w	r2, r2, #3
 800c970:	3a04      	subs	r2, #4
 800c972:	2a24      	cmp	r2, #36	; 0x24
 800c974:	d81b      	bhi.n	800c9ae <_calloc_r+0x52>
 800c976:	2a13      	cmp	r2, #19
 800c978:	d917      	bls.n	800c9aa <_calloc_r+0x4e>
 800c97a:	2100      	movs	r1, #0
 800c97c:	2a1b      	cmp	r2, #27
 800c97e:	6001      	str	r1, [r0, #0]
 800c980:	6041      	str	r1, [r0, #4]
 800c982:	d807      	bhi.n	800c994 <_calloc_r+0x38>
 800c984:	f100 0308 	add.w	r3, r0, #8
 800c988:	2200      	movs	r2, #0
 800c98a:	601a      	str	r2, [r3, #0]
 800c98c:	605a      	str	r2, [r3, #4]
 800c98e:	609a      	str	r2, [r3, #8]
 800c990:	4620      	mov	r0, r4
 800c992:	bd10      	pop	{r4, pc}
 800c994:	2a24      	cmp	r2, #36	; 0x24
 800c996:	6081      	str	r1, [r0, #8]
 800c998:	60c1      	str	r1, [r0, #12]
 800c99a:	bf11      	iteee	ne
 800c99c:	f100 0310 	addne.w	r3, r0, #16
 800c9a0:	6101      	streq	r1, [r0, #16]
 800c9a2:	f100 0318 	addeq.w	r3, r0, #24
 800c9a6:	6141      	streq	r1, [r0, #20]
 800c9a8:	e7ee      	b.n	800c988 <_calloc_r+0x2c>
 800c9aa:	4603      	mov	r3, r0
 800c9ac:	e7ec      	b.n	800c988 <_calloc_r+0x2c>
 800c9ae:	2100      	movs	r1, #0
 800c9b0:	f7fc feac 	bl	800970c <memset>
 800c9b4:	e7ec      	b.n	800c990 <_calloc_r+0x34>
	...

0800c9b8 <_close_r>:
 800c9b8:	b538      	push	{r3, r4, r5, lr}
 800c9ba:	4c06      	ldr	r4, [pc, #24]	; (800c9d4 <_close_r+0x1c>)
 800c9bc:	2300      	movs	r3, #0
 800c9be:	4605      	mov	r5, r0
 800c9c0:	4608      	mov	r0, r1
 800c9c2:	6023      	str	r3, [r4, #0]
 800c9c4:	f7fc fd00 	bl	80093c8 <_close>
 800c9c8:	1c43      	adds	r3, r0, #1
 800c9ca:	d102      	bne.n	800c9d2 <_close_r+0x1a>
 800c9cc:	6823      	ldr	r3, [r4, #0]
 800c9ce:	b103      	cbz	r3, 800c9d2 <_close_r+0x1a>
 800c9d0:	602b      	str	r3, [r5, #0]
 800c9d2:	bd38      	pop	{r3, r4, r5, pc}
 800c9d4:	2000099c 	.word	0x2000099c

0800c9d8 <_fclose_r>:
 800c9d8:	b570      	push	{r4, r5, r6, lr}
 800c9da:	4605      	mov	r5, r0
 800c9dc:	460c      	mov	r4, r1
 800c9de:	b911      	cbnz	r1, 800c9e6 <_fclose_r+0xe>
 800c9e0:	2600      	movs	r6, #0
 800c9e2:	4630      	mov	r0, r6
 800c9e4:	bd70      	pop	{r4, r5, r6, pc}
 800c9e6:	b118      	cbz	r0, 800c9f0 <_fclose_r+0x18>
 800c9e8:	6983      	ldr	r3, [r0, #24]
 800c9ea:	b90b      	cbnz	r3, 800c9f0 <_fclose_r+0x18>
 800c9ec:	f7fe fff0 	bl	800b9d0 <__sinit>
 800c9f0:	4b2c      	ldr	r3, [pc, #176]	; (800caa4 <_fclose_r+0xcc>)
 800c9f2:	429c      	cmp	r4, r3
 800c9f4:	d114      	bne.n	800ca20 <_fclose_r+0x48>
 800c9f6:	686c      	ldr	r4, [r5, #4]
 800c9f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c9fa:	07d8      	lsls	r0, r3, #31
 800c9fc:	d405      	bmi.n	800ca0a <_fclose_r+0x32>
 800c9fe:	89a3      	ldrh	r3, [r4, #12]
 800ca00:	0599      	lsls	r1, r3, #22
 800ca02:	d402      	bmi.n	800ca0a <_fclose_r+0x32>
 800ca04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca06:	f7ff f9a3 	bl	800bd50 <__retarget_lock_acquire_recursive>
 800ca0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca0e:	b98b      	cbnz	r3, 800ca34 <_fclose_r+0x5c>
 800ca10:	6e66      	ldr	r6, [r4, #100]	; 0x64
 800ca12:	f016 0601 	ands.w	r6, r6, #1
 800ca16:	d1e3      	bne.n	800c9e0 <_fclose_r+0x8>
 800ca18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca1a:	f7ff f99a 	bl	800bd52 <__retarget_lock_release_recursive>
 800ca1e:	e7e0      	b.n	800c9e2 <_fclose_r+0xa>
 800ca20:	4b21      	ldr	r3, [pc, #132]	; (800caa8 <_fclose_r+0xd0>)
 800ca22:	429c      	cmp	r4, r3
 800ca24:	d101      	bne.n	800ca2a <_fclose_r+0x52>
 800ca26:	68ac      	ldr	r4, [r5, #8]
 800ca28:	e7e6      	b.n	800c9f8 <_fclose_r+0x20>
 800ca2a:	4b20      	ldr	r3, [pc, #128]	; (800caac <_fclose_r+0xd4>)
 800ca2c:	429c      	cmp	r4, r3
 800ca2e:	bf08      	it	eq
 800ca30:	68ec      	ldreq	r4, [r5, #12]
 800ca32:	e7e1      	b.n	800c9f8 <_fclose_r+0x20>
 800ca34:	4621      	mov	r1, r4
 800ca36:	4628      	mov	r0, r5
 800ca38:	f7fe fea4 	bl	800b784 <__sflush_r>
 800ca3c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800ca3e:	4606      	mov	r6, r0
 800ca40:	b133      	cbz	r3, 800ca50 <_fclose_r+0x78>
 800ca42:	6a21      	ldr	r1, [r4, #32]
 800ca44:	4628      	mov	r0, r5
 800ca46:	4798      	blx	r3
 800ca48:	2800      	cmp	r0, #0
 800ca4a:	bfb8      	it	lt
 800ca4c:	f04f 36ff 	movlt.w	r6, #4294967295
 800ca50:	89a3      	ldrh	r3, [r4, #12]
 800ca52:	061a      	lsls	r2, r3, #24
 800ca54:	d503      	bpl.n	800ca5e <_fclose_r+0x86>
 800ca56:	6921      	ldr	r1, [r4, #16]
 800ca58:	4628      	mov	r0, r5
 800ca5a:	f7ff f88f 	bl	800bb7c <_free_r>
 800ca5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ca60:	b141      	cbz	r1, 800ca74 <_fclose_r+0x9c>
 800ca62:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ca66:	4299      	cmp	r1, r3
 800ca68:	d002      	beq.n	800ca70 <_fclose_r+0x98>
 800ca6a:	4628      	mov	r0, r5
 800ca6c:	f7ff f886 	bl	800bb7c <_free_r>
 800ca70:	2300      	movs	r3, #0
 800ca72:	6363      	str	r3, [r4, #52]	; 0x34
 800ca74:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ca76:	b121      	cbz	r1, 800ca82 <_fclose_r+0xaa>
 800ca78:	4628      	mov	r0, r5
 800ca7a:	f7ff f87f 	bl	800bb7c <_free_r>
 800ca7e:	2300      	movs	r3, #0
 800ca80:	64a3      	str	r3, [r4, #72]	; 0x48
 800ca82:	f7fe ff8d 	bl	800b9a0 <__sfp_lock_acquire>
 800ca86:	2300      	movs	r3, #0
 800ca88:	81a3      	strh	r3, [r4, #12]
 800ca8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ca8c:	07db      	lsls	r3, r3, #31
 800ca8e:	d402      	bmi.n	800ca96 <_fclose_r+0xbe>
 800ca90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca92:	f7ff f95e 	bl	800bd52 <__retarget_lock_release_recursive>
 800ca96:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca98:	f7ff f959 	bl	800bd4e <__retarget_lock_close_recursive>
 800ca9c:	f7fe ff86 	bl	800b9ac <__sfp_lock_release>
 800caa0:	e79f      	b.n	800c9e2 <_fclose_r+0xa>
 800caa2:	bf00      	nop
 800caa4:	0800d4d0 	.word	0x0800d4d0
 800caa8:	0800d4f0 	.word	0x0800d4f0
 800caac:	0800d4b0 	.word	0x0800d4b0

0800cab0 <__fputwc>:
 800cab0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cab4:	4680      	mov	r8, r0
 800cab6:	460e      	mov	r6, r1
 800cab8:	4614      	mov	r4, r2
 800caba:	f000 f9d3 	bl	800ce64 <__locale_mb_cur_max>
 800cabe:	2801      	cmp	r0, #1
 800cac0:	d11c      	bne.n	800cafc <__fputwc+0x4c>
 800cac2:	1e73      	subs	r3, r6, #1
 800cac4:	2bfe      	cmp	r3, #254	; 0xfe
 800cac6:	d819      	bhi.n	800cafc <__fputwc+0x4c>
 800cac8:	f88d 6004 	strb.w	r6, [sp, #4]
 800cacc:	4605      	mov	r5, r0
 800cace:	2700      	movs	r7, #0
 800cad0:	f10d 0904 	add.w	r9, sp, #4
 800cad4:	42af      	cmp	r7, r5
 800cad6:	d020      	beq.n	800cb1a <__fputwc+0x6a>
 800cad8:	68a3      	ldr	r3, [r4, #8]
 800cada:	f817 1009 	ldrb.w	r1, [r7, r9]
 800cade:	3b01      	subs	r3, #1
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	60a3      	str	r3, [r4, #8]
 800cae4:	da04      	bge.n	800caf0 <__fputwc+0x40>
 800cae6:	69a2      	ldr	r2, [r4, #24]
 800cae8:	4293      	cmp	r3, r2
 800caea:	db1a      	blt.n	800cb22 <__fputwc+0x72>
 800caec:	290a      	cmp	r1, #10
 800caee:	d018      	beq.n	800cb22 <__fputwc+0x72>
 800caf0:	6823      	ldr	r3, [r4, #0]
 800caf2:	1c5a      	adds	r2, r3, #1
 800caf4:	6022      	str	r2, [r4, #0]
 800caf6:	7019      	strb	r1, [r3, #0]
 800caf8:	3701      	adds	r7, #1
 800cafa:	e7eb      	b.n	800cad4 <__fputwc+0x24>
 800cafc:	4632      	mov	r2, r6
 800cafe:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800cb02:	a901      	add	r1, sp, #4
 800cb04:	4640      	mov	r0, r8
 800cb06:	f000 fbe9 	bl	800d2dc <_wcrtomb_r>
 800cb0a:	1c42      	adds	r2, r0, #1
 800cb0c:	4605      	mov	r5, r0
 800cb0e:	d1de      	bne.n	800cace <__fputwc+0x1e>
 800cb10:	89a3      	ldrh	r3, [r4, #12]
 800cb12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb16:	81a3      	strh	r3, [r4, #12]
 800cb18:	4606      	mov	r6, r0
 800cb1a:	4630      	mov	r0, r6
 800cb1c:	b003      	add	sp, #12
 800cb1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb22:	4622      	mov	r2, r4
 800cb24:	4640      	mov	r0, r8
 800cb26:	f000 fb7b 	bl	800d220 <__swbuf_r>
 800cb2a:	1c43      	adds	r3, r0, #1
 800cb2c:	d1e4      	bne.n	800caf8 <__fputwc+0x48>
 800cb2e:	4606      	mov	r6, r0
 800cb30:	e7f3      	b.n	800cb1a <__fputwc+0x6a>

0800cb32 <_fputwc_r>:
 800cb32:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800cb34:	07db      	lsls	r3, r3, #31
 800cb36:	b570      	push	{r4, r5, r6, lr}
 800cb38:	4605      	mov	r5, r0
 800cb3a:	460e      	mov	r6, r1
 800cb3c:	4614      	mov	r4, r2
 800cb3e:	d405      	bmi.n	800cb4c <_fputwc_r+0x1a>
 800cb40:	8993      	ldrh	r3, [r2, #12]
 800cb42:	0598      	lsls	r0, r3, #22
 800cb44:	d402      	bmi.n	800cb4c <_fputwc_r+0x1a>
 800cb46:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800cb48:	f7ff f902 	bl	800bd50 <__retarget_lock_acquire_recursive>
 800cb4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb50:	0499      	lsls	r1, r3, #18
 800cb52:	d406      	bmi.n	800cb62 <_fputwc_r+0x30>
 800cb54:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800cb58:	81a3      	strh	r3, [r4, #12]
 800cb5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cb5c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800cb60:	6663      	str	r3, [r4, #100]	; 0x64
 800cb62:	4622      	mov	r2, r4
 800cb64:	4628      	mov	r0, r5
 800cb66:	4631      	mov	r1, r6
 800cb68:	f7ff ffa2 	bl	800cab0 <__fputwc>
 800cb6c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cb6e:	07da      	lsls	r2, r3, #31
 800cb70:	4605      	mov	r5, r0
 800cb72:	d405      	bmi.n	800cb80 <_fputwc_r+0x4e>
 800cb74:	89a3      	ldrh	r3, [r4, #12]
 800cb76:	059b      	lsls	r3, r3, #22
 800cb78:	d402      	bmi.n	800cb80 <_fputwc_r+0x4e>
 800cb7a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cb7c:	f7ff f8e9 	bl	800bd52 <__retarget_lock_release_recursive>
 800cb80:	4628      	mov	r0, r5
 800cb82:	bd70      	pop	{r4, r5, r6, pc}

0800cb84 <_fstat_r>:
 800cb84:	b538      	push	{r3, r4, r5, lr}
 800cb86:	4c07      	ldr	r4, [pc, #28]	; (800cba4 <_fstat_r+0x20>)
 800cb88:	2300      	movs	r3, #0
 800cb8a:	4605      	mov	r5, r0
 800cb8c:	4608      	mov	r0, r1
 800cb8e:	4611      	mov	r1, r2
 800cb90:	6023      	str	r3, [r4, #0]
 800cb92:	f7fc fc25 	bl	80093e0 <_fstat>
 800cb96:	1c43      	adds	r3, r0, #1
 800cb98:	d102      	bne.n	800cba0 <_fstat_r+0x1c>
 800cb9a:	6823      	ldr	r3, [r4, #0]
 800cb9c:	b103      	cbz	r3, 800cba0 <_fstat_r+0x1c>
 800cb9e:	602b      	str	r3, [r5, #0]
 800cba0:	bd38      	pop	{r3, r4, r5, pc}
 800cba2:	bf00      	nop
 800cba4:	2000099c 	.word	0x2000099c

0800cba8 <__sfvwrite_r>:
 800cba8:	6893      	ldr	r3, [r2, #8]
 800cbaa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbae:	4607      	mov	r7, r0
 800cbb0:	460c      	mov	r4, r1
 800cbb2:	4690      	mov	r8, r2
 800cbb4:	b91b      	cbnz	r3, 800cbbe <__sfvwrite_r+0x16>
 800cbb6:	2000      	movs	r0, #0
 800cbb8:	b003      	add	sp, #12
 800cbba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbbe:	898b      	ldrh	r3, [r1, #12]
 800cbc0:	0718      	lsls	r0, r3, #28
 800cbc2:	d526      	bpl.n	800cc12 <__sfvwrite_r+0x6a>
 800cbc4:	690b      	ldr	r3, [r1, #16]
 800cbc6:	b323      	cbz	r3, 800cc12 <__sfvwrite_r+0x6a>
 800cbc8:	89a3      	ldrh	r3, [r4, #12]
 800cbca:	f8d8 6000 	ldr.w	r6, [r8]
 800cbce:	f013 0902 	ands.w	r9, r3, #2
 800cbd2:	d02d      	beq.n	800cc30 <__sfvwrite_r+0x88>
 800cbd4:	f04f 0a00 	mov.w	sl, #0
 800cbd8:	f8df b264 	ldr.w	fp, [pc, #612]	; 800ce40 <__sfvwrite_r+0x298>
 800cbdc:	46d1      	mov	r9, sl
 800cbde:	f1b9 0f00 	cmp.w	r9, #0
 800cbe2:	d01f      	beq.n	800cc24 <__sfvwrite_r+0x7c>
 800cbe4:	45d9      	cmp	r9, fp
 800cbe6:	464b      	mov	r3, r9
 800cbe8:	4652      	mov	r2, sl
 800cbea:	bf28      	it	cs
 800cbec:	465b      	movcs	r3, fp
 800cbee:	6a21      	ldr	r1, [r4, #32]
 800cbf0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800cbf2:	4638      	mov	r0, r7
 800cbf4:	47a8      	blx	r5
 800cbf6:	2800      	cmp	r0, #0
 800cbf8:	f340 8089 	ble.w	800cd0e <__sfvwrite_r+0x166>
 800cbfc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cc00:	4482      	add	sl, r0
 800cc02:	eba9 0900 	sub.w	r9, r9, r0
 800cc06:	1a18      	subs	r0, r3, r0
 800cc08:	f8c8 0008 	str.w	r0, [r8, #8]
 800cc0c:	2800      	cmp	r0, #0
 800cc0e:	d1e6      	bne.n	800cbde <__sfvwrite_r+0x36>
 800cc10:	e7d1      	b.n	800cbb6 <__sfvwrite_r+0xe>
 800cc12:	4621      	mov	r1, r4
 800cc14:	4638      	mov	r0, r7
 800cc16:	f7fd feeb 	bl	800a9f0 <__swsetup_r>
 800cc1a:	2800      	cmp	r0, #0
 800cc1c:	d0d4      	beq.n	800cbc8 <__sfvwrite_r+0x20>
 800cc1e:	f04f 30ff 	mov.w	r0, #4294967295
 800cc22:	e7c9      	b.n	800cbb8 <__sfvwrite_r+0x10>
 800cc24:	f8d6 a000 	ldr.w	sl, [r6]
 800cc28:	f8d6 9004 	ldr.w	r9, [r6, #4]
 800cc2c:	3608      	adds	r6, #8
 800cc2e:	e7d6      	b.n	800cbde <__sfvwrite_r+0x36>
 800cc30:	f013 0301 	ands.w	r3, r3, #1
 800cc34:	d043      	beq.n	800ccbe <__sfvwrite_r+0x116>
 800cc36:	4648      	mov	r0, r9
 800cc38:	46ca      	mov	sl, r9
 800cc3a:	46cb      	mov	fp, r9
 800cc3c:	f1bb 0f00 	cmp.w	fp, #0
 800cc40:	f000 80d9 	beq.w	800cdf6 <__sfvwrite_r+0x24e>
 800cc44:	b950      	cbnz	r0, 800cc5c <__sfvwrite_r+0xb4>
 800cc46:	465a      	mov	r2, fp
 800cc48:	210a      	movs	r1, #10
 800cc4a:	4650      	mov	r0, sl
 800cc4c:	f7f3 fac0 	bl	80001d0 <memchr>
 800cc50:	2800      	cmp	r0, #0
 800cc52:	f000 80d5 	beq.w	800ce00 <__sfvwrite_r+0x258>
 800cc56:	3001      	adds	r0, #1
 800cc58:	eba0 090a 	sub.w	r9, r0, sl
 800cc5c:	6820      	ldr	r0, [r4, #0]
 800cc5e:	6921      	ldr	r1, [r4, #16]
 800cc60:	6962      	ldr	r2, [r4, #20]
 800cc62:	45d9      	cmp	r9, fp
 800cc64:	464b      	mov	r3, r9
 800cc66:	bf28      	it	cs
 800cc68:	465b      	movcs	r3, fp
 800cc6a:	4288      	cmp	r0, r1
 800cc6c:	f240 80cb 	bls.w	800ce06 <__sfvwrite_r+0x25e>
 800cc70:	68a5      	ldr	r5, [r4, #8]
 800cc72:	4415      	add	r5, r2
 800cc74:	42ab      	cmp	r3, r5
 800cc76:	f340 80c6 	ble.w	800ce06 <__sfvwrite_r+0x25e>
 800cc7a:	4651      	mov	r1, sl
 800cc7c:	462a      	mov	r2, r5
 800cc7e:	f000 f923 	bl	800cec8 <memmove>
 800cc82:	6823      	ldr	r3, [r4, #0]
 800cc84:	442b      	add	r3, r5
 800cc86:	6023      	str	r3, [r4, #0]
 800cc88:	4621      	mov	r1, r4
 800cc8a:	4638      	mov	r0, r7
 800cc8c:	f7fe fe0c 	bl	800b8a8 <_fflush_r>
 800cc90:	2800      	cmp	r0, #0
 800cc92:	d13c      	bne.n	800cd0e <__sfvwrite_r+0x166>
 800cc94:	ebb9 0905 	subs.w	r9, r9, r5
 800cc98:	f040 80cf 	bne.w	800ce3a <__sfvwrite_r+0x292>
 800cc9c:	4621      	mov	r1, r4
 800cc9e:	4638      	mov	r0, r7
 800cca0:	f7fe fe02 	bl	800b8a8 <_fflush_r>
 800cca4:	2800      	cmp	r0, #0
 800cca6:	d132      	bne.n	800cd0e <__sfvwrite_r+0x166>
 800cca8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ccac:	44aa      	add	sl, r5
 800ccae:	ebab 0b05 	sub.w	fp, fp, r5
 800ccb2:	1b5d      	subs	r5, r3, r5
 800ccb4:	f8c8 5008 	str.w	r5, [r8, #8]
 800ccb8:	2d00      	cmp	r5, #0
 800ccba:	d1bf      	bne.n	800cc3c <__sfvwrite_r+0x94>
 800ccbc:	e77b      	b.n	800cbb6 <__sfvwrite_r+0xe>
 800ccbe:	4699      	mov	r9, r3
 800ccc0:	469a      	mov	sl, r3
 800ccc2:	f1ba 0f00 	cmp.w	sl, #0
 800ccc6:	d027      	beq.n	800cd18 <__sfvwrite_r+0x170>
 800ccc8:	89a2      	ldrh	r2, [r4, #12]
 800ccca:	68a5      	ldr	r5, [r4, #8]
 800cccc:	0591      	lsls	r1, r2, #22
 800ccce:	d565      	bpl.n	800cd9c <__sfvwrite_r+0x1f4>
 800ccd0:	45aa      	cmp	sl, r5
 800ccd2:	d33b      	bcc.n	800cd4c <__sfvwrite_r+0x1a4>
 800ccd4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ccd8:	d036      	beq.n	800cd48 <__sfvwrite_r+0x1a0>
 800ccda:	6921      	ldr	r1, [r4, #16]
 800ccdc:	6823      	ldr	r3, [r4, #0]
 800ccde:	1a5b      	subs	r3, r3, r1
 800cce0:	9301      	str	r3, [sp, #4]
 800cce2:	6963      	ldr	r3, [r4, #20]
 800cce4:	2002      	movs	r0, #2
 800cce6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800ccea:	fb93 fbf0 	sdiv	fp, r3, r0
 800ccee:	9b01      	ldr	r3, [sp, #4]
 800ccf0:	1c58      	adds	r0, r3, #1
 800ccf2:	4450      	add	r0, sl
 800ccf4:	4583      	cmp	fp, r0
 800ccf6:	bf38      	it	cc
 800ccf8:	4683      	movcc	fp, r0
 800ccfa:	0553      	lsls	r3, r2, #21
 800ccfc:	d53e      	bpl.n	800cd7c <__sfvwrite_r+0x1d4>
 800ccfe:	4659      	mov	r1, fp
 800cd00:	4638      	mov	r0, r7
 800cd02:	f7ff f89b 	bl	800be3c <_malloc_r>
 800cd06:	4605      	mov	r5, r0
 800cd08:	b950      	cbnz	r0, 800cd20 <__sfvwrite_r+0x178>
 800cd0a:	230c      	movs	r3, #12
 800cd0c:	603b      	str	r3, [r7, #0]
 800cd0e:	89a3      	ldrh	r3, [r4, #12]
 800cd10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd14:	81a3      	strh	r3, [r4, #12]
 800cd16:	e782      	b.n	800cc1e <__sfvwrite_r+0x76>
 800cd18:	e896 0600 	ldmia.w	r6, {r9, sl}
 800cd1c:	3608      	adds	r6, #8
 800cd1e:	e7d0      	b.n	800ccc2 <__sfvwrite_r+0x11a>
 800cd20:	9a01      	ldr	r2, [sp, #4]
 800cd22:	6921      	ldr	r1, [r4, #16]
 800cd24:	f7ff fa98 	bl	800c258 <memcpy>
 800cd28:	89a2      	ldrh	r2, [r4, #12]
 800cd2a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800cd2e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800cd32:	81a2      	strh	r2, [r4, #12]
 800cd34:	9b01      	ldr	r3, [sp, #4]
 800cd36:	6125      	str	r5, [r4, #16]
 800cd38:	441d      	add	r5, r3
 800cd3a:	ebab 0303 	sub.w	r3, fp, r3
 800cd3e:	6025      	str	r5, [r4, #0]
 800cd40:	f8c4 b014 	str.w	fp, [r4, #20]
 800cd44:	4655      	mov	r5, sl
 800cd46:	60a3      	str	r3, [r4, #8]
 800cd48:	45aa      	cmp	sl, r5
 800cd4a:	d200      	bcs.n	800cd4e <__sfvwrite_r+0x1a6>
 800cd4c:	4655      	mov	r5, sl
 800cd4e:	462a      	mov	r2, r5
 800cd50:	4649      	mov	r1, r9
 800cd52:	6820      	ldr	r0, [r4, #0]
 800cd54:	f000 f8b8 	bl	800cec8 <memmove>
 800cd58:	68a3      	ldr	r3, [r4, #8]
 800cd5a:	1b5b      	subs	r3, r3, r5
 800cd5c:	60a3      	str	r3, [r4, #8]
 800cd5e:	6823      	ldr	r3, [r4, #0]
 800cd60:	441d      	add	r5, r3
 800cd62:	6025      	str	r5, [r4, #0]
 800cd64:	4655      	mov	r5, sl
 800cd66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cd6a:	44a9      	add	r9, r5
 800cd6c:	ebaa 0a05 	sub.w	sl, sl, r5
 800cd70:	1b5d      	subs	r5, r3, r5
 800cd72:	f8c8 5008 	str.w	r5, [r8, #8]
 800cd76:	2d00      	cmp	r5, #0
 800cd78:	d1a3      	bne.n	800ccc2 <__sfvwrite_r+0x11a>
 800cd7a:	e71c      	b.n	800cbb6 <__sfvwrite_r+0xe>
 800cd7c:	465a      	mov	r2, fp
 800cd7e:	4638      	mov	r0, r7
 800cd80:	f000 f8ce 	bl	800cf20 <_realloc_r>
 800cd84:	4605      	mov	r5, r0
 800cd86:	2800      	cmp	r0, #0
 800cd88:	d1d4      	bne.n	800cd34 <__sfvwrite_r+0x18c>
 800cd8a:	6921      	ldr	r1, [r4, #16]
 800cd8c:	4638      	mov	r0, r7
 800cd8e:	f7fe fef5 	bl	800bb7c <_free_r>
 800cd92:	89a3      	ldrh	r3, [r4, #12]
 800cd94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cd98:	81a3      	strh	r3, [r4, #12]
 800cd9a:	e7b6      	b.n	800cd0a <__sfvwrite_r+0x162>
 800cd9c:	6820      	ldr	r0, [r4, #0]
 800cd9e:	6923      	ldr	r3, [r4, #16]
 800cda0:	4298      	cmp	r0, r3
 800cda2:	d802      	bhi.n	800cdaa <__sfvwrite_r+0x202>
 800cda4:	6962      	ldr	r2, [r4, #20]
 800cda6:	4592      	cmp	sl, r2
 800cda8:	d215      	bcs.n	800cdd6 <__sfvwrite_r+0x22e>
 800cdaa:	4555      	cmp	r5, sl
 800cdac:	bf28      	it	cs
 800cdae:	4655      	movcs	r5, sl
 800cdb0:	462a      	mov	r2, r5
 800cdb2:	4649      	mov	r1, r9
 800cdb4:	f000 f888 	bl	800cec8 <memmove>
 800cdb8:	68a3      	ldr	r3, [r4, #8]
 800cdba:	6822      	ldr	r2, [r4, #0]
 800cdbc:	1b5b      	subs	r3, r3, r5
 800cdbe:	442a      	add	r2, r5
 800cdc0:	60a3      	str	r3, [r4, #8]
 800cdc2:	6022      	str	r2, [r4, #0]
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d1ce      	bne.n	800cd66 <__sfvwrite_r+0x1be>
 800cdc8:	4621      	mov	r1, r4
 800cdca:	4638      	mov	r0, r7
 800cdcc:	f7fe fd6c 	bl	800b8a8 <_fflush_r>
 800cdd0:	2800      	cmp	r0, #0
 800cdd2:	d0c8      	beq.n	800cd66 <__sfvwrite_r+0x1be>
 800cdd4:	e79b      	b.n	800cd0e <__sfvwrite_r+0x166>
 800cdd6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800cdda:	4553      	cmp	r3, sl
 800cddc:	bf28      	it	cs
 800cdde:	4653      	movcs	r3, sl
 800cde0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800cde2:	fb93 f3f2 	sdiv	r3, r3, r2
 800cde6:	6a21      	ldr	r1, [r4, #32]
 800cde8:	4353      	muls	r3, r2
 800cdea:	4638      	mov	r0, r7
 800cdec:	464a      	mov	r2, r9
 800cdee:	47a8      	blx	r5
 800cdf0:	1e05      	subs	r5, r0, #0
 800cdf2:	dcb8      	bgt.n	800cd66 <__sfvwrite_r+0x1be>
 800cdf4:	e78b      	b.n	800cd0e <__sfvwrite_r+0x166>
 800cdf6:	e896 0c00 	ldmia.w	r6, {sl, fp}
 800cdfa:	2000      	movs	r0, #0
 800cdfc:	3608      	adds	r6, #8
 800cdfe:	e71d      	b.n	800cc3c <__sfvwrite_r+0x94>
 800ce00:	f10b 0901 	add.w	r9, fp, #1
 800ce04:	e72a      	b.n	800cc5c <__sfvwrite_r+0xb4>
 800ce06:	4293      	cmp	r3, r2
 800ce08:	db09      	blt.n	800ce1e <__sfvwrite_r+0x276>
 800ce0a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800ce0c:	6a21      	ldr	r1, [r4, #32]
 800ce0e:	4613      	mov	r3, r2
 800ce10:	4638      	mov	r0, r7
 800ce12:	4652      	mov	r2, sl
 800ce14:	47a8      	blx	r5
 800ce16:	1e05      	subs	r5, r0, #0
 800ce18:	f73f af3c 	bgt.w	800cc94 <__sfvwrite_r+0xec>
 800ce1c:	e777      	b.n	800cd0e <__sfvwrite_r+0x166>
 800ce1e:	461a      	mov	r2, r3
 800ce20:	4651      	mov	r1, sl
 800ce22:	9301      	str	r3, [sp, #4]
 800ce24:	f000 f850 	bl	800cec8 <memmove>
 800ce28:	9b01      	ldr	r3, [sp, #4]
 800ce2a:	68a2      	ldr	r2, [r4, #8]
 800ce2c:	1ad2      	subs	r2, r2, r3
 800ce2e:	60a2      	str	r2, [r4, #8]
 800ce30:	6822      	ldr	r2, [r4, #0]
 800ce32:	441a      	add	r2, r3
 800ce34:	6022      	str	r2, [r4, #0]
 800ce36:	461d      	mov	r5, r3
 800ce38:	e72c      	b.n	800cc94 <__sfvwrite_r+0xec>
 800ce3a:	2001      	movs	r0, #1
 800ce3c:	e734      	b.n	800cca8 <__sfvwrite_r+0x100>
 800ce3e:	bf00      	nop
 800ce40:	7ffffc00 	.word	0x7ffffc00

0800ce44 <_isatty_r>:
 800ce44:	b538      	push	{r3, r4, r5, lr}
 800ce46:	4c06      	ldr	r4, [pc, #24]	; (800ce60 <_isatty_r+0x1c>)
 800ce48:	2300      	movs	r3, #0
 800ce4a:	4605      	mov	r5, r0
 800ce4c:	4608      	mov	r0, r1
 800ce4e:	6023      	str	r3, [r4, #0]
 800ce50:	f7fc fad6 	bl	8009400 <_isatty>
 800ce54:	1c43      	adds	r3, r0, #1
 800ce56:	d102      	bne.n	800ce5e <_isatty_r+0x1a>
 800ce58:	6823      	ldr	r3, [r4, #0]
 800ce5a:	b103      	cbz	r3, 800ce5e <_isatty_r+0x1a>
 800ce5c:	602b      	str	r3, [r5, #0]
 800ce5e:	bd38      	pop	{r3, r4, r5, pc}
 800ce60:	2000099c 	.word	0x2000099c

0800ce64 <__locale_mb_cur_max>:
 800ce64:	4b04      	ldr	r3, [pc, #16]	; (800ce78 <__locale_mb_cur_max+0x14>)
 800ce66:	4a05      	ldr	r2, [pc, #20]	; (800ce7c <__locale_mb_cur_max+0x18>)
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	6a1b      	ldr	r3, [r3, #32]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	bf08      	it	eq
 800ce70:	4613      	moveq	r3, r2
 800ce72:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800ce76:	4770      	bx	lr
 800ce78:	2000000c 	.word	0x2000000c
 800ce7c:	20000510 	.word	0x20000510

0800ce80 <_lseek_r>:
 800ce80:	b538      	push	{r3, r4, r5, lr}
 800ce82:	4c07      	ldr	r4, [pc, #28]	; (800cea0 <_lseek_r+0x20>)
 800ce84:	4605      	mov	r5, r0
 800ce86:	4608      	mov	r0, r1
 800ce88:	4611      	mov	r1, r2
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	6022      	str	r2, [r4, #0]
 800ce8e:	461a      	mov	r2, r3
 800ce90:	f7fc fac1 	bl	8009416 <_lseek>
 800ce94:	1c43      	adds	r3, r0, #1
 800ce96:	d102      	bne.n	800ce9e <_lseek_r+0x1e>
 800ce98:	6823      	ldr	r3, [r4, #0]
 800ce9a:	b103      	cbz	r3, 800ce9e <_lseek_r+0x1e>
 800ce9c:	602b      	str	r3, [r5, #0]
 800ce9e:	bd38      	pop	{r3, r4, r5, pc}
 800cea0:	2000099c 	.word	0x2000099c

0800cea4 <__ascii_mbtowc>:
 800cea4:	b082      	sub	sp, #8
 800cea6:	b901      	cbnz	r1, 800ceaa <__ascii_mbtowc+0x6>
 800cea8:	a901      	add	r1, sp, #4
 800ceaa:	b142      	cbz	r2, 800cebe <__ascii_mbtowc+0x1a>
 800ceac:	b14b      	cbz	r3, 800cec2 <__ascii_mbtowc+0x1e>
 800ceae:	7813      	ldrb	r3, [r2, #0]
 800ceb0:	600b      	str	r3, [r1, #0]
 800ceb2:	7812      	ldrb	r2, [r2, #0]
 800ceb4:	1c10      	adds	r0, r2, #0
 800ceb6:	bf18      	it	ne
 800ceb8:	2001      	movne	r0, #1
 800ceba:	b002      	add	sp, #8
 800cebc:	4770      	bx	lr
 800cebe:	4610      	mov	r0, r2
 800cec0:	e7fb      	b.n	800ceba <__ascii_mbtowc+0x16>
 800cec2:	f06f 0001 	mvn.w	r0, #1
 800cec6:	e7f8      	b.n	800ceba <__ascii_mbtowc+0x16>

0800cec8 <memmove>:
 800cec8:	4288      	cmp	r0, r1
 800ceca:	b510      	push	{r4, lr}
 800cecc:	eb01 0302 	add.w	r3, r1, r2
 800ced0:	d803      	bhi.n	800ceda <memmove+0x12>
 800ced2:	1e42      	subs	r2, r0, #1
 800ced4:	4299      	cmp	r1, r3
 800ced6:	d10c      	bne.n	800cef2 <memmove+0x2a>
 800ced8:	bd10      	pop	{r4, pc}
 800ceda:	4298      	cmp	r0, r3
 800cedc:	d2f9      	bcs.n	800ced2 <memmove+0xa>
 800cede:	1881      	adds	r1, r0, r2
 800cee0:	1ad2      	subs	r2, r2, r3
 800cee2:	42d3      	cmn	r3, r2
 800cee4:	d100      	bne.n	800cee8 <memmove+0x20>
 800cee6:	bd10      	pop	{r4, pc}
 800cee8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ceec:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800cef0:	e7f7      	b.n	800cee2 <memmove+0x1a>
 800cef2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cef6:	f802 4f01 	strb.w	r4, [r2, #1]!
 800cefa:	e7eb      	b.n	800ced4 <memmove+0xc>

0800cefc <_read_r>:
 800cefc:	b538      	push	{r3, r4, r5, lr}
 800cefe:	4c07      	ldr	r4, [pc, #28]	; (800cf1c <_read_r+0x20>)
 800cf00:	4605      	mov	r5, r0
 800cf02:	4608      	mov	r0, r1
 800cf04:	4611      	mov	r1, r2
 800cf06:	2200      	movs	r2, #0
 800cf08:	6022      	str	r2, [r4, #0]
 800cf0a:	461a      	mov	r2, r3
 800cf0c:	f7fc f9f6 	bl	80092fc <_read>
 800cf10:	1c43      	adds	r3, r0, #1
 800cf12:	d102      	bne.n	800cf1a <_read_r+0x1e>
 800cf14:	6823      	ldr	r3, [r4, #0]
 800cf16:	b103      	cbz	r3, 800cf1a <_read_r+0x1e>
 800cf18:	602b      	str	r3, [r5, #0]
 800cf1a:	bd38      	pop	{r3, r4, r5, pc}
 800cf1c:	2000099c 	.word	0x2000099c

0800cf20 <_realloc_r>:
 800cf20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf24:	4682      	mov	sl, r0
 800cf26:	460c      	mov	r4, r1
 800cf28:	b929      	cbnz	r1, 800cf36 <_realloc_r+0x16>
 800cf2a:	4611      	mov	r1, r2
 800cf2c:	b003      	add	sp, #12
 800cf2e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf32:	f7fe bf83 	b.w	800be3c <_malloc_r>
 800cf36:	9201      	str	r2, [sp, #4]
 800cf38:	f7ff f99a 	bl	800c270 <__malloc_lock>
 800cf3c:	9a01      	ldr	r2, [sp, #4]
 800cf3e:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800cf42:	f102 080b 	add.w	r8, r2, #11
 800cf46:	f1b8 0f16 	cmp.w	r8, #22
 800cf4a:	f1a4 0908 	sub.w	r9, r4, #8
 800cf4e:	f025 0603 	bic.w	r6, r5, #3
 800cf52:	d90a      	bls.n	800cf6a <_realloc_r+0x4a>
 800cf54:	f038 0807 	bics.w	r8, r8, #7
 800cf58:	d509      	bpl.n	800cf6e <_realloc_r+0x4e>
 800cf5a:	230c      	movs	r3, #12
 800cf5c:	f8ca 3000 	str.w	r3, [sl]
 800cf60:	2700      	movs	r7, #0
 800cf62:	4638      	mov	r0, r7
 800cf64:	b003      	add	sp, #12
 800cf66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf6a:	f04f 0810 	mov.w	r8, #16
 800cf6e:	4590      	cmp	r8, r2
 800cf70:	d3f3      	bcc.n	800cf5a <_realloc_r+0x3a>
 800cf72:	45b0      	cmp	r8, r6
 800cf74:	f340 8145 	ble.w	800d202 <_realloc_r+0x2e2>
 800cf78:	4ba8      	ldr	r3, [pc, #672]	; (800d21c <_realloc_r+0x2fc>)
 800cf7a:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800cf7e:	eb09 0106 	add.w	r1, r9, r6
 800cf82:	4571      	cmp	r1, lr
 800cf84:	469b      	mov	fp, r3
 800cf86:	684b      	ldr	r3, [r1, #4]
 800cf88:	d005      	beq.n	800cf96 <_realloc_r+0x76>
 800cf8a:	f023 0001 	bic.w	r0, r3, #1
 800cf8e:	4408      	add	r0, r1
 800cf90:	6840      	ldr	r0, [r0, #4]
 800cf92:	07c7      	lsls	r7, r0, #31
 800cf94:	d447      	bmi.n	800d026 <_realloc_r+0x106>
 800cf96:	f023 0303 	bic.w	r3, r3, #3
 800cf9a:	4571      	cmp	r1, lr
 800cf9c:	eb06 0703 	add.w	r7, r6, r3
 800cfa0:	d119      	bne.n	800cfd6 <_realloc_r+0xb6>
 800cfa2:	f108 0010 	add.w	r0, r8, #16
 800cfa6:	4287      	cmp	r7, r0
 800cfa8:	db3f      	blt.n	800d02a <_realloc_r+0x10a>
 800cfaa:	eb09 0308 	add.w	r3, r9, r8
 800cfae:	eba7 0708 	sub.w	r7, r7, r8
 800cfb2:	f047 0701 	orr.w	r7, r7, #1
 800cfb6:	f8cb 3008 	str.w	r3, [fp, #8]
 800cfba:	605f      	str	r7, [r3, #4]
 800cfbc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800cfc0:	f003 0301 	and.w	r3, r3, #1
 800cfc4:	ea43 0308 	orr.w	r3, r3, r8
 800cfc8:	f844 3c04 	str.w	r3, [r4, #-4]
 800cfcc:	4650      	mov	r0, sl
 800cfce:	f7ff f955 	bl	800c27c <__malloc_unlock>
 800cfd2:	4627      	mov	r7, r4
 800cfd4:	e7c5      	b.n	800cf62 <_realloc_r+0x42>
 800cfd6:	45b8      	cmp	r8, r7
 800cfd8:	dc27      	bgt.n	800d02a <_realloc_r+0x10a>
 800cfda:	68cb      	ldr	r3, [r1, #12]
 800cfdc:	688a      	ldr	r2, [r1, #8]
 800cfde:	60d3      	str	r3, [r2, #12]
 800cfe0:	609a      	str	r2, [r3, #8]
 800cfe2:	eba7 0008 	sub.w	r0, r7, r8
 800cfe6:	280f      	cmp	r0, #15
 800cfe8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800cfec:	eb09 0207 	add.w	r2, r9, r7
 800cff0:	f240 8109 	bls.w	800d206 <_realloc_r+0x2e6>
 800cff4:	eb09 0108 	add.w	r1, r9, r8
 800cff8:	f003 0301 	and.w	r3, r3, #1
 800cffc:	ea43 0308 	orr.w	r3, r3, r8
 800d000:	f040 0001 	orr.w	r0, r0, #1
 800d004:	f8c9 3004 	str.w	r3, [r9, #4]
 800d008:	6048      	str	r0, [r1, #4]
 800d00a:	6853      	ldr	r3, [r2, #4]
 800d00c:	f043 0301 	orr.w	r3, r3, #1
 800d010:	6053      	str	r3, [r2, #4]
 800d012:	3108      	adds	r1, #8
 800d014:	4650      	mov	r0, sl
 800d016:	f7fe fdb1 	bl	800bb7c <_free_r>
 800d01a:	4650      	mov	r0, sl
 800d01c:	f7ff f92e 	bl	800c27c <__malloc_unlock>
 800d020:	f109 0708 	add.w	r7, r9, #8
 800d024:	e79d      	b.n	800cf62 <_realloc_r+0x42>
 800d026:	2300      	movs	r3, #0
 800d028:	4619      	mov	r1, r3
 800d02a:	07e8      	lsls	r0, r5, #31
 800d02c:	f100 8084 	bmi.w	800d138 <_realloc_r+0x218>
 800d030:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800d034:	eba9 0505 	sub.w	r5, r9, r5
 800d038:	6868      	ldr	r0, [r5, #4]
 800d03a:	f020 0003 	bic.w	r0, r0, #3
 800d03e:	4430      	add	r0, r6
 800d040:	2900      	cmp	r1, #0
 800d042:	d076      	beq.n	800d132 <_realloc_r+0x212>
 800d044:	4571      	cmp	r1, lr
 800d046:	d150      	bne.n	800d0ea <_realloc_r+0x1ca>
 800d048:	4403      	add	r3, r0
 800d04a:	f108 0110 	add.w	r1, r8, #16
 800d04e:	428b      	cmp	r3, r1
 800d050:	db6f      	blt.n	800d132 <_realloc_r+0x212>
 800d052:	462f      	mov	r7, r5
 800d054:	68ea      	ldr	r2, [r5, #12]
 800d056:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800d05a:	60ca      	str	r2, [r1, #12]
 800d05c:	6091      	str	r1, [r2, #8]
 800d05e:	1f32      	subs	r2, r6, #4
 800d060:	2a24      	cmp	r2, #36	; 0x24
 800d062:	d83b      	bhi.n	800d0dc <_realloc_r+0x1bc>
 800d064:	2a13      	cmp	r2, #19
 800d066:	d936      	bls.n	800d0d6 <_realloc_r+0x1b6>
 800d068:	6821      	ldr	r1, [r4, #0]
 800d06a:	60a9      	str	r1, [r5, #8]
 800d06c:	6861      	ldr	r1, [r4, #4]
 800d06e:	60e9      	str	r1, [r5, #12]
 800d070:	2a1b      	cmp	r2, #27
 800d072:	d81c      	bhi.n	800d0ae <_realloc_r+0x18e>
 800d074:	f105 0210 	add.w	r2, r5, #16
 800d078:	f104 0108 	add.w	r1, r4, #8
 800d07c:	6808      	ldr	r0, [r1, #0]
 800d07e:	6010      	str	r0, [r2, #0]
 800d080:	6848      	ldr	r0, [r1, #4]
 800d082:	6050      	str	r0, [r2, #4]
 800d084:	6889      	ldr	r1, [r1, #8]
 800d086:	6091      	str	r1, [r2, #8]
 800d088:	eb05 0208 	add.w	r2, r5, r8
 800d08c:	eba3 0308 	sub.w	r3, r3, r8
 800d090:	f043 0301 	orr.w	r3, r3, #1
 800d094:	f8cb 2008 	str.w	r2, [fp, #8]
 800d098:	6053      	str	r3, [r2, #4]
 800d09a:	686b      	ldr	r3, [r5, #4]
 800d09c:	f003 0301 	and.w	r3, r3, #1
 800d0a0:	ea43 0308 	orr.w	r3, r3, r8
 800d0a4:	606b      	str	r3, [r5, #4]
 800d0a6:	4650      	mov	r0, sl
 800d0a8:	f7ff f8e8 	bl	800c27c <__malloc_unlock>
 800d0ac:	e759      	b.n	800cf62 <_realloc_r+0x42>
 800d0ae:	68a1      	ldr	r1, [r4, #8]
 800d0b0:	6129      	str	r1, [r5, #16]
 800d0b2:	68e1      	ldr	r1, [r4, #12]
 800d0b4:	6169      	str	r1, [r5, #20]
 800d0b6:	2a24      	cmp	r2, #36	; 0x24
 800d0b8:	bf01      	itttt	eq
 800d0ba:	6922      	ldreq	r2, [r4, #16]
 800d0bc:	61aa      	streq	r2, [r5, #24]
 800d0be:	6960      	ldreq	r0, [r4, #20]
 800d0c0:	61e8      	streq	r0, [r5, #28]
 800d0c2:	bf19      	ittee	ne
 800d0c4:	f105 0218 	addne.w	r2, r5, #24
 800d0c8:	f104 0110 	addne.w	r1, r4, #16
 800d0cc:	f105 0220 	addeq.w	r2, r5, #32
 800d0d0:	f104 0118 	addeq.w	r1, r4, #24
 800d0d4:	e7d2      	b.n	800d07c <_realloc_r+0x15c>
 800d0d6:	463a      	mov	r2, r7
 800d0d8:	4621      	mov	r1, r4
 800d0da:	e7cf      	b.n	800d07c <_realloc_r+0x15c>
 800d0dc:	4621      	mov	r1, r4
 800d0de:	4638      	mov	r0, r7
 800d0e0:	9301      	str	r3, [sp, #4]
 800d0e2:	f7ff fef1 	bl	800cec8 <memmove>
 800d0e6:	9b01      	ldr	r3, [sp, #4]
 800d0e8:	e7ce      	b.n	800d088 <_realloc_r+0x168>
 800d0ea:	18c7      	adds	r7, r0, r3
 800d0ec:	45b8      	cmp	r8, r7
 800d0ee:	dc20      	bgt.n	800d132 <_realloc_r+0x212>
 800d0f0:	68cb      	ldr	r3, [r1, #12]
 800d0f2:	688a      	ldr	r2, [r1, #8]
 800d0f4:	60d3      	str	r3, [r2, #12]
 800d0f6:	609a      	str	r2, [r3, #8]
 800d0f8:	4628      	mov	r0, r5
 800d0fa:	68eb      	ldr	r3, [r5, #12]
 800d0fc:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800d100:	60d3      	str	r3, [r2, #12]
 800d102:	609a      	str	r2, [r3, #8]
 800d104:	1f32      	subs	r2, r6, #4
 800d106:	2a24      	cmp	r2, #36	; 0x24
 800d108:	d842      	bhi.n	800d190 <_realloc_r+0x270>
 800d10a:	2a13      	cmp	r2, #19
 800d10c:	d93e      	bls.n	800d18c <_realloc_r+0x26c>
 800d10e:	6823      	ldr	r3, [r4, #0]
 800d110:	60ab      	str	r3, [r5, #8]
 800d112:	6863      	ldr	r3, [r4, #4]
 800d114:	60eb      	str	r3, [r5, #12]
 800d116:	2a1b      	cmp	r2, #27
 800d118:	d824      	bhi.n	800d164 <_realloc_r+0x244>
 800d11a:	f105 0010 	add.w	r0, r5, #16
 800d11e:	f104 0308 	add.w	r3, r4, #8
 800d122:	681a      	ldr	r2, [r3, #0]
 800d124:	6002      	str	r2, [r0, #0]
 800d126:	685a      	ldr	r2, [r3, #4]
 800d128:	6042      	str	r2, [r0, #4]
 800d12a:	689b      	ldr	r3, [r3, #8]
 800d12c:	6083      	str	r3, [r0, #8]
 800d12e:	46a9      	mov	r9, r5
 800d130:	e757      	b.n	800cfe2 <_realloc_r+0xc2>
 800d132:	4580      	cmp	r8, r0
 800d134:	4607      	mov	r7, r0
 800d136:	dddf      	ble.n	800d0f8 <_realloc_r+0x1d8>
 800d138:	4611      	mov	r1, r2
 800d13a:	4650      	mov	r0, sl
 800d13c:	f7fe fe7e 	bl	800be3c <_malloc_r>
 800d140:	4607      	mov	r7, r0
 800d142:	2800      	cmp	r0, #0
 800d144:	d0af      	beq.n	800d0a6 <_realloc_r+0x186>
 800d146:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d14a:	f023 0301 	bic.w	r3, r3, #1
 800d14e:	f1a0 0208 	sub.w	r2, r0, #8
 800d152:	444b      	add	r3, r9
 800d154:	429a      	cmp	r2, r3
 800d156:	d11f      	bne.n	800d198 <_realloc_r+0x278>
 800d158:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800d15c:	f027 0703 	bic.w	r7, r7, #3
 800d160:	4437      	add	r7, r6
 800d162:	e73e      	b.n	800cfe2 <_realloc_r+0xc2>
 800d164:	68a3      	ldr	r3, [r4, #8]
 800d166:	612b      	str	r3, [r5, #16]
 800d168:	68e3      	ldr	r3, [r4, #12]
 800d16a:	616b      	str	r3, [r5, #20]
 800d16c:	2a24      	cmp	r2, #36	; 0x24
 800d16e:	bf01      	itttt	eq
 800d170:	6923      	ldreq	r3, [r4, #16]
 800d172:	61ab      	streq	r3, [r5, #24]
 800d174:	6962      	ldreq	r2, [r4, #20]
 800d176:	61ea      	streq	r2, [r5, #28]
 800d178:	bf19      	ittee	ne
 800d17a:	f105 0018 	addne.w	r0, r5, #24
 800d17e:	f104 0310 	addne.w	r3, r4, #16
 800d182:	f105 0020 	addeq.w	r0, r5, #32
 800d186:	f104 0318 	addeq.w	r3, r4, #24
 800d18a:	e7ca      	b.n	800d122 <_realloc_r+0x202>
 800d18c:	4623      	mov	r3, r4
 800d18e:	e7c8      	b.n	800d122 <_realloc_r+0x202>
 800d190:	4621      	mov	r1, r4
 800d192:	f7ff fe99 	bl	800cec8 <memmove>
 800d196:	e7ca      	b.n	800d12e <_realloc_r+0x20e>
 800d198:	1f32      	subs	r2, r6, #4
 800d19a:	2a24      	cmp	r2, #36	; 0x24
 800d19c:	d82d      	bhi.n	800d1fa <_realloc_r+0x2da>
 800d19e:	2a13      	cmp	r2, #19
 800d1a0:	d928      	bls.n	800d1f4 <_realloc_r+0x2d4>
 800d1a2:	6823      	ldr	r3, [r4, #0]
 800d1a4:	6003      	str	r3, [r0, #0]
 800d1a6:	6863      	ldr	r3, [r4, #4]
 800d1a8:	6043      	str	r3, [r0, #4]
 800d1aa:	2a1b      	cmp	r2, #27
 800d1ac:	d80e      	bhi.n	800d1cc <_realloc_r+0x2ac>
 800d1ae:	f100 0308 	add.w	r3, r0, #8
 800d1b2:	f104 0208 	add.w	r2, r4, #8
 800d1b6:	6811      	ldr	r1, [r2, #0]
 800d1b8:	6019      	str	r1, [r3, #0]
 800d1ba:	6851      	ldr	r1, [r2, #4]
 800d1bc:	6059      	str	r1, [r3, #4]
 800d1be:	6892      	ldr	r2, [r2, #8]
 800d1c0:	609a      	str	r2, [r3, #8]
 800d1c2:	4621      	mov	r1, r4
 800d1c4:	4650      	mov	r0, sl
 800d1c6:	f7fe fcd9 	bl	800bb7c <_free_r>
 800d1ca:	e76c      	b.n	800d0a6 <_realloc_r+0x186>
 800d1cc:	68a3      	ldr	r3, [r4, #8]
 800d1ce:	6083      	str	r3, [r0, #8]
 800d1d0:	68e3      	ldr	r3, [r4, #12]
 800d1d2:	60c3      	str	r3, [r0, #12]
 800d1d4:	2a24      	cmp	r2, #36	; 0x24
 800d1d6:	bf01      	itttt	eq
 800d1d8:	6923      	ldreq	r3, [r4, #16]
 800d1da:	6103      	streq	r3, [r0, #16]
 800d1dc:	6961      	ldreq	r1, [r4, #20]
 800d1de:	6141      	streq	r1, [r0, #20]
 800d1e0:	bf19      	ittee	ne
 800d1e2:	f100 0310 	addne.w	r3, r0, #16
 800d1e6:	f104 0210 	addne.w	r2, r4, #16
 800d1ea:	f100 0318 	addeq.w	r3, r0, #24
 800d1ee:	f104 0218 	addeq.w	r2, r4, #24
 800d1f2:	e7e0      	b.n	800d1b6 <_realloc_r+0x296>
 800d1f4:	4603      	mov	r3, r0
 800d1f6:	4622      	mov	r2, r4
 800d1f8:	e7dd      	b.n	800d1b6 <_realloc_r+0x296>
 800d1fa:	4621      	mov	r1, r4
 800d1fc:	f7ff fe64 	bl	800cec8 <memmove>
 800d200:	e7df      	b.n	800d1c2 <_realloc_r+0x2a2>
 800d202:	4637      	mov	r7, r6
 800d204:	e6ed      	b.n	800cfe2 <_realloc_r+0xc2>
 800d206:	f003 0301 	and.w	r3, r3, #1
 800d20a:	431f      	orrs	r7, r3
 800d20c:	f8c9 7004 	str.w	r7, [r9, #4]
 800d210:	6853      	ldr	r3, [r2, #4]
 800d212:	f043 0301 	orr.w	r3, r3, #1
 800d216:	6053      	str	r3, [r2, #4]
 800d218:	e6ff      	b.n	800d01a <_realloc_r+0xfa>
 800d21a:	bf00      	nop
 800d21c:	20000100 	.word	0x20000100

0800d220 <__swbuf_r>:
 800d220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d222:	460e      	mov	r6, r1
 800d224:	4614      	mov	r4, r2
 800d226:	4605      	mov	r5, r0
 800d228:	b118      	cbz	r0, 800d232 <__swbuf_r+0x12>
 800d22a:	6983      	ldr	r3, [r0, #24]
 800d22c:	b90b      	cbnz	r3, 800d232 <__swbuf_r+0x12>
 800d22e:	f7fe fbcf 	bl	800b9d0 <__sinit>
 800d232:	4b27      	ldr	r3, [pc, #156]	; (800d2d0 <__swbuf_r+0xb0>)
 800d234:	429c      	cmp	r4, r3
 800d236:	d12f      	bne.n	800d298 <__swbuf_r+0x78>
 800d238:	686c      	ldr	r4, [r5, #4]
 800d23a:	69a3      	ldr	r3, [r4, #24]
 800d23c:	60a3      	str	r3, [r4, #8]
 800d23e:	89a3      	ldrh	r3, [r4, #12]
 800d240:	0719      	lsls	r1, r3, #28
 800d242:	d533      	bpl.n	800d2ac <__swbuf_r+0x8c>
 800d244:	6923      	ldr	r3, [r4, #16]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d030      	beq.n	800d2ac <__swbuf_r+0x8c>
 800d24a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d24e:	b2f6      	uxtb	r6, r6
 800d250:	049a      	lsls	r2, r3, #18
 800d252:	4637      	mov	r7, r6
 800d254:	d534      	bpl.n	800d2c0 <__swbuf_r+0xa0>
 800d256:	6923      	ldr	r3, [r4, #16]
 800d258:	6820      	ldr	r0, [r4, #0]
 800d25a:	1ac0      	subs	r0, r0, r3
 800d25c:	6963      	ldr	r3, [r4, #20]
 800d25e:	4298      	cmp	r0, r3
 800d260:	db04      	blt.n	800d26c <__swbuf_r+0x4c>
 800d262:	4621      	mov	r1, r4
 800d264:	4628      	mov	r0, r5
 800d266:	f7fe fb1f 	bl	800b8a8 <_fflush_r>
 800d26a:	bb28      	cbnz	r0, 800d2b8 <__swbuf_r+0x98>
 800d26c:	68a3      	ldr	r3, [r4, #8]
 800d26e:	3b01      	subs	r3, #1
 800d270:	60a3      	str	r3, [r4, #8]
 800d272:	6823      	ldr	r3, [r4, #0]
 800d274:	1c5a      	adds	r2, r3, #1
 800d276:	6022      	str	r2, [r4, #0]
 800d278:	701e      	strb	r6, [r3, #0]
 800d27a:	6963      	ldr	r3, [r4, #20]
 800d27c:	3001      	adds	r0, #1
 800d27e:	4298      	cmp	r0, r3
 800d280:	d004      	beq.n	800d28c <__swbuf_r+0x6c>
 800d282:	89a3      	ldrh	r3, [r4, #12]
 800d284:	07db      	lsls	r3, r3, #31
 800d286:	d519      	bpl.n	800d2bc <__swbuf_r+0x9c>
 800d288:	2e0a      	cmp	r6, #10
 800d28a:	d117      	bne.n	800d2bc <__swbuf_r+0x9c>
 800d28c:	4621      	mov	r1, r4
 800d28e:	4628      	mov	r0, r5
 800d290:	f7fe fb0a 	bl	800b8a8 <_fflush_r>
 800d294:	b190      	cbz	r0, 800d2bc <__swbuf_r+0x9c>
 800d296:	e00f      	b.n	800d2b8 <__swbuf_r+0x98>
 800d298:	4b0e      	ldr	r3, [pc, #56]	; (800d2d4 <__swbuf_r+0xb4>)
 800d29a:	429c      	cmp	r4, r3
 800d29c:	d101      	bne.n	800d2a2 <__swbuf_r+0x82>
 800d29e:	68ac      	ldr	r4, [r5, #8]
 800d2a0:	e7cb      	b.n	800d23a <__swbuf_r+0x1a>
 800d2a2:	4b0d      	ldr	r3, [pc, #52]	; (800d2d8 <__swbuf_r+0xb8>)
 800d2a4:	429c      	cmp	r4, r3
 800d2a6:	bf08      	it	eq
 800d2a8:	68ec      	ldreq	r4, [r5, #12]
 800d2aa:	e7c6      	b.n	800d23a <__swbuf_r+0x1a>
 800d2ac:	4621      	mov	r1, r4
 800d2ae:	4628      	mov	r0, r5
 800d2b0:	f7fd fb9e 	bl	800a9f0 <__swsetup_r>
 800d2b4:	2800      	cmp	r0, #0
 800d2b6:	d0c8      	beq.n	800d24a <__swbuf_r+0x2a>
 800d2b8:	f04f 37ff 	mov.w	r7, #4294967295
 800d2bc:	4638      	mov	r0, r7
 800d2be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d2c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d2c4:	81a3      	strh	r3, [r4, #12]
 800d2c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d2c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d2cc:	6663      	str	r3, [r4, #100]	; 0x64
 800d2ce:	e7c2      	b.n	800d256 <__swbuf_r+0x36>
 800d2d0:	0800d4d0 	.word	0x0800d4d0
 800d2d4:	0800d4f0 	.word	0x0800d4f0
 800d2d8:	0800d4b0 	.word	0x0800d4b0

0800d2dc <_wcrtomb_r>:
 800d2dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2de:	4605      	mov	r5, r0
 800d2e0:	b085      	sub	sp, #20
 800d2e2:	461e      	mov	r6, r3
 800d2e4:	460f      	mov	r7, r1
 800d2e6:	4c0f      	ldr	r4, [pc, #60]	; (800d324 <_wcrtomb_r+0x48>)
 800d2e8:	b991      	cbnz	r1, 800d310 <_wcrtomb_r+0x34>
 800d2ea:	6822      	ldr	r2, [r4, #0]
 800d2ec:	490e      	ldr	r1, [pc, #56]	; (800d328 <_wcrtomb_r+0x4c>)
 800d2ee:	6a12      	ldr	r2, [r2, #32]
 800d2f0:	2a00      	cmp	r2, #0
 800d2f2:	bf08      	it	eq
 800d2f4:	460a      	moveq	r2, r1
 800d2f6:	a901      	add	r1, sp, #4
 800d2f8:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 800d2fc:	463a      	mov	r2, r7
 800d2fe:	47a0      	blx	r4
 800d300:	1c43      	adds	r3, r0, #1
 800d302:	bf01      	itttt	eq
 800d304:	2300      	moveq	r3, #0
 800d306:	6033      	streq	r3, [r6, #0]
 800d308:	238a      	moveq	r3, #138	; 0x8a
 800d30a:	602b      	streq	r3, [r5, #0]
 800d30c:	b005      	add	sp, #20
 800d30e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d310:	6824      	ldr	r4, [r4, #0]
 800d312:	4f05      	ldr	r7, [pc, #20]	; (800d328 <_wcrtomb_r+0x4c>)
 800d314:	6a24      	ldr	r4, [r4, #32]
 800d316:	2c00      	cmp	r4, #0
 800d318:	bf08      	it	eq
 800d31a:	463c      	moveq	r4, r7
 800d31c:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 800d320:	e7ed      	b.n	800d2fe <_wcrtomb_r+0x22>
 800d322:	bf00      	nop
 800d324:	2000000c 	.word	0x2000000c
 800d328:	20000510 	.word	0x20000510

0800d32c <__ascii_wctomb>:
 800d32c:	b149      	cbz	r1, 800d342 <__ascii_wctomb+0x16>
 800d32e:	2aff      	cmp	r2, #255	; 0xff
 800d330:	bf85      	ittet	hi
 800d332:	238a      	movhi	r3, #138	; 0x8a
 800d334:	6003      	strhi	r3, [r0, #0]
 800d336:	700a      	strbls	r2, [r1, #0]
 800d338:	f04f 30ff 	movhi.w	r0, #4294967295
 800d33c:	bf98      	it	ls
 800d33e:	2001      	movls	r0, #1
 800d340:	4770      	bx	lr
 800d342:	4608      	mov	r0, r1
 800d344:	4770      	bx	lr

0800d346 <abort>:
 800d346:	b508      	push	{r3, lr}
 800d348:	2006      	movs	r0, #6
 800d34a:	f000 f82b 	bl	800d3a4 <raise>
 800d34e:	2001      	movs	r0, #1
 800d350:	f7fb ffca 	bl	80092e8 <_exit>

0800d354 <_raise_r>:
 800d354:	291f      	cmp	r1, #31
 800d356:	b538      	push	{r3, r4, r5, lr}
 800d358:	4604      	mov	r4, r0
 800d35a:	460d      	mov	r5, r1
 800d35c:	d904      	bls.n	800d368 <_raise_r+0x14>
 800d35e:	2316      	movs	r3, #22
 800d360:	6003      	str	r3, [r0, #0]
 800d362:	f04f 30ff 	mov.w	r0, #4294967295
 800d366:	bd38      	pop	{r3, r4, r5, pc}
 800d368:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d36a:	b112      	cbz	r2, 800d372 <_raise_r+0x1e>
 800d36c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d370:	b94b      	cbnz	r3, 800d386 <_raise_r+0x32>
 800d372:	4620      	mov	r0, r4
 800d374:	f000 f830 	bl	800d3d8 <_getpid_r>
 800d378:	462a      	mov	r2, r5
 800d37a:	4601      	mov	r1, r0
 800d37c:	4620      	mov	r0, r4
 800d37e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d382:	f000 b817 	b.w	800d3b4 <_kill_r>
 800d386:	2b01      	cmp	r3, #1
 800d388:	d00a      	beq.n	800d3a0 <_raise_r+0x4c>
 800d38a:	1c59      	adds	r1, r3, #1
 800d38c:	d103      	bne.n	800d396 <_raise_r+0x42>
 800d38e:	2316      	movs	r3, #22
 800d390:	6003      	str	r3, [r0, #0]
 800d392:	2001      	movs	r0, #1
 800d394:	bd38      	pop	{r3, r4, r5, pc}
 800d396:	2400      	movs	r4, #0
 800d398:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d39c:	4628      	mov	r0, r5
 800d39e:	4798      	blx	r3
 800d3a0:	2000      	movs	r0, #0
 800d3a2:	bd38      	pop	{r3, r4, r5, pc}

0800d3a4 <raise>:
 800d3a4:	4b02      	ldr	r3, [pc, #8]	; (800d3b0 <raise+0xc>)
 800d3a6:	4601      	mov	r1, r0
 800d3a8:	6818      	ldr	r0, [r3, #0]
 800d3aa:	f7ff bfd3 	b.w	800d354 <_raise_r>
 800d3ae:	bf00      	nop
 800d3b0:	2000000c 	.word	0x2000000c

0800d3b4 <_kill_r>:
 800d3b4:	b538      	push	{r3, r4, r5, lr}
 800d3b6:	4c07      	ldr	r4, [pc, #28]	; (800d3d4 <_kill_r+0x20>)
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	4605      	mov	r5, r0
 800d3bc:	4608      	mov	r0, r1
 800d3be:	4611      	mov	r1, r2
 800d3c0:	6023      	str	r3, [r4, #0]
 800d3c2:	f7fb ff81 	bl	80092c8 <_kill>
 800d3c6:	1c43      	adds	r3, r0, #1
 800d3c8:	d102      	bne.n	800d3d0 <_kill_r+0x1c>
 800d3ca:	6823      	ldr	r3, [r4, #0]
 800d3cc:	b103      	cbz	r3, 800d3d0 <_kill_r+0x1c>
 800d3ce:	602b      	str	r3, [r5, #0]
 800d3d0:	bd38      	pop	{r3, r4, r5, pc}
 800d3d2:	bf00      	nop
 800d3d4:	2000099c 	.word	0x2000099c

0800d3d8 <_getpid_r>:
 800d3d8:	f7fb bf6e 	b.w	80092b8 <_getpid>

0800d3dc <_init>:
 800d3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3de:	bf00      	nop
 800d3e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3e2:	bc08      	pop	{r3}
 800d3e4:	469e      	mov	lr, r3
 800d3e6:	4770      	bx	lr

0800d3e8 <_fini>:
 800d3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3ea:	bf00      	nop
 800d3ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3ee:	bc08      	pop	{r3}
 800d3f0:	469e      	mov	lr, r3
 800d3f2:	4770      	bx	lr
