# Day 2: Introduction to Verilog RTL Design and Synthesis

## Overview
we focused on Verilog RTL design and synthesis using tools like Iverilog and Yosys, within the SKY130 process design kit (PDK).

## Tasks Completed

### 1. SKY130RTL D1SK1: Introduction to Open-Source Simulator Iverilog

  
### 2. SKY130RTL D1SK2: Labs Using Iverilog and GTKWave


### 3. SKY130RTL D1SK3: Introduction to Yosys and Logic Synthesis

  
### 4. SKY130RTL D1SK4: Labs Using Yosys and Sky130 PDKs


## Challenges Faced


## Next Steps


## Resources

