circuit AllToAllController :
  module AllToAllController :
    input clock : Clock
    input reset : UInt<1>
    output io : { processor : { flip cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : { inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, rs1 : UInt<64>, rs2 : UInt<64>}}, resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { rd : UInt<5>, data : UInt<64>}}, busy : UInt<1>, interrupt : UInt<1>, flip exception : UInt<1>}, flip mesh : { flip cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : { load : UInt<1>, store : UInt<1>, doAllToAll : UInt<1>, rs1 : UInt<64>, rs2 : UInt<64>}}, resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>}}, busy : UInt<1>}}

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[AllToAllController.scala 44:22]
    reg r : UInt<5>, clock with :
      reset => (UInt<1>("h0"), r) @[Reg.scala 15:16]
    when UInt<1>("h1") : @[Reg.scala 16:19]
      r <= io.processor.cmd.bits.inst.rd @[Reg.scala 16:23]
    reg rd_address_mem : UInt<5>, clock with :
      reset => (UInt<1>("h0"), rd_address_mem) @[Reg.scala 15:16]
    when UInt<1>("h1") : @[Reg.scala 16:19]
      rd_address_mem <= r @[Reg.scala 16:23]
    reg rd_address_mem_resp_stall : UInt<5>, clock with :
      reset => (UInt<1>("h0"), rd_address_mem_resp_stall) @[AllToAllController.scala 56:38]
    reg rd_address_action : UInt<5>, clock with :
      reset => (UInt<1>("h0"), rd_address_action) @[AllToAllController.scala 57:30]
    reg rd_address : UInt<5>, clock with :
      reset => (UInt<1>("h0"), rd_address) @[AllToAllController.scala 59:23]
    reg resp_signal : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[AllToAllController.scala 66:28]
    node _T = eq(io.processor.resp.ready, UInt<1>("h0")) @[AllToAllController.scala 68:20]
    node stall_resp = and(_T, resp_signal) @[AllToAllController.scala 68:33]
    io.processor.interrupt <= UInt<1>("h0") @[AllToAllController.scala 72:26]
    io.mesh.cmd.bits.rs1 <= io.processor.cmd.bits.rs1 @[AllToAllController.scala 75:24]
    io.mesh.cmd.bits.rs2 <= io.processor.cmd.bits.rs2 @[AllToAllController.scala 76:24]
    io.processor.resp.bits.data <= io.mesh.resp.bits.data @[AllToAllController.scala 80:19]
    io.processor.resp.valid <= resp_signal @[AllToAllController.scala 84:15]
    node _T_1 = eq(io.processor.cmd.bits.inst.opcode, UInt<6>("h2b")) @[AllToAllController.scala 91:60]
    node action_signal = and(io.processor.cmd.valid, _T_1) @[AllToAllController.scala 91:34]
    node done_action_signal = eq(io.mesh.busy, UInt<1>("h0")) @[AllToAllController.scala 92:28]
    node _T_2 = eq(io.processor.cmd.bits.inst.opcode, UInt<4>("hb")) @[AllToAllController.scala 95:54]
    node mem_cmd = and(io.processor.cmd.valid, _T_2) @[AllToAllController.scala 95:28]
    node load_signal = eq(io.processor.cmd.bits.inst.funct, UInt<1>("h1")) @[AllToAllController.scala 97:42]
    node store_signal = eq(io.processor.cmd.bits.inst.funct, UInt<2>("h2")) @[AllToAllController.scala 99:43]
    io.mesh.cmd.valid <= io.processor.cmd.valid @[AllToAllController.scala 102:21]
    node _T_3 = and(mem_cmd, load_signal) @[AllToAllController.scala 103:36]
    io.mesh.cmd.bits.load <= _T_3 @[AllToAllController.scala 103:25]
    node _T_4 = and(mem_cmd, store_signal) @[AllToAllController.scala 104:37]
    io.mesh.cmd.bits.store <= _T_4 @[AllToAllController.scala 104:26]
    io.mesh.cmd.bits.doAllToAll <= action_signal @[AllToAllController.scala 105:31]
    node _T_5 = eq(state, UInt<3>("h0")) @[AllToAllController.scala 107:14]
    when _T_5 : @[AllToAllController.scala 107:23]
      io.processor.busy <= UInt<1>("h0") @[AllToAllController.scala 109:23]
      io.processor.cmd.ready <= UInt<1>("h1") @[AllToAllController.scala 110:16]
      io.mesh.cmd.valid <= io.processor.cmd.valid @[AllToAllController.scala 112:23]
      io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 119:24]
      io.processor.resp.bits.rd <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 121:31]
      rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 123:16]
      when action_signal : @[AllToAllController.scala 125:24]
        state <= UInt<3>("h1") @[AllToAllController.scala 126:13]
      else :
        node _T_6 = and(mem_cmd, load_signal) @[AllToAllController.scala 127:24]
        when _T_6 : @[AllToAllController.scala 127:39]
          state <= UInt<3>("h4") @[AllToAllController.scala 128:13]
        else :
          node _T_7 = and(mem_cmd, store_signal) @[AllToAllController.scala 129:24]
          when _T_7 : @[AllToAllController.scala 129:40]
            state <= UInt<3>("h5") @[AllToAllController.scala 130:13]
          else :
            state <= UInt<3>("h0") @[AllToAllController.scala 132:13]
    else :
      node _T_8 = eq(state, UInt<3>("h4")) @[AllToAllController.scala 135:20]
      when _T_8 : @[AllToAllController.scala 135:35]
        io.processor.busy <= UInt<1>("h0") @[AllToAllController.scala 137:23]
        io.processor.cmd.ready <= UInt<1>("h1") @[AllToAllController.scala 138:16]
        io.mesh.cmd.valid <= io.processor.cmd.valid @[AllToAllController.scala 140:23]
        io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 146:17]
        io.processor.resp.bits.data <= UInt<6>("h20") @[AllToAllController.scala 147:21]
        io.mesh.resp.ready <= io.processor.resp.ready @[AllToAllController.scala 151:24]
        io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 153:31]
        node _T_9 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 165:28]
        node _T_10 = and(action_signal, _T_9) @[AllToAllController.scala 165:25]
        when _T_10 : @[AllToAllController.scala 165:40]
          state <= UInt<3>("h1") @[AllToAllController.scala 166:13]
        else :
          node _T_11 = and(mem_cmd, load_signal) @[AllToAllController.scala 167:24]
          node _T_12 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 167:42]
          node _T_13 = and(_T_11, _T_12) @[AllToAllController.scala 167:39]
          when _T_13 : @[AllToAllController.scala 167:54]
            state <= UInt<3>("h4") @[AllToAllController.scala 168:13]
          else :
            node _T_14 = and(mem_cmd, store_signal) @[AllToAllController.scala 169:24]
            node _T_15 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 169:43]
            node _T_16 = and(_T_14, _T_15) @[AllToAllController.scala 169:40]
            when _T_16 : @[AllToAllController.scala 169:55]
              state <= UInt<3>("h5") @[AllToAllController.scala 170:13]
            else :
              when stall_resp : @[AllToAllController.scala 171:27]
                state <= UInt<3>("h7") @[AllToAllController.scala 172:13]
              else :
                state <= UInt<3>("h0") @[AllToAllController.scala 174:13]
      else :
        node _T_17 = eq(state, UInt<3>("h5")) @[AllToAllController.scala 177:20]
        when _T_17 : @[AllToAllController.scala 177:36]
          io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 180:23]
          io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 182:16]
          io.mesh.cmd.valid <= UInt<1>("h0") @[AllToAllController.scala 184:23]
          io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 190:17]
          io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 194:24]
          io.processor.resp.bits.rd <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 196:31]
          state <= UInt<3>("h6") @[AllToAllController.scala 210:11]
        else :
          node _T_18 = eq(state, UInt<3>("h6")) @[AllToAllController.scala 212:20]
          when _T_18 : @[AllToAllController.scala 212:35]
            node _T_19 = or(UInt<1>("h0"), stall_resp) @[AllToAllController.scala 214:34]
            io.processor.busy <= _T_19 @[AllToAllController.scala 214:23]
            node _T_20 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 215:29]
            node _T_21 = and(UInt<1>("h1"), _T_20) @[AllToAllController.scala 215:26]
            io.processor.cmd.ready <= _T_21 @[AllToAllController.scala 215:16]
            node _T_22 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 217:40]
            node _T_23 = and(io.processor.cmd.valid, _T_22) @[AllToAllController.scala 217:37]
            io.mesh.cmd.valid <= _T_23 @[AllToAllController.scala 217:23]
            io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 223:17]
            io.mesh.resp.ready <= io.processor.resp.ready @[AllToAllController.scala 227:24]
            io.processor.resp.bits.rd <= rd_address_mem @[AllToAllController.scala 229:31]
            node _T_24 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 241:28]
            node _T_25 = and(action_signal, _T_24) @[AllToAllController.scala 241:25]
            when _T_25 : @[AllToAllController.scala 241:40]
              state <= UInt<3>("h1") @[AllToAllController.scala 242:13]
            else :
              node _T_26 = and(mem_cmd, load_signal) @[AllToAllController.scala 243:24]
              node _T_27 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 243:42]
              node _T_28 = and(_T_26, _T_27) @[AllToAllController.scala 243:39]
              when _T_28 : @[AllToAllController.scala 243:54]
                state <= UInt<3>("h4") @[AllToAllController.scala 244:13]
              else :
                node _T_29 = and(mem_cmd, store_signal) @[AllToAllController.scala 245:24]
                node _T_30 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 245:43]
                node _T_31 = and(_T_29, _T_30) @[AllToAllController.scala 245:40]
                when _T_31 : @[AllToAllController.scala 245:55]
                  state <= UInt<3>("h5") @[AllToAllController.scala 246:13]
                else :
                  when stall_resp : @[AllToAllController.scala 247:27]
                    state <= UInt<3>("h7") @[AllToAllController.scala 248:13]
                  else :
                    state <= UInt<3>("h0") @[AllToAllController.scala 250:13]
          else :
            node _T_32 = eq(state, UInt<3>("h7")) @[AllToAllController.scala 253:20]
            when _T_32 : @[AllToAllController.scala 253:41]
              io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 257:23]
              io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 258:16]
              io.mesh.cmd.valid <= UInt<1>("h0") @[AllToAllController.scala 259:23]
              io.mesh.resp.ready <= io.processor.resp.ready @[AllToAllController.scala 262:24]
              io.processor.resp.bits.rd <= rd_address_mem_resp_stall @[AllToAllController.scala 264:31]
              when stall_resp : @[AllToAllController.scala 266:21]
                resp_signal <= UInt<1>("h1") @[AllToAllController.scala 268:19]
                state <= UInt<3>("h7") @[AllToAllController.scala 269:13]
              else :
                resp_signal <= UInt<1>("h0") @[AllToAllController.scala 273:19]
                state <= UInt<3>("h0") @[AllToAllController.scala 274:13]
            else :
              node _T_33 = eq(state, UInt<3>("h1")) @[AllToAllController.scala 278:20]
              when _T_33 : @[AllToAllController.scala 278:31]
                io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 280:23]
                io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 281:16]
                resp_signal <= UInt<1>("h0") @[AllToAllController.scala 283:17]
                rd_address_action <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 285:23]
                io.mesh.resp.ready <= resp_signal @[AllToAllController.scala 288:24]
                io.processor.resp.bits.rd <= rd_address_mem @[AllToAllController.scala 290:31]
                state <= UInt<3>("h2") @[AllToAllController.scala 292:11]
              else :
                node _T_34 = eq(state, UInt<3>("h2")) @[AllToAllController.scala 294:20]
                when _T_34 : @[AllToAllController.scala 294:41]
                  io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 296:23]
                  io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 297:16]
                  io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 300:24]
                  io.processor.resp.bits.rd <= rd_address_action @[AllToAllController.scala 302:31]
                  when done_action_signal : @[AllToAllController.scala 304:30]
                    state <= UInt<3>("h3") @[AllToAllController.scala 305:13]
                  else :
                    state <= UInt<3>("h2") @[AllToAllController.scala 307:13]
                else :
                  node _T_35 = eq(state, UInt<3>("h3")) @[AllToAllController.scala 310:20]
                  when _T_35 : @[AllToAllController.scala 310:36]
                    io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 312:23]
                    io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 313:16]
                    io.mesh.resp.ready <= UInt<1>("h1") @[AllToAllController.scala 317:24]
                    io.processor.resp.bits.rd <= rd_address_action @[AllToAllController.scala 319:31]
                    state <= UInt<3>("h0") @[AllToAllController.scala 321:11]
                  else :
                    io.processor.busy <= UInt<1>("h0") @[AllToAllController.scala 325:23]
                    io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 326:16]
                    io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 329:24]
                    io.processor.resp.bits.rd <= rd_address_mem @[AllToAllController.scala 331:31]
                    state <= UInt<3>("h0") @[AllToAllController.scala 333:11]

