# system info DE4_QSYS_tb on 2015.07.01.13:29:37
system_info:
name,value
DEVICE,EP4SGX530KH40C2
DEVICE_FAMILY,Stratix IV
GENERATION_ID,1435753704
#
#
# Files generated for DE4_QSYS_tb on 2015.07.01.13:29:37
files:
filepath,kind,attributes,module,is_top
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/DE4_QSYS_tb.v,VERILOG,,DE4_QSYS_tb,true
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS.v,VERILOG,,DE4_QSYS,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0004,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_conduit_bfm_0004.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0004,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0005,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_conduit_bfm_0005.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0005,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0006,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_conduit_bfm_0006.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0006,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_if_ddr2_mem_model_top_mem_if_dm_pins_en_mem_if_dqsn_en.sv,SYSTEM_VERILOG,,alt_mem_if_ddr2_mem_model_top_mem_if_dm_pins_en_mem_if_dqsn_en,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_if_common_ddr_mem_model_mem_if_dm_pins_en_mem_if_dqsn_en.sv,SYSTEM_VERILOG,,alt_mem_if_ddr2_mem_model_top_mem_if_dm_pins_en_mem_if_dqsn_en,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_onchip_memory.hex,HEX,,DE4_QSYS_onchip_memory,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_onchip_memory.v,VERILOG,,DE4_QSYS_onchip_memory,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys.ocp,OTHER,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys.sdc,SDC,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys.vo,VERILOG,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_bht_ram.dat,DAT,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_bht_ram.hex,HEX,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_bht_ram.mif,MIF,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_dc_tag_ram.dat,DAT,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_dc_tag_ram.hex,HEX,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_dc_tag_ram.mif,MIF,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_ic_tag_ram.dat,DAT,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_ic_tag_ram.hex,HEX,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_ic_tag_ram.mif,MIF,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk.v,VERILOG,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v,VERILOG,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v,VERILOG,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_mult_cell.v,VERILOG,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_nios2_waves.do,OTHER,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_ociram_default_contents.dat,DAT,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_ociram_default_contents.hex,HEX,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_ociram_default_contents.mif,MIF,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_oci_test_bench.v,VERILOG,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_a.dat,DAT,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_a.hex,HEX,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_a.mif,MIF,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_b.dat,DAT,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_b.hex,HEX,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_b.mif,MIF,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_nios2_qsys_test_bench.v,VERILOG,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_jtag_uart.v,VERILOG,,DE4_QSYS_jtag_uart,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_sysid.vo,VERILOG,,DE4_QSYS_sysid,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_timer.v,VERILOG,,DE4_QSYS_timer,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_led.v,VERILOG,,DE4_QSYS_led,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_button.v,VERILOG,,DE4_QSYS_button,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_ddr2_i2c_scl.v,VERILOG,,DE4_QSYS_ddr2_i2c_scl,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_ddr2_i2c_sda.v,VERILOG,,DE4_QSYS_ddr2_i2c_sda,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_dma.v,VERILOG,,DE4_QSYS_dma,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_addr_router.sv,SYSTEM_VERILOG,,DE4_QSYS_addr_router,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_addr_router_001.sv,SYSTEM_VERILOG,,DE4_QSYS_addr_router_001,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_addr_router_002.sv,SYSTEM_VERILOG,,DE4_QSYS_addr_router_002,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_id_router.sv,SYSTEM_VERILOG,,DE4_QSYS_id_router,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_id_router_002.sv,SYSTEM_VERILOG,,DE4_QSYS_id_router_002,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_id_router_005.sv,SYSTEM_VERILOG,,DE4_QSYS_id_router_005,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_addr_router_004.sv,SYSTEM_VERILOG,,DE4_QSYS_addr_router_004,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_id_router_006.sv,SYSTEM_VERILOG,,DE4_QSYS_id_router_006,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_cmd_xbar_demux.sv,SYSTEM_VERILOG,,DE4_QSYS_cmd_xbar_demux,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,DE4_QSYS_cmd_xbar_demux_001,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_cmd_xbar_demux_002.sv,SYSTEM_VERILOG,,DE4_QSYS_cmd_xbar_demux_002,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE4_QSYS_cmd_xbar_mux,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_cmd_xbar_mux.sv,SYSTEM_VERILOG,,DE4_QSYS_cmd_xbar_mux,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE4_QSYS_cmd_xbar_mux_005,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_cmd_xbar_mux_005.sv,SYSTEM_VERILOG,,DE4_QSYS_cmd_xbar_mux_005,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_rsp_xbar_demux.sv,SYSTEM_VERILOG,,DE4_QSYS_rsp_xbar_demux,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_rsp_xbar_demux_002.sv,SYSTEM_VERILOG,,DE4_QSYS_rsp_xbar_demux_002,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_rsp_xbar_demux_005.sv,SYSTEM_VERILOG,,DE4_QSYS_rsp_xbar_demux_005,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE4_QSYS_rsp_xbar_mux,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_rsp_xbar_mux.sv,SYSTEM_VERILOG,,DE4_QSYS_rsp_xbar_mux,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE4_QSYS_rsp_xbar_mux_001,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_rsp_xbar_mux_001.sv,SYSTEM_VERILOG,,DE4_QSYS_rsp_xbar_mux_001,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_cmd_xbar_demux_004.sv,SYSTEM_VERILOG,,DE4_QSYS_cmd_xbar_demux_004,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_rsp_xbar_demux_006.sv,SYSTEM_VERILOG,,DE4_QSYS_rsp_xbar_demux_006,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE4_QSYS_rsp_xbar_mux_004,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_rsp_xbar_mux_004.sv,SYSTEM_VERILOG,,DE4_QSYS_rsp_xbar_mux_004,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,VERILOG,,altera_avalon_st_handshake_clock_crosser,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_handshake_clock_crosser,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_irq_mapper.sv,SYSTEM_VERILOG,,DE4_QSYS_irq_mapper,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_irq_clock_crosser.sv,SYSTEM_VERILOG,,altera_irq_clock_crosser,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_pll0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_acv_ldc.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altdq_dqs2_abstract.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altdq_dqs2_cal_delays.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_p0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/afi_mux_ddrx.v,VERILOG,,afi_mux_ddrx,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_software/sequencer.c,OTHER,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_software/sequencer.h,OTHER,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_software/sequencer_defines.h,OTHER,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_make_qsys_seq.tcl,OTHER,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst_test_bench.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_mem_if_sequencer_rst.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_ac_ROM_no_ifdef_params.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_ac_ROM_reg.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_bitcheck.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_core.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_datamux.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_data_broadcast.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_data_decoder.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_ddr2.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_di_buffer.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_di_buffer_wrap.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_dm_decoder.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_generic.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_inst_ROM_no_ifdef_params.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_inst_ROM_reg.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_jumplogic.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_lfsr12.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_lfsr36.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_lfsr72.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_pattern_fifo.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_ram.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_ram_csr.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_read_datapath.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/rw_manager_write_decoder.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_data_mgr.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_phy_mgr.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_reg_file.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_scc_acv_phase_decode.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_scc_acv_wrapper.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_scc_mgr.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_scc_reg_file.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_scc_siii_phase_decode.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_scc_siii_wrapper.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_scc_sv_phase_decode.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/sequencer_scc_sv_wrapper.sv,SYSTEM_VERILOG,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_sequencer_mem.hex,HEX,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_AC_ROM.hex,HEX,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_inst_ROM.hex,HEX,,DE4_QSYS_mem_if_ddr2_emif_s0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v,VERILOG,,DE4_QSYS_mem_if_ddr2_emif_c0,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_mem_if_oct_stratixiv.sv,SYSTEM_VERILOG,,altera_mem_if_oct_stratixiv,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_mem_if_dll_stratixiv.sv,SYSTEM_VERILOG,,altera_mem_if_dll_stratixiv,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_addr_cmd.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_addr_cmd_wrap.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ddr2_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ddr3_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_rdwr_data_tmg.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_arbiter.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_burst_gen.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_cmd_gen.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_csr.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_buffer.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_buffer_manager.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_burst_tracking.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_dataid_manager.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_fifo.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_list.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_rdata_path.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_wdata_path.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_define.iv,VERILOG_INCLUDE,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ecc_decoder.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ecc_encoder.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_axi_st_converter.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_input_if.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_rank_timer.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_sideband.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_tbp.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_timing_param.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_controller.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_controller_st_top.v,VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv,SYSTEM_VERILOG,,alt_mem_if_nextgen_ddr2_controller_core,false
DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/alt_mem_ddrx_mm_st_converter.v,VERILOG,,alt_mem_ddrx_mm_st_converter,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
DE4_QSYS_tb.DE4_QSYS_inst,DE4_QSYS
DE4_QSYS_tb.DE4_QSYS_inst.onchip_memory,DE4_QSYS_onchip_memory
DE4_QSYS_tb.DE4_QSYS_inst.mem_if_ddr2_emif,DE4_QSYS_mem_if_ddr2_emif
DE4_QSYS_tb.DE4_QSYS_inst.mem_if_ddr2_emif.pll0,DE4_QSYS_mem_if_ddr2_emif_pll0
DE4_QSYS_tb.DE4_QSYS_inst.mem_if_ddr2_emif.p0,DE4_QSYS_mem_if_ddr2_emif_p0
DE4_QSYS_tb.DE4_QSYS_inst.mem_if_ddr2_emif.m0,afi_mux_ddrx
DE4_QSYS_tb.DE4_QSYS_inst.mem_if_ddr2_emif.s0,DE4_QSYS_mem_if_ddr2_emif_s0
DE4_QSYS_tb.DE4_QSYS_inst.mem_if_ddr2_emif.c0,DE4_QSYS_mem_if_ddr2_emif_c0
DE4_QSYS_tb.DE4_QSYS_inst.mem_if_ddr2_emif.c0.ng0,alt_mem_if_nextgen_ddr2_controller_core
DE4_QSYS_tb.DE4_QSYS_inst.mem_if_ddr2_emif.c0.a0,alt_mem_ddrx_mm_st_converter
DE4_QSYS_tb.DE4_QSYS_inst.mem_if_ddr2_emif.oct0,altera_mem_if_oct_stratixiv
DE4_QSYS_tb.DE4_QSYS_inst.mem_if_ddr2_emif.dll0,altera_mem_if_dll_stratixiv
DE4_QSYS_tb.DE4_QSYS_inst.nios2_qsys,DE4_QSYS_nios2_qsys
DE4_QSYS_tb.DE4_QSYS_inst.jtag_uart,DE4_QSYS_jtag_uart
DE4_QSYS_tb.DE4_QSYS_inst.sysid,DE4_QSYS_sysid
DE4_QSYS_tb.DE4_QSYS_inst.timer,DE4_QSYS_timer
DE4_QSYS_tb.DE4_QSYS_inst.led,DE4_QSYS_led
DE4_QSYS_tb.DE4_QSYS_inst.button,DE4_QSYS_button
DE4_QSYS_tb.DE4_QSYS_inst.mm_clock_crossing_bridge_io,altera_avalon_mm_clock_crossing_bridge
DE4_QSYS_tb.DE4_QSYS_inst.ddr2_i2c_scl,DE4_QSYS_ddr2_i2c_scl
DE4_QSYS_tb.DE4_QSYS_inst.ddr2_i2c_sda,DE4_QSYS_ddr2_i2c_sda
DE4_QSYS_tb.DE4_QSYS_inst.dma,DE4_QSYS_dma
DE4_QSYS_tb.DE4_QSYS_inst.nios2_qsys_instruction_master_translator,altera_merlin_master_translator
DE4_QSYS_tb.DE4_QSYS_inst.nios2_qsys_data_master_translator,altera_merlin_master_translator
DE4_QSYS_tb.DE4_QSYS_inst.dma_read_master_translator,altera_merlin_master_translator
DE4_QSYS_tb.DE4_QSYS_inst.dma_write_master_translator,altera_merlin_master_translator
DE4_QSYS_tb.DE4_QSYS_inst.mm_clock_crossing_bridge_io_m0_translator,altera_merlin_master_translator
DE4_QSYS_tb.DE4_QSYS_inst.nios2_qsys_jtag_debug_module_translator,altera_merlin_slave_translator
DE4_QSYS_tb.DE4_QSYS_inst.onchip_memory_s1_translator,altera_merlin_slave_translator
DE4_QSYS_tb.DE4_QSYS_inst.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
DE4_QSYS_tb.DE4_QSYS_inst.mm_clock_crossing_bridge_io_s0_translator,altera_merlin_slave_translator
DE4_QSYS_tb.DE4_QSYS_inst.dma_control_port_slave_translator,altera_merlin_slave_translator
DE4_QSYS_tb.DE4_QSYS_inst.mem_if_ddr2_emif_avl_translator,altera_merlin_slave_translator
DE4_QSYS_tb.DE4_QSYS_inst.button_s1_translator,altera_merlin_slave_translator
DE4_QSYS_tb.DE4_QSYS_inst.led_s1_translator,altera_merlin_slave_translator
DE4_QSYS_tb.DE4_QSYS_inst.timer_s1_translator,altera_merlin_slave_translator
DE4_QSYS_tb.DE4_QSYS_inst.sysid_control_slave_translator,altera_merlin_slave_translator
DE4_QSYS_tb.DE4_QSYS_inst.ddr2_i2c_scl_s1_translator,altera_merlin_slave_translator
DE4_QSYS_tb.DE4_QSYS_inst.ddr2_i2c_sda_s1_translator,altera_merlin_slave_translator
DE4_QSYS_tb.DE4_QSYS_inst.nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
DE4_QSYS_tb.DE4_QSYS_inst.nios2_qsys_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
DE4_QSYS_tb.DE4_QSYS_inst.dma_read_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
DE4_QSYS_tb.DE4_QSYS_inst.dma_write_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
DE4_QSYS_tb.DE4_QSYS_inst.mm_clock_crossing_bridge_io_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
DE4_QSYS_tb.DE4_QSYS_inst.nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DE4_QSYS_tb.DE4_QSYS_inst.onchip_memory_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DE4_QSYS_tb.DE4_QSYS_inst.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DE4_QSYS_tb.DE4_QSYS_inst.mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DE4_QSYS_tb.DE4_QSYS_inst.dma_control_port_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DE4_QSYS_tb.DE4_QSYS_inst.mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DE4_QSYS_tb.DE4_QSYS_inst.button_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DE4_QSYS_tb.DE4_QSYS_inst.led_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DE4_QSYS_tb.DE4_QSYS_inst.timer_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DE4_QSYS_tb.DE4_QSYS_inst.sysid_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DE4_QSYS_tb.DE4_QSYS_inst.ddr2_i2c_scl_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DE4_QSYS_tb.DE4_QSYS_inst.ddr2_i2c_sda_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DE4_QSYS_tb.DE4_QSYS_inst.nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.ddr2_i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.ddr2_i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.ddr2_i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.ddr2_i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
DE4_QSYS_tb.DE4_QSYS_inst.addr_router,DE4_QSYS_addr_router
DE4_QSYS_tb.DE4_QSYS_inst.addr_router_001,DE4_QSYS_addr_router_001
DE4_QSYS_tb.DE4_QSYS_inst.addr_router_002,DE4_QSYS_addr_router_002
DE4_QSYS_tb.DE4_QSYS_inst.addr_router_003,DE4_QSYS_addr_router_002
DE4_QSYS_tb.DE4_QSYS_inst.id_router,DE4_QSYS_id_router
DE4_QSYS_tb.DE4_QSYS_inst.id_router_001,DE4_QSYS_id_router
DE4_QSYS_tb.DE4_QSYS_inst.id_router_002,DE4_QSYS_id_router_002
DE4_QSYS_tb.DE4_QSYS_inst.id_router_003,DE4_QSYS_id_router_002
DE4_QSYS_tb.DE4_QSYS_inst.id_router_004,DE4_QSYS_id_router_002
DE4_QSYS_tb.DE4_QSYS_inst.id_router_005,DE4_QSYS_id_router_005
DE4_QSYS_tb.DE4_QSYS_inst.addr_router_004,DE4_QSYS_addr_router_004
DE4_QSYS_tb.DE4_QSYS_inst.id_router_006,DE4_QSYS_id_router_006
DE4_QSYS_tb.DE4_QSYS_inst.id_router_007,DE4_QSYS_id_router_006
DE4_QSYS_tb.DE4_QSYS_inst.id_router_008,DE4_QSYS_id_router_006
DE4_QSYS_tb.DE4_QSYS_inst.id_router_009,DE4_QSYS_id_router_006
DE4_QSYS_tb.DE4_QSYS_inst.id_router_010,DE4_QSYS_id_router_006
DE4_QSYS_tb.DE4_QSYS_inst.id_router_011,DE4_QSYS_id_router_006
DE4_QSYS_tb.DE4_QSYS_inst.limiter,altera_merlin_traffic_limiter
DE4_QSYS_tb.DE4_QSYS_inst.limiter_001,altera_merlin_traffic_limiter
DE4_QSYS_tb.DE4_QSYS_inst.limiter_002,altera_merlin_traffic_limiter
DE4_QSYS_tb.DE4_QSYS_inst.burst_adapter,altera_merlin_burst_adapter
DE4_QSYS_tb.DE4_QSYS_inst.burst_adapter_001,altera_merlin_burst_adapter
DE4_QSYS_tb.DE4_QSYS_inst.burst_adapter_002,altera_merlin_burst_adapter
DE4_QSYS_tb.DE4_QSYS_inst.burst_adapter_003,altera_merlin_burst_adapter
DE4_QSYS_tb.DE4_QSYS_inst.burst_adapter_004,altera_merlin_burst_adapter
DE4_QSYS_tb.DE4_QSYS_inst.rst_controller,altera_reset_controller
DE4_QSYS_tb.DE4_QSYS_inst.rst_controller_001,altera_reset_controller
DE4_QSYS_tb.DE4_QSYS_inst.rst_controller_002,altera_reset_controller
DE4_QSYS_tb.DE4_QSYS_inst.cmd_xbar_demux,DE4_QSYS_cmd_xbar_demux
DE4_QSYS_tb.DE4_QSYS_inst.cmd_xbar_demux_001,DE4_QSYS_cmd_xbar_demux_001
DE4_QSYS_tb.DE4_QSYS_inst.cmd_xbar_demux_002,DE4_QSYS_cmd_xbar_demux_002
DE4_QSYS_tb.DE4_QSYS_inst.cmd_xbar_demux_003,DE4_QSYS_cmd_xbar_demux_002
DE4_QSYS_tb.DE4_QSYS_inst.cmd_xbar_mux,DE4_QSYS_cmd_xbar_mux
DE4_QSYS_tb.DE4_QSYS_inst.cmd_xbar_mux_001,DE4_QSYS_cmd_xbar_mux
DE4_QSYS_tb.DE4_QSYS_inst.cmd_xbar_mux_005,DE4_QSYS_cmd_xbar_mux_005
DE4_QSYS_tb.DE4_QSYS_inst.rsp_xbar_demux,DE4_QSYS_rsp_xbar_demux
DE4_QSYS_tb.DE4_QSYS_inst.rsp_xbar_demux_001,DE4_QSYS_rsp_xbar_demux
DE4_QSYS_tb.DE4_QSYS_inst.rsp_xbar_demux_002,DE4_QSYS_rsp_xbar_demux_002
DE4_QSYS_tb.DE4_QSYS_inst.rsp_xbar_demux_003,DE4_QSYS_rsp_xbar_demux_002
DE4_QSYS_tb.DE4_QSYS_inst.rsp_xbar_demux_004,DE4_QSYS_rsp_xbar_demux_002
DE4_QSYS_tb.DE4_QSYS_inst.rsp_xbar_demux_005,DE4_QSYS_rsp_xbar_demux_005
DE4_QSYS_tb.DE4_QSYS_inst.rsp_xbar_mux,DE4_QSYS_rsp_xbar_mux
DE4_QSYS_tb.DE4_QSYS_inst.rsp_xbar_mux_001,DE4_QSYS_rsp_xbar_mux_001
DE4_QSYS_tb.DE4_QSYS_inst.cmd_xbar_demux_004,DE4_QSYS_cmd_xbar_demux_004
DE4_QSYS_tb.DE4_QSYS_inst.rsp_xbar_demux_006,DE4_QSYS_rsp_xbar_demux_006
DE4_QSYS_tb.DE4_QSYS_inst.rsp_xbar_demux_007,DE4_QSYS_rsp_xbar_demux_006
DE4_QSYS_tb.DE4_QSYS_inst.rsp_xbar_demux_008,DE4_QSYS_rsp_xbar_demux_006
DE4_QSYS_tb.DE4_QSYS_inst.rsp_xbar_demux_009,DE4_QSYS_rsp_xbar_demux_006
DE4_QSYS_tb.DE4_QSYS_inst.rsp_xbar_demux_010,DE4_QSYS_rsp_xbar_demux_006
DE4_QSYS_tb.DE4_QSYS_inst.rsp_xbar_demux_011,DE4_QSYS_rsp_xbar_demux_006
DE4_QSYS_tb.DE4_QSYS_inst.rsp_xbar_mux_004,DE4_QSYS_rsp_xbar_mux_004
DE4_QSYS_tb.DE4_QSYS_inst.width_adapter,altera_merlin_width_adapter
DE4_QSYS_tb.DE4_QSYS_inst.width_adapter_001,altera_merlin_width_adapter
DE4_QSYS_tb.DE4_QSYS_inst.width_adapter_002,altera_merlin_width_adapter
DE4_QSYS_tb.DE4_QSYS_inst.width_adapter_003,altera_merlin_width_adapter
DE4_QSYS_tb.DE4_QSYS_inst.width_adapter_004,altera_merlin_width_adapter
DE4_QSYS_tb.DE4_QSYS_inst.width_adapter_005,altera_merlin_width_adapter
DE4_QSYS_tb.DE4_QSYS_inst.crosser,altera_avalon_st_handshake_clock_crosser
DE4_QSYS_tb.DE4_QSYS_inst.crosser_001,altera_avalon_st_handshake_clock_crosser
DE4_QSYS_tb.DE4_QSYS_inst.crosser_002,altera_avalon_st_handshake_clock_crosser
DE4_QSYS_tb.DE4_QSYS_inst.crosser_003,altera_avalon_st_handshake_clock_crosser
DE4_QSYS_tb.DE4_QSYS_inst.crosser_004,altera_avalon_st_handshake_clock_crosser
DE4_QSYS_tb.DE4_QSYS_inst.crosser_005,altera_avalon_st_handshake_clock_crosser
DE4_QSYS_tb.DE4_QSYS_inst.crosser_006,altera_avalon_st_handshake_clock_crosser
DE4_QSYS_tb.DE4_QSYS_inst.crosser_007,altera_avalon_st_handshake_clock_crosser
DE4_QSYS_tb.DE4_QSYS_inst.crosser_008,altera_avalon_st_handshake_clock_crosser
DE4_QSYS_tb.DE4_QSYS_inst.crosser_009,altera_avalon_st_handshake_clock_crosser
DE4_QSYS_tb.DE4_QSYS_inst.crosser_010,altera_avalon_st_handshake_clock_crosser
DE4_QSYS_tb.DE4_QSYS_inst.crosser_011,altera_avalon_st_handshake_clock_crosser
DE4_QSYS_tb.DE4_QSYS_inst.crosser_012,altera_avalon_st_handshake_clock_crosser
DE4_QSYS_tb.DE4_QSYS_inst.crosser_013,altera_avalon_st_handshake_clock_crosser
DE4_QSYS_tb.DE4_QSYS_inst.irq_mapper,DE4_QSYS_irq_mapper
DE4_QSYS_tb.DE4_QSYS_inst.irq_synchronizer,altera_irq_clock_crosser
DE4_QSYS_tb.DE4_QSYS_inst_clk_bfm,altera_avalon_clock_source
DE4_QSYS_tb.DE4_QSYS_inst_reset_bfm,altera_avalon_reset_source
DE4_QSYS_tb.DE4_QSYS_inst_oct_bfm,altera_conduit_bfm
DE4_QSYS_tb.DE4_QSYS_inst_mem_if_ddr2_emif_status_bfm,altera_conduit_bfm_0002
DE4_QSYS_tb.DE4_QSYS_inst_led_bfm,altera_conduit_bfm_0003
DE4_QSYS_tb.DE4_QSYS_inst_button_bfm,altera_conduit_bfm_0004
DE4_QSYS_tb.DE4_QSYS_inst_ddr2_i2c_scl_bfm,altera_conduit_bfm_0005
DE4_QSYS_tb.DE4_QSYS_inst_ddr2_i2c_sda_bfm,altera_conduit_bfm_0006
DE4_QSYS_tb.mem_if_ddr2_emif_mem_model,alt_mem_if_ddr2_mem_model_top_mem_if_dm_pins_en_mem_if_dqsn_en
