// Seed: 3974770721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output tri0 id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_5 = 0;
  wire id_7 = id_7;
  assign id_6 = 1;
  logic id_8;
  ;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    input  wand  id_2
);
  parameter id_4 = !1;
  initial id_1 = #id_5 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
