\doxysection{Référence de la structure PWR\+\_\+\+PVDType\+Def}
\hypertarget{struct_p_w_r___p_v_d_type_def}{}\label{struct_p_w_r___p_v_d_type_def}\index{PWR\_PVDTypeDef@{PWR\_PVDTypeDef}}


PWR PVD configuration structure definition.  




{\ttfamily \#include $<$stm32g4xx\+\_\+hal\+\_\+pwr.\+h$>$}

\doxysubsubsection*{Champs de données}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_abf0db5c2b84ba24ffeedab5cf06bad31}{PVDLevel}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}
\end{DoxyCompactItemize}


\doxysubsection{Description détaillée}
PWR PVD configuration structure definition. 

\doxysubsection{Documentation des champs}
\Hypertarget{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}\index{PWR\_PVDTypeDef@{PWR\_PVDTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!PWR\_PVDTypeDef@{PWR\_PVDTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily \label{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839} 
uint32\+\_\+t Mode}

Mode\+: Specifies the operating mode for the selected pins. This parameter can be a value of \doxylink{group___p_w_r___p_v_d___mode}{PWR PVD interrupt and event mode}. \Hypertarget{struct_p_w_r___p_v_d_type_def_abf0db5c2b84ba24ffeedab5cf06bad31}\index{PWR\_PVDTypeDef@{PWR\_PVDTypeDef}!PVDLevel@{PVDLevel}}
\index{PVDLevel@{PVDLevel}!PWR\_PVDTypeDef@{PWR\_PVDTypeDef}}
\doxysubsubsection{\texorpdfstring{PVDLevel}{PVDLevel}}
{\footnotesize\ttfamily \label{struct_p_w_r___p_v_d_type_def_abf0db5c2b84ba24ffeedab5cf06bad31} 
uint32\+\_\+t PVDLevel}

PVDLevel\+: Specifies the PVD detection level. This parameter can be a value of \doxylink{group___p_w_r___p_v_d__detection__level}{Programmable Voltage Detection levels}. 

La documentation de cette structure a été générée à partir du fichier suivant \+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32g4xx__hal__pwr_8h}{stm32g4xx\+\_\+hal\+\_\+pwr.\+h}}\end{DoxyCompactItemize}
