<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-s3c24xx › clock-dclk.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock-dclk.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/plat-s3c24xx/clock-dclk.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2004-2008 Simtec Electronics</span>
<span class="cm"> *	Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *	http://armlinux.simtec.co.uk/</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * S3C24XX - definitions for DCLK and CLKOUT registers</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;mach/regs-clock.h&gt;</span>
<span class="cp">#include &lt;mach/regs-gpio.h&gt;</span>

<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>

<span class="cm">/* clocks that could be registered by external code */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c24xx_dclk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dclkcon</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C24XX_DCLKCON</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">dclkcon</span> <span class="o">|=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ctrlbit</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">dclkcon</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ctrlbit</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">dclkcon</span><span class="p">,</span> <span class="n">S3C24XX_DCLKCON</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c24xx_dclk_setparent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dclkcon</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">uclk</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_upll</span><span class="p">)</span>
		<span class="n">uclk</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">)</span>
		<span class="n">uclk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>

	<span class="n">dclkcon</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C24XX_DCLKCON</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ctrlbit</span> <span class="o">==</span> <span class="n">S3C2410_DCLKCON_DCLK0EN</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">uclk</span><span class="p">)</span>
			<span class="n">dclkcon</span> <span class="o">|=</span> <span class="n">S3C2410_DCLKCON_DCLK0_UCLK</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">dclkcon</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C2410_DCLKCON_DCLK0_UCLK</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">uclk</span><span class="p">)</span>
			<span class="n">dclkcon</span> <span class="o">|=</span> <span class="n">S3C2410_DCLKCON_DCLK1_UCLK</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">dclkcon</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C2410_DCLKCON_DCLK1_UCLK</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">dclkcon</span><span class="p">,</span> <span class="n">S3C24XX_DCLKCON</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c24xx_calc_div</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">div</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">rate</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">/</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">div</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c24xx_round_dclk_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">div</span> <span class="o">=</span> <span class="n">s3c24xx_calc_div</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c24xx_set_dclk_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">div</span> <span class="o">=</span> <span class="n">s3c24xx_calc_div</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">s3c24xx_dclk0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="n">S3C2410_DCLKCON_DCLK0_DIV_MASK</span> <span class="o">|</span>
			<span class="n">S3C2410_DCLKCON_DCLK0_CMP_MASK</span><span class="p">;</span>
		<span class="n">data</span> <span class="o">=</span> <span class="n">S3C2410_DCLKCON_DCLK0_DIV</span><span class="p">(</span><span class="n">div</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S3C2410_DCLKCON_DCLK0_CMP</span><span class="p">((</span><span class="n">div</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">s3c24xx_dclk1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="n">S3C2410_DCLKCON_DCLK1_DIV_MASK</span> <span class="o">|</span>
			<span class="n">S3C2410_DCLKCON_DCLK1_CMP_MASK</span><span class="p">;</span>
		<span class="n">data</span> <span class="o">=</span> <span class="n">S3C2410_DCLKCON_DCLK1_DIV</span><span class="p">(</span><span class="n">div</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S3C2410_DCLKCON_DCLK1_CMP</span><span class="p">((</span><span class="n">div</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(((</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C24XX_DCLKCON</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="n">data</span><span class="p">),</span>
		<span class="n">S3C24XX_DCLKCON</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c24xx_clkout_setparent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">source</span><span class="p">;</span>

	<span class="cm">/* calculate the MISCCR setting for the clock */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_mpll</span><span class="p">)</span>
		<span class="n">source</span> <span class="o">=</span> <span class="n">S3C2410_MISCCR_CLK0_MPLL</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_upll</span><span class="p">)</span>
		<span class="n">source</span> <span class="o">=</span> <span class="n">S3C2410_MISCCR_CLK0_UPLL</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_f</span><span class="p">)</span>
		<span class="n">source</span> <span class="o">=</span> <span class="n">S3C2410_MISCCR_CLK0_FCLK</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">)</span>
		<span class="n">source</span> <span class="o">=</span> <span class="n">S3C2410_MISCCR_CLK0_HCLK</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">)</span>
		<span class="n">source</span> <span class="o">=</span> <span class="n">S3C2410_MISCCR_CLK0_PCLK</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">s3c24xx_clkout0</span> <span class="o">&amp;&amp;</span> <span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">s3c24xx_dclk0</span><span class="p">)</span>
		<span class="n">source</span> <span class="o">=</span> <span class="n">S3C2410_MISCCR_CLK0_DCLK0</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">s3c24xx_clkout1</span> <span class="o">&amp;&amp;</span> <span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">s3c24xx_dclk1</span><span class="p">)</span>
		<span class="n">source</span> <span class="o">=</span> <span class="n">S3C2410_MISCCR_CLK0_DCLK0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">s3c24xx_clkout0</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="n">S3C2410_MISCCR_CLK0_MASK</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">source</span> <span class="o">&lt;&lt;=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="n">S3C2410_MISCCR_CLK1_MASK</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">s3c2410_modify_misccr</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">source</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* external clock definitions */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">dclk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_parent</span>	<span class="o">=</span> <span class="n">s3c24xx_dclk_setparent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">s3c24xx_set_dclk_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">s3c24xx_round_dclk_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">s3c24xx_dclk0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dclk0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2410_DCLKCON_DCLK0EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>	        <span class="o">=</span> <span class="n">s3c24xx_dclk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dclk_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">s3c24xx_dclk1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dclk1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2410_DCLKCON_DCLK1EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c24xx_dclk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dclk_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clkout_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_parent</span>	<span class="o">=</span> <span class="n">s3c24xx_clkout_setparent</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">s3c24xx_clkout0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;clkout0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkout_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">s3c24xx_clkout1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;clkout1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkout_ops</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
