\hypertarget{struct_h_r_t_i_m___common___type_def}{}\doxysection{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def Struct Reference}
\label{struct_h_r_t_i_m___common___type_def}\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}


{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_afc5ef1c5458b8a7ac6c8863d28b27dd5}{OENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a7cb85e2fd497a237e79c9186126aa724}{ODISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ad2aa25a673795d239f734fac724b951c}{ODSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a59ee6f009f22c99c36ce9d88dd06ddbe}{BMCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a84e9db011efdd326e15cd9674b30054f}{BMTRGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a5f76c87441492093bd632d713c89d9d3}{BMCMPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ae15915e8ff644336733d181a454b17bd}{BMPER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a48a5f8e4c02d8e41596bdff333177498}{EECR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a3b3f0b8ec006dbb237f9c16035766b6c}{EECR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a57c44d1e154eb75315aeef860ed11dad}{EECR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_aacbe476531b58a0e8360492230a03a01}{ADC1R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a2ac635511bbff207404bd3e465032b4e}{ADC2R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_adf2cb7f242d627665317368440c5b5a7}{ADC3R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a7f1f50645491b933f71da46cfdef294a}{ADC4R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ab08951d2511e8867d6f97c25bde8848b}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a8dd084304cf733865fe18ede4125b7e9}{FLTINR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_aecabd09452968fbf0098aa167f339403}{FLTINR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_aad1d8ec61774affdaf09ffc7273eb692}{BDMUPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a737debf663d629e67ad479eb42e70c8b}{BDTAUPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a7972a41b72702e8a2b21d480496bb422}{BDTBUPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a7f6b436ee4900bf2160ef4862fd4885f}{BDTCUPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a81448e385f4f6d97f1efc0a2500e080c}{BDTDUPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_ab3ab3aa298624d406260cfcf2719e466}{BDTEUPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_h_r_t_i_m___common___type_def_a83465ff744a5a6e46b45d3a7af9edacc}{BDMADR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01717}{1717}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_aacbe476531b58a0e8360492230a03a01}\label{struct_h_r_t_i_m___common___type_def_aacbe476531b58a0e8360492230a03a01}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADC1R@{ADC1R}}
\index{ADC1R@{ADC1R}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADC1R}{ADC1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC1R}

HRTIM ADC Trigger 1 register, Address offset\+: 0x3C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01734}{1734}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a2ac635511bbff207404bd3e465032b4e}\label{struct_h_r_t_i_m___common___type_def_a2ac635511bbff207404bd3e465032b4e}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADC2R@{ADC2R}}
\index{ADC2R@{ADC2R}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADC2R}{ADC2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC2R}

HRTIM ADC Trigger 2 register, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01735}{1735}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_adf2cb7f242d627665317368440c5b5a7}\label{struct_h_r_t_i_m___common___type_def_adf2cb7f242d627665317368440c5b5a7}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADC3R@{ADC3R}}
\index{ADC3R@{ADC3R}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADC3R}{ADC3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC3R}

HRTIM ADC Trigger 3 register, Address offset\+: 0x44 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01736}{1736}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a7f1f50645491b933f71da46cfdef294a}\label{struct_h_r_t_i_m___common___type_def_a7f1f50645491b933f71da46cfdef294a}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADC4R@{ADC4R}}
\index{ADC4R@{ADC4R}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ADC4R}{ADC4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC4R}

HRTIM ADC Trigger 4 register, Address offset\+: 0x48 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01737}{1737}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a83465ff744a5a6e46b45d3a7af9edacc}\label{struct_h_r_t_i_m___common___type_def_a83465ff744a5a6e46b45d3a7af9edacc}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDMADR@{BDMADR}}
\index{BDMADR@{BDMADR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDMADR}{BDMADR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BDMADR}

HRTIM Burst DMA Master Data register, Address offset\+: 0x70 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01747}{1747}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_aad1d8ec61774affdaf09ffc7273eb692}\label{struct_h_r_t_i_m___common___type_def_aad1d8ec61774affdaf09ffc7273eb692}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDMUPR@{BDMUPR}}
\index{BDMUPR@{BDMUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDMUPR}{BDMUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BDMUPR}

HRTIM Burst DMA Master Timer update register, Address offset\+: 0x58 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01741}{1741}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a737debf663d629e67ad479eb42e70c8b}\label{struct_h_r_t_i_m___common___type_def_a737debf663d629e67ad479eb42e70c8b}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTAUPR@{BDTAUPR}}
\index{BDTAUPR@{BDTAUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDTAUPR}{BDTAUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BDTAUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x5C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01742}{1742}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a7972a41b72702e8a2b21d480496bb422}\label{struct_h_r_t_i_m___common___type_def_a7972a41b72702e8a2b21d480496bb422}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTBUPR@{BDTBUPR}}
\index{BDTBUPR@{BDTBUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDTBUPR}{BDTBUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BDTBUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x60 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01743}{1743}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a7f6b436ee4900bf2160ef4862fd4885f}\label{struct_h_r_t_i_m___common___type_def_a7f6b436ee4900bf2160ef4862fd4885f}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTCUPR@{BDTCUPR}}
\index{BDTCUPR@{BDTCUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDTCUPR}{BDTCUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BDTCUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x64 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01744}{1744}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a81448e385f4f6d97f1efc0a2500e080c}\label{struct_h_r_t_i_m___common___type_def_a81448e385f4f6d97f1efc0a2500e080c}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTDUPR@{BDTDUPR}}
\index{BDTDUPR@{BDTDUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDTDUPR}{BDTDUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BDTDUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x68 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01745}{1745}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_ab3ab3aa298624d406260cfcf2719e466}\label{struct_h_r_t_i_m___common___type_def_ab3ab3aa298624d406260cfcf2719e466}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTEUPR@{BDTEUPR}}
\index{BDTEUPR@{BDTEUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDTEUPR}{BDTEUPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BDTEUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x6C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01746}{1746}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a5f76c87441492093bd632d713c89d9d3}\label{struct_h_r_t_i_m___common___type_def_a5f76c87441492093bd632d713c89d9d3}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BMCMPR@{BMCMPR}}
\index{BMCMPR@{BMCMPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BMCMPR}{BMCMPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BMCMPR}

HRTIM Burst mode compare register, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01729}{1729}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a59ee6f009f22c99c36ce9d88dd06ddbe}\label{struct_h_r_t_i_m___common___type_def_a59ee6f009f22c99c36ce9d88dd06ddbe}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BMCR@{BMCR}}
\index{BMCR@{BMCR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BMCR}{BMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BMCR}

HRTIM Burst mode control register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01727}{1727}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_ae15915e8ff644336733d181a454b17bd}\label{struct_h_r_t_i_m___common___type_def_ae15915e8ff644336733d181a454b17bd}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BMPER@{BMPER}}
\index{BMPER@{BMPER}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BMPER}{BMPER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BMPER}

HRTIM Burst mode period register, Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01730}{1730}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a84e9db011efdd326e15cd9674b30054f}\label{struct_h_r_t_i_m___common___type_def_a84e9db011efdd326e15cd9674b30054f}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BMTRGR@{BMTRGR}}
\index{BMTRGR@{BMTRGR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BMTRGR}{BMTRGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BMTRGR}

HRTIM Busrt mode trigger register, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01728}{1728}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_ab0ec7102960640751d44e92ddac994f0}\label{struct_h_r_t_i_m___common___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

HRTIM control register1, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01719}{1719}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_afdfa307571967afb1d97943e982b6586}\label{struct_h_r_t_i_m___common___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR2}

HRTIM control register2, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01720}{1720}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a48a5f8e4c02d8e41596bdff333177498}\label{struct_h_r_t_i_m___common___type_def_a48a5f8e4c02d8e41596bdff333177498}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!EECR1@{EECR1}}
\index{EECR1@{EECR1}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EECR1}{EECR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EECR1}

HRTIM Timer external event control register1, Address offset\+: 0x30 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01731}{1731}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a3b3f0b8ec006dbb237f9c16035766b6c}\label{struct_h_r_t_i_m___common___type_def_a3b3f0b8ec006dbb237f9c16035766b6c}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!EECR2@{EECR2}}
\index{EECR2@{EECR2}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EECR2}{EECR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EECR2}

HRTIM Timer external event control register2, Address offset\+: 0x34 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01732}{1732}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a57c44d1e154eb75315aeef860ed11dad}\label{struct_h_r_t_i_m___common___type_def_a57c44d1e154eb75315aeef860ed11dad}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!EECR3@{EECR3}}
\index{EECR3@{EECR3}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EECR3}{EECR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EECR3}

HRTIM Timer external event control register3, Address offset\+: 0x38 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01733}{1733}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a8dd084304cf733865fe18ede4125b7e9}\label{struct_h_r_t_i_m___common___type_def_a8dd084304cf733865fe18ede4125b7e9}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!FLTINR1@{FLTINR1}}
\index{FLTINR1@{FLTINR1}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTINR1}{FLTINR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLTINR1}

HRTIM Fault input register1, Address offset\+: 0x50 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01739}{1739}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_aecabd09452968fbf0098aa167f339403}\label{struct_h_r_t_i_m___common___type_def_aecabd09452968fbf0098aa167f339403}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!FLTINR2@{FLTINR2}}
\index{FLTINR2@{FLTINR2}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTINR2}{FLTINR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLTINR2}

HRTIM Fault input register2, Address offset\+: 0x54 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01740}{1740}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_h_r_t_i_m___common___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR}

HRTIM interrupt clear register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01722}{1722}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_h_r_t_i_m___common___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!IER@{IER}}
\index{IER@{IER}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}

HRTIM interrupt enable register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01723}{1723}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_h_r_t_i_m___common___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

HRTIM interrupt status register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01721}{1721}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_a7cb85e2fd497a237e79c9186126aa724}\label{struct_h_r_t_i_m___common___type_def_a7cb85e2fd497a237e79c9186126aa724}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ODISR@{ODISR}}
\index{ODISR@{ODISR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ODISR}{ODISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ODISR}

HRTIM Output disable register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01725}{1725}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_ad2aa25a673795d239f734fac724b951c}\label{struct_h_r_t_i_m___common___type_def_ad2aa25a673795d239f734fac724b951c}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ODSR@{ODSR}}
\index{ODSR@{ODSR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ODSR}{ODSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ODSR}

HRTIM Output disable status register, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01726}{1726}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_afc5ef1c5458b8a7ac6c8863d28b27dd5}\label{struct_h_r_t_i_m___common___type_def_afc5ef1c5458b8a7ac6c8863d28b27dd5}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!OENR@{OENR}}
\index{OENR@{OENR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OENR}{OENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OENR}

HRTIM Output enable register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01724}{1724}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_h_r_t_i_m___common___type_def_ab08951d2511e8867d6f97c25bde8848b}\label{struct_h_r_t_i_m___common___type_def_ab08951d2511e8867d6f97c25bde8848b}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED0}

Reserved, Address offset\+: 0x4C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01738}{1738}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
