{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761055660840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761055660840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 11:07:40 2025 " "Processing started: Tue Oct 21 11:07:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761055660840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055660840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055660840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761055661137 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761055661137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "../src/ULASomaSub.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/ULASomaSub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666463 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "../src/ULASomaSub.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "../src/somaConstante.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666465 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "../src/somaConstante.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "../src/registradorGenerico.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666466 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "../src/registradorGenerico.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "../src/muxGenerico4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666467 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "../src/muxGenerico4x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "../src/muxGenerico2x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666468 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "../src/muxGenerico2x1.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "../src/memoriaROM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666470 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "../src/memoriaROM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "../src/memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666471 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "../src/memoriaRAM.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "../src/logicaDesvio.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/logicaDesvio.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666472 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "../src/logicaDesvio.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/logicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/keytratamento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/keytratamento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyTratamento-comportamento " "Found design unit 1: keyTratamento-comportamento" {  } { { "../src/KeyTratamento.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/KeyTratamento.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666474 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyTratamento " "Found entity 1: keyTratamento" {  } { { "../src/KeyTratamento.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/KeyTratamento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/flipflopceq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/flipflopceq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopCEQ-comportamento " "Found design unit 1: flipFlopCEQ-comportamento" {  } { { "../src/flipFlopCEQ.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/flipFlopCEQ.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666475 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopCEQ " "Found entity 1: flipFlopCEQ" {  } { { "../src/flipFlopCEQ.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/flipFlopCEQ.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "../src/edgeDetector.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666476 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "../src/edgeDetector.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666476 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "../src/edgeDetector.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "../src/divisorGenerico.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666477 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "../src/divisorGenerico.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/display_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/display_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_Unit-comportamento " "Found design unit 1: Display_Unit-comportamento" {  } { { "../src/Display_Unit.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/Display_Unit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666478 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_Unit " "Found entity 1: Display_Unit" {  } { { "../src/Display_Unit.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/Display_Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/decorder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/decorder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-behavior " "Found design unit 1: decoder3x8-behavior" {  } { { "../src/decorder3x8.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decorder3x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666479 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "../src/decorder3x8.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decorder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "../src/decoderInstru.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666480 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "../src/decoderInstru.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/decoderhex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/decoderhex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderHex-comportamento " "Found design unit 1: decoderHex-comportamento" {  } { { "../src/decoderHex.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decoderHex.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666481 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderHex " "Found entity 1: decoderHex" {  } { { "../src/decoderHex.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/decoderHex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "../src/CPU.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/CPU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666483 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../src/CPU.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "../src/buffer_3_state_8portas.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666484 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "../src/buffer_3_state_8portas.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/buffer_3_state_1porta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/buffer_3_state_1porta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_1porta-comportamento " "Found design unit 1: buffer_3_state_1porta-comportamento" {  } { { "../src/buffer_3_state_1porta.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/buffer_3_state_1porta.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666485 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_1porta " "Found entity 1: buffer_3_state_1porta" {  } { { "../src/buffer_3_state_1porta.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/buffer_3_state_1porta.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "../src/bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666486 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "../src/bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666486 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/aula7.vhd " "Can't analyze file -- file ../src/aula7.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1761055666488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marcuxo/desktop/vhdl-example-repo/src/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marcuxo/desktop/vhdl-example-repo/src/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_LEVEL-arquitetura " "Found design unit 1: TOP_LEVEL-arquitetura" {  } { { "../src/TOP_LEVEL.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666489 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_LEVEL " "Found entity 1: TOP_LEVEL" {  } { { "../src/TOP_LEVEL.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/TOP_LEVEL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761055666489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666489 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "saida ULASomaSub.vhd(35) " "VHDL Interface Declaration error in ULASomaSub.vhd(35): interface object \"saida\" of mode out cannot be read. Change object mode to buffer." {  } { { "../src/ULASomaSub.vhd" "" { Text "C:/Users/Marcuxo/Desktop/vhdl-example-repo/src/ULASomaSub.vhd" 35 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1761055666489 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761055666594 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 21 11:07:46 2025 " "Processing ended: Tue Oct 21 11:07:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761055666594 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761055666594 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761055666594 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761055666594 ""}
