INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/basys_serial/basys_serial.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/basys_serial/basys_serial.srcs/sources_1/new/top.v" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/david/basys_serial/basys_serial.srcs/sources_1/new/top.v:1]
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/basys_serial/basys_serial.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
