Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: EJ_CLEAR_COUNT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "EJ_CLEAR_COUNT.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "EJ_CLEAR_COUNT"
Output Format                      : NGC
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : EJ_CLEAR_COUNT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\s10169\Desktop\VHDL\Mono\BENCH_FPGA_V00_35_LAST\EJ_CLEAR_COUNT.vhd" into library work
Parsing entity <EJ_CLEAR_COUNT>.
Parsing architecture <Behavioral> of entity <ej_clear_count>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <EJ_CLEAR_COUNT> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\s10169\Desktop\VHDL\Mono\BENCH_FPGA_V00_35_LAST\EJ_CLEAR_COUNT.vhd" Line 63. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <EJ_CLEAR_COUNT>.
    Related source file is "C:\Users\s10169\Desktop\VHDL\Mono\BENCH_FPGA_V00_35_LAST\EJ_CLEAR_COUNT.vhd".
    Found 1-bit register for signal <s_CNT<16>>.
    Found 1-bit register for signal <s_CNT<15>>.
    Found 1-bit register for signal <s_CNT<14>>.
    Found 1-bit register for signal <s_CNT<13>>.
    Found 1-bit register for signal <s_CNT<12>>.
    Found 1-bit register for signal <s_CNT<11>>.
    Found 1-bit register for signal <s_CNT<10>>.
    Found 1-bit register for signal <s_CNT<9>>.
    Found 1-bit register for signal <s_CNT<8>>.
    Found 1-bit register for signal <s_CNT<7>>.
    Found 1-bit register for signal <s_CNT<6>>.
    Found 1-bit register for signal <s_CNT<5>>.
    Found 1-bit register for signal <s_CNT<4>>.
    Found 1-bit register for signal <s_CNT<3>>.
    Found 1-bit register for signal <s_CNT<2>>.
    Found 1-bit register for signal <s_CNT<1>>.
    Found 1-bit register for signal <s_CNT<0>>.
    Found 17-bit subtractor for signal <GND_5_o_GND_5_o_sub_4_OUT<16:0>> created at line 73.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <EJ_CLEAR_COUNT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 17-bit subtractor                                     : 1
# Registers                                            : 17
 1-bit register                                        : 17
# Multiplexers                                         : 1
 17-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 17-bit subtractor                                     : 1
# Registers                                            : 17
 Flip-Flops                                            : 17
# Multiplexers                                         : 1
 17-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    s_CNT_16 in unit <EJ_CLEAR_COUNT>
    s_CNT_0 in unit <EJ_CLEAR_COUNT>
    s_CNT_1 in unit <EJ_CLEAR_COUNT>
    s_CNT_2 in unit <EJ_CLEAR_COUNT>
    s_CNT_3 in unit <EJ_CLEAR_COUNT>
    s_CNT_5 in unit <EJ_CLEAR_COUNT>
    s_CNT_6 in unit <EJ_CLEAR_COUNT>
    s_CNT_4 in unit <EJ_CLEAR_COUNT>
    s_CNT_7 in unit <EJ_CLEAR_COUNT>
    s_CNT_8 in unit <EJ_CLEAR_COUNT>
    s_CNT_10 in unit <EJ_CLEAR_COUNT>
    s_CNT_11 in unit <EJ_CLEAR_COUNT>
    s_CNT_9 in unit <EJ_CLEAR_COUNT>
    s_CNT_12 in unit <EJ_CLEAR_COUNT>
    s_CNT_13 in unit <EJ_CLEAR_COUNT>
    s_CNT_15 in unit <EJ_CLEAR_COUNT>
    s_CNT_14 in unit <EJ_CLEAR_COUNT>


Optimizing unit <EJ_CLEAR_COUNT> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block EJ_CLEAR_COUNT, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : EJ_CLEAR_COUNT.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 129
#      GND                         : 1
#      LUT1                        : 1
#      LUT2                        : 6
#      LUT3                        : 34
#      LUT4                        : 28
#      LUT5                        : 10
#      LUT6                        : 15
#      MUXCY                       : 16
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 50
#      FDC                         : 17
#      FDP                         : 17
#      LDC                         : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 4
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:              50  out of  30064     0%  
 Number of Slice LUTs:                   94  out of  15032     0%  
    Number used as Logic:                94  out of  15032     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    122
   Number with an unused Flip Flop:      72  out of    122    59%  
   Number with an unused LUT:            28  out of    122    22%  
   Number of fully used LUT-FF pairs:    22  out of    122    18%  
   Number of unique control sets:        48

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    186     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------+------------------------+-------+
RST_i_s_TEMPO_CNT[14]_AND_6_o(RST_i_s_TEMPO_CNT[14]_AND_6_o1:O)  | NONE(*)(s_CNT_14_LDC)  | 1     |
C3KHZ_i                                                          | BUFGP                  | 34    |
RST_i_s_TEMPO_CNT[15]_AND_4_o(RST_i_s_TEMPO_CNT[15]_AND_4_o1:O)  | NONE(*)(s_CNT_15_LDC)  | 1     |
RST_i_s_TEMPO_CNT[13]_AND_8_o(RST_i_s_TEMPO_CNT[13]_AND_8_o1:O)  | NONE(*)(s_CNT_13_LDC)  | 1     |
RST_i_s_TEMPO_CNT[12]_AND_10_o(RST_i_s_TEMPO_CNT[12]_AND_10_o1:O)| NONE(*)(s_CNT_12_LDC)  | 1     |
RST_i_s_TEMPO_CNT[11]_AND_12_o(RST_i_s_TEMPO_CNT[11]_AND_12_o1:O)| NONE(*)(s_CNT_11_LDC)  | 1     |
RST_i_s_TEMPO_CNT[10]_AND_14_o(RST_i_s_TEMPO_CNT[10]_AND_14_o1:O)| NONE(*)(s_CNT_10_LDC)  | 1     |
RST_i_s_TEMPO_CNT[8]_AND_18_o(RST_i_s_TEMPO_CNT[8]_AND_18_o1:O)  | NONE(*)(s_CNT_8_LDC)   | 1     |
RST_i_s_TEMPO_CNT[7]_AND_20_o(RST_i_s_TEMPO_CNT[7]_AND_20_o1:O)  | NONE(*)(s_CNT_7_LDC)   | 1     |
RST_i_s_TEMPO_CNT[4]_AND_26_o(RST_i_s_TEMPO_CNT[4]_AND_26_o1:O)  | NONE(*)(s_CNT_4_LDC)   | 1     |
RST_i_s_TEMPO_CNT[6]_AND_22_o(RST_i_s_TEMPO_CNT[6]_AND_22_o1:O)  | NONE(*)(s_CNT_6_LDC)   | 1     |
RST_i_s_TEMPO_CNT[5]_AND_24_o(RST_i_s_TEMPO_CNT[5]_AND_24_o1:O)  | NONE(*)(s_CNT_5_LDC)   | 1     |
RST_i_s_TEMPO_CNT[3]_AND_28_o(RST_i_s_TEMPO_CNT[3]_AND_28_o1:O)  | NONE(*)(s_CNT_3_LDC)   | 1     |
RST_i_s_TEMPO_CNT[2]_AND_30_o(RST_i_s_TEMPO_CNT[2]_AND_30_o1:O)  | NONE(*)(s_CNT_2_LDC)   | 1     |
RST_i_s_TEMPO_CNT[1]_AND_32_o(RST_i_s_TEMPO_CNT[1]_AND_32_o1:O)  | NONE(*)(s_CNT_1_LDC)   | 1     |
RST_i_s_TEMPO_CNT[0]_AND_34_o(RST_i_s_TEMPO_CNT[0]_AND_34_o1:O)  | NONE(*)(s_CNT_0_LDC)   | 1     |
RST_i_s_TEMPO_CNT[16]_AND_2_o(RST_i_s_TEMPO_CNT[16]_AND_2_o1:O)  | NONE(*)(s_CNT_16_LDC)  | 1     |
-----------------------------------------------------------------+------------------------+-------+
(*) These 16 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.986ns (Maximum Frequency: 250.878MHz)
   Minimum input arrival time before clock: 4.418ns
   Maximum output required time after clock: 7.202ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'C3KHZ_i'
  Clock period: 3.986ns (frequency: 250.878MHz)
  Total number of paths / destination ports: 1768 / 34
-------------------------------------------------------------------------
Delay:               3.986ns (Levels of Logic = 3)
  Source:            s_CNT_16_C_16 (FF)
  Destination:       s_CNT_14_C_14 (FF)
  Source Clock:      C3KHZ_i rising
  Destination Clock: C3KHZ_i rising

  Data Path: s_CNT_16_C_16 to s_CNT_14_C_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.864  s_CNT_16_C_16 (s_CNT_16_C_16)
     LUT6:I2->O            1   0.203   0.684  CLEAR_CNT_o<16>3_SW2 (N45)
     LUT5:I3->O           18   0.203   1.278  CLEAR_CNT_o<16>3 (CLEAR_CNT_o<16>2)
     LUT6:I3->O            2   0.205   0.000  Mmux_GND_5_o_s_TEMPO_CNT[16]_mux_4_OUT81 (GND_5_o_s_TEMPO_CNT[16]_mux_4_OUT<16>)
     FDC:D                     0.102          s_CNT_16_C_16
    ----------------------------------------
    Total                      3.986ns (1.160ns logic, 2.826ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_i_s_TEMPO_CNT[14]_AND_6_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.170ns (Levels of Logic = 2)
  Source:            TEMPO_ESTATISTICA_i<0> (PAD)
  Destination:       s_CNT_14_LDC (LATCH)
  Destination Clock: RST_i_s_TEMPO_CNT[14]_AND_6_o falling

  Data Path: TEMPO_ESTATISTICA_i<0> to s_CNT_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.662  TEMPO_ESTATISTICA_i_0_IBUF (TEMPO_ESTATISTICA_i_0_IBUF)
     LUT4:I1->O            3   0.205   0.650  RST_i_s_TEMPO_CNT[14]_AND_7_o1 (RST_i_s_TEMPO_CNT[14]_AND_7_o)
     LDC:CLR                   0.430          s_CNT_14_LDC
    ----------------------------------------
    Total                      4.170ns (1.857ns logic, 2.313ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'C3KHZ_i'
  Total number of paths / destination ports: 230 / 68
-------------------------------------------------------------------------
Offset:              4.418ns (Levels of Logic = 3)
  Source:            TEMPO_ESTATISTICA_i<1> (PAD)
  Destination:       s_CNT_4_C_4 (FF)
  Destination Clock: C3KHZ_i rising

  Data Path: TEMPO_ESTATISTICA_i<1> to s_CNT_4_C_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   1.222   1.762  TEMPO_ESTATISTICA_i_1_IBUF (TEMPO_ESTATISTICA_i_1_IBUF)
     LUT3:I0->O            1   0.205   0.924  CLEAR_CNT_o<16>4_SW0 (N3)
     LUT5:I0->O            2   0.203   0.000  Mmux_GND_5_o_s_TEMPO_CNT[16]_mux_4_OUT121 (GND_5_o_s_TEMPO_CNT[16]_mux_4_OUT<4>)
     FDC:D                     0.102          s_CNT_4_C_4
    ----------------------------------------
    Total                      4.418ns (1.732ns logic, 2.686ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_i_s_TEMPO_CNT[15]_AND_4_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.109ns (Levels of Logic = 2)
  Source:            TEMPO_ESTATISTICA_i<1> (PAD)
  Destination:       s_CNT_15_LDC (LATCH)
  Destination Clock: RST_i_s_TEMPO_CNT[15]_AND_4_o falling

  Data Path: TEMPO_ESTATISTICA_i<1> to s_CNT_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   1.222   1.638  TEMPO_ESTATISTICA_i_1_IBUF (TEMPO_ESTATISTICA_i_1_IBUF)
     LUT3:I1->O            2   0.203   0.616  RST_i_s_TEMPO_CNT[15]_AND_5_o1 (RST_i_s_TEMPO_CNT[15]_AND_5_o)
     LDC:CLR                   0.430          s_CNT_15_LDC
    ----------------------------------------
    Total                      4.109ns (1.855ns logic, 2.254ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_i_s_TEMPO_CNT[13]_AND_8_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.221ns (Levels of Logic = 2)
  Source:            TEMPO_ESTATISTICA_i<2> (PAD)
  Destination:       s_CNT_13_LDC (LATCH)
  Destination Clock: RST_i_s_TEMPO_CNT[13]_AND_8_o falling

  Data Path: TEMPO_ESTATISTICA_i<2> to s_CNT_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.748  TEMPO_ESTATISTICA_i_2_IBUF (TEMPO_ESTATISTICA_i_2_IBUF)
     LUT4:I1->O            2   0.205   0.616  RST_i_s_TEMPO_CNT[13]_AND_9_o1 (RST_i_s_TEMPO_CNT[13]_AND_9_o)
     LDC:CLR                   0.430          s_CNT_13_LDC
    ----------------------------------------
    Total                      4.221ns (1.857ns logic, 2.364ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_i_s_TEMPO_CNT[12]_AND_10_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.136ns (Levels of Logic = 2)
  Source:            TEMPO_ESTATISTICA_i<0> (PAD)
  Destination:       s_CNT_12_LDC (LATCH)
  Destination Clock: RST_i_s_TEMPO_CNT[12]_AND_10_o falling

  Data Path: TEMPO_ESTATISTICA_i<0> to s_CNT_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.662  TEMPO_ESTATISTICA_i_0_IBUF (TEMPO_ESTATISTICA_i_0_IBUF)
     LUT4:I1->O            2   0.205   0.616  RST_i_s_TEMPO_CNT[12]_AND_11_o1 (RST_i_s_TEMPO_CNT[12]_AND_11_o)
     LDC:CLR                   0.430          s_CNT_12_LDC
    ----------------------------------------
    Total                      4.136ns (1.857ns logic, 2.279ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_i_s_TEMPO_CNT[11]_AND_12_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.136ns (Levels of Logic = 2)
  Source:            TEMPO_ESTATISTICA_i<0> (PAD)
  Destination:       s_CNT_11_LDC (LATCH)
  Destination Clock: RST_i_s_TEMPO_CNT[11]_AND_12_o falling

  Data Path: TEMPO_ESTATISTICA_i<0> to s_CNT_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.662  TEMPO_ESTATISTICA_i_0_IBUF (TEMPO_ESTATISTICA_i_0_IBUF)
     LUT4:I1->O            2   0.205   0.616  RST_i_s_TEMPO_CNT[11]_AND_13_o1 (RST_i_s_TEMPO_CNT[11]_AND_13_o)
     LDC:CLR                   0.430          s_CNT_11_LDC
    ----------------------------------------
    Total                      4.136ns (1.857ns logic, 2.279ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_i_s_TEMPO_CNT[10]_AND_14_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.235ns (Levels of Logic = 2)
  Source:            TEMPO_ESTATISTICA_i<1> (PAD)
  Destination:       s_CNT_10_LDC (LATCH)
  Destination Clock: RST_i_s_TEMPO_CNT[10]_AND_14_o falling

  Data Path: TEMPO_ESTATISTICA_i<1> to s_CNT_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   1.222   1.762  TEMPO_ESTATISTICA_i_1_IBUF (TEMPO_ESTATISTICA_i_1_IBUF)
     LUT4:I1->O            2   0.205   0.616  RST_i_s_TEMPO_CNT[10]_AND_15_o1 (RST_i_s_TEMPO_CNT[10]_AND_15_o)
     LDC:CLR                   0.430          s_CNT_10_LDC
    ----------------------------------------
    Total                      4.235ns (1.857ns logic, 2.378ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_i_s_TEMPO_CNT[8]_AND_18_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.235ns (Levels of Logic = 2)
  Source:            TEMPO_ESTATISTICA_i<1> (PAD)
  Destination:       s_CNT_8_LDC (LATCH)
  Destination Clock: RST_i_s_TEMPO_CNT[8]_AND_18_o falling

  Data Path: TEMPO_ESTATISTICA_i<1> to s_CNT_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   1.222   1.762  TEMPO_ESTATISTICA_i_1_IBUF (TEMPO_ESTATISTICA_i_1_IBUF)
     LUT4:I1->O            2   0.205   0.616  RST_i_s_TEMPO_CNT[8]_AND_19_o1 (RST_i_s_TEMPO_CNT[8]_AND_19_o)
     LDC:CLR                   0.430          s_CNT_8_LDC
    ----------------------------------------
    Total                      4.235ns (1.857ns logic, 2.378ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_i_s_TEMPO_CNT[7]_AND_20_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.221ns (Levels of Logic = 2)
  Source:            TEMPO_ESTATISTICA_i<2> (PAD)
  Destination:       s_CNT_7_LDC (LATCH)
  Destination Clock: RST_i_s_TEMPO_CNT[7]_AND_20_o falling

  Data Path: TEMPO_ESTATISTICA_i<2> to s_CNT_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.748  TEMPO_ESTATISTICA_i_2_IBUF (TEMPO_ESTATISTICA_i_2_IBUF)
     LUT4:I1->O            2   0.205   0.616  RST_i_s_TEMPO_CNT[7]_AND_21_o1 (RST_i_s_TEMPO_CNT[7]_AND_21_o)
     LDC:CLR                   0.430          s_CNT_7_LDC
    ----------------------------------------
    Total                      4.221ns (1.857ns logic, 2.364ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_i_s_TEMPO_CNT[4]_AND_26_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.235ns (Levels of Logic = 2)
  Source:            TEMPO_ESTATISTICA_i<1> (PAD)
  Destination:       s_CNT_4_LDC (LATCH)
  Destination Clock: RST_i_s_TEMPO_CNT[4]_AND_26_o falling

  Data Path: TEMPO_ESTATISTICA_i<1> to s_CNT_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   1.222   1.762  TEMPO_ESTATISTICA_i_1_IBUF (TEMPO_ESTATISTICA_i_1_IBUF)
     LUT4:I1->O            2   0.205   0.616  RST_i_s_TEMPO_CNT[4]_AND_27_o1 (RST_i_s_TEMPO_CNT[4]_AND_27_o)
     LDC:CLR                   0.430          s_CNT_4_LDC
    ----------------------------------------
    Total                      4.235ns (1.857ns logic, 2.378ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_i_s_TEMPO_CNT[6]_AND_22_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.235ns (Levels of Logic = 2)
  Source:            TEMPO_ESTATISTICA_i<1> (PAD)
  Destination:       s_CNT_6_LDC (LATCH)
  Destination Clock: RST_i_s_TEMPO_CNT[6]_AND_22_o falling

  Data Path: TEMPO_ESTATISTICA_i<1> to s_CNT_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   1.222   1.762  TEMPO_ESTATISTICA_i_1_IBUF (TEMPO_ESTATISTICA_i_1_IBUF)
     LUT4:I1->O            2   0.205   0.616  RST_i_s_TEMPO_CNT[6]_AND_23_o1 (RST_i_s_TEMPO_CNT[6]_AND_23_o)
     LDC:CLR                   0.430          s_CNT_6_LDC
    ----------------------------------------
    Total                      4.235ns (1.857ns logic, 2.378ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_i_s_TEMPO_CNT[5]_AND_24_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.095ns (Levels of Logic = 2)
  Source:            TEMPO_ESTATISTICA_i<2> (PAD)
  Destination:       s_CNT_5_LDC (LATCH)
  Destination Clock: RST_i_s_TEMPO_CNT[5]_AND_24_o falling

  Data Path: TEMPO_ESTATISTICA_i<2> to s_CNT_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.624  TEMPO_ESTATISTICA_i_2_IBUF (TEMPO_ESTATISTICA_i_2_IBUF)
     LUT3:I1->O            2   0.203   0.616  RST_i_s_TEMPO_CNT[5]_AND_25_o1 (RST_i_s_TEMPO_CNT[5]_AND_25_o)
     LDC:CLR                   0.430          s_CNT_5_LDC
    ----------------------------------------
    Total                      4.095ns (1.855ns logic, 2.240ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_i_s_TEMPO_CNT[3]_AND_28_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.235ns (Levels of Logic = 2)
  Source:            TEMPO_ESTATISTICA_i<1> (PAD)
  Destination:       s_CNT_3_LDC (LATCH)
  Destination Clock: RST_i_s_TEMPO_CNT[3]_AND_28_o falling

  Data Path: TEMPO_ESTATISTICA_i<1> to s_CNT_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   1.222   1.762  TEMPO_ESTATISTICA_i_1_IBUF (TEMPO_ESTATISTICA_i_1_IBUF)
     LUT4:I1->O            2   0.205   0.616  RST_i_s_TEMPO_CNT[3]_AND_29_o1 (RST_i_s_TEMPO_CNT[3]_AND_29_o)
     LDC:CLR                   0.430          s_CNT_3_LDC
    ----------------------------------------
    Total                      4.235ns (1.857ns logic, 2.378ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_i_s_TEMPO_CNT[2]_AND_30_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.235ns (Levels of Logic = 2)
  Source:            TEMPO_ESTATISTICA_i<1> (PAD)
  Destination:       s_CNT_2_LDC (LATCH)
  Destination Clock: RST_i_s_TEMPO_CNT[2]_AND_30_o falling

  Data Path: TEMPO_ESTATISTICA_i<1> to s_CNT_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   1.222   1.762  TEMPO_ESTATISTICA_i_1_IBUF (TEMPO_ESTATISTICA_i_1_IBUF)
     LUT4:I1->O            2   0.205   0.616  RST_i_s_TEMPO_CNT[2]_AND_31_o1 (RST_i_s_TEMPO_CNT[2]_AND_31_o)
     LDC:CLR                   0.430          s_CNT_2_LDC
    ----------------------------------------
    Total                      4.235ns (1.857ns logic, 2.378ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_i_s_TEMPO_CNT[1]_AND_32_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.221ns (Levels of Logic = 2)
  Source:            TEMPO_ESTATISTICA_i<2> (PAD)
  Destination:       s_CNT_1_LDC (LATCH)
  Destination Clock: RST_i_s_TEMPO_CNT[1]_AND_32_o falling

  Data Path: TEMPO_ESTATISTICA_i<2> to s_CNT_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.748  TEMPO_ESTATISTICA_i_2_IBUF (TEMPO_ESTATISTICA_i_2_IBUF)
     LUT4:I1->O            2   0.205   0.616  RST_i_s_TEMPO_CNT[1]_AND_33_o1 (RST_i_s_TEMPO_CNT[1]_AND_33_o)
     LDC:CLR                   0.430          s_CNT_1_LDC
    ----------------------------------------
    Total                      4.221ns (1.857ns logic, 2.364ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_i_s_TEMPO_CNT[0]_AND_34_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.136ns (Levels of Logic = 2)
  Source:            TEMPO_ESTATISTICA_i<0> (PAD)
  Destination:       s_CNT_0_LDC (LATCH)
  Destination Clock: RST_i_s_TEMPO_CNT[0]_AND_34_o falling

  Data Path: TEMPO_ESTATISTICA_i<0> to s_CNT_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.662  TEMPO_ESTATISTICA_i_0_IBUF (TEMPO_ESTATISTICA_i_0_IBUF)
     LUT4:I1->O            2   0.205   0.616  RST_i_s_TEMPO_CNT[0]_AND_35_o1 (RST_i_s_TEMPO_CNT[0]_AND_35_o)
     LDC:CLR                   0.430          s_CNT_0_LDC
    ----------------------------------------
    Total                      4.136ns (1.857ns logic, 2.279ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_i_s_TEMPO_CNT[16]_AND_2_o'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.235ns (Levels of Logic = 2)
  Source:            TEMPO_ESTATISTICA_i<1> (PAD)
  Destination:       s_CNT_16_LDC (LATCH)
  Destination Clock: RST_i_s_TEMPO_CNT[16]_AND_2_o falling

  Data Path: TEMPO_ESTATISTICA_i<1> to s_CNT_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   1.222   1.762  TEMPO_ESTATISTICA_i_1_IBUF (TEMPO_ESTATISTICA_i_1_IBUF)
     LUT4:I1->O            2   0.205   0.616  RST_i_s_TEMPO_CNT[16]_AND_3_o1 (RST_i_s_TEMPO_CNT[16]_AND_3_o)
     LDC:CLR                   0.430          s_CNT_16_LDC
    ----------------------------------------
    Total                      4.235ns (1.857ns logic, 2.378ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST_i_s_TEMPO_CNT[6]_AND_22_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.315ns (Levels of Logic = 3)
  Source:            s_CNT_6_LDC (LATCH)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      RST_i_s_TEMPO_CNT[6]_AND_22_o falling

  Data Path: s_CNT_6_LDC to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.981  s_CNT_6_LDC (s_CNT_6_LDC)
     LUT6:I0->O           18   0.203   1.278  CLEAR_CNT_o<16>2 (CLEAR_CNT_o<16>1)
     LUT3:I0->O            1   0.205   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      6.315ns (3.477ns logic, 2.838ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C3KHZ_i'
  Total number of paths / destination ports: 34 / 1
-------------------------------------------------------------------------
Offset:              7.034ns (Levels of Logic = 4)
  Source:            s_CNT_8_C_8 (FF)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      C3KHZ_i rising

  Data Path: s_CNT_8_C_8 to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.864  s_CNT_8_C_8 (s_CNT_8_C_8)
     LUT6:I2->O            1   0.203   0.684  CLEAR_CNT_o<16>2_SW0 (N31)
     LUT6:I4->O           18   0.203   1.278  CLEAR_CNT_o<16>2 (CLEAR_CNT_o<16>1)
     LUT3:I0->O            1   0.205   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      7.034ns (3.629ns logic, 3.405ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST_i_s_TEMPO_CNT[10]_AND_14_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.194ns (Levels of Logic = 4)
  Source:            s_CNT_10_LDC (LATCH)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      RST_i_s_TEMPO_CNT[10]_AND_14_o falling

  Data Path: s_CNT_10_LDC to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  s_CNT_10_LDC (s_CNT_10_LDC)
     LUT3:I0->O            1   0.205   0.808  CLEAR_CNT_o<16>2_SW2 (N43)
     LUT6:I3->O           18   0.205   1.278  CLEAR_CNT_o<16>2 (CLEAR_CNT_o<16>1)
     LUT3:I0->O            1   0.205   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      7.194ns (3.684ns logic, 3.510ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST_i_s_TEMPO_CNT[8]_AND_18_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.202ns (Levels of Logic = 4)
  Source:            s_CNT_8_LDC (LATCH)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      RST_i_s_TEMPO_CNT[8]_AND_18_o falling

  Data Path: s_CNT_8_LDC to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.981  s_CNT_8_LDC (s_CNT_8_LDC)
     LUT6:I0->O            1   0.203   0.684  CLEAR_CNT_o<16>2_SW0 (N31)
     LUT6:I4->O           18   0.203   1.278  CLEAR_CNT_o<16>2 (CLEAR_CNT_o<16>1)
     LUT3:I0->O            1   0.205   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      7.202ns (3.680ns logic, 3.522ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST_i_s_TEMPO_CNT[7]_AND_20_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.182ns (Levels of Logic = 4)
  Source:            s_CNT_7_LDC (LATCH)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      RST_i_s_TEMPO_CNT[7]_AND_20_o falling

  Data Path: s_CNT_7_LDC to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.961  s_CNT_7_LDC (s_CNT_7_LDC)
     LUT6:I1->O            1   0.203   0.684  CLEAR_CNT_o<16>2_SW0 (N31)
     LUT6:I4->O           18   0.203   1.278  CLEAR_CNT_o<16>2 (CLEAR_CNT_o<16>1)
     LUT3:I0->O            1   0.205   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      7.182ns (3.680ns logic, 3.502ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST_i_s_TEMPO_CNT[14]_AND_6_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              7.166ns (Levels of Logic = 4)
  Source:            s_CNT_14_LDC (LATCH)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      RST_i_s_TEMPO_CNT[14]_AND_6_o falling

  Data Path: s_CNT_14_LDC to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   1.048  s_CNT_14_LDC (s_CNT_14_LDC)
     LUT6:I0->O            1   0.203   0.580  CLEAR_CNT_o<16>2_SW1 (N39)
     LUT6:I5->O           18   0.205   1.278  CLEAR_CNT_o<16>2 (CLEAR_CNT_o<16>1)
     LUT3:I0->O            1   0.205   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      7.166ns (3.682ns logic, 3.484ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST_i_s_TEMPO_CNT[11]_AND_12_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.080ns (Levels of Logic = 4)
  Source:            s_CNT_11_LDC (LATCH)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      RST_i_s_TEMPO_CNT[11]_AND_12_o falling

  Data Path: s_CNT_11_LDC to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.961  s_CNT_11_LDC (s_CNT_11_LDC)
     LUT6:I1->O            1   0.203   0.580  CLEAR_CNT_o<16>2_SW1 (N39)
     LUT6:I5->O           18   0.205   1.278  CLEAR_CNT_o<16>2 (CLEAR_CNT_o<16>1)
     LUT3:I0->O            1   0.205   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      7.080ns (3.682ns logic, 3.398ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST_i_s_TEMPO_CNT[15]_AND_4_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.169ns (Levels of Logic = 3)
  Source:            s_CNT_15_LDC (LATCH)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      RST_i_s_TEMPO_CNT[15]_AND_4_o falling

  Data Path: s_CNT_15_LDC to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.961  s_CNT_15_LDC (s_CNT_15_LDC)
     LUT5:I0->O           18   0.203   1.154  CLEAR_CNT_o<16>3 (CLEAR_CNT_o<16>2)
     LUT3:I1->O            1   0.203   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      6.169ns (3.475ns logic, 2.694ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST_i_s_TEMPO_CNT[16]_AND_2_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.076ns (Levels of Logic = 4)
  Source:            s_CNT_16_LDC (LATCH)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      RST_i_s_TEMPO_CNT[16]_AND_2_o falling

  Data Path: s_CNT_16_LDC to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.981  s_CNT_16_LDC (s_CNT_16_LDC)
     LUT6:I0->O            1   0.203   0.684  CLEAR_CNT_o<16>3_SW2 (N45)
     LUT5:I3->O           18   0.203   1.154  CLEAR_CNT_o<16>3 (CLEAR_CNT_o<16>2)
     LUT3:I1->O            1   0.203   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      7.076ns (3.678ns logic, 3.398ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST_i_s_TEMPO_CNT[12]_AND_10_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.056ns (Levels of Logic = 4)
  Source:            s_CNT_12_LDC (LATCH)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      RST_i_s_TEMPO_CNT[12]_AND_10_o falling

  Data Path: s_CNT_12_LDC to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.961  s_CNT_12_LDC (s_CNT_12_LDC)
     LUT6:I1->O            1   0.203   0.684  CLEAR_CNT_o<16>3_SW2 (N45)
     LUT5:I3->O           18   0.203   1.154  CLEAR_CNT_o<16>3 (CLEAR_CNT_o<16>2)
     LUT3:I1->O            1   0.203   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      7.056ns (3.678ns logic, 3.378ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST_i_s_TEMPO_CNT[13]_AND_8_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.954ns (Levels of Logic = 4)
  Source:            s_CNT_13_LDC (LATCH)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      RST_i_s_TEMPO_CNT[13]_AND_8_o falling

  Data Path: s_CNT_13_LDC to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.961  s_CNT_13_LDC (s_CNT_13_LDC)
     LUT6:I1->O            1   0.203   0.580  CLEAR_CNT_o<16>3_SW0 (N33)
     LUT5:I4->O           18   0.205   1.154  CLEAR_CNT_o<16>3 (CLEAR_CNT_o<16>2)
     LUT3:I1->O            1   0.203   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      6.954ns (3.680ns logic, 3.274ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST_i_s_TEMPO_CNT[5]_AND_24_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.080ns (Levels of Logic = 4)
  Source:            s_CNT_5_LDC (LATCH)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      RST_i_s_TEMPO_CNT[5]_AND_24_o falling

  Data Path: s_CNT_5_LDC to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  s_CNT_5_LDC (s_CNT_5_LDC)
     LUT3:I0->O            1   0.205   0.924  s_CNT_51 (s_CNT_5)
     LUT5:I0->O           18   0.203   1.050  CLEAR_CNT_o<16>1 (CLEAR_CNT_o<16>)
     LUT3:I2->O            1   0.205   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      7.080ns (3.682ns logic, 3.398ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST_i_s_TEMPO_CNT[4]_AND_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.983ns (Levels of Logic = 4)
  Source:            s_CNT_4_LDC (LATCH)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      RST_i_s_TEMPO_CNT[4]_AND_26_o falling

  Data Path: s_CNT_4_LDC to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  s_CNT_4_LDC (s_CNT_4_LDC)
     LUT3:I0->O            1   0.205   0.827  s_CNT_41 (s_CNT_4)
     LUT5:I1->O           18   0.203   1.050  CLEAR_CNT_o<16>1 (CLEAR_CNT_o<16>)
     LUT3:I2->O            1   0.205   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      6.983ns (3.682ns logic, 3.301ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST_i_s_TEMPO_CNT[3]_AND_28_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.966ns (Levels of Logic = 4)
  Source:            s_CNT_3_LDC (LATCH)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      RST_i_s_TEMPO_CNT[3]_AND_28_o falling

  Data Path: s_CNT_3_LDC to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  s_CNT_3_LDC (s_CNT_3_LDC)
     LUT3:I0->O            1   0.205   0.808  s_CNT_31 (s_CNT_3)
     LUT5:I2->O           18   0.205   1.050  CLEAR_CNT_o<16>1 (CLEAR_CNT_o<16>)
     LUT3:I2->O            1   0.205   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      6.966ns (3.684ns logic, 3.282ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST_i_s_TEMPO_CNT[0]_AND_34_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.840ns (Levels of Logic = 4)
  Source:            s_CNT_0_LDC (LATCH)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      RST_i_s_TEMPO_CNT[0]_AND_34_o falling

  Data Path: s_CNT_0_LDC to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  s_CNT_0_LDC (s_CNT_0_LDC)
     LUT3:I0->O            2   0.205   0.721  s_CNT_01 (s_CNT_0)
     LUT5:I3->O           18   0.203   1.050  CLEAR_CNT_o<16>1 (CLEAR_CNT_o<16>)
     LUT3:I2->O            1   0.205   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      6.840ns (3.682ns logic, 3.158ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST_i_s_TEMPO_CNT[2]_AND_30_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.872ns (Levels of Logic = 4)
  Source:            s_CNT_2_LDC (LATCH)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      RST_i_s_TEMPO_CNT[2]_AND_30_o falling

  Data Path: s_CNT_2_LDC to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.981  s_CNT_2_LDC (s_CNT_2_LDC)
     LUT6:I0->O            1   0.203   0.580  CLEAR_CNT_o<16>1_SW0 (N29)
     LUT5:I4->O           18   0.205   1.050  CLEAR_CNT_o<16>1 (CLEAR_CNT_o<16>)
     LUT3:I2->O            1   0.205   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      6.872ns (3.682ns logic, 3.190ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RST_i_s_TEMPO_CNT[1]_AND_32_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.852ns (Levels of Logic = 4)
  Source:            s_CNT_1_LDC (LATCH)
  Destination:       CLEAR_CNT_o (PAD)
  Source Clock:      RST_i_s_TEMPO_CNT[1]_AND_32_o falling

  Data Path: s_CNT_1_LDC to CLEAR_CNT_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.961  s_CNT_1_LDC (s_CNT_1_LDC)
     LUT6:I1->O            1   0.203   0.580  CLEAR_CNT_o<16>1_SW0 (N29)
     LUT5:I4->O           18   0.205   1.050  CLEAR_CNT_o<16>1 (CLEAR_CNT_o<16>)
     LUT3:I2->O            1   0.205   0.579  CLEAR_CNT_o<16>4 (CLEAR_CNT_o_OBUF)
     OBUF:I->O                 2.571          CLEAR_CNT_o_OBUF (CLEAR_CNT_o)
    ----------------------------------------
    Total                      6.852ns (3.682ns logic, 3.170ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock C3KHZ_i
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
C3KHZ_i                       |    3.986|         |         |         |
RST_i_s_TEMPO_CNT[0]_AND_34_o |         |    4.102|         |         |
RST_i_s_TEMPO_CNT[10]_AND_14_o|         |    4.146|         |         |
RST_i_s_TEMPO_CNT[11]_AND_12_o|         |    4.032|         |         |
RST_i_s_TEMPO_CNT[12]_AND_10_o|         |    4.134|         |         |
RST_i_s_TEMPO_CNT[13]_AND_8_o |         |    4.032|         |         |
RST_i_s_TEMPO_CNT[14]_AND_6_o |         |    4.118|         |         |
RST_i_s_TEMPO_CNT[15]_AND_4_o |         |    3.247|         |         |
RST_i_s_TEMPO_CNT[16]_AND_2_o |         |    4.154|         |         |
RST_i_s_TEMPO_CNT[1]_AND_32_o |         |    3.804|         |         |
RST_i_s_TEMPO_CNT[2]_AND_30_o |         |    3.824|         |         |
RST_i_s_TEMPO_CNT[3]_AND_28_o |         |    3.918|         |         |
RST_i_s_TEMPO_CNT[4]_AND_26_o |         |    3.935|         |         |
RST_i_s_TEMPO_CNT[5]_AND_24_o |         |    4.032|         |         |
RST_i_s_TEMPO_CNT[6]_AND_22_o |         |    3.267|         |         |
RST_i_s_TEMPO_CNT[7]_AND_20_o |         |    4.134|         |         |
RST_i_s_TEMPO_CNT[8]_AND_18_o |         |    4.154|         |         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.54 secs
 
--> 

Total memory usage is 257784 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

